-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

-- DATE "01/15/2017 11:09:06"

-- 
-- Device: Altera EP3C25F324C6 Package FBGA324
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIII;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIII.CYCLONEIII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	can IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	clk_clk : IN std_logic;
	rx_export : IN std_logic;
	tx_export : OUT std_logic
	);
END can;

-- Design Ports Information
-- tx_export	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk_clk	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rx_export	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF can IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_clk_clk : std_logic;
SIGNAL ww_rx_export : std_logic;
SIGNAL ww_tx_export : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \clk_clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION~2clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~1clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \can_controller_0|Can_int|CAN_BRP|clk_eQ~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[3]~3clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[0]~2clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[0]~2clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[0]~2clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~2clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[0]~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~2clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|ns.TRAN~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]~4clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter[0]~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout\ : std_logic;
SIGNAL \clk_clk~input_o\ : std_logic;
SIGNAL \clk_clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \altera_reserved_tms~input_o\ : std_logic;
SIGNAL \altera_reserved_tck~input_o\ : std_logic;
SIGNAL \altera_reserved_tdi~input_o\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ : std_logic;
SIGNAL \nios2_qsys_0|hbreak_pending_nxt~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|hbreak_pending~q\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~0_combout\ : std_logic;
SIGNAL \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[36]~21_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|DRsize.100~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[35]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~23_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~24_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~25_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~4_combout\ : std_logic;
SIGNAL \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \rst_controller|always2~0_combout\ : std_logic;
SIGNAL \rst_controller|r_early_rst~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|debugaccess~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~23_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~7\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~9\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~11\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~13\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~25_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_wr_dst_reg~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[11]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~26_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~27_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_rd~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_rd~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_rd_d1~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[12]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~24_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[0]~1\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[1]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_exception~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~19_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[24]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[6]~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~23_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[7]~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_jmp_direct~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_jmp_direct~q\ : std_logic;
SIGNAL \nios2_qsys_0|E_valid~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_valid~q\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1~40_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~17_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~32_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal2~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal2~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal2~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_alu_force_xor~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_alu_force_xor~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal101~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_alu_force_xor~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_alu_force_xor~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_alu_force_xor~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal2~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_logic_op[0]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~33_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_mem_byte_en[3]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[25]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[25]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal2~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_crst~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal101~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal101~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_rdctl_inst~q\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result~36_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|byteen_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|data_reg[7]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_mem_byte_en[2]~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|byteen_reg~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_read~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]~q\ : std_logic;
SIGNAL \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_read~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~q\ : std_logic;
SIGNAL \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter[1]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]~q\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~q\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]~q\ : std_logic;
SIGNAL \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~q\ : std_logic;
SIGNAL \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0]~3\ : std_logic;
SIGNAL \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[1]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter|always10~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]~q\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|endofpacket_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|endofpacket_reg~q\ : std_logic;
SIGNAL \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|cp_ready~combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|count~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|count~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~q\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter|always10~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34]~q\ : std_logic;
SIGNAL \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]~q\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_align_cycle_nxt[0]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter|out_valid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_align_cycle_nxt[1]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_logic_op[1]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_retaddr~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal2~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal101~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal101~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_exception~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_exception~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_break~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_retaddr~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_retaddr~q\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_br_nxt~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_br~q\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1~41_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|data_reg~2_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~8_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|data_reg~14_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_id1_in_sig[8]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|time_reg_in_sig[8]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|address_reg~0_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|time_reg_in_sig[12]~16_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~16_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux96~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_write~combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|time_reg_in_sig[13]~10_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|time_reg_in_sig[14]~11_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|time_reg_in_sig[13]~12_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|DReady~1_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|DReady~q\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|time_reg_we_sig~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux96~4_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux96~5_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|DReady~0_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|time_reg_we_sig~q\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|data_reg~6_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_id1_in_sig[9]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux162~0_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_id1_in_sig[10]~15_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_conf_in_sig[3]~0_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_conf_in_sig[3]~1_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_conf_in_sig[3]~2_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux147~0_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux147~1_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux147~2_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_conf_we_sig~q\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux163~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_aligning_data_nxt~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_aligning_data_nxt~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_aligning_data_nxt~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_aligning_data~q\ : std_logic;
SIGNAL \rx_export~input_o\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|ns.WFBI_15335~combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|ps.WFBI_16649~combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector89~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add17~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector2~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~20\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~21_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~23_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~5_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan32~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan25~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Equal17~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~6_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~9_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux147~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[30]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_ld_signed~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_ld_signed~q\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~56_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~57_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[31]~feeder_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|to_cpu_bus[8]~11_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter[0]~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[1]~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Equal12~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~12_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~7_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add20~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[3]~6_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[9]~9_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector90~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGID1|data_out[9]~26_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGID1|data_out[9]~27_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux238~2_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_id1_in_sig[10]~17_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_id1_we_sig~0_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_id1_we_sig~1_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_id1_we_sig~q\ : std_logic;
SIGNAL \can_controller_0|sw7|data_out[9]~10_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89clkctrl_outclk\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[9]~11_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[9]~14_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~88_combout\ : std_logic;
SIGNAL \can_controller_0|sw7|we_OUT~0_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[9]~_emulated_q\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[9]~13_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[9]~12_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux238~3_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~51_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|receive_recessive_stuff_counter~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_recessive_stuff_counter[1]~combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector69~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[0]~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[0]~0clkctrl_outclk\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[0]~combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector99~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector100~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[1]~combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~5_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|receive_recessive_stuff_counter~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_recessive_stuff_counter[0]~combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add15~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|receive_recessive_stuff_counter~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_recessive_stuff_counter[2]~combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~8_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_rtr~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~10_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc[1]~3_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc[0]~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan15~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan15~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[0]~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc[3]~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Equal12~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc[2]~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan15~3_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan15~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan17~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan15~4_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add10~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~21_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[16]~23_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[9]~53_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD12|data_out[9]~26_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD12|data_out[9]~27_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~28_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[25]~52_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD34|data_out[9]~26_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD34|data_out[9]~27_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[57]~55_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD78|data_out[9]~26_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD78|data_out[9]~27_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[44]~33_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[41]~54_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD56|data_out[9]~26_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD56|data_out[9]~27_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux238~0_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux238~1_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux238~4_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|to_cpu_bus[8]~9_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|to_cpu_bus[14]~8_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|to_cpu_bus[10]~10_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter|data_reg~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~20_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[26]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[11]~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[27]~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~8_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~10_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~9_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~11_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~21_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~31_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~91_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD78|data_out[12]~76_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD78|data_out[12]~77_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[28]~82_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[28]~88_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD34|data_out[12]~76_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD34|data_out[12]~77_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[44]~89_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD56|data_out[12]~76_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD56|data_out[12]~77_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[16]~84_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[16]~85_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[12]~90_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD12|data_out[12]~76_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD12|data_out[12]~77_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux235~1_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux235~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_shift_rot~q\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[21]~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_shift_rot_right~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_shift_rot_right~q\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_shift_logical~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_shift_logical~q\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_rot_right~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_rot_right~q\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[15]~15_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux245~4_combout\ : std_logic;
SIGNAL \can_controller_0|sw7|data_out[1]~3_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[1]~51_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[1]~54_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[1]~_emulated_q\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[1]~53_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[1]~52_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~11_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[1]~37_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD12|data_out[1]~21_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD12|data_out[1]~22_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[17]~36_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD34|data_out[1]~21_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD34|data_out[1]~22_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux246~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[49]~38_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD78|data_out[1]~21_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD78|data_out[1]~22_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[33]~35_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD56|data_out[1]~21_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD56|data_out[1]~22_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux246~2_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|to_cpu_bus[0]~7_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux111~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[0]~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[1]~5_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGID1|data_out[1]~21_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGID1|data_out[1]~22_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux246~0_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGCONF|data_out[1]~11_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGCONF|data_out[1]~12_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux246~3_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux246~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~23_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~24_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~22_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~26_combout\ : std_logic;
SIGNAL \can_controller_0|sw7|data_out[2]~2_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[2]~46_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[2]~49_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[2]~_emulated_q\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[2]~48_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[2]~47_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[2]~3_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGID1|data_out[2]~1_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGID1|data_out[2]~2_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux110~0_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGCONF|data_out[2]~1_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGCONF|data_out[2]~2_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux245~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[46]~25_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[50]~26_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD78|data_out[2]~1_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD78|data_out[2]~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[18]~93_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD34|data_out[2]~1_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD34|data_out[2]~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[62]~92_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[2]~24_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD12|data_out[2]~1_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD12|data_out[2]~2_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux245~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[34]~22_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD56|data_out[2]~1_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD56|data_out[2]~2_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux245~2_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux245~3_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux245~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~29_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|Equal0~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[18]~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~28_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~27_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~31_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~30_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~32_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~33_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~31_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[21]~15_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[19]~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[9]~40_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[9]~41_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal2~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal2~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_unsigned_lo_imm16~q\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_hi~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_hi_imm16~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_hi_imm16~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_hi_imm16~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[21]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~14_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[22]~28_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Equal12~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[6]~45_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD12|data_out[6]~41_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD12|data_out[6]~42_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[22]~44_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD34|data_out[6]~41_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD34|data_out[6]~42_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux241~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[38]~43_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD56|data_out[6]~41_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD56|data_out[6]~42_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[54]~46_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD78|data_out[6]~41_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD78|data_out[6]~42_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux241~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|data_reg~10_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_id1_in_sig[6]~5_combout\ : std_logic;
SIGNAL \can_controller_0|sw7|data_out[6]~6_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[6]~26_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[6]~29_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[6]~_emulated_q\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[6]~28_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[6]~27_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux106~0_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux106~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[63]~27_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[6]~8_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGID1|data_out[6]~41_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGID1|data_out[6]~42_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux241~2_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux241~3_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux241~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte2_data[6]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~3_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_id1_in_sig[14]~11_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[62]~49_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD78|data_out[14]~61_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD78|data_out[14]~62_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[46]~50_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD56|data_out[14]~61_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD56|data_out[14]~62_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux31~3_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[14]~48_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD12|data_out[14]~61_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD12|data_out[14]~62_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[30]~47_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD34|data_out[14]~61_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD34|data_out[14]~62_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux31~0_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|time_reg_in_sig[14]~7_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux31~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_rtr~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_rtr~combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_rtr~combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGCONF|data_out[14]~21_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGCONF|data_out[14]~22_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux31~1_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux233~0_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux233~1_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|to_cpu_bus[14]~12_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|to_cpu_bus[14]~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[24]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[26]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[30]~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_invert_arith_src_msb~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_invert_arith_src_msb~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal101~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_alu_subtract~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_invert_arith_src_msb~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_invert_arith_src_msb~q\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_hi[15]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_hi[15]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[31]~45_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[29]~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[28]~48_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[27]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~25_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[17]~46_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[17]~47_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[25]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[23]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[22]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[20]~56_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[20]~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[18]~58_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[18]~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[17]~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[17]~59_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[16]~60_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[16]~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[14]~44_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[18]~48_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[18]~49_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[12]~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src1[12]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[10]~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[8]~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[5]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[4]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[3]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[2]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[1]~42_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~1\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~3\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~5\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~7\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~9\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~11\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~13\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~15\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~17\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~19\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~21\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~23\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~24_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~1\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~3\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~5\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~7\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~9\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~11\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~13\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~15\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~17\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~19\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~21\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~23\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~24_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_arith_result[12]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_break~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_break~q\ : std_logic;
SIGNAL \nios2_qsys_0|D_logic_op_raw[1]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_logic_op_raw[0]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~63\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~64_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~25\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~27\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~29\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~31\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~33\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~35\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~37\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~39\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~41\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~43\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~45\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~47\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~49\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~51\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~53\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~55\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~57\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~59\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~61\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~63\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~64_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_arith_result[32]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[23]~15_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[1]~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[21]~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal122~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[10]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[8]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[7]~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal122~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[22]~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal122~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[6]~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[12]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal122~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[3]~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[5]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal122~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[25]~17_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[27]~19_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[24]~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal122~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[31]~23_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[28]~21_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal122~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[20]~28_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[29]~26_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[19]~27_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal122~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[18]~29_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[16]~31_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[17]~30_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[15]~32_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal122~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal122~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal122~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_cmp_result~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_cmp_result~q\ : std_logic;
SIGNAL \nios2_qsys_0|Equal101~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal101~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_force_src2_zero~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_uncond_cti_non_br~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_uncond_cti_non_br~q\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_sel_nxt~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_no_crst_nxt[10]~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_sel_nxt.10~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_no_crst_nxt[10]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc[2]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[1]~3\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[2]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[2]~5\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[3]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_no_crst_nxt[3]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[3]~7\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[4]~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[4]~9\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[5]~11\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[6]~13\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[7]~15\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[8]~17\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[9]~19\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[10]~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~25\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~27\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~29\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~31\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~33\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~35\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~37\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~39\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~41\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~43\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~45\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~47\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~49\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~51\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~53\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~55\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~57\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~59\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~61\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~62_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~62_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[31]~65_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[31]~66_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[31]~87_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~17_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[31]~30_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[30]~46_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[30]~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~60_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~60_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[30]~49_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[30]~50_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[30]~79_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[30]~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[29]~47_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~58_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~58_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[29]~55_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[29]~56_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[29]~82_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[45]~60_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD56|data_out[13]~56_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD56|data_out[13]~57_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[61]~63_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD78|data_out[13]~56_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD78|data_out[13]~57_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[29]~61_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD34|data_out[13]~56_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD34|data_out[13]~57_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[13]~62_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD12|data_out[13]~56_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD12|data_out[13]~57_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux234~1_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux234~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[29]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|data_reg~8_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|out_data[13]~6_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|time_reg_in_sig[13]~0_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux234~0_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|to_cpu_bus[13]~0_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_id1_in_sig[13]~12_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[13]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~31_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[29]~25_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[28]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~56_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~56_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[28]~71_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[28]~72_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[28]~90_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~22_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[27]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~27_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[28]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~28_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~29_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~30_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~31_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~23_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~24_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[28]~33_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[27]~49_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~54_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~54_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[27]~61_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[27]~62_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[27]~85_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~29_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~15_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[27]~28_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[26]~50_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[26]~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~52_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~52_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[26]~57_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[26]~58_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[26]~83_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[26]~26_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[25]~51_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~50_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~50_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[25]~51_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[25]~52_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[25]~80_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~25_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[25]~23_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[24]~52_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~48_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~48_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[24]~67_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[24]~68_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[24]~88_combout\ : std_logic;
SIGNAL \can_controller_0|sw7|data_out[8]~8_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[8]~6_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[8]~9_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[8]~_emulated_q\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[8]~8_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[8]~7_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[8]~13_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGID1|data_out[8]~16_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGID1|data_out[8]~17_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux239~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[56]~80_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD78|data_out[8]~16_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD78|data_out[8]~17_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[40]~77_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD56|data_out[8]~16_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD56|data_out[8]~17_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[8]~79_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD12|data_out[8]~16_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD12|data_out[8]~17_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[24]~78_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD34|data_out[8]~16_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD34|data_out[8]~17_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux239~0_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux239~1_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux239~3_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux239~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~19_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~19_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~29_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~76_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~30_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~79_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~80_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[5]~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~77_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~26_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~70_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~71_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|Equal0~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[5]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~8_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~24_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~23_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~25_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~24_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~14_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~13_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~15_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~15_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~14_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~17_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~19_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~16_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~17_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~19_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~18_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~19_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~31_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~56_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~57_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~23_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~64_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~65_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[2]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~15_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~17_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~26_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~33_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~34_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~15_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|Mux30~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~13_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[3]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~21_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[24]~31_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[23]~53_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~46_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~46_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[23]~63_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[23]~64_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[23]~86_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[23]~30_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte2_data[7]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[23]~29_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[22]~54_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~44_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~44_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[22]~59_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[22]~60_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[22]~84_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[22]~27_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[21]~55_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~42_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~42_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[21]~53_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[21]~54_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[21]~81_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~29_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte2_data[5]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[21]~24_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_st_data[23]~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~13_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~31_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte2_data[4]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~40_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[20]~69_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~40_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[20]~70_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[20]~89_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[20]~32_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[19]~57_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~38_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~38_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[19]~47_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[19]~48_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[19]~78_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[3]~7_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGID1|data_out[3]~51_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGID1|data_out[3]~52_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~20_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[47]~41_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[51]~42_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD78|data_out[3]~51_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD78|data_out[3]~52_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~94_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[3]~40_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD12|data_out[3]~51_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD12|data_out[3]~52_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[19]~95_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD34|data_out[3]~51_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD34|data_out[3]~52_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux244~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[35]~39_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD56|data_out[3]~51_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD56|data_out[3]~52_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux244~2_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGCONF|data_out[3]~16_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGCONF|data_out[3]~17_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux109~0_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux244~0_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux244~3_combout\ : std_logic;
SIGNAL \can_controller_0|sw7|data_out[3]~0_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[3]~36_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[3]~39_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[3]~_emulated_q\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[3]~38_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[3]~37_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux244~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~24_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~27_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte2_data[3]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[19]~21_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_st_data[22]~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~21_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~20_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~32_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~21_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~24_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~17_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~52_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~53_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[33]~29_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~30_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~29_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~23_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~28_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~26_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~24_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte2_data[2]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~36_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[18]~41_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~36_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[18]~42_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[18]~75_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[18]~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_st_data[21]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~25_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~26_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte2_data[1]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~34_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~34_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[17]~45_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[17]~46_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[17]~77_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[17]~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[15]~61_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[14]~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[13]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[12]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[11]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[10]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[9]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[8]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[7]~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[6]~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[5]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[4]~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[3]~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[2]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[1]~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[0]~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_fill_bit~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[31]~17_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[30]~21_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[29]~24_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[28]~31_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[27]~27_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[26]~25_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[25]~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[24]~29_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[23]~28_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[22]~26_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[21]~23_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[20]~30_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[19]~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[18]~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[17]~19_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[16]~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~32_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[16]~43_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~32_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[16]~44_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[16]~76_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~25_combout\ : std_logic;
SIGNAL \can_controller_0|sw7|data_out[0]~1_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[0]~41_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[0]~44_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[0]~_emulated_q\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[0]~43_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[0]~42_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[0]~4_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGID1|data_out[0]~11_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGID1|data_out[0]~12_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[32]~29_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD56|data_out[0]~11_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD56|data_out[0]~12_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[16]~30_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD34|data_out[0]~11_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD34|data_out[0]~12_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[0]~32_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD12|data_out[0]~11_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD12|data_out[0]~12_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux247~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[48]~34_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD78|data_out[0]~11_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD78|data_out[0]~12_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux247~2_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGCONF|data_out[0]~6_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGCONF|data_out[0]~7_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux112~0_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux247~0_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux247~3_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux247~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte2_data[0]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[16]~19_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[15]~15_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~30_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~30_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[15]~39_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[15]~40_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[15]~74_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[15]~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[14]~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[14]~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~28_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~28_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[14]~37_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[14]~38_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[14]~73_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter|data_reg~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte1_data[6]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte1_data_en~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[14]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[13]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[13]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[13]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter|data_reg~8_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~12_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte1_data[5]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[13]~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_st_data[20]~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|data_reg~15_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_id1_in_sig[4]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|data_reg~16_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_id1_in_sig[12]~14_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|time_reg_in_sig[12]~5_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux235~0_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|to_cpu_bus[12]~2_combout\ : std_logic;
SIGNAL \can_controller_0|sw7|data_out[12]~12_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[12]~61_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[12]~64_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[12]~_emulated_q\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[12]~63_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[12]~62_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter|data_reg~15_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~22_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~23_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte1_data[4]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[12]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[12]~17_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|data_reg~9_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_id1_in_sig[10]~0_combout\ : std_logic;
SIGNAL \can_controller_0|sw7|data_out[10]~9_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[10]~1_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[10]~4_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[10]~_emulated_q\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[10]~3_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[10]~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[58]~65_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD78|data_out[10]~6_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD78|data_out[10]~7_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[26]~66_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD34|data_out[10]~6_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD34|data_out[10]~7_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[10]~96_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD12|data_out[10]~6_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD12|data_out[10]~7_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux237~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[42]~64_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD56|data_out[10]~6_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD56|data_out[10]~7_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux237~1_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux237~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[10]~11_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGID1|data_out[10]~6_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGID1|data_out[10]~7_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|time_reg_in_sig[10]~3_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux237~3_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux237~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter|data_reg~9_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~10_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte1_data[2]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[10]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[10]~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[26]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~21_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte1_data[1]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[9]~8_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|data_reg~13_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|out_data[15]~7_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|time_reg_in_sig[15]~6_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux232~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[63]~70_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[63]~74_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[63]~101_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD78|data_out[15]~71_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD78|data_out[15]~72_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[15]~76_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD12|data_out[15]~71_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD12|data_out[15]~72_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[47]~75_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD56|data_out[15]~71_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD56|data_out[15]~72_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux232~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[31]~100_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD34|data_out[15]~71_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD34|data_out[15]~72_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux232~1_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux0~0_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux0~1_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux0~2_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux232~3_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux232~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter|data_reg~12_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~16_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~15_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~17_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte1_data[7]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_fill_bit~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_fill_bit~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter|data_reg~13_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~19_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~18_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte1_data[0]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[8]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[8]~15_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|data_reg~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|out_data[14]~5_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux17~0_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_conf_in_sig[14]~3_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_conf_in_sig[14]~4_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan27~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add21~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan29~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan27~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan27~3_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan27~4_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan27~5_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan27~6_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|crc_input~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan27~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan30~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~6_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan30~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add25~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~4_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add25~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan31~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan29~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan29~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~10_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~5_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~6_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|data_reg~12_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_id1_in_sig[7]~3_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux190~0_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_3_4_in_sig[4]~8_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_3_4_in_sig[4]~11_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux215~0_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux181~0_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux181~1_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_3_4_we_sig~q\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_3_4_in_sig[15]~4_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_conf_in_sig[3]~5_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_3_4_in_sig[14]~9_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_3_4_in_sig[12]~10_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGD34|data_out[15]~feeder_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~22_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_1_2_in_sig[15]~4_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_1_2_in_sig[8]~8_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_1_2_in_sig[12]~9_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux198~0_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux164~0_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux164~1_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_1_2_we_sig~q\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux173~0_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_1_2_in_sig[4]~10_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGD12|data_out[7]~feeder_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~23_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux177~0_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux194~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|data_reg~11_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_id1_in_sig[11]~13_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_1_2_in_sig[11]~5_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGD12|data_out[11]~feeder_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_3_4_in_sig[11]~5_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~24_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~25_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~26_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux207~0_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_5_6_in_sig[4]~8_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux198~1_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_5_6_we_sig~q\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux224~0_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_7_8_in_sig[4]~8_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux215~1_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_7_8_we_sig~q\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~27_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_7_8_in_sig[15]~5_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_7_8_in_sig[12]~9_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGD78|data_out[15]~feeder_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_5_6_in_sig[15]~5_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_5_6_in_sig[12]~9_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~28_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_7_8_in_sig[11]~4_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGD78|data_out[11]~feeder_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_5_6_in_sig[11]~4_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux211~0_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGD56|data_out[3]~feeder_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux228~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~20_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~21_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~29_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux208~0_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGD56|data_out[6]~feeder_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux174~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~14_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux225~0_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux191~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~15_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux229~0_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux212~0_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux178~0_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGD12|data_out[2]~feeder_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux195~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~12_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~13_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~16_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_7_8_in_sig[14]~3_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGD78|data_out[14]~feeder_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_5_6_in_sig[14]~3_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_1_2_in_sig[14]~3_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGD12|data_out[14]~feeder_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_3_4_in_sig[14]~3_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~17_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~18_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_1_2_in_sig[10]~2_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGD12|data_out[10]~feeder_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_3_4_in_sig[10]~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~10_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_7_8_in_sig[10]~2_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGD78|data_out[10]~feeder_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_5_6_in_sig[10]~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~11_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~19_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~30_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux214~0_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_7_8_in_sig[8]~6_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux231~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~31_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_5_6_in_sig[8]~6_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~32_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux210~0_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGD56|data_out[4]~feeder_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux227~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~38_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_5_6_in_sig[12]~7_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_7_8_in_sig[12]~7_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGD78|data_out[12]~feeder_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~39_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux180~0_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGD12|data_out[0]~feeder_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_1_2_in_sig[8]~7_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_3_4_in_sig[8]~7_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGD34|data_out[8]~feeder_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux197~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~35_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~36_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux176~0_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGD12|data_out[4]~feeder_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_1_2_in_sig[12]~6_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux193~0_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_3_4_in_sig[12]~6_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGD34|data_out[12]~feeder_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~33_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~34_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~37_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~40_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_3_4_in_sig[13]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|data_reg~7_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_id1_in_sig[5]~6_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGD34|data_out[13]~feeder_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux192~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~2_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux226~0_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGD78|data_out[5]~feeder_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_7_8_in_sig[13]~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~3_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux230~0_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGD78|data_out[1]~feeder_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_3_4_in_sig[9]~1_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux196~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~4_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_7_8_in_sig[9]~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~5_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~6_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux213~0_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGD56|data_out[1]~feeder_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux179~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~0_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_5_6_in_sig[9]~0_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_1_2_in_sig[9]~0_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGD12|data_out[9]~feeder_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~1_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux209~0_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGD56|data_out[5]~feeder_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux175~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~7_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_5_6_in_sig[13]~1_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_1_2_in_sig[13]~1_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGD12|data_out[13]~feeder_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~8_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~9_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~41_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector104~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector104~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux1~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux1~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~7_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~17_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~4_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux0~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux0~1_combout\ : std_logic;
SIGNAL \can_controller_0|sw7|data_out[7]~4_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[7]~16_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[7]~19_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[7]~_emulated_q\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[7]~18_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[7]~17_combout\ : std_logic;
SIGNAL \can_controller_0|sw7|data_out[4]~5_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[4]~21_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[4]~24_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[4]~_emulated_q\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[4]~23_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[4]~22_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux0~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux0~3_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~18_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~19_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~5_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector104~3_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Equal17~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector104~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector104~4_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~3_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~4_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan19~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector56~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector56~3_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector56~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|crc_input~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|crc_input~combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|comb~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|crc_init~combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~11_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector112~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan23~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan23~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan23~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector112~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector112~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|crc_enable~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|crc_enable~combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc[9]~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~3_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~13_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~8_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~4_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~10_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~6_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~7_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~5_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~9_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc_next~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~12_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~14_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~11_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~10_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~12_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~3_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~4_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~5_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~6_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~7_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~8_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add24~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~9_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~13_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~3_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~16_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~4_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~1clkctrl_outclk\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan26~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~3_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~8\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~10\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~12\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~14\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~15_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~26_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~16\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~17_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~25_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~18\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~19_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~24_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[6]~combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan18~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan18~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add13~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan18~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add13~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan18~3_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan17~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan17~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan17~3_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan17~4_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add13~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~13_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Equal10~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector10~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[3]~0_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|time_reg_in_sig[11]~4_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|Add3~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|counter[0]~12_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|Equal0~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|counter[0]~3_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|Add3~1\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|Add3~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|counter~4_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|counter~5_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|Add3~3\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|Add3~4_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|counter[2]~6_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|counter[2]~7_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|Equal0~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|counter[4]~10_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|Add3~5\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|Add3~7\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|Add3~8_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|counter[4]~11_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|Equal0~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|LessThan1~1_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux108~0_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux108~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|LessThan1~2_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux107~0_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux107~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|Add0~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|LessThan1~3_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|hard_sync_en~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~8_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|hard_sync_en~combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|Add0~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|Equal4~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|Equal4~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|SYNC_ENABLE~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|SYNC_ENABLE~q\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|TRANSMIT_POINT~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|LessThan1~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|TRANSMIT_POINT~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|TRANSMIT_POINT~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|TRANSMIT_POINT~q\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~7_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|counter[4]~8_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|Add3~6_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|counter[3]~9_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|LessThan0~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bus_drive~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector101~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bus_drive~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector88~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector88~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector88~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector88~3_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector88~4_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~8_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~14_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~12_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~13_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~15_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector88~5_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bus_drive~combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~6_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|Add0~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~4_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~3_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~5_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|counter[0]~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|Qcounter[4]~11_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|Add5~1\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|Add5~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|Qcounter[1]~17_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|Qcounter[1]~13_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|Add5~3\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|Add5~5\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|Add5~6_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|Qcounter[3]~15_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|Qcounter[3]~9_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|Add5~7\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|Add5~8_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|Qcounter[4]~12_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~11_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|Add1~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|Add1~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~12_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|Equal3~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|Equal3~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|Equal3~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|seg1~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|Add5~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|Qcounter~16_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|Qcounter~10_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~13_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|sync~3_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|sync~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|sync~q\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~14_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|Add5~4_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|Qcounter[2]~14_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|Qcounter[2]~8_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|Equal2~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|seg1~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|seg1~q\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~9_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~8_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|Equal2~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~10_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|seg2~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|seg2~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|seg2~q\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|bit_err~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|bit_err~combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter[0]~5_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter[0]~3_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter[0]~4_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[3]~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[0]~4_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add6~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[2]~3_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add6~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[3]~5_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector114~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector114~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~12_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector115~4_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector115~5_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[0]~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[0]~2clkctrl_outclk\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[1]~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[1]~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Equal4~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[0]~4_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[1]~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[1]~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add7~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[3]~5_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector115~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector115~3_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[0]~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[0]~2clkctrl_outclk\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add7~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[2]~3_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Equal3~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~3_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_first_dominant~6_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_first_dominant~5_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_first_dominant~combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector153~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector153~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[3]~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[3]~3_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[3]~3clkctrl_outclk\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~14_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~1\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~13_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~3\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~4_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~12_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~5\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~6_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~11_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~7\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~8_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~10_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~4_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Equal10~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~3_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~13_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~5_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~6_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan21~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan21~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~7_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~8_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~9_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter[0]~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter[0]~0clkctrl_outclk\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector11~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Equal6~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~3_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector3~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|intermission_read_sof~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~4_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|intermission_read_sof~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|intermission_read_sof~combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~6_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~4_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~5_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~7_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector144~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|WideNor1~combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~22_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector144~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~10_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~11_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~14_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~15_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~9_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~16_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~17_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan16~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan16~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan16~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan16~3_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan16~4_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~18_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~19_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~20_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan15~5_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~21_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION~2clkctrl_outclk\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|field.ERROR_DELIMITER_11584~combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector5~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|field.INTERMISSION_11083~combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]~3_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]~4_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]~4clkctrl_outclk\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add17~1\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add17~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add17~3\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add17~4_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add17~5\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add17~6_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add17~7\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add17~8_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector0~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector1~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector1~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|field.PASSIVE_ERROR_FLAG_11751~combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector0~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector0~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|field.ACTIVE_ERROR_FLAG_11918~combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~8_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~9_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~10_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~6_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~3_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~4_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~5_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~7_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~11_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~12_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector111~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan8~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector108~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION_10916~combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector56~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector90~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector90~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector90~3_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector90~4_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|ns.I_15263~combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|ps.I_16645~combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector3~3_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|field.OVERLOAD_FLAG_11417~combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector101~3_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector50~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector50~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector50~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|ns.TRAN_15119~combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~9_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~28_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[7]~72_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD12|data_out[7]~31_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD12|data_out[7]~32_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[55]~71_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[23]~98_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD34|data_out[7]~31_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD34|data_out[7]~32_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux240~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[39]~73_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD56|data_out[7]~31_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD56|data_out[7]~32_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[55]~99_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD78|data_out[7]~31_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD78|data_out[7]~32_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux240~1_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux240~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[7]~12_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGID1|data_out[7]~31_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGID1|data_out[7]~32_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|time_reg_in_sig[7]~13_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|time_reg_in_sig[7]~14_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|time_reg_in_sig[7]~15_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux240~3_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux240~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter|data_reg~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[7]~27_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~21_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[7]~26_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[7]~28_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[7]~33_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data[2]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[7]~13_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~18_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~19_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[6]~20_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter|data_reg~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[6]~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[6]~19_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[6]~21_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[6]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_st_data[18]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|data_reg~0_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_id1_in_sig[2]~9_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux161~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add26~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add26~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan32~5_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan32~6_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan32~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan32~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan32~3_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan32~4_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan31~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan31~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan31~3_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~11_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~10_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~7_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~8_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~4_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~3_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~5_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~6_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~9_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~3_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~5_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~7_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~3_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~4_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~2clkctrl_outclk\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[1]~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[1]~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[1]~combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add27~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[2]~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[2]~combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Equal15~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[2]~4_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~3_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~4_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~5_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~6_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~2clkctrl_outclk\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[1]~3_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[1]~4_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[1]~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[1]~combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[2]~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[2]~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[2]~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[2]~3_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[2]~5_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[2]~combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Equal14~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~3_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~clkctrl_outclk\ : std_logic;
SIGNAL \can_controller_0|sw7|data_out[5]~7_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[5]~31_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[5]~34_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[5]~_emulated_q\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[5]~33_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[5]~32_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[5]~10_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGID1|data_out[5]~46_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGID1|data_out[5]~47_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux242~3_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[37]~58_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD56|data_out[5]~46_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD56|data_out[5]~47_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[53]~59_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD78|data_out[5]~46_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD78|data_out[5]~47_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux242~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[5]~57_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD12|data_out[5]~46_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD12|data_out[5]~47_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[21]~56_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD34|data_out[5]~46_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD34|data_out[5]~47_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux242~0_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux242~2_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux242~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter|data_reg~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[5]~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[5]~23_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[5]~24_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[5]~25_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[5]~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_st_data[19]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|data_reg~4_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_id1_in_sig[3]~7_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux160~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~3_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~4_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~5_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~6_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~7_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~30_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[4]~86_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD12|data_out[4]~36_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD12|data_out[4]~37_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[20]~83_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD34|data_out[4]~36_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD34|data_out[4]~37_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux243~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[52]~87_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD78|data_out[4]~36_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD78|data_out[4]~37_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[36]~81_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD56|data_out[4]~36_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD56|data_out[4]~37_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux243~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[4]~14_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGID1|data_out[4]~36_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGID1|data_out[4]~37_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux243~2_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux243~3_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux243~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter|data_reg~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[4]~29_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[4]~30_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[4]~31_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[4]~32_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[4]~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_st_data[17]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|data_reg~3_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|tx_data_id1_in_sig[1]~10_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|time_reg_in_sig[9]~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BRP|baud_count[0]~7_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BRP|baud_count[0]~8\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BRP|baud_count[1]~9_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BRP|Equal0~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BRP|baud_count[1]~10\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BRP|baud_count[2]~11_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BRP|baud_count[2]~12\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BRP|baud_count[3]~13_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BRP|Equal0~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BRP|baud_count[3]~14\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BRP|baud_count[4]~15_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BRP|baud_count[4]~16\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BRP|baud_count[5]~17_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BRP|Equal0~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BRP|baud_count[5]~18\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BRP|baud_count[6]~19_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BRP|Equal0~3_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BRP|clk_eQ~q\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BRP|clk_eQ~clkctrl_outclk\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|Sample_point_i~q\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_first_dominant~4_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector144~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector144~3_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[0]~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[1]~3_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[3]~4_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[3]~5_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[0]~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[0]~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[0]~2clkctrl_outclk\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[2]~6_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector144~4_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector144~5_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector144~6_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|ns.TRAN~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|ns.TRAN~0clkctrl_outclk\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector89~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector89~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector89~3_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector89~4_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|ns.RCV_15191~combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|ps.RCV_16641~combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add16~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Selector99~3_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[2]~combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~6_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~13_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~27_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~4_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~11_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~29_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~3_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~2_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~69_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD78|data_out[11]~66_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD78|data_out[11]~67_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[43]~67_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD56|data_out[11]~66_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD56|data_out[11]~67_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[11]~97_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD12|data_out[11]~66_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD12|data_out[11]~67_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[27]~68_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD34|data_out[11]~66_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|RXMSGD34|data_out[11]~67_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux236~1_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux236~2_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|Mux236~0_combout\ : std_logic;
SIGNAL \can_controller_0|CPU_INT|to_cpu_bus[11]~1_combout\ : std_logic;
SIGNAL \can_controller_0|sw7|data_out[11]~11_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[11]~56_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[11]~59_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[11]~_emulated_q\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[11]~58_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out[11]~57_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter|data_reg~10_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~13_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~12_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte1_data[3]~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter|data_reg~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[3]~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[3]~15_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[3]~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[3]~17_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[3]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[0]~43_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[0]~24_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[0]~25_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[0]~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[1]~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_rshift8~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_rshift8~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|monitor_go~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|monitor_go~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|Equal0~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[2]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter|data_reg~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[2]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[2]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[2]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[2]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src1[9]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[7]~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[9]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[9]~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|Equal2~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|Equal2~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|use_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|use_reg~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|use_reg~q\ : std_logic;
SIGNAL \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]~q\ : std_logic;
SIGNAL \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~q\ : std_logic;
SIGNAL \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter|data_reg~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[1]~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[1]~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[1]~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[1]~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[1]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~15_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[31]~62_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[31]~63_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src1[11]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[9]~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[11]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[11]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[30]~60_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[30]~61_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src1[10]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[8]~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc[8]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[26]~32_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[26]~33_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[9]~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc[7]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[29]~58_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[29]~59_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src1[8]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[6]~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc[6]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[25]~30_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[25]~31_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[1]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~30_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[28]~56_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[28]~57_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src1[7]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[5]~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc[5]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[10]~42_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[10]~43_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src1[6]~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc[4]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[6]~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[24]~28_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[24]~29_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[31]~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~15_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[23]~26_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[23]~27_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[27]~54_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[27]~55_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src1[5]~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_arith_result[5]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[5]~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[8]~34_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[8]~35_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src1[4]~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[4]~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[4]~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[22]~24_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[22]~25_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[30]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~28_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[16]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[16]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_exception~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_exception~combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_exception~q\ : std_logic;
SIGNAL \nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[15]~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[15]~23_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_exception~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_retaddr~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_retaddr~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_force_src2_zero~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal2~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal2~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_force_src2_zero~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_force_src2_zero~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_force_src2_zero~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_force_src2_zero~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_force_src2_zero~q\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[1]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_arith_result[1]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_mem_byte_en[0]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[6]~36_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[6]~37_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src1[2]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[0]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[2]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[2]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[7]~38_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[7]~39_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src1[3]~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc[1]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[3]~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[3]~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[3]~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal132~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[29]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~29_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~27_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[21]~50_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[21]~51_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_dst_regnum[0]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_dst_regnum[0]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_dst_regnum[4]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[28]~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~30_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~66_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~67_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[33]~78_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|DRsize.010~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~28_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~74_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~75_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~31_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~81_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~82_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~27_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~72_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~73_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[10]~8_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~27_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~26_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[9]~10_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~26_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~25_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[12]~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[12]~17_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_shift_logical~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_use_imm~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_use_imm~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_use_imm~q\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[0]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_arith_result[0]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_mem_byte_en[1]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~30_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~32_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~34_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~68_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~69_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~21_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~60_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~61_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|resetlatch~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|resetlatch~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~49_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~21_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~47_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~48_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[32]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|Mux6~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|Mux6~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[31]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|Equal0~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[29]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~43_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~44_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~45_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~46_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~15_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~35_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~36_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~1\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~3\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~5\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~37_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~38_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~17_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~39_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~40_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|Equal0~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[8]~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[11]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[11]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_logic~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_logic~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_logic~q\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[7]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~28_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[20]~52_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[20]~53_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_dst_regnum[3]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_st_data[16]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[19]~44_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[19]~45_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_dst_regnum[2]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[24]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~17_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[13]~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[13]~21_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_alu_subtract~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_alu_subtract~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_alu_subtract~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_alu_subtract~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_sub~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_sub~q\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc[0]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[5]~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[5]~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_dst_regnum[1]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_dst_regnum[1]~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[1]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[1]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_st~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_st~q\ : std_logic;
SIGNAL \nios2_qsys_0|E_st_stall~combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_write~q\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|write~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|write~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|waitrequest~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|read~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|read~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|waitrequest~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|waitrequest~q\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~q\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~q\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|i_read_nxt~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|i_read~q\ : std_logic;
SIGNAL \nios2_qsys_0|F_valid~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_valid~q\ : std_logic;
SIGNAL \nios2_qsys_0|R_valid~q\ : std_logic;
SIGNAL \nios2_qsys_0|E_new_inst~q\ : std_logic;
SIGNAL \nios2_qsys_0|d_read_nxt~combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_read~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|Equal1~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|update_grant~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0_combout\ : std_logic;
SIGNAL \onchip_memory2_0|wren~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[2]~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[2]~15_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_b_is_dst~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_dst_regnum[0]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|always1~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|monitor_error~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|monitor_error~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~28_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~41_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~42_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~15\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_en~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~25_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~54_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~55_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~58_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~59_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~50_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~51_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|break_on_reset~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|break_on_reset~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|jtag_break~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|jtag_break~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|jtag_break~q\ : std_logic;
SIGNAL \nios2_qsys_0|wait_for_one_post_bret_inst~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|wait_for_one_post_bret_inst~q\ : std_logic;
SIGNAL \nios2_qsys_0|hbreak_req~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[4]~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[4]~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal2~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_br_cmp~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_br_cmp~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_br_cmp~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_br_cmp~q\ : std_logic;
SIGNAL \nios2_qsys_0|Equal101~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_wrctl_inst~q\ : std_logic;
SIGNAL \nios2_qsys_0|E_wrctl_estatus~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_estatus_reg_inst_nxt~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_crst~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_crst~q\ : std_logic;
SIGNAL \nios2_qsys_0|W_status_reg_pie_inst_nxt~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_wrctl_status~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_status_reg_pie_inst_nxt~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_wrctl_bstatus~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_bstatus_reg_inst_nxt~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_bstatus_reg_inst_nxt~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_bstatus_reg~q\ : std_logic;
SIGNAL \nios2_qsys_0|W_status_reg_pie_inst_nxt~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal101~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_status_reg_pie_inst_nxt~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_status_reg_pie~q\ : std_logic;
SIGNAL \nios2_qsys_0|W_estatus_reg_inst_nxt~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_estatus_reg~q\ : std_logic;
SIGNAL \nios2_qsys_0|E_control_rd_data[0]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_control_rd_data[0]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[0]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter|data_reg~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[0]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[0]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[0]~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[0]~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[0]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[11]~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_arith_result[11]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_no_crst_nxt[9]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_no_crst_nxt[9]~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux|src0_valid~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|update_grant~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|packet_in_progress~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[14]~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[14]~19_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal101~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|hbreak_enabled~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|hbreak_enabled~q\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[0]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[0]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_ld~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_ld~q\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_waiting_for_data~q\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_waiting_for_data_nxt~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_stall~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_stall~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_cnt[0]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_cnt[0]~6\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_cnt[1]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_cnt[1]~8\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_cnt[2]~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_cnt[2]~10\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_cnt[3]~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_cnt[3]~12\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_cnt[4]~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_stall~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_stall~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_stall~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_stall~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_valid~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_valid~q\ : std_logic;
SIGNAL \nios2_qsys_0|Equal2~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal2~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_wr_dst_reg~combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_wr_dst_reg~q\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wren~combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src1[13]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[10]~21\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[11]~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~26_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~26_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_arith_result[13]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_no_crst_nxt[11]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_no_crst_nxt[11]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router|Equal1~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]~q\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~q\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_data_master_translator|end_begintransfer~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_data_master_translator|end_begintransfer~q\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|src0_valid~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|monitor_ready~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|monitor_ready~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~19_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~62_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~63_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|resetrequest~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|resetrequest~q\ : std_logic;
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \rst_controller|r_sync_rst_chain[3]~feeder_combout\ : std_logic;
SIGNAL \rst_controller|r_sync_rst_chain~1_combout\ : std_logic;
SIGNAL \rst_controller|r_sync_rst_chain~0_combout\ : std_logic;
SIGNAL \rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\ : std_logic;
SIGNAL \rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\ : std_logic;
SIGNAL \rst_controller|WideOr0~0_combout\ : std_logic;
SIGNAL \rst_controller|r_sync_rst~q\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|TxCan_i~1_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|TxCan_i~0_combout\ : std_logic;
SIGNAL \can_controller_0|Can_int|CAN_BTL|TxCan_i~combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|data_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \can_controller_0|CAN_Msg|TXMSGCONF|data_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \can_controller_0|CAN_Msg|TXMSGD12|data_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \can_controller_0|CAN_Msg|TXMSGD34|data_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \can_controller_0|CAN_Msg|TXMSGD56|data_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \can_controller_0|CAN_Msg|TXMSGD78|data_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \can_controller_0|CAN_CONT|TIMEREG|data_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_data\ : std_logic_vector(87 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_qsys_0|d_writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|d_byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios2_qsys_0|av_ld_byte3_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios2_qsys_0|av_ld_byte2_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios2_qsys_0|av_ld_byte1_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios2_qsys_0|av_ld_byte0_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios2_qsys_0|av_ld_align_cycle\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_qsys_0|W_control_rd_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|W_alu_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|R_logic_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_qsys_0|R_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \nios2_qsys_0|R_compare_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_qsys_0|F_pc\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios2_qsys_0|E_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|E_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|E_shift_rot_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|E_shift_rot_cnt\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \nios2_qsys_0|E_arith_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|E_arith_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|D_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|ir_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|ir\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \can_controller_0|Can_int|tx_data_id1_in\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \can_controller_0|Can_int|rx_data_id1_in\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \can_controller_0|Can_int|rx_data_conf_in\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \can_controller_0|Can_int|rx_data_7_8_in\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \can_controller_0|Can_int|rx_data_5_6_in\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \can_controller_0|Can_int|rx_data_3_4_in\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \can_controller_0|Can_int|rx_data_1_2_in\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_dlc\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \can_controller_0|Can_int|CAN_BRP|baud_count\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \can_controller_0|Can_int|CAN_BTL|counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \can_controller_0|Can_int|CAN_BTL|Qcounter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \can_controller_0|CPU_INT|tx_data_id1_in_sig\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \can_controller_0|CPU_INT|tx_data_conf_in_sig\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \can_controller_0|CPU_INT|tx_data_7_8_in_sig\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \can_controller_0|CPU_INT|tx_data_5_6_in_sig\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \can_controller_0|CPU_INT|tx_data_3_4_in_sig\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \can_controller_0|CPU_INT|tx_data_1_2_in_sig\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \can_controller_0|CPU_INT|to_cpu_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \can_controller_0|CPU_INT|time_reg_in_sig\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_data\ : std_logic_vector(87 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_xbar_mux|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data\ : std_logic_vector(87 DOWNTO 0);
SIGNAL \mm_interconnect_0|width_adapter|data_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \mm_interconnect_0|width_adapter_001|data_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \mm_interconnect_0|width_adapter_001|count\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|width_adapter_001|byteen_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \mm_interconnect_0|width_adapter_001|address_reg\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \rst_controller|r_sync_rst_chain\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \rst_controller|altera_reset_synchronizer_int_chain\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\ : std_logic_vector(8 DOWNTO 3);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|ALT_INV_resetrequest~q\ : std_logic;
SIGNAL \nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~combout\ : std_logic;
SIGNAL \nios2_qsys_0|ALT_INV_W_status_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|ALT_INV_F_pc_sel_nxt.10~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem[0][44]~q\ : std_logic;
SIGNAL \rst_controller|ALT_INV_r_early_rst~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|ALT_INV_address\ : std_logic_vector(8 DOWNTO 8);
SIGNAL \can_controller_0|CPU_INT|ALT_INV_time_reg_in_sig[14]~11_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|ALT_INV_out_data[19]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|ALT_INV_use_reg~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~0_combout\ : std_logic;
SIGNAL \can_controller_0|CAN_Msg|TXMSGID1|ALT_INV_data_out[15]~88_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \rst_controller|ALT_INV_r_sync_rst~q\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
ww_clk_clk <= clk_clk;
ww_rx_export <= rx_export;
tx_export <= ww_tx_export;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & 
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~19_combout\ & \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~18_combout\ & 
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~17_combout\ & \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~16_combout\ & 
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~14_combout\ & \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~15_combout\ & 
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~13_combout\ & \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~5_combout\ & gnd & 
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~24_combout\ & \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~23_combout\ & 
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~8_combout\ & \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~4_combout\ & 
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~3_combout\ & \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~2_combout\ & 
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~1_combout\ & \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~0_combout\);

\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7_combout\ & \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6_combout\ & 
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5_combout\ & \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4_combout\ & 
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3_combout\ & \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2_combout\ & 
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1_combout\ & \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0_combout\);

\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ <= (
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~1_combout\ & \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0_combout\);

\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0) <= \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1) <= \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2) <= \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3) <= \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4) <= \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5) <= \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6) <= \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7) <= \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24) <= \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25) <= \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26) <= \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27) <= \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28) <= \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29) <= \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30) <= \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31) <= \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);

\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \nios2_qsys_0|W_rf_wr_data[31]~30_combout\ & \nios2_qsys_0|W_rf_wr_data[30]~22_combout\ & 
\nios2_qsys_0|W_rf_wr_data[29]~25_combout\ & \nios2_qsys_0|W_rf_wr_data[28]~33_combout\ & \nios2_qsys_0|W_rf_wr_data[27]~28_combout\ & \nios2_qsys_0|W_rf_wr_data[26]~26_combout\ & \nios2_qsys_0|W_rf_wr_data[25]~23_combout\ & 
\nios2_qsys_0|W_rf_wr_data[24]~31_combout\ & \nios2_qsys_0|W_rf_wr_data[23]~29_combout\ & \nios2_qsys_0|W_rf_wr_data[22]~27_combout\ & \nios2_qsys_0|W_rf_wr_data[21]~24_combout\ & \nios2_qsys_0|W_rf_wr_data[20]~32_combout\ & 
\nios2_qsys_0|W_rf_wr_data[19]~21_combout\ & \nios2_qsys_0|W_rf_wr_data[18]~18_combout\ & \nios2_qsys_0|W_rf_wr_data[17]~20_combout\ & \nios2_qsys_0|W_rf_wr_data[16]~19_combout\ & \nios2_qsys_0|W_rf_wr_data[15]~14_combout\ & 
\nios2_qsys_0|W_rf_wr_data[14]~7_combout\ & \nios2_qsys_0|W_rf_wr_data[13]~10_combout\ & \nios2_qsys_0|W_rf_wr_data[12]~17_combout\ & \nios2_qsys_0|W_rf_wr_data[11]~12_combout\ & \nios2_qsys_0|W_rf_wr_data[10]~11_combout\ & 
\nios2_qsys_0|W_rf_wr_data[9]~8_combout\ & \nios2_qsys_0|W_rf_wr_data[8]~15_combout\ & \nios2_qsys_0|W_rf_wr_data[7]~13_combout\ & \nios2_qsys_0|W_rf_wr_data[6]~6_combout\ & \nios2_qsys_0|W_rf_wr_data[5]~9_combout\ & 
\nios2_qsys_0|W_rf_wr_data[4]~16_combout\ & \nios2_qsys_0|W_rf_wr_data[3]~5_combout\ & \nios2_qsys_0|W_rf_wr_data[2]~0_combout\ & \nios2_qsys_0|W_rf_wr_data[1]~4_combout\ & \nios2_qsys_0|W_rf_wr_data[0]~3_combout\);

\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\nios2_qsys_0|R_dst_regnum\(4) & \nios2_qsys_0|R_dst_regnum\(3) & \nios2_qsys_0|R_dst_regnum\(2) & \nios2_qsys_0|R_dst_regnum\(1) & 
\nios2_qsys_0|R_dst_regnum\(0));

\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\nios2_qsys_0|D_iw\(26) & \nios2_qsys_0|D_iw\(25) & \nios2_qsys_0|D_iw\(24) & \nios2_qsys_0|D_iw\(23) & \nios2_qsys_0|D_iw\(22));

\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(8) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(9) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(10) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(11) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(12) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(13) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(14) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(15) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(16) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(17) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(18) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(19) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(20) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(21) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(22) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(23) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(24) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(25) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(26) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(27) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(28) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(29) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(30) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(31) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ <= (gnd & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~13_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~12_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~25_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~26_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~22_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~24_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~23_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~1_combout\);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(16) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(1);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(18) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(2);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(19) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(3);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(4);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(5);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(6);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(23) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(7);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~19_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~18_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~6_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~4_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~5_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~7_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~2_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~3_combout\);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(3) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(4) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \nios2_qsys_0|W_rf_wr_data[31]~30_combout\ & \nios2_qsys_0|W_rf_wr_data[30]~22_combout\ & 
\nios2_qsys_0|W_rf_wr_data[29]~25_combout\ & \nios2_qsys_0|W_rf_wr_data[28]~33_combout\ & \nios2_qsys_0|W_rf_wr_data[27]~28_combout\ & \nios2_qsys_0|W_rf_wr_data[26]~26_combout\ & \nios2_qsys_0|W_rf_wr_data[25]~23_combout\ & 
\nios2_qsys_0|W_rf_wr_data[24]~31_combout\ & \nios2_qsys_0|W_rf_wr_data[23]~29_combout\ & \nios2_qsys_0|W_rf_wr_data[22]~27_combout\ & \nios2_qsys_0|W_rf_wr_data[21]~24_combout\ & \nios2_qsys_0|W_rf_wr_data[20]~32_combout\ & 
\nios2_qsys_0|W_rf_wr_data[19]~21_combout\ & \nios2_qsys_0|W_rf_wr_data[18]~18_combout\ & \nios2_qsys_0|W_rf_wr_data[17]~20_combout\ & \nios2_qsys_0|W_rf_wr_data[16]~19_combout\ & \nios2_qsys_0|W_rf_wr_data[15]~14_combout\ & 
\nios2_qsys_0|W_rf_wr_data[14]~7_combout\ & \nios2_qsys_0|W_rf_wr_data[13]~10_combout\ & \nios2_qsys_0|W_rf_wr_data[12]~17_combout\ & \nios2_qsys_0|W_rf_wr_data[11]~12_combout\ & \nios2_qsys_0|W_rf_wr_data[10]~11_combout\ & 
\nios2_qsys_0|W_rf_wr_data[9]~8_combout\ & \nios2_qsys_0|W_rf_wr_data[8]~15_combout\ & \nios2_qsys_0|W_rf_wr_data[7]~13_combout\ & \nios2_qsys_0|W_rf_wr_data[6]~6_combout\ & \nios2_qsys_0|W_rf_wr_data[5]~9_combout\ & 
\nios2_qsys_0|W_rf_wr_data[4]~16_combout\ & \nios2_qsys_0|W_rf_wr_data[3]~5_combout\ & \nios2_qsys_0|W_rf_wr_data[2]~0_combout\ & \nios2_qsys_0|W_rf_wr_data[1]~4_combout\ & \nios2_qsys_0|W_rf_wr_data[0]~3_combout\);

\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\nios2_qsys_0|R_dst_regnum\(4) & \nios2_qsys_0|R_dst_regnum\(3) & \nios2_qsys_0|R_dst_regnum\(2) & \nios2_qsys_0|R_dst_regnum\(1) & 
\nios2_qsys_0|R_dst_regnum\(0));

\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\nios2_qsys_0|D_iw\(31) & \nios2_qsys_0|D_iw\(30) & \nios2_qsys_0|D_iw\(29) & \nios2_qsys_0|D_iw\(28) & \nios2_qsys_0|D_iw\(27));

\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(0) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(1) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(2) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(3) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(4) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(5) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(6) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(7) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(8) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(9) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(10) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(11) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(12) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(13) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(14) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(15) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(16) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(17) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(18) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(19) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(20) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(21) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(22) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(23) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(24) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(25) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(26) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(27) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(28) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(29) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(30) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(31) <= \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\ <= (gnd & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~31_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~30_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~29_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~28_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~27_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~16_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~15_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~14_combout\);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(24) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(1);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(26) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(2);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(3);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(28) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(4);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(5);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(30) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(6);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(31) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(7);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (gnd & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~11_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~9_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~10_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~8_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~0_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~21_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~20_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~17_combout\);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(10) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(11) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(4);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(13) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(5);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(6);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(15) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(7);

\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (gnd & 
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~21_combout\ & \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~20_combout\ & 
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~31_combout\ & \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~30_combout\ & 
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~27_combout\ & \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~29_combout\ & 
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~28_combout\ & \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~7_combout\ & gnd & 
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~12_combout\ & \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~10_combout\ & 
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~11_combout\ & \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~9_combout\ & 
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~6_combout\ & \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~26_combout\ & 
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~25_combout\ & \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~22_combout\);

\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7_combout\ & \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6_combout\ & 
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5_combout\ & \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4_combout\ & 
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3_combout\ & \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2_combout\ & 
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1_combout\ & \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0_combout\);

\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ <= (
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~3_combout\ & \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~2_combout\);

\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8) <= \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9) <= \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10) <= \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11) <= \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12) <= \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(4);
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13) <= \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(5);
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14) <= \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(6);
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15) <= \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(7);
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16) <= \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(9);
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17) <= \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(10);
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18) <= \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(11);
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19) <= \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(12);
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20) <= \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(13);
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21) <= \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(14);
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22) <= \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(15);
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23) <= \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(16);

\clk_clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk_clk~input_o\);

\altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \altera_internal_jtag~TCKUTAP\);

\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~combout\);

\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1_combout\);

\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\);

\can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION~2clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION~2_combout\);

\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~combout\);

\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~1clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~1_combout\);

\can_controller_0|Can_int|CAN_BRP|clk_eQ~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \can_controller_0|Can_int|CAN_BRP|clk_eQ~q\);

\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89_combout\);

\can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[3]~3clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[3]~3_combout\);

\can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[0]~2clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[0]~2_combout\);

\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[0]~2clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[0]~2_combout\);

\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[0]~2clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[0]~2_combout\);

\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~2clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~2_combout\);

\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[0]~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[0]~0_combout\);

\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~2clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~2_combout\);

\can_controller_0|Can_int|CAN_bit_stream_processor|ns.TRAN~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \can_controller_0|Can_int|CAN_bit_stream_processor|ns.TRAN~0_combout\);

\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]~4clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]~4_combout\);

\can_controller_0|Can_int|CAN_bit_stream_processor|general_counter[0]~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter[0]~0_combout\);
\ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ <= NOT \altera_internal_jtag~TCKUTAPclkctrl_outclk\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\;
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|ALT_INV_resetrequest~q\ <= NOT \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|resetrequest~q\;
\nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\ <= NOT \nios2_qsys_0|av_ld_rshift8~1_combout\;
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~combout\ <= NOT \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\;
\nios2_qsys_0|ALT_INV_W_status_reg_pie_inst_nxt~0_combout\ <= NOT \nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\;
\nios2_qsys_0|ALT_INV_F_pc_sel_nxt.10~0_combout\ <= NOT \nios2_qsys_0|F_pc_sel_nxt.10~0_combout\;
\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~1_combout\ <= NOT \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\;
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~3_combout\ <= NOT \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\;
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem[0][44]~q\ <= NOT \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~q\;
\rst_controller|ALT_INV_r_early_rst~q\ <= NOT \rst_controller|r_early_rst~q\;
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|ALT_INV_address\(8) <= NOT \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8);
\can_controller_0|CPU_INT|ALT_INV_time_reg_in_sig[14]~11_combout\ <= NOT \can_controller_0|CPU_INT|time_reg_in_sig[14]~11_combout\;
\mm_interconnect_0|width_adapter_001|ALT_INV_out_data[19]~4_combout\ <= NOT \mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\;
\mm_interconnect_0|width_adapter_001|ALT_INV_use_reg~q\ <= NOT \mm_interconnect_0|width_adapter_001|use_reg~q\;
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~0_combout\ <= NOT \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\;
\can_controller_0|CAN_Msg|TXMSGID1|ALT_INV_data_out[15]~88_combout\ <= NOT \can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~88_combout\;
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\ <= NOT \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\;
\rst_controller|ALT_INV_r_sync_rst~q\ <= NOT \rst_controller|r_sync_rst~q\;

-- Location: LCCOMB_X39_Y19_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout\);

-- Location: LCCOMB_X39_Y19_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout\);

-- Location: IOOBUF_X14_Y34_N16
\tx_export~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \can_controller_0|Can_int|CAN_BTL|TxCan_i~combout\,
	devoe => ww_devoe,
	o => ww_tx_export);

-- Location: IOOBUF_X0_Y17_N15
\altera_reserved_tdo~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \altera_internal_jtag~TDO\,
	devoe => ww_devoe,
	o => ww_altera_reserved_tdo);

-- Location: IOIBUF_X0_Y16_N1
\clk_clk~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk_clk,
	o => \clk_clk~input_o\);

-- Location: CLKCTRL_G4
\clk_clk~inputclkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk_clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk_clk~inputclkctrl_outclk\);

-- Location: LCCOMB_X34_Y19_N30
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: IOIBUF_X0_Y18_N22
\altera_reserved_tms~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tms,
	o => \altera_reserved_tms~input_o\);

-- Location: IOIBUF_X0_Y19_N22
\altera_reserved_tck~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tck,
	o => \altera_reserved_tck~input_o\);

-- Location: IOIBUF_X0_Y20_N22
\altera_reserved_tdi~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tdi,
	o => \altera_reserved_tdi~input_o\);

-- Location: LCCOMB_X28_Y21_N22
\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\ = !\mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\);

-- Location: LCCOMB_X28_Y20_N16
\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder_combout\);

-- Location: FF_X28_Y20_N17
\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\);

-- Location: LCCOMB_X28_Y20_N10
\mm_interconnect_0|rsp_xbar_demux_001|src0_valid\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ = (\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~q\,
	combout => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\);

-- Location: LCCOMB_X31_Y25_N30
\nios2_qsys_0|hbreak_pending_nxt~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|hbreak_pending_nxt~0_combout\ = (!\nios2_qsys_0|hbreak_enabled~q\ & ((\nios2_qsys_0|hbreak_pending~q\) # (\nios2_qsys_0|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|hbreak_enabled~q\,
	datac => \nios2_qsys_0|hbreak_pending~q\,
	datad => \nios2_qsys_0|hbreak_req~0_combout\,
	combout => \nios2_qsys_0|hbreak_pending_nxt~0_combout\);

-- Location: FF_X31_Y25_N31
\nios2_qsys_0|hbreak_pending\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|hbreak_pending_nxt~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|hbreak_pending~q\);

-- Location: JTAG_X1_Y17_N0
altera_internal_jtag : cycloneiii_jtag
PORT MAP (
	tms => \altera_reserved_tms~input_o\,
	tck => \altera_reserved_tck~input_o\,
	tdi => \altera_reserved_tdi~input_o\,
	tdouser => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: LCCOMB_X39_Y20_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\);

-- Location: FF_X39_Y20_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8));

-- Location: LCCOMB_X40_Y20_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\);

-- Location: FF_X40_Y20_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9));

-- Location: LCCOMB_X43_Y21_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\);

-- Location: FF_X43_Y21_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10));

-- Location: LCCOMB_X43_Y21_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\);

-- Location: FF_X43_Y21_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11));

-- Location: LCCOMB_X43_Y21_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10),
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\);

-- Location: FF_X43_Y21_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12));

-- Location: LCCOMB_X43_Y21_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\);

-- Location: FF_X43_Y21_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13));

-- Location: LCCOMB_X43_Y21_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\);

-- Location: FF_X43_Y21_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14));

-- Location: LCCOMB_X43_Y21_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\);

-- Location: FF_X43_Y21_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15));

-- Location: LCCOMB_X41_Y20_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\);

-- Location: FF_X41_Y20_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0));

-- Location: LCCOMB_X41_Y20_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\);

-- Location: FF_X41_Y20_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1));

-- Location: LCCOMB_X41_Y20_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\);

-- Location: FF_X41_Y20_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2));

-- Location: LCCOMB_X41_Y20_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\);

-- Location: FF_X41_Y20_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0));

-- Location: LCCOMB_X40_Y20_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\);

-- Location: FF_X40_Y20_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1));

-- Location: LCCOMB_X40_Y20_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\);

-- Location: FF_X40_Y20_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2));

-- Location: LCCOMB_X40_Y20_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\);

-- Location: FF_X40_Y20_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3));

-- Location: LCCOMB_X39_Y20_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\);

-- Location: FF_X39_Y20_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5));

-- Location: LCCOMB_X39_Y20_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\);

-- Location: FF_X39_Y20_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6));

-- Location: LCCOMB_X39_Y20_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\);

-- Location: FF_X39_Y20_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7));

-- Location: LCCOMB_X39_Y20_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\);

-- Location: FF_X39_Y20_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4));

-- Location: LCCOMB_X41_Y21_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder_combout\);

-- Location: FF_X41_Y21_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9));

-- Location: LCCOMB_X41_Y21_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\);

-- Location: FF_X41_Y21_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8));

-- Location: FF_X41_Y21_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7));

-- Location: FF_X41_Y21_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6));

-- Location: FF_X41_Y21_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5));

-- Location: LCCOMB_X41_Y21_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\);

-- Location: FF_X41_Y21_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4));

-- Location: LCCOMB_X41_Y21_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout\);

-- Location: FF_X41_Y21_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3));

-- Location: LCCOMB_X41_Y21_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\);

-- Location: FF_X41_Y21_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2));

-- Location: LCCOMB_X41_Y21_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\);

-- Location: FF_X41_Y21_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1));

-- Location: LCCOMB_X41_Y21_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\);

-- Location: LCCOMB_X41_Y21_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\);

-- Location: LCCOMB_X41_Y21_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\);

-- Location: FF_X41_Y21_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0));

-- Location: LCCOMB_X41_Y21_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\);

-- Location: FF_X41_Y21_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\);

-- Location: LCCOMB_X39_Y20_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\);

-- Location: LCCOMB_X41_Y21_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\);

-- Location: FF_X41_Y21_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\);

-- Location: LCCOMB_X39_Y20_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\);

-- Location: LCCOMB_X38_Y19_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~0_combout\);

-- Location: LCCOMB_X34_Y19_N28
\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\);

-- Location: LCCOMB_X39_Y20_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\);

-- Location: FF_X39_Y20_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\);

-- Location: LCCOMB_X39_Y21_N10
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder_combout\ = \nios2_qsys_0|hbreak_enabled~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|hbreak_enabled~q\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder_combout\);

-- Location: FF_X39_Y21_N11
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\);

-- Location: LCCOMB_X39_Y21_N14
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\ = 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\);

-- Location: FF_X39_Y21_N15
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0));

-- Location: FF_X39_Y21_N1
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|ir_out\(1));

-- Location: LCCOMB_X39_Y19_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|ir_out\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout\);

-- Location: LCCOMB_X39_Y19_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout\);

-- Location: FF_X39_Y19_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1));

-- Location: LCCOMB_X39_Y19_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\);

-- Location: LCCOMB_X38_Y19_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4_combout\);

-- Location: FF_X38_Y19_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0));

-- Location: LCCOMB_X38_Y19_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\);

-- Location: LCCOMB_X38_Y19_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout\);

-- Location: LCCOMB_X38_Y18_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\);

-- Location: LCCOMB_X38_Y18_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout\);

-- Location: FF_X38_Y18_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3));

-- Location: LCCOMB_X39_Y19_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datad => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\);

-- Location: FF_X39_Y19_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2));

-- Location: LCCOMB_X39_Y19_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout\);

-- Location: LCCOMB_X40_Y20_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1_combout\);

-- Location: FF_X40_Y20_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1));

-- Location: LCCOMB_X39_Y19_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout\);

-- Location: LCCOMB_X39_Y20_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3_combout\);

-- Location: FF_X39_Y20_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2));

-- Location: LCCOMB_X40_Y20_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\);

-- Location: FF_X40_Y20_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\);

-- Location: FF_X38_Y19_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~0_combout\,
	asdata => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4));

-- Location: LCCOMB_X40_Y20_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\);

-- Location: LCCOMB_X40_Y20_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\);

-- Location: LCCOMB_X40_Y20_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\);

-- Location: FF_X40_Y20_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\);

-- Location: LCCOMB_X38_Y21_N16
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4) & 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\);

-- Location: LCCOMB_X39_Y19_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder_combout\);

-- Location: LCCOMB_X39_Y19_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\);

-- Location: FF_X39_Y19_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\);

-- Location: FF_X39_Y19_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\);

-- Location: LCCOMB_X36_Y20_N12
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\) # ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & 
-- !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\);

-- Location: LCCOMB_X37_Y20_N12
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8) & 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0_combout\);

-- Location: FF_X37_Y20_N13
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\);

-- Location: LCCOMB_X37_Y20_N28
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\ = 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\);

-- Location: FF_X37_Y20_N29
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0));

-- Location: LCCOMB_X37_Y20_N6
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~feeder_combout\ = 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~feeder_combout\);

-- Location: FF_X37_Y20_N7
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~q\);

-- Location: LCCOMB_X37_Y20_N4
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\ = 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~q\ & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\);

-- Location: FF_X37_Y20_N5
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\);

-- Location: FF_X37_Y20_N27
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~q\);

-- Location: LCCOMB_X38_Y21_N28
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~20_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4) & (\altera_internal_jtag~TDIUTAP\ & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~20_combout\);

-- Location: LCCOMB_X38_Y21_N30
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ = ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\) # 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\)) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\);

-- Location: LCCOMB_X38_Y21_N8
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[36]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[36]~21_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\) # 
-- ((!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ $ 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[36]~21_combout\);

-- Location: FF_X38_Y21_N29
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~20_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[36]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(37));

-- Location: LCCOMB_X38_Y21_N6
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4) & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(37) & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & 
-- !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(37),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout\);

-- Location: FF_X38_Y21_N7
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[36]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(36));

-- Location: LCCOMB_X39_Y21_N28
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|Mux37~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\ = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & 
-- !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\);

-- Location: LCCOMB_X37_Y20_N8
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8) & 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout\);

-- Location: FF_X39_Y21_N29
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|DRsize.100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|DRsize.100~q\);

-- Location: LCCOMB_X38_Y21_N10
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[35]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[35]~6_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|DRsize.100~q\ & (\altera_internal_jtag~TDIUTAP\)) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|DRsize.100~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(36),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|DRsize.100~q\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[35]~6_combout\);

-- Location: LCCOMB_X38_Y21_N18
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~23_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3) & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~23_combout\);

-- Location: LCCOMB_X39_Y21_N0
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~24_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & 
-- (((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~23_combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~23_combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~24_combout\);

-- Location: LCCOMB_X38_Y21_N4
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~25_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(35) & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\) # 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~24_combout\)))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(35) & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~23_combout\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(35),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~23_combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~24_combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~25_combout\);

-- Location: FF_X38_Y21_N11
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[35]~6_combout\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~25_combout\,
	sload => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(35));

-- Location: FF_X37_Y21_N31
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(35),
	sload => VCC,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35));

-- Location: FF_X37_Y20_N9
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~q\);

-- Location: FF_X37_Y20_N25
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0));

-- Location: LCCOMB_X37_Y20_N18
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~feeder_combout\ = 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~feeder_combout\);

-- Location: FF_X37_Y20_N19
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~q\);

-- Location: LCCOMB_X37_Y20_N14
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0_combout\ = 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~q\ & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0_combout\);

-- Location: FF_X37_Y20_N15
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jxuir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~q\);

-- Location: FF_X32_Y20_N9
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|ir[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	sload => VCC,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|ir\(1));

-- Location: FF_X32_Y20_N11
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|ir[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	sload => VCC,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|ir\(0));

-- Location: LCCOMB_X32_Y20_N8
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35) & 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|ir\(1) & 
-- !\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|ir\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~q\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|ir\(1),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|ir\(0),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\);

-- Location: LCCOMB_X37_Y20_N26
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ = 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35) & 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|ir\(0) & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~q\ & 
-- !\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|ir\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|ir\(0),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|ir\(1),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\);

-- Location: LCCOMB_X28_Y21_N28
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\ = (\nios2_qsys_0|d_read~q\ & (!\mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\ & 
-- \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_read~q\,
	datab => \mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\,
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\);

-- Location: LCCOMB_X28_Y21_N30
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\ = (\mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\ & 
-- ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\) # ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & \mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\,
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datac => \mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\,
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	combout => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\);

-- Location: LCCOMB_X32_Y20_N10
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~q\ & 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|ir\(1) & 
-- !\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|ir\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~q\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|ir\(1),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|ir\(0),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\);

-- Location: LCCOMB_X37_Y21_N30
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0_combout\ = 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35) & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0_combout\);

-- Location: LCCOMB_X34_Y24_N16
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~1_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0_combout\ & 
-- ((!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17)))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0_combout\ & (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0_combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~1_combout\);

-- Location: FF_X34_Y24_N17
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\);

-- Location: LCCOMB_X29_Y20_N28
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5_combout\);

-- Location: LCCOMB_X29_Y20_N2
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~6_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5_combout\) # 
-- ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\ & (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|waitrequest~q\ & 
-- !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5_combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|waitrequest~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~6_combout\);

-- Location: FF_X29_Y20_N3
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X29_Y20_N4
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)) # (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: LCCOMB_X29_Y20_N22
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\ = (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\);

-- Location: LCCOMB_X29_Y20_N10
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~4_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\) # 
-- ((!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|waitrequest~q\ & (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|waitrequest~q\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\,
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	combout => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~4_combout\);

-- Location: FF_X29_Y20_N11
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: FF_X34_Y19_N29
\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X34_Y19_N16
\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	combout => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X34_Y19_N17
\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X34_Y19_N12
\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	combout => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: FF_X34_Y19_N13
\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: LCCOMB_X34_Y19_N24
\rst_controller|always2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rst_controller|always2~0_combout\ = (\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\) # (!\rst_controller|r_sync_rst_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst_controller|r_sync_rst_chain\(2),
	datad => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	combout => \rst_controller|always2~0_combout\);

-- Location: FF_X34_Y19_N25
\rst_controller|r_early_rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|r_early_rst~q\);

-- Location: LCCOMB_X31_Y25_N0
\mm_interconnect_0|cmd_xbar_mux|src_payload~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~0_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|hbreak_enabled~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|hbreak_enabled~q\,
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~0_combout\);

-- Location: FF_X31_Y25_N1
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|debugaccess\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|debugaccess~q\);

-- Location: LCCOMB_X32_Y20_N24
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|debugaccess~q\ & \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|write~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|debugaccess~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|write~q\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0_combout\);

-- Location: LCCOMB_X35_Y24_N8
\mm_interconnect_0|cmd_xbar_mux|src_payload~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~23_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(8),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~23_combout\);

-- Location: FF_X35_Y24_N9
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(8));

-- Location: LCCOMB_X34_Y20_N8
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0_combout\ = \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(2) $ (VCC)
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~1\ = CARRY(\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(2),
	datad => VCC,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0_combout\,
	cout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~1\);

-- Location: LCCOMB_X34_Y20_N14
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(5) & 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~5\)) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(5) & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~5\) # (GND)))
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~7\ = CARRY((!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~5\) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(5),
	datad => VCC,
	cin => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~5\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6_combout\,
	cout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~7\);

-- Location: LCCOMB_X34_Y20_N16
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(6) & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~7\ $ (GND))) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(6) & 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~7\ & VCC))
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~9\ = CARRY((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(6) & 
-- !\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(6),
	datad => VCC,
	cin => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~7\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8_combout\,
	cout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~9\);

-- Location: LCCOMB_X34_Y20_N18
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(7) & 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~9\)) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(7) & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~9\) # (GND)))
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~11\ = CARRY((!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~9\) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(7),
	datad => VCC,
	cin => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~9\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10_combout\,
	cout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~11\);

-- Location: LCCOMB_X34_Y20_N20
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(8) & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~11\ $ (GND))) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(8) & 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~11\ & VCC))
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~13\ = CARRY((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(8) & 
-- !\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(8),
	datad => VCC,
	cin => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~11\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12_combout\,
	cout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~13\);

-- Location: LCCOMB_X34_Y20_N22
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(9) & 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~13\)) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(9) & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~13\) # (GND)))
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~15\ = CARRY((!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~13\) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(9),
	datad => VCC,
	cin => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~13\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14_combout\,
	cout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~15\);

-- Location: LCCOMB_X37_Y21_N10
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ = 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34)) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\);

-- Location: FF_X35_Y20_N27
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(37),
	sload => VCC,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37));

-- Location: LCCOMB_X32_Y20_N28
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\ = 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|ir\(0) & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|ir\(1) & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|ir\(0),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|ir\(1),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~q\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\);

-- Location: LCCOMB_X37_Y21_N2
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36]~feeder_combout\ = 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(36)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(36),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36]~feeder_combout\);

-- Location: FF_X37_Y21_N3
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36]~feeder_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36));

-- Location: LCCOMB_X36_Y21_N0
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~25_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(22) & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(22),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~25_combout\);

-- Location: FF_X36_Y21_N1
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~25_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(22));

-- Location: LCCOMB_X29_Y26_N24
\nios2_qsys_0|D_wr_dst_reg~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_wr_dst_reg~2_combout\ = (\nios2_qsys_0|D_iw\(1)) # (!\nios2_qsys_0|D_iw\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(0),
	datac => \nios2_qsys_0|D_iw\(1),
	combout => \nios2_qsys_0|D_wr_dst_reg~2_combout\);

-- Location: LCCOMB_X31_Y21_N30
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\ = (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(4) & 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(3) & \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(4),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(3),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(2),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\);

-- Location: LCCOMB_X34_Y22_N30
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[11]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[11]~6_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11)))) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ 
-- & (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[11]~6_combout\);

-- Location: LCCOMB_X31_Y21_N6
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~26_combout\ = (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(3) & (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(4) $ 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(4),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(3),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(2),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~26_combout\);

-- Location: LCCOMB_X30_Y23_N30
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~27_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~26_combout\) # 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~26_combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~27_combout\);

-- Location: LCCOMB_X34_Y24_N24
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_rd~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_rd~0_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_rd~q\) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_rd~q\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_rd~0_combout\);

-- Location: FF_X34_Y24_N25
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_rd~q\);

-- Location: FF_X32_Y21_N1
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_rd_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_rd~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_rd_d1~q\);

-- Location: LCCOMB_X36_Y21_N24
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[12]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[12]~5_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_rd_d1~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~27_combout\)) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_rd_d1~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~27_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_rd_d1~q\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(12),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[12]~5_combout\);

-- Location: LCCOMB_X36_Y21_N6
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~24_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(15) & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(15),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~24_combout\);

-- Location: FF_X36_Y21_N7
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~24_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(15));

-- Location: LCCOMB_X31_Y21_N28
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~13_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\) # ((!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~13_combout\);

-- Location: FF_X31_Y21_N29
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(15));

-- Location: FF_X29_Y25_N29
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(15),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X30_Y25_N2
\nios2_qsys_0|F_pc_plus_one[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_plus_one[0]~0_combout\ = \nios2_qsys_0|F_pc\(0) $ (VCC)
-- \nios2_qsys_0|F_pc_plus_one[0]~1\ = CARRY(\nios2_qsys_0|F_pc\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|F_pc\(0),
	datad => VCC,
	combout => \nios2_qsys_0|F_pc_plus_one[0]~0_combout\,
	cout => \nios2_qsys_0|F_pc_plus_one[0]~1\);

-- Location: LCCOMB_X30_Y25_N4
\nios2_qsys_0|F_pc_plus_one[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_plus_one[1]~2_combout\ = (\nios2_qsys_0|F_pc\(1) & (!\nios2_qsys_0|F_pc_plus_one[0]~1\)) # (!\nios2_qsys_0|F_pc\(1) & ((\nios2_qsys_0|F_pc_plus_one[0]~1\) # (GND)))
-- \nios2_qsys_0|F_pc_plus_one[1]~3\ = CARRY((!\nios2_qsys_0|F_pc_plus_one[0]~1\) # (!\nios2_qsys_0|F_pc\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc\(1),
	datad => VCC,
	cin => \nios2_qsys_0|F_pc_plus_one[0]~1\,
	combout => \nios2_qsys_0|F_pc_plus_one[1]~2_combout\,
	cout => \nios2_qsys_0|F_pc_plus_one[1]~3\);

-- Location: LCCOMB_X31_Y26_N12
\nios2_qsys_0|D_ctrl_exception~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_exception~4_combout\ = (\nios2_qsys_0|D_iw\(13) & (((\nios2_qsys_0|D_iw\(11) & !\nios2_qsys_0|D_iw\(14))) # (!\nios2_qsys_0|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(11),
	datab => \nios2_qsys_0|D_iw\(13),
	datac => \nios2_qsys_0|D_iw\(14),
	datad => \nios2_qsys_0|D_iw\(12),
	combout => \nios2_qsys_0|D_ctrl_exception~4_combout\);

-- Location: LCCOMB_X31_Y21_N22
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~19_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\) # ((!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~19_combout\);

-- Location: FF_X31_Y21_N23
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(8));

-- Location: FF_X29_Y25_N25
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X32_Y23_N12
\nios2_qsys_0|d_writedata[24]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[24]~feeder_combout\ = \nios2_qsys_0|d_writedata[24]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|d_writedata[24]~1_combout\,
	combout => \nios2_qsys_0|d_writedata[24]~feeder_combout\);

-- Location: LCCOMB_X31_Y23_N2
\nios2_qsys_0|R_src2_lo[6]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[6]~14_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|D_iw\(12))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & 
-- ((\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~q\,
	datab => \nios2_qsys_0|D_iw\(12),
	datac => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	datad => \nios2_qsys_0|R_src2_lo~0_combout\,
	combout => \nios2_qsys_0|R_src2_lo[6]~14_combout\);

-- Location: FF_X31_Y23_N3
\nios2_qsys_0|E_src2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src2_lo[6]~14_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(6));

-- Location: LCCOMB_X29_Y24_N22
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~23_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\) # ((!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~23_combout\);

-- Location: FF_X29_Y24_N23
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(10));

-- Location: FF_X29_Y24_N17
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(10),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X34_Y25_N2
\nios2_qsys_0|R_src2_lo[7]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[7]~13_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(13)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & 
-- (\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~q\,
	datab => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	datac => \nios2_qsys_0|R_src2_lo~0_combout\,
	datad => \nios2_qsys_0|D_iw\(13),
	combout => \nios2_qsys_0|R_src2_lo[7]~13_combout\);

-- Location: FF_X34_Y25_N3
\nios2_qsys_0|E_src2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src2_lo[7]~13_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(7));

-- Location: LCCOMB_X28_Y28_N4
\nios2_qsys_0|D_ctrl_jmp_direct~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_jmp_direct~0_combout\ = (!\nios2_qsys_0|D_iw\(5) & (\nios2_qsys_0|Equal132~0_combout\ & (!\nios2_qsys_0|D_iw\(1) & !\nios2_qsys_0|D_iw\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(5),
	datab => \nios2_qsys_0|Equal132~0_combout\,
	datac => \nios2_qsys_0|D_iw\(1),
	datad => \nios2_qsys_0|D_iw\(2),
	combout => \nios2_qsys_0|D_ctrl_jmp_direct~0_combout\);

-- Location: FF_X28_Y28_N5
\nios2_qsys_0|R_ctrl_jmp_direct\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_ctrl_jmp_direct~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_jmp_direct~q\);

-- Location: LCCOMB_X29_Y26_N16
\nios2_qsys_0|E_valid~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_valid~0_combout\ = (\nios2_qsys_0|R_valid~q\) # (\nios2_qsys_0|E_stall~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|R_valid~q\,
	datad => \nios2_qsys_0|E_stall~5_combout\,
	combout => \nios2_qsys_0|E_valid~0_combout\);

-- Location: FF_X29_Y26_N17
\nios2_qsys_0|E_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_valid~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_valid~q\);

-- Location: LCCOMB_X32_Y29_N20
\nios2_qsys_0|R_src1~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1~40_combout\ = (!\nios2_qsys_0|E_valid~q\) # (!\nios2_qsys_0|R_ctrl_jmp_direct~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	datac => \nios2_qsys_0|E_valid~q\,
	combout => \nios2_qsys_0|R_src1~40_combout\);

-- Location: LCCOMB_X29_Y24_N18
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~17_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\) # ((!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~17_combout\);

-- Location: FF_X29_Y24_N19
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(25));

-- Location: FF_X27_Y24_N29
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(25),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(25));

-- Location: LCCOMB_X30_Y23_N26
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~32_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\) # ((!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~32_combout\);

-- Location: FF_X30_Y23_N27
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(30));

-- Location: FF_X30_Y23_N21
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(30),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(30));

-- Location: LCCOMB_X28_Y28_N2
\nios2_qsys_0|Equal2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal2~4_combout\ = (!\nios2_qsys_0|D_iw\(0) & (\nios2_qsys_0|D_iw\(3) & (!\nios2_qsys_0|D_iw\(1) & \nios2_qsys_0|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(0),
	datab => \nios2_qsys_0|D_iw\(3),
	datac => \nios2_qsys_0|D_iw\(1),
	datad => \nios2_qsys_0|D_iw\(4),
	combout => \nios2_qsys_0|Equal2~4_combout\);

-- Location: LCCOMB_X28_Y28_N24
\nios2_qsys_0|Equal2~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal2~3_combout\ = (!\nios2_qsys_0|D_iw\(0) & (!\nios2_qsys_0|D_iw\(3) & (!\nios2_qsys_0|D_iw\(1) & !\nios2_qsys_0|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(0),
	datab => \nios2_qsys_0|D_iw\(3),
	datac => \nios2_qsys_0|D_iw\(1),
	datad => \nios2_qsys_0|D_iw\(4),
	combout => \nios2_qsys_0|Equal2~3_combout\);

-- Location: LCCOMB_X28_Y28_N14
\nios2_qsys_0|Equal2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal2~2_combout\ = (!\nios2_qsys_0|D_iw\(0) & (\nios2_qsys_0|D_iw\(3) & (!\nios2_qsys_0|D_iw\(1) & !\nios2_qsys_0|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(0),
	datab => \nios2_qsys_0|D_iw\(3),
	datac => \nios2_qsys_0|D_iw\(1),
	datad => \nios2_qsys_0|D_iw\(4),
	combout => \nios2_qsys_0|Equal2~2_combout\);

-- Location: LCCOMB_X29_Y28_N26
\nios2_qsys_0|D_ctrl_alu_force_xor~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_alu_force_xor~7_combout\ = (\nios2_qsys_0|Equal2~2_combout\) # ((\nios2_qsys_0|D_iw\(5) & ((\nios2_qsys_0|Equal2~3_combout\))) # (!\nios2_qsys_0|D_iw\(5) & (\nios2_qsys_0|Equal2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal2~4_combout\,
	datab => \nios2_qsys_0|Equal2~3_combout\,
	datac => \nios2_qsys_0|D_iw\(5),
	datad => \nios2_qsys_0|Equal2~2_combout\,
	combout => \nios2_qsys_0|D_ctrl_alu_force_xor~7_combout\);

-- Location: LCCOMB_X29_Y28_N30
\nios2_qsys_0|D_ctrl_alu_force_xor~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_alu_force_xor~5_combout\ = (\nios2_qsys_0|D_iw\(5) & ((\nios2_qsys_0|D_iw\(16) & (!\nios2_qsys_0|D_iw\(15))) # (!\nios2_qsys_0|D_iw\(16) & ((\nios2_qsys_0|D_iw\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(15),
	datab => \nios2_qsys_0|D_iw\(5),
	datac => \nios2_qsys_0|D_iw\(14),
	datad => \nios2_qsys_0|D_iw\(16),
	combout => \nios2_qsys_0|D_ctrl_alu_force_xor~5_combout\);

-- Location: LCCOMB_X29_Y28_N28
\nios2_qsys_0|Equal101~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal101~3_combout\ = (!\nios2_qsys_0|D_iw\(11) & (!\nios2_qsys_0|D_iw\(12) & !\nios2_qsys_0|D_iw\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(11),
	datab => \nios2_qsys_0|D_iw\(12),
	datac => \nios2_qsys_0|D_iw\(13),
	combout => \nios2_qsys_0|Equal101~3_combout\);

-- Location: LCCOMB_X29_Y28_N24
\nios2_qsys_0|D_ctrl_alu_force_xor~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_alu_force_xor~6_combout\ = (\nios2_qsys_0|Equal2~0_combout\ & ((\nios2_qsys_0|D_iw\(2)) # ((\nios2_qsys_0|D_ctrl_alu_force_xor~5_combout\ & \nios2_qsys_0|Equal101~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_alu_force_xor~5_combout\,
	datab => \nios2_qsys_0|Equal101~3_combout\,
	datac => \nios2_qsys_0|D_iw\(2),
	datad => \nios2_qsys_0|Equal2~0_combout\,
	combout => \nios2_qsys_0|D_ctrl_alu_force_xor~6_combout\);

-- Location: LCCOMB_X28_Y28_N10
\nios2_qsys_0|D_ctrl_alu_force_xor~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_alu_force_xor~9_combout\ = (!\nios2_qsys_0|D_iw\(4) & (\nios2_qsys_0|D_iw\(1) & !\nios2_qsys_0|D_iw\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|D_iw\(1),
	datad => \nios2_qsys_0|D_iw\(0),
	combout => \nios2_qsys_0|D_ctrl_alu_force_xor~9_combout\);

-- Location: LCCOMB_X29_Y28_N20
\nios2_qsys_0|D_ctrl_alu_force_xor~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_alu_force_xor~8_combout\ = (\nios2_qsys_0|D_ctrl_alu_force_xor~6_combout\) # ((\nios2_qsys_0|D_ctrl_alu_force_xor~9_combout\) # ((\nios2_qsys_0|D_ctrl_alu_force_xor~7_combout\ & !\nios2_qsys_0|D_iw\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_alu_force_xor~7_combout\,
	datab => \nios2_qsys_0|D_ctrl_alu_force_xor~6_combout\,
	datac => \nios2_qsys_0|D_iw\(2),
	datad => \nios2_qsys_0|D_ctrl_alu_force_xor~9_combout\,
	combout => \nios2_qsys_0|D_ctrl_alu_force_xor~8_combout\);

-- Location: LCCOMB_X31_Y26_N20
\nios2_qsys_0|Equal2~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal2~5_combout\ = (\nios2_qsys_0|D_iw\(5) & (\nios2_qsys_0|Equal2~0_combout\ & !\nios2_qsys_0|D_iw\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(5),
	datab => \nios2_qsys_0|Equal2~0_combout\,
	datac => \nios2_qsys_0|D_iw\(2),
	combout => \nios2_qsys_0|Equal2~5_combout\);

-- Location: LCCOMB_X34_Y29_N26
\nios2_qsys_0|D_logic_op[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_logic_op[0]~1_combout\ = (\nios2_qsys_0|D_ctrl_alu_force_xor~8_combout\) # ((\nios2_qsys_0|Equal2~5_combout\ & (\nios2_qsys_0|D_iw\(14))) # (!\nios2_qsys_0|Equal2~5_combout\ & ((\nios2_qsys_0|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(14),
	datab => \nios2_qsys_0|D_ctrl_alu_force_xor~8_combout\,
	datac => \nios2_qsys_0|D_iw\(3),
	datad => \nios2_qsys_0|Equal2~5_combout\,
	combout => \nios2_qsys_0|D_logic_op[0]~1_combout\);

-- Location: FF_X34_Y29_N27
\nios2_qsys_0|R_logic_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_logic_op[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_logic_op\(0));

-- Location: LCCOMB_X29_Y25_N20
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~33_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\) # 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31) & !\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~33_combout\);

-- Location: FF_X29_Y25_N21
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(31));

-- Location: FF_X29_Y25_N17
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(31),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(31));

-- Location: LCCOMB_X29_Y21_N12
\nios2_qsys_0|E_mem_byte_en[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_mem_byte_en[3]~4_combout\ = (\nios2_qsys_0|D_iw\(4)) # ((\nios2_qsys_0|E_arith_result[1]~2_combout\ & ((\nios2_qsys_0|D_iw\(3)) # (\nios2_qsys_0|E_arith_result[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_arith_result[1]~2_combout\,
	datab => \nios2_qsys_0|D_iw\(3),
	datac => \nios2_qsys_0|E_arith_result[0]~1_combout\,
	datad => \nios2_qsys_0|D_iw\(4),
	combout => \nios2_qsys_0|E_mem_byte_en[3]~4_combout\);

-- Location: FF_X29_Y21_N13
\nios2_qsys_0|d_byteenable[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_mem_byte_en[3]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_byteenable\(3));

-- Location: LCCOMB_X29_Y21_N26
\mm_interconnect_0|cmd_xbar_mux_001|src_data[35]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(35) = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_byteenable\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \nios2_qsys_0|d_byteenable\(3),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(35));

-- Location: LCCOMB_X34_Y23_N0
\nios2_qsys_0|d_writedata[25]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[25]~2_combout\ = (\nios2_qsys_0|Equal132~0_combout\ & ((\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1)))) # (!\nios2_qsys_0|Equal132~0_combout\ & 
-- (\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	datac => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datad => \nios2_qsys_0|Equal132~0_combout\,
	combout => \nios2_qsys_0|d_writedata[25]~2_combout\);

-- Location: LCCOMB_X34_Y23_N2
\nios2_qsys_0|d_writedata[25]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[25]~feeder_combout\ = \nios2_qsys_0|d_writedata[25]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|d_writedata[25]~2_combout\,
	combout => \nios2_qsys_0|d_writedata[25]~feeder_combout\);

-- Location: LCCOMB_X29_Y28_N0
\nios2_qsys_0|Equal2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal2~1_combout\ = (!\nios2_qsys_0|D_iw\(2) & \nios2_qsys_0|D_iw\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(2),
	datad => \nios2_qsys_0|D_iw\(5),
	combout => \nios2_qsys_0|Equal2~1_combout\);

-- Location: LCCOMB_X31_Y29_N8
\nios2_qsys_0|D_ctrl_crst~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_crst~0_combout\ = (\nios2_qsys_0|D_iw\(13) & (\nios2_qsys_0|D_iw\(12) & (\nios2_qsys_0|Equal2~1_combout\ & \nios2_qsys_0|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(13),
	datab => \nios2_qsys_0|D_iw\(12),
	datac => \nios2_qsys_0|Equal2~1_combout\,
	datad => \nios2_qsys_0|Equal2~0_combout\,
	combout => \nios2_qsys_0|D_ctrl_crst~0_combout\);

-- Location: LCCOMB_X34_Y29_N4
\nios2_qsys_0|Equal101~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal101~5_combout\ = (!\nios2_qsys_0|D_iw\(15) & \nios2_qsys_0|D_iw\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(15),
	datac => \nios2_qsys_0|D_iw\(16),
	combout => \nios2_qsys_0|Equal101~5_combout\);

-- Location: LCCOMB_X31_Y29_N10
\nios2_qsys_0|Equal101~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal101~6_combout\ = (!\nios2_qsys_0|D_iw\(14) & (!\nios2_qsys_0|D_iw\(11) & (\nios2_qsys_0|D_ctrl_crst~0_combout\ & \nios2_qsys_0|Equal101~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(14),
	datab => \nios2_qsys_0|D_iw\(11),
	datac => \nios2_qsys_0|D_ctrl_crst~0_combout\,
	datad => \nios2_qsys_0|Equal101~5_combout\,
	combout => \nios2_qsys_0|Equal101~6_combout\);

-- Location: FF_X31_Y29_N11
\nios2_qsys_0|R_ctrl_rdctl_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|Equal101~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_rdctl_inst~q\);

-- Location: LCCOMB_X28_Y27_N2
\nios2_qsys_0|E_alu_result~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result~36_combout\ = (\nios2_qsys_0|R_ctrl_br_cmp~q\) # (\nios2_qsys_0|R_ctrl_rdctl_inst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	datad => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	combout => \nios2_qsys_0|E_alu_result~36_combout\);

-- Location: LCCOMB_X29_Y20_N16
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ = (!\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\ & \nios2_qsys_0|d_write~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\,
	datad => \nios2_qsys_0|d_write~q\,
	combout => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\);

-- Location: LCCOMB_X29_Y21_N28
\mm_interconnect_0|width_adapter_001|byteen_reg~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|byteen_reg~0_combout\ = (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & \nios2_qsys_0|d_byteenable\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datad => \nios2_qsys_0|d_byteenable\(3),
	combout => \mm_interconnect_0|width_adapter_001|byteen_reg~0_combout\);

-- Location: LCCOMB_X27_Y23_N20
\mm_interconnect_0|width_adapter_001|data_reg[7]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|data_reg[7]~1_combout\ = ((!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|read_latency_shift_reg~0_combout\) # (!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\)))) # 
-- (!\mm_interconnect_0|width_adapter_001|use_reg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|read_latency_shift_reg~0_combout\,
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\,
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|width_adapter_001|data_reg[7]~1_combout\);

-- Location: FF_X29_Y21_N29
\mm_interconnect_0|width_adapter_001|byteen_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|byteen_reg~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|byteen_reg\(1));

-- Location: LCCOMB_X29_Y27_N26
\nios2_qsys_0|E_mem_byte_en[2]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_mem_byte_en[2]~5_combout\ = (\nios2_qsys_0|D_iw\(4)) # ((\nios2_qsys_0|E_arith_result[1]~2_combout\ & ((\nios2_qsys_0|D_iw\(3)) # (!\nios2_qsys_0|E_arith_result[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_arith_result[0]~1_combout\,
	datab => \nios2_qsys_0|E_arith_result[1]~2_combout\,
	datac => \nios2_qsys_0|D_iw\(3),
	datad => \nios2_qsys_0|D_iw\(4),
	combout => \nios2_qsys_0|E_mem_byte_en[2]~5_combout\);

-- Location: FF_X29_Y27_N27
\nios2_qsys_0|d_byteenable[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_mem_byte_en[2]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_byteenable\(2));

-- Location: LCCOMB_X29_Y21_N22
\mm_interconnect_0|width_adapter_001|byteen_reg~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|byteen_reg~1_combout\ = (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & \nios2_qsys_0|d_byteenable\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datad => \nios2_qsys_0|d_byteenable\(2),
	combout => \mm_interconnect_0|width_adapter_001|byteen_reg~1_combout\);

-- Location: FF_X29_Y21_N23
\mm_interconnect_0|width_adapter_001|byteen_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|byteen_reg~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|byteen_reg\(0));

-- Location: LCCOMB_X29_Y21_N10
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~0_combout\ = (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\nios2_qsys_0|d_byteenable\(1)) # (\nios2_qsys_0|d_byteenable\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_byteenable\(1),
	datac => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datad => \nios2_qsys_0|d_byteenable\(0),
	combout => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~0_combout\);

-- Location: LCCOMB_X29_Y21_N24
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\ = (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~0_combout\) # 
-- ((\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\mm_interconnect_0|width_adapter_001|byteen_reg\(1)) # (\mm_interconnect_0|width_adapter_001|byteen_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datab => \mm_interconnect_0|width_adapter_001|byteen_reg\(1),
	datac => \mm_interconnect_0|width_adapter_001|byteen_reg\(0),
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~0_combout\,
	combout => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\);

-- Location: LCCOMB_X27_Y23_N18
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_read~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_read~2_combout\ = (!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\ & (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\ & \mm_interconnect_0|addr_router_001|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\,
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\,
	datad => \mm_interconnect_0|addr_router_001|Equal2~1_combout\,
	combout => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_read~2_combout\);

-- Location: LCCOMB_X27_Y26_N8
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|read_latency_shift_reg~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|read_latency_shift_reg~1_combout\ = (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|read_latency_shift_reg~0_combout\ & 
-- \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_read~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|read_latency_shift_reg~0_combout\,
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_read~2_combout\,
	combout => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|read_latency_shift_reg~1_combout\);

-- Location: FF_X27_Y26_N9
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|read_latency_shift_reg~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|read_latency_shift_reg\(0));

-- Location: FF_X27_Y23_N1
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]~q\);

-- Location: LCCOMB_X27_Y23_N28
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_read~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_read~3_combout\ = (\nios2_qsys_0|d_read~q\ & (!\mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\ & 
-- (!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \mm_interconnect_0|addr_router_001|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_read~q\,
	datab => \mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\,
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|addr_router_001|Equal2~1_combout\,
	combout => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_read~3_combout\);

-- Location: LCCOMB_X27_Y23_N0
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]~q\) # ((!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\ & 
-- \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_read~3_combout\)))) # (!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\ & ((\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_read~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\,
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]~q\,
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_read~3_combout\,
	combout => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: LCCOMB_X27_Y26_N30
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\ = ((\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~q\) # 
-- (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|read_latency_shift_reg\(0))) # (!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~q\,
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\);

-- Location: FF_X27_Y26_N3
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~q\);

-- Location: LCCOMB_X27_Y26_N20
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) $ (((!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & 
-- !\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~q\,
	combout => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X27_Y23_N4
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (!\mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\ & (\nios2_qsys_0|d_read~q\ & 
-- ((\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|read_latency_shift_reg~0_combout\) # (!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|read_latency_shift_reg~0_combout\,
	datab => \mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\,
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\,
	datad => \nios2_qsys_0|d_read~q\,
	combout => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X27_Y23_N12
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ & 
-- (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ & (!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- \mm_interconnect_0|addr_router_001|Equal2~1_combout\))) # (!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ & 
-- (((\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|addr_router_001|Equal2~1_combout\,
	combout => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X27_Y23_N13
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X27_Y23_N6
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~1_combout\ = (!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\ & (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & 
-- \mm_interconnect_0|addr_router_001|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\,
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datad => \mm_interconnect_0|addr_router_001|Equal2~1_combout\,
	combout => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~1_combout\);

-- Location: LCCOMB_X26_Y21_N22
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter[1]~0_combout\ = (!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter\(1) & 
-- (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter\(0) $ (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter\(1),
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter\(0),
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~1_combout\,
	combout => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter[1]~0_combout\);

-- Location: LCCOMB_X26_Y21_N24
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter[1]~1_combout\ = (!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter[1]~0_combout\ & 
-- (\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ & ((\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~1_combout\) # 
-- (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_read~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter[1]~0_combout\,
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~1_combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_read~2_combout\,
	combout => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter[1]~1_combout\);

-- Location: LCCOMB_X26_Y21_N28
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter~3_combout\ = (!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter\(0) & 
-- \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter[1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter\(0),
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter[1]~1_combout\,
	combout => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter~3_combout\);

-- Location: FF_X26_Y21_N29
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X26_Y21_N10
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter~2_combout\ = (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter[1]~1_combout\ & 
-- (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter\(0) $ (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter\(0),
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter\(1),
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter[1]~1_combout\,
	combout => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter~2_combout\);

-- Location: FF_X26_Y21_N11
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X26_Y21_N20
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|read_latency_shift_reg~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|read_latency_shift_reg~0_combout\ = (!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter\(1) & 
-- (\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ & (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter\(0) $ 
-- (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter\(1),
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter\(0),
	datac => \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~1_combout\,
	combout => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|read_latency_shift_reg~0_combout\);

-- Location: LCCOMB_X27_Y26_N16
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # ((!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & 
-- !\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~q\,
	combout => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: LCCOMB_X27_Y23_N26
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ = (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\) # 
-- ((\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_read~3_combout\ & ((\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|read_latency_shift_reg~0_combout\) # 
-- (!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|read_latency_shift_reg~0_combout\,
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_read~3_combout\,
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\,
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	combout => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: FF_X27_Y23_N27
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X27_Y26_N28
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\ = (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|read_latency_shift_reg\(0)) # 
-- ((\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~q\,
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\);

-- Location: FF_X29_Y20_N27
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]~q\);

-- Location: LCCOMB_X29_Y20_N26
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]~q\)) # (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]~q\,
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	combout => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: FF_X29_Y20_N25
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~q\);

-- Location: LCCOMB_X29_Y20_N12
\mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0_combout\ = (\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~q\ & 
-- (((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~q\) # (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0))))) # 
-- (!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~q\ & (!\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0) & 
-- ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~q\) # (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~q\,
	datab => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~q\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0_combout\);

-- Location: LCCOMB_X26_Y26_N26
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\ = (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~q\) # (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~q\,
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\);

-- Location: FF_X27_Y26_N5
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]~q\);

-- Location: LCCOMB_X27_Y26_N4
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\ = (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]~q\) # 
-- (!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]~q\,
	combout => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\);

-- Location: FF_X27_Y26_N1
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~q\);

-- Location: LCCOMB_X26_Y26_N0
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base[1]~0_combout\ = 
-- (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\ & (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~q\ & 
-- ((!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~q\)))) # (!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\ & 
-- (((\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~q\,
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base\(1),
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~q\,
	combout => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base[1]~0_combout\);

-- Location: FF_X26_Y26_N1
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base[1]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base\(1));

-- Location: LCCOMB_X27_Y26_N10
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|comb~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout\ = (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\ & 
-- ((\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~q\))) # (!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\ & 
-- (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1),
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~q\,
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	combout => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout\);

-- Location: LCCOMB_X26_Y26_N6
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0]~2_combout\ = 
-- (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~q\ & (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\ & VCC)) # 
-- (!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~q\ & (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\ $ (VCC)))
-- \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0]~3\ = 
-- CARRY((!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~q\ & \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~q\,
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\,
	datad => VCC,
	combout => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0]~2_combout\,
	cout => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0]~3\);

-- Location: FF_X26_Y26_N7
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem[0][44]~q\,
	ena => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(0));

-- Location: LCCOMB_X27_Y26_N2
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|comb~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\ = 
-- (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(0) & (((!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & 
-- !\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~q\)) # (!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~q\,
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(0),
	combout => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\);

-- Location: LCCOMB_X26_Y26_N8
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[1]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[1]~4_combout\ = 
-- \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout\ $ 
-- (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0]~3\ $ 
-- (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout\,
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~q\,
	cin => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0]~3\,
	combout => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[1]~4_combout\);

-- Location: FF_X26_Y26_N9
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[1]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem[0][44]~q\,
	ena => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1));

-- Location: LCCOMB_X26_Y26_N12
\mm_interconnect_0|width_adapter|always10~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter|always10~0_combout\ = (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\ & 
-- (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~q\)) # (!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\ & 
-- (((\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base\(1)) # 
-- (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~q\,
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base\(1),
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1),
	combout => \mm_interconnect_0|width_adapter|always10~0_combout\);

-- Location: FF_X27_Y26_N27
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]~q\);

-- Location: LCCOMB_X28_Y26_N14
\mm_interconnect_0|width_adapter_001|endofpacket_reg~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|endofpacket_reg~0_combout\ = (\mm_interconnect_0|width_adapter_001|endofpacket_reg~q\) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datac => \mm_interconnect_0|width_adapter_001|endofpacket_reg~q\,
	combout => \mm_interconnect_0|width_adapter_001|endofpacket_reg~0_combout\);

-- Location: FF_X28_Y26_N15
\mm_interconnect_0|width_adapter_001|endofpacket_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|endofpacket_reg~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|endofpacket_reg~q\);

-- Location: LCCOMB_X27_Y23_N14
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|cp_ready\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|cp_ready~combout\ = (!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|read_latency_shift_reg~0_combout\) # (!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|read_latency_shift_reg~0_combout\,
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\,
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|cp_ready~combout\);

-- Location: LCCOMB_X27_Y23_N24
\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2_combout\ = (!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\mm_interconnect_0|addr_router_001|Equal2~1_combout\ & 
-- ((\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|read_latency_shift_reg~0_combout\) # (!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|read_latency_shift_reg~0_combout\,
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\,
	datad => \mm_interconnect_0|addr_router_001|Equal2~1_combout\,
	combout => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2_combout\);

-- Location: LCCOMB_X28_Y24_N10
\mm_interconnect_0|width_adapter_001|count~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|count~0_combout\ = (\mm_interconnect_0|width_adapter_001|count\(0)) # ((\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2_combout\ & ((\mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\) # 
-- (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\,
	datab => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2_combout\,
	datac => \mm_interconnect_0|width_adapter_001|count\(0),
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	combout => \mm_interconnect_0|width_adapter_001|count~0_combout\);

-- Location: LCCOMB_X28_Y24_N8
\mm_interconnect_0|width_adapter_001|count~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|count~1_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|cp_ready~combout\ $ 
-- ((\mm_interconnect_0|width_adapter_001|count\(0))))) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & (((\mm_interconnect_0|width_adapter_001|count~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|cp_ready~combout\,
	datab => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datac => \mm_interconnect_0|width_adapter_001|count\(0),
	datad => \mm_interconnect_0|width_adapter_001|count~0_combout\,
	combout => \mm_interconnect_0|width_adapter_001|count~1_combout\);

-- Location: FF_X28_Y24_N9
\mm_interconnect_0|width_adapter_001|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|count~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|count\(0));

-- Location: LCCOMB_X28_Y24_N14
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ = (\mm_interconnect_0|width_adapter_001|endofpacket_reg~q\ & 
-- (!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\mm_interconnect_0|width_adapter_001|count\(0) & \mm_interconnect_0|width_adapter_001|use_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|endofpacket_reg~q\,
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|width_adapter_001|count\(0),
	datad => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	combout => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: LCCOMB_X27_Y26_N26
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\ = (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\) # 
-- ((\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]~q\,
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	combout => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\);

-- Location: FF_X27_Y26_N23
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~q\);

-- Location: LCCOMB_X26_Y26_N2
\mm_interconnect_0|width_adapter|always10~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter|always10~1_combout\ = (\mm_interconnect_0|width_adapter|always10~0_combout\) # ((\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~q\) # 
-- (!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter|always10~0_combout\,
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~q\,
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~q\,
	combout => \mm_interconnect_0|width_adapter|always10~1_combout\);

-- Location: FF_X28_Y24_N5
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34]~q\);

-- Location: LCCOMB_X28_Y24_N4
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34]~q\)))) # (!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (!\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\ & ((\nios2_qsys_0|d_write~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\,
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34]~q\,
	datad => \nios2_qsys_0|d_write~q\,
	combout => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: FF_X28_Y24_N3
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]~q\);

-- Location: LCCOMB_X28_Y24_N20
\mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~2_combout\ = (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\ & ((\mm_interconnect_0|width_adapter|always10~1_combout\ & 
-- ((\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]~q\))) # (!\mm_interconnect_0|width_adapter|always10~1_combout\ & (\mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0_combout\)))) # 
-- (!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\ & (\mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0_combout\,
	datac => \mm_interconnect_0|width_adapter|always10~1_combout\,
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]~q\,
	combout => \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~2_combout\);

-- Location: LCCOMB_X29_Y27_N16
\nios2_qsys_0|av_ld_align_cycle_nxt[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_align_cycle_nxt[0]~0_combout\ = (!\nios2_qsys_0|av_ld_align_cycle\(0) & ((\mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~1_combout\) # 
-- ((\mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~2_combout\) # (!\nios2_qsys_0|d_read~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~1_combout\,
	datab => \nios2_qsys_0|d_read~q\,
	datac => \nios2_qsys_0|av_ld_align_cycle\(0),
	datad => \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~2_combout\,
	combout => \nios2_qsys_0|av_ld_align_cycle_nxt[0]~0_combout\);

-- Location: FF_X29_Y27_N17
\nios2_qsys_0|av_ld_align_cycle[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_align_cycle_nxt[0]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_align_cycle\(0));

-- Location: LCCOMB_X27_Y26_N22
\mm_interconnect_0|width_adapter|out_valid~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter|out_valid~0_combout\ = (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\ & 
-- (((\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~q\) # 
-- (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\)) # 
-- (!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~q\,
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~q\,
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \mm_interconnect_0|width_adapter|out_valid~0_combout\);

-- Location: LCCOMB_X28_Y24_N2
\mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~4_combout\ = (\mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~1_combout\) # ((\mm_interconnect_0|width_adapter|out_valid~0_combout\ & 
-- ((\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]~q\))) # (!\mm_interconnect_0|width_adapter|out_valid~0_combout\ & (\mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~1_combout\,
	datab => \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0_combout\,
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]~q\,
	datad => \mm_interconnect_0|width_adapter|out_valid~0_combout\,
	combout => \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~4_combout\);

-- Location: LCCOMB_X29_Y27_N10
\nios2_qsys_0|av_ld_align_cycle_nxt[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_align_cycle_nxt[1]~1_combout\ = (\nios2_qsys_0|d_read~q\ & (\mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~4_combout\ & (\nios2_qsys_0|av_ld_align_cycle\(0) $ (\nios2_qsys_0|av_ld_align_cycle\(1))))) # 
-- (!\nios2_qsys_0|d_read~q\ & (\nios2_qsys_0|av_ld_align_cycle\(0) $ ((\nios2_qsys_0|av_ld_align_cycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_read~q\,
	datab => \nios2_qsys_0|av_ld_align_cycle\(0),
	datac => \nios2_qsys_0|av_ld_align_cycle\(1),
	datad => \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~4_combout\,
	combout => \nios2_qsys_0|av_ld_align_cycle_nxt[1]~1_combout\);

-- Location: FF_X29_Y27_N11
\nios2_qsys_0|av_ld_align_cycle[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_align_cycle_nxt[1]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_align_cycle\(1));

-- Location: LCCOMB_X34_Y29_N8
\nios2_qsys_0|D_logic_op[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_logic_op[1]~0_combout\ = (\nios2_qsys_0|D_ctrl_alu_force_xor~8_combout\) # ((\nios2_qsys_0|Equal2~5_combout\ & ((\nios2_qsys_0|D_iw\(15)))) # (!\nios2_qsys_0|Equal2~5_combout\ & (\nios2_qsys_0|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(4),
	datab => \nios2_qsys_0|D_ctrl_alu_force_xor~8_combout\,
	datac => \nios2_qsys_0|D_iw\(15),
	datad => \nios2_qsys_0|Equal2~5_combout\,
	combout => \nios2_qsys_0|D_logic_op[1]~0_combout\);

-- Location: FF_X34_Y29_N9
\nios2_qsys_0|R_logic_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_logic_op[1]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_logic_op\(1));

-- Location: LCCOMB_X31_Y26_N6
\nios2_qsys_0|D_ctrl_retaddr~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_retaddr~2_combout\ = (!\nios2_qsys_0|D_iw\(14) & (((\nios2_qsys_0|D_iw\(11) & !\nios2_qsys_0|D_iw\(15))) # (!\nios2_qsys_0|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(11),
	datab => \nios2_qsys_0|D_iw\(12),
	datac => \nios2_qsys_0|D_iw\(14),
	datad => \nios2_qsys_0|D_iw\(15),
	combout => \nios2_qsys_0|D_ctrl_retaddr~2_combout\);

-- Location: LCCOMB_X29_Y28_N22
\nios2_qsys_0|Equal2~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal2~7_combout\ = (\nios2_qsys_0|D_iw\(2) & (\nios2_qsys_0|Equal2~3_combout\ & \nios2_qsys_0|D_iw\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(2),
	datab => \nios2_qsys_0|Equal2~3_combout\,
	datad => \nios2_qsys_0|D_iw\(5),
	combout => \nios2_qsys_0|Equal2~7_combout\);

-- Location: LCCOMB_X32_Y29_N24
\nios2_qsys_0|Equal101~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal101~0_combout\ = (\nios2_qsys_0|D_iw\(11) & !\nios2_qsys_0|D_iw\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|D_iw\(11),
	datad => \nios2_qsys_0|D_iw\(16),
	combout => \nios2_qsys_0|Equal101~0_combout\);

-- Location: LCCOMB_X31_Y29_N2
\nios2_qsys_0|Equal101~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal101~7_combout\ = (!\nios2_qsys_0|D_iw\(14) & (\nios2_qsys_0|D_ctrl_crst~0_combout\ & (!\nios2_qsys_0|D_iw\(15) & \nios2_qsys_0|Equal101~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(14),
	datab => \nios2_qsys_0|D_ctrl_crst~0_combout\,
	datac => \nios2_qsys_0|D_iw\(15),
	datad => \nios2_qsys_0|Equal101~0_combout\,
	combout => \nios2_qsys_0|Equal101~7_combout\);

-- Location: LCCOMB_X31_Y29_N0
\nios2_qsys_0|D_ctrl_exception~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_exception~0_combout\ = (((\nios2_qsys_0|D_iw\(16)) # (!\nios2_qsys_0|D_iw\(15))) # (!\nios2_qsys_0|D_iw\(11))) # (!\nios2_qsys_0|D_ctrl_crst~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_crst~0_combout\,
	datab => \nios2_qsys_0|D_iw\(11),
	datac => \nios2_qsys_0|D_iw\(15),
	datad => \nios2_qsys_0|D_iw\(16),
	combout => \nios2_qsys_0|D_ctrl_exception~0_combout\);

-- Location: LCCOMB_X31_Y29_N18
\nios2_qsys_0|D_ctrl_exception~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_exception~2_combout\ = (!\nios2_qsys_0|Equal2~7_combout\ & (!\nios2_qsys_0|Equal101~7_combout\ & \nios2_qsys_0|D_ctrl_exception~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal2~7_combout\,
	datab => \nios2_qsys_0|Equal101~7_combout\,
	datad => \nios2_qsys_0|D_ctrl_exception~0_combout\,
	combout => \nios2_qsys_0|D_ctrl_exception~2_combout\);

-- Location: LCCOMB_X31_Y26_N10
\nios2_qsys_0|D_ctrl_break~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_break~0_combout\ = (\nios2_qsys_0|D_iw\(16) & (\nios2_qsys_0|Equal2~0_combout\ & (\nios2_qsys_0|D_iw\(13) & \nios2_qsys_0|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(16),
	datab => \nios2_qsys_0|Equal2~0_combout\,
	datac => \nios2_qsys_0|D_iw\(13),
	datad => \nios2_qsys_0|Equal2~1_combout\,
	combout => \nios2_qsys_0|D_ctrl_break~0_combout\);

-- Location: LCCOMB_X31_Y26_N16
\nios2_qsys_0|D_ctrl_retaddr~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_retaddr~3_combout\ = (((\nios2_qsys_0|D_ctrl_retaddr~2_combout\ & \nios2_qsys_0|D_ctrl_break~0_combout\)) # (!\nios2_qsys_0|D_ctrl_force_src2_zero~3_combout\)) # (!\nios2_qsys_0|D_ctrl_exception~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_retaddr~2_combout\,
	datab => \nios2_qsys_0|D_ctrl_exception~2_combout\,
	datac => \nios2_qsys_0|D_ctrl_force_src2_zero~3_combout\,
	datad => \nios2_qsys_0|D_ctrl_break~0_combout\,
	combout => \nios2_qsys_0|D_ctrl_retaddr~3_combout\);

-- Location: FF_X31_Y26_N17
\nios2_qsys_0|R_ctrl_retaddr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_ctrl_retaddr~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_retaddr~q\);

-- Location: LCCOMB_X29_Y26_N2
\nios2_qsys_0|R_ctrl_br_nxt~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_ctrl_br_nxt~0_combout\ = (!\nios2_qsys_0|D_iw\(0) & (\nios2_qsys_0|D_iw\(1) & \nios2_qsys_0|D_iw\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(0),
	datab => \nios2_qsys_0|D_iw\(1),
	datac => \nios2_qsys_0|D_iw\(2),
	combout => \nios2_qsys_0|R_ctrl_br_nxt~0_combout\);

-- Location: FF_X29_Y26_N3
\nios2_qsys_0|R_ctrl_br\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_ctrl_br_nxt~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_br~q\);

-- Location: LCCOMB_X29_Y26_N4
\nios2_qsys_0|R_src1~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1~41_combout\ = (\nios2_qsys_0|R_valid~q\ & ((\nios2_qsys_0|R_ctrl_retaddr~q\) # ((\nios2_qsys_0|R_ctrl_br~q\ & \nios2_qsys_0|E_valid~q\)))) # (!\nios2_qsys_0|R_valid~q\ & (((\nios2_qsys_0|R_ctrl_br~q\ & \nios2_qsys_0|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_valid~q\,
	datab => \nios2_qsys_0|R_ctrl_retaddr~q\,
	datac => \nios2_qsys_0|R_ctrl_br~q\,
	datad => \nios2_qsys_0|E_valid~q\,
	combout => \nios2_qsys_0|R_src1~41_combout\);

-- Location: LCCOMB_X17_Y22_N10
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\ = (\rst_controller|r_sync_rst~q\ & \clk_clk~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datac => \clk_clk~input_o\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\);

-- Location: LCCOMB_X29_Y22_N4
\mm_interconnect_0|width_adapter_001|data_reg~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|data_reg~2_combout\ = (\nios2_qsys_0|d_writedata\(16) & !\mm_interconnect_0|width_adapter_001|use_reg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_writedata\(16),
	datac => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	combout => \mm_interconnect_0|width_adapter_001|data_reg~2_combout\);

-- Location: FF_X29_Y22_N5
\mm_interconnect_0|width_adapter_001|data_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|data_reg~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|data_reg\(0));

-- Location: LCCOMB_X28_Y22_N0
\can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~8_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\mm_interconnect_0|width_adapter_001|data_reg\(0)))) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & (\nios2_qsys_0|d_writedata\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datab => \nios2_qsys_0|d_writedata\(0),
	datad => \mm_interconnect_0|width_adapter_001|data_reg\(0),
	combout => \can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~8_combout\);

-- Location: LCCOMB_X32_Y23_N2
\mm_interconnect_0|width_adapter_001|data_reg~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|data_reg~14_combout\ = (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & \nios2_qsys_0|d_writedata\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datad => \nios2_qsys_0|d_writedata\(24),
	combout => \mm_interconnect_0|width_adapter_001|data_reg~14_combout\);

-- Location: FF_X32_Y23_N3
\mm_interconnect_0|width_adapter_001|data_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|data_reg~14_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|data_reg\(8));

-- Location: LCCOMB_X28_Y23_N26
\can_controller_0|CPU_INT|tx_data_id1_in_sig[8]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_id1_in_sig[8]~1_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & (\mm_interconnect_0|width_adapter_001|data_reg\(8))) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\nios2_qsys_0|d_writedata\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datab => \mm_interconnect_0|width_adapter_001|data_reg\(8),
	datad => \nios2_qsys_0|d_writedata\(8),
	combout => \can_controller_0|CPU_INT|tx_data_id1_in_sig[8]~1_combout\);

-- Location: FF_X29_Y22_N9
\mm_interconnect_0|width_adapter_001|address_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|W_alu_result\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|address_reg\(2));

-- Location: LCCOMB_X29_Y22_N10
\mm_interconnect_0|width_adapter_001|out_data[20]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & (\mm_interconnect_0|width_adapter_001|address_reg\(2))) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & 
-- ((\nios2_qsys_0|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|width_adapter_001|address_reg\(2),
	datac => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datad => \nios2_qsys_0|W_alu_result\(2),
	combout => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\);

-- Location: LCCOMB_X21_Y21_N16
\can_controller_0|CPU_INT|time_reg_in_sig[8]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|time_reg_in_sig[8]~1_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & (\can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~8_combout\)) # (!\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & 
-- ((\can_controller_0|CPU_INT|tx_data_id1_in_sig[8]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~8_combout\,
	datab => \can_controller_0|CPU_INT|tx_data_id1_in_sig[8]~1_combout\,
	datad => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	combout => \can_controller_0|CPU_INT|time_reg_in_sig[8]~1_combout\);

-- Location: FF_X29_Y22_N13
\mm_interconnect_0|width_adapter_001|address_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|W_alu_result\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|address_reg\(3));

-- Location: LCCOMB_X23_Y21_N6
\mm_interconnect_0|width_adapter_001|out_data[21]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\mm_interconnect_0|width_adapter_001|address_reg\(3)))) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & 
-- (\nios2_qsys_0|W_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datab => \nios2_qsys_0|W_alu_result\(3),
	datac => \mm_interconnect_0|width_adapter_001|address_reg\(3),
	combout => \mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\);

-- Location: LCCOMB_X27_Y23_N16
\mm_interconnect_0|width_adapter_001|address_reg~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|address_reg~0_combout\ = \mm_interconnect_0|width_adapter_001|address_reg\(1) $ (((!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|read_latency_shift_reg~0_combout\) # (!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|read_latency_shift_reg~0_combout\,
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\,
	datac => \mm_interconnect_0|width_adapter_001|address_reg\(1),
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|width_adapter_001|address_reg~0_combout\);

-- Location: FF_X27_Y23_N17
\mm_interconnect_0|width_adapter_001|address_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|address_reg~0_combout\,
	asdata => VCC,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \mm_interconnect_0|width_adapter_001|ALT_INV_use_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|address_reg\(1));

-- Location: LCCOMB_X21_Y21_N14
\can_controller_0|CPU_INT|time_reg_in_sig[12]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|time_reg_in_sig[12]~16_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\) # (\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ $ (((\mm_interconnect_0|width_adapter_001|use_reg~q\ & 
-- \mm_interconnect_0|width_adapter_001|address_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datab => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	datac => \mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\,
	datad => \mm_interconnect_0|width_adapter_001|address_reg\(1),
	combout => \can_controller_0|CPU_INT|time_reg_in_sig[12]~16_combout\);

-- Location: FF_X23_Y20_N1
\mm_interconnect_0|width_adapter_001|address_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|W_alu_result\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|address_reg\(4));

-- Location: LCCOMB_X23_Y20_N18
\mm_interconnect_0|width_adapter_001|out_data[22]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\mm_interconnect_0|width_adapter_001|address_reg\(4)))) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & 
-- (\nios2_qsys_0|W_alu_result\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(4),
	datac => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datad => \mm_interconnect_0|width_adapter_001|address_reg\(4),
	combout => \mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\);

-- Location: FF_X23_Y20_N21
\mm_interconnect_0|width_adapter_001|address_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|W_alu_result\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|address_reg\(5));

-- Location: FF_X29_Y22_N31
\mm_interconnect_0|width_adapter_001|address_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|W_alu_result\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|address_reg\(6));

-- Location: LCCOMB_X29_Y22_N30
\can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~16_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\mm_interconnect_0|width_adapter_001|address_reg\(6)))) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & 
-- (\nios2_qsys_0|W_alu_result\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(6),
	datab => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datac => \mm_interconnect_0|width_adapter_001|address_reg\(6),
	combout => \can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~16_combout\);

-- Location: LCCOMB_X23_Y20_N20
\can_controller_0|CPU_INT|Mux96~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux96~6_combout\ = (!\can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~16_combout\ & ((\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((!\mm_interconnect_0|width_adapter_001|address_reg\(5)))) # 
-- (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & (!\nios2_qsys_0|W_alu_result\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datab => \nios2_qsys_0|W_alu_result\(5),
	datac => \mm_interconnect_0|width_adapter_001|address_reg\(5),
	datad => \can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~16_combout\,
	combout => \can_controller_0|CPU_INT|Mux96~6_combout\);

-- Location: LCCOMB_X26_Y21_N2
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_write\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_write~combout\ = (!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter\(1) & 
-- (!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter\(0) & \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter\(1),
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter\(0),
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~1_combout\,
	combout => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_write~combout\);

-- Location: LCCOMB_X25_Y22_N18
\can_controller_0|CPU_INT|time_reg_in_sig[13]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|time_reg_in_sig[13]~10_combout\ = (!\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ & (\can_controller_0|CPU_INT|Mux96~6_combout\ & \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_write~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\,
	datab => \can_controller_0|CPU_INT|Mux96~6_combout\,
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_write~combout\,
	combout => \can_controller_0|CPU_INT|time_reg_in_sig[13]~10_combout\);

-- Location: LCCOMB_X29_Y22_N8
\can_controller_0|CPU_INT|time_reg_in_sig[14]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|time_reg_in_sig[14]~11_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & (((\mm_interconnect_0|width_adapter_001|address_reg\(2)) # (\mm_interconnect_0|width_adapter_001|address_reg\(1))))) # 
-- (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & (\nios2_qsys_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(2),
	datab => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datac => \mm_interconnect_0|width_adapter_001|address_reg\(2),
	datad => \mm_interconnect_0|width_adapter_001|address_reg\(1),
	combout => \can_controller_0|CPU_INT|time_reg_in_sig[14]~11_combout\);

-- Location: LCCOMB_X23_Y21_N8
\can_controller_0|CPU_INT|time_reg_in_sig[13]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|time_reg_in_sig[13]~12_combout\ = (\can_controller_0|CPU_INT|time_reg_in_sig[13]~10_combout\ & ((!\can_controller_0|CPU_INT|time_reg_in_sig[14]~11_combout\) # (!\mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\,
	datac => \can_controller_0|CPU_INT|time_reg_in_sig[13]~10_combout\,
	datad => \can_controller_0|CPU_INT|time_reg_in_sig[14]~11_combout\,
	combout => \can_controller_0|CPU_INT|time_reg_in_sig[13]~12_combout\);

-- Location: FF_X21_Y21_N17
\can_controller_0|CPU_INT|time_reg_in_sig[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|time_reg_in_sig[8]~1_combout\,
	asdata => \can_controller_0|CAN_CONT|TIMEREG|data_out\(8),
	sload => \can_controller_0|CPU_INT|time_reg_in_sig[12]~16_combout\,
	ena => \can_controller_0|CPU_INT|time_reg_in_sig[13]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|time_reg_in_sig\(8));

-- Location: LCCOMB_X26_Y21_N18
\can_controller_0|CPU_INT|DReady~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|DReady~1_combout\ = (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_write~combout\ & (!\can_controller_0|CPU_INT|DReady~q\)) # (!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_write~combout\ & 
-- (\can_controller_0|CPU_INT|DReady~q\ & !\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_read~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_write~combout\,
	datac => \can_controller_0|CPU_INT|DReady~q\,
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_read~2_combout\,
	combout => \can_controller_0|CPU_INT|DReady~1_combout\);

-- Location: FF_X26_Y21_N19
\can_controller_0|CPU_INT|DReady\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|DReady~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|DReady~q\);

-- Location: LCCOMB_X25_Y22_N12
\can_controller_0|CPU_INT|time_reg_we_sig~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|time_reg_we_sig~0_combout\ = (!\can_controller_0|CPU_INT|DReady~q\ & \can_controller_0|CPU_INT|time_reg_we_sig~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|CPU_INT|DReady~q\,
	datac => \can_controller_0|CPU_INT|time_reg_we_sig~q\,
	combout => \can_controller_0|CPU_INT|time_reg_we_sig~0_combout\);

-- Location: LCCOMB_X21_Y21_N22
\mm_interconnect_0|width_adapter_001|out_data[19]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ = (\mm_interconnect_0|width_adapter_001|address_reg\(1) & \mm_interconnect_0|width_adapter_001|use_reg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|width_adapter_001|address_reg\(1),
	datad => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	combout => \mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\);

-- Location: LCCOMB_X25_Y22_N30
\can_controller_0|CPU_INT|Mux96~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux96~4_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\) # ((\mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\ & ((\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\) # 
-- (\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\,
	datab => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	datac => \mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\,
	datad => \mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\,
	combout => \can_controller_0|CPU_INT|Mux96~4_combout\);

-- Location: LCCOMB_X25_Y22_N14
\can_controller_0|CPU_INT|Mux96~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux96~5_combout\ = (\can_controller_0|CPU_INT|time_reg_we_sig~0_combout\) # ((\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_write~combout\ & (!\can_controller_0|CPU_INT|Mux96~4_combout\ & 
-- \can_controller_0|CPU_INT|Mux96~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|time_reg_we_sig~0_combout\,
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_write~combout\,
	datac => \can_controller_0|CPU_INT|Mux96~4_combout\,
	datad => \can_controller_0|CPU_INT|Mux96~6_combout\,
	combout => \can_controller_0|CPU_INT|Mux96~5_combout\);

-- Location: LCCOMB_X26_Y21_N16
\can_controller_0|CPU_INT|DReady~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|DReady~0_combout\ = (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_read~2_combout\) # ((!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter\(1) & 
-- (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~1_combout\ & !\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter\(1),
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~1_combout\,
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter\(0),
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_read~2_combout\,
	combout => \can_controller_0|CPU_INT|DReady~0_combout\);

-- Location: FF_X25_Y22_N15
\can_controller_0|CPU_INT|time_reg_we_sig\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux96~5_combout\,
	ena => \can_controller_0|CPU_INT|DReady~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|time_reg_we_sig~q\);

-- Location: FF_X23_Y22_N17
\can_controller_0|CAN_CONT|TIMEREG|data_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|time_reg_in_sig\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|time_reg_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_CONT|TIMEREG|data_out\(8));

-- Location: LCCOMB_X34_Y23_N4
\mm_interconnect_0|width_adapter_001|data_reg~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|data_reg~6_combout\ = (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & \nios2_qsys_0|d_writedata\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datad => \nios2_qsys_0|d_writedata\(25),
	combout => \mm_interconnect_0|width_adapter_001|data_reg~6_combout\);

-- Location: FF_X34_Y23_N5
\mm_interconnect_0|width_adapter_001|data_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|data_reg~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|data_reg\(9));

-- Location: FF_X34_Y23_N1
\nios2_qsys_0|d_writedata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|d_writedata[25]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(9));

-- Location: LCCOMB_X24_Y23_N8
\can_controller_0|CPU_INT|tx_data_id1_in_sig[9]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_id1_in_sig[9]~2_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & (\mm_interconnect_0|width_adapter_001|data_reg\(9))) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\nios2_qsys_0|d_writedata\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datab => \mm_interconnect_0|width_adapter_001|data_reg\(9),
	datad => \nios2_qsys_0|d_writedata\(9),
	combout => \can_controller_0|CPU_INT|tx_data_id1_in_sig[9]~2_combout\);

-- Location: LCCOMB_X23_Y20_N30
\mm_interconnect_0|width_adapter_001|out_data[23]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\mm_interconnect_0|width_adapter_001|address_reg\(5)))) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & 
-- (\nios2_qsys_0|W_alu_result\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datab => \nios2_qsys_0|W_alu_result\(5),
	datad => \mm_interconnect_0|width_adapter_001|address_reg\(5),
	combout => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\);

-- Location: LCCOMB_X29_Y22_N12
\can_controller_0|CPU_INT|to_cpu_bus[8]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\ = (\can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~16_combout\) # ((\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\mm_interconnect_0|width_adapter_001|address_reg\(3)))) # 
-- (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & (\nios2_qsys_0|W_alu_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~16_combout\,
	datab => \nios2_qsys_0|W_alu_result\(3),
	datac => \mm_interconnect_0|width_adapter_001|address_reg\(3),
	datad => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	combout => \can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\);

-- Location: LCCOMB_X23_Y21_N26
\can_controller_0|CPU_INT|Mux162~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux162~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & ((\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(1)))) # (!\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & 
-- (\can_controller_0|CPU_INT|tx_data_id1_in_sig[1]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	datac => \can_controller_0|CPU_INT|tx_data_id1_in_sig[1]~10_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(1),
	combout => \can_controller_0|CPU_INT|Mux162~0_combout\);

-- Location: LCCOMB_X26_Y21_N6
\can_controller_0|CPU_INT|tx_data_id1_in_sig[10]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_id1_in_sig[10]~15_combout\ = (!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter\(1) & (!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter\(0) & 
-- (!\mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\ & \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter\(1),
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|wait_latency_counter\(0),
	datac => \mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\,
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~1_combout\,
	combout => \can_controller_0|CPU_INT|tx_data_id1_in_sig[10]~15_combout\);

-- Location: LCCOMB_X26_Y21_N8
\can_controller_0|CPU_INT|tx_data_conf_in_sig[3]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_conf_in_sig[3]~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ & (!\can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~16_combout\ & (\can_controller_0|CPU_INT|tx_data_id1_in_sig[10]~15_combout\ & 
-- \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\,
	datab => \can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~16_combout\,
	datac => \can_controller_0|CPU_INT|tx_data_id1_in_sig[10]~15_combout\,
	datad => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\,
	combout => \can_controller_0|CPU_INT|tx_data_conf_in_sig[3]~0_combout\);

-- Location: LCCOMB_X29_Y22_N24
\can_controller_0|CPU_INT|tx_data_conf_in_sig[3]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_conf_in_sig[3]~1_combout\ = ((!\mm_interconnect_0|width_adapter_001|address_reg\(3) & ((!\mm_interconnect_0|width_adapter_001|address_reg\(2)) # (!\mm_interconnect_0|width_adapter_001|address_reg\(1))))) # 
-- (!\mm_interconnect_0|width_adapter_001|use_reg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datab => \mm_interconnect_0|width_adapter_001|address_reg\(1),
	datac => \mm_interconnect_0|width_adapter_001|address_reg\(2),
	datad => \mm_interconnect_0|width_adapter_001|address_reg\(3),
	combout => \can_controller_0|CPU_INT|tx_data_conf_in_sig[3]~1_combout\);

-- Location: LCCOMB_X29_Y22_N26
\can_controller_0|CPU_INT|tx_data_conf_in_sig[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_conf_in_sig[3]~2_combout\ = (\can_controller_0|CPU_INT|tx_data_conf_in_sig[3]~0_combout\ & (\can_controller_0|CPU_INT|tx_data_conf_in_sig[3]~1_combout\ & ((\mm_interconnect_0|width_adapter_001|use_reg~q\) # 
-- (!\nios2_qsys_0|W_alu_result\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|tx_data_conf_in_sig[3]~0_combout\,
	datab => \nios2_qsys_0|W_alu_result\(3),
	datac => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datad => \can_controller_0|CPU_INT|tx_data_conf_in_sig[3]~1_combout\,
	combout => \can_controller_0|CPU_INT|tx_data_conf_in_sig[3]~2_combout\);

-- Location: FF_X23_Y21_N27
\can_controller_0|CPU_INT|tx_data_conf_in_sig[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux162~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_conf_in_sig[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_conf_in_sig\(1));

-- Location: LCCOMB_X26_Y21_N12
\can_controller_0|CPU_INT|Mux147~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux147~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ & (\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & ((!\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\) # 
-- (!\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\)))) # (!\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ & (\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & 
-- (!\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\,
	datab => \mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\,
	datac => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\,
	datad => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	combout => \can_controller_0|CPU_INT|Mux147~0_combout\);

-- Location: LCCOMB_X26_Y21_N30
\can_controller_0|CPU_INT|Mux147~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux147~1_combout\ = (\can_controller_0|CPU_INT|Mux147~0_combout\ & (\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ $ (\can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\,
	datac => \can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~16_combout\,
	datad => \can_controller_0|CPU_INT|Mux147~0_combout\,
	combout => \can_controller_0|CPU_INT|Mux147~1_combout\);

-- Location: LCCOMB_X26_Y21_N0
\can_controller_0|CPU_INT|Mux147~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux147~2_combout\ = (\can_controller_0|CPU_INT|Mux147~1_combout\ & ((\can_controller_0|CPU_INT|tx_data_id1_in_sig[10]~15_combout\) # ((!\can_controller_0|CPU_INT|DReady~q\ & \can_controller_0|CPU_INT|tx_data_conf_we_sig~q\)))) # 
-- (!\can_controller_0|CPU_INT|Mux147~1_combout\ & (!\can_controller_0|CPU_INT|DReady~q\ & (\can_controller_0|CPU_INT|tx_data_conf_we_sig~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|Mux147~1_combout\,
	datab => \can_controller_0|CPU_INT|DReady~q\,
	datac => \can_controller_0|CPU_INT|tx_data_conf_we_sig~q\,
	datad => \can_controller_0|CPU_INT|tx_data_id1_in_sig[10]~15_combout\,
	combout => \can_controller_0|CPU_INT|Mux147~2_combout\);

-- Location: FF_X26_Y21_N1
\can_controller_0|CPU_INT|tx_data_conf_we_sig\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux147~2_combout\,
	ena => \can_controller_0|CPU_INT|DReady~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_conf_we_sig~q\);

-- Location: FF_X20_Y19_N5
\can_controller_0|CAN_Msg|TXMSGCONF|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|tx_data_conf_in_sig\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|tx_data_conf_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(1));

-- Location: LCCOMB_X23_Y21_N0
\can_controller_0|CPU_INT|Mux163~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux163~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & ((\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(0)))) # (!\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & 
-- (\can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	datac => \can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~8_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(0),
	combout => \can_controller_0|CPU_INT|Mux163~0_combout\);

-- Location: FF_X23_Y21_N1
\can_controller_0|CPU_INT|tx_data_conf_in_sig[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux163~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_conf_in_sig[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_conf_in_sig\(0));

-- Location: FF_X20_Y19_N3
\can_controller_0|CAN_Msg|TXMSGCONF|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|tx_data_conf_in_sig\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|tx_data_conf_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(0));

-- Location: LCCOMB_X29_Y20_N18
\mm_interconnect_0|rsp_xbar_demux|src1_valid\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~q\,
	combout => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\);

-- Location: LCCOMB_X29_Y21_N8
\mm_interconnect_0|cmd_xbar_mux_001|src_data[32]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(32) = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_byteenable\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \nios2_qsys_0|d_byteenable\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(32));

-- Location: LCCOMB_X32_Y22_N2
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~2_combout\ = (\nios2_qsys_0|d_writedata\(1) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|d_writedata\(1),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~2_combout\);

-- Location: LCCOMB_X31_Y22_N24
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~7_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \nios2_qsys_0|d_writedata\(2),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~7_combout\);

-- Location: LCCOMB_X29_Y27_N6
\nios2_qsys_0|av_ld_aligning_data_nxt~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_aligning_data_nxt~0_combout\ = (!\mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~1_combout\ & (\nios2_qsys_0|d_read~q\ & !\mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~1_combout\,
	datac => \nios2_qsys_0|d_read~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~2_combout\,
	combout => \nios2_qsys_0|av_ld_aligning_data_nxt~0_combout\);

-- Location: LCCOMB_X29_Y27_N12
\nios2_qsys_0|av_ld_aligning_data_nxt~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_aligning_data_nxt~1_combout\ = (\nios2_qsys_0|av_ld_align_cycle\(0) $ (((\nios2_qsys_0|D_iw\(4)) # (!\nios2_qsys_0|D_iw\(3))))) # (!\nios2_qsys_0|av_ld_align_cycle\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_align_cycle\(1),
	datab => \nios2_qsys_0|av_ld_align_cycle\(0),
	datac => \nios2_qsys_0|D_iw\(3),
	datad => \nios2_qsys_0|D_iw\(4),
	combout => \nios2_qsys_0|av_ld_aligning_data_nxt~1_combout\);

-- Location: LCCOMB_X29_Y27_N22
\nios2_qsys_0|av_ld_aligning_data_nxt~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_aligning_data_nxt~2_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & (((\nios2_qsys_0|av_ld_aligning_data_nxt~1_combout\)))) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & (\nios2_qsys_0|av_ld_aligning_data_nxt~0_combout\ & 
-- (!\nios2_qsys_0|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_aligning_data_nxt~0_combout\,
	datab => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|av_ld_aligning_data~q\,
	datad => \nios2_qsys_0|av_ld_aligning_data_nxt~1_combout\,
	combout => \nios2_qsys_0|av_ld_aligning_data_nxt~2_combout\);

-- Location: FF_X29_Y27_N23
\nios2_qsys_0|av_ld_aligning_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_aligning_data_nxt~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_aligning_data~q\);

-- Location: IOIBUF_X16_Y34_N15
\rx_export~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rx_export,
	o => \rx_export~input_o\);

-- Location: LCCOMB_X17_Y25_N24
\can_controller_0|Can_int|CAN_BTL|busmon_i\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\ = (\can_controller_0|Can_int|CAN_BTL|Sample_point_i~q\ & (\rx_export~input_o\)) # (!\can_controller_0|Can_int|CAN_BTL|Sample_point_i~q\ & ((\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_export~input_o\,
	datac => \can_controller_0|Can_int|CAN_BTL|Sample_point_i~q\,
	datad => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	combout => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\);

-- Location: LCCOMB_X18_Y24_N22
\can_controller_0|Can_int|CAN_bit_stream_processor|ns.WFBI_15335\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|ns.WFBI_15335~combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\) # ((\can_controller_0|Can_int|CAN_bit_stream_processor|ns.WFBI_15335~combout\ & 
-- !\can_controller_0|Can_int|CAN_bit_stream_processor|ns.TRAN~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|ns.WFBI_15335~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|ns.TRAN~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|ns.WFBI_15335~combout\);

-- Location: LCCOMB_X18_Y24_N28
\can_controller_0|Can_int|CAN_bit_stream_processor|ps.WFBI_16649\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|ps.WFBI_16649~combout\ = (\rst_controller|r_sync_rst~q\) # ((GLOBAL(\clk_clk~inputclkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|ns.WFBI_15335~combout\)) # 
-- (!GLOBAL(\clk_clk~inputclkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|ps.WFBI_16649~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|ns.WFBI_15335~combout\,
	datab => \rst_controller|r_sync_rst~q\,
	datac => \clk_clk~inputclkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.WFBI_16649~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.WFBI_16649~combout\);

-- Location: LCCOMB_X19_Y18_N26
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector89~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector89~0_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\ & !\can_controller_0|Can_int|CAN_bit_stream_processor|ps.RCV_16641~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.RCV_16641~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector89~0_combout\);

-- Location: LCCOMB_X21_Y23_N18
\can_controller_0|Can_int|CAN_bit_stream_processor|Add17~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add17~0_combout\ = \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(3) $ (VCC)
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add17~1\ = CARRY(\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(3),
	datad => VCC,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add17~0_combout\,
	cout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add17~1\);

-- Location: LCCOMB_X19_Y23_N24
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~0_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|field.OVERLOAD_FLAG_11417~combout\ & 
-- !\can_controller_0|Can_int|CAN_bit_stream_processor|field.ACTIVE_ERROR_FLAG_11918~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|field.OVERLOAD_FLAG_11417~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|field.ACTIVE_ERROR_FLAG_11918~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~0_combout\);

-- Location: LCCOMB_X18_Y23_N16
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector2~0_combout\ = (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\ & (!\can_controller_0|Can_int|CAN_bit_stream_processor|ps.I_16645~combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|field.PASSIVE_ERROR_FLAG_11751~combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|field.PASSIVE_ERROR_FLAG_11751~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~0_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.I_16645~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector2~0_combout\);

-- Location: LCCOMB_X17_Y18_N12
\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~19_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~18\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~4_combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[6]~combout\ & VCC))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~18\ & ((((\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~4_combout\ & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[6]~combout\)))))
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~20\ = CARRY((\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~4_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[6]~combout\ & 
-- !\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011100001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~4_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[6]~combout\,
	datad => VCC,
	cin => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~18\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~19_combout\,
	cout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~20\);

-- Location: LCCOMB_X17_Y18_N14
\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~21_combout\ = \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~20\ $ (((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\ & 
-- !\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011010010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~3_combout\,
	cin => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~20\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~21_combout\);

-- Location: LCCOMB_X19_Y18_N0
\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~23_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~21_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\) # 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~6_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~21_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~23_combout\);

-- Location: LCCOMB_X17_Y22_N26
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~5_combout\ = (!\rst_controller|r_sync_rst~q\ & (\clk_clk~input_o\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector56~0_combout\ & 
-- \can_controller_0|Can_int|CAN_BTL|Sample_point_i~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \clk_clk~input_o\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector56~0_combout\,
	datad => \can_controller_0|Can_int|CAN_BTL|Sample_point_i~q\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~5_combout\);

-- Location: LCCOMB_X18_Y18_N22
\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~0_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\) # 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~0_combout\);

-- Location: LCCOMB_X19_Y26_N2
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan32~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan32~0_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\) # (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan32~0_combout\);

-- Location: LCCOMB_X18_Y18_N24
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan25~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan25~0_combout\ = ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\) # 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan32~0_combout\))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan26~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan26~0_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan32~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan25~0_combout\);

-- Location: LCCOMB_X18_Y18_N2
\can_controller_0|Can_int|CAN_bit_stream_processor|Equal17~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Equal17~0_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\ & (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\ 
-- & (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan26~0_combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan26~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal17~0_combout\);

-- Location: LCCOMB_X18_Y18_N28
\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~6_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan25~0_combout\ & (((!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\ & 
-- !\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal17~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan25~0_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal17~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~6_combout\);

-- Location: LCCOMB_X18_Y18_N10
\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~9_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~6_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~0_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan26~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan26~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~6_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~9_combout\);

-- Location: LCCOMB_X20_Y19_N26
\can_controller_0|CPU_INT|Mux147~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux147~3_combout\ = (\mm_interconnect_0|width_adapter_001|address_reg\(2) & (\mm_interconnect_0|width_adapter_001|address_reg\(1) & \mm_interconnect_0|width_adapter_001|use_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|address_reg\(2),
	datab => \mm_interconnect_0|width_adapter_001|address_reg\(1),
	datac => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	combout => \can_controller_0|CPU_INT|Mux147~3_combout\);

-- Location: LCCOMB_X30_Y24_N24
\nios2_qsys_0|d_writedata[30]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[30]~feeder_combout\ = \nios2_qsys_0|d_writedata[30]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|d_writedata[30]~4_combout\,
	combout => \nios2_qsys_0|d_writedata[30]~feeder_combout\);

-- Location: LCCOMB_X28_Y27_N4
\nios2_qsys_0|D_ctrl_ld_signed~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_ld_signed~0_combout\ = (\nios2_qsys_0|D_iw\(1) & (\nios2_qsys_0|D_iw\(2) & \nios2_qsys_0|D_iw\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|D_iw\(1),
	datac => \nios2_qsys_0|D_iw\(2),
	datad => \nios2_qsys_0|D_iw\(0),
	combout => \nios2_qsys_0|D_ctrl_ld_signed~0_combout\);

-- Location: FF_X28_Y27_N5
\nios2_qsys_0|R_ctrl_ld_signed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_ctrl_ld_signed~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_ld_signed~q\);

-- Location: LCCOMB_X24_Y21_N10
\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~56_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\) # (\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datac => \rst_controller|r_sync_rst~q\,
	datad => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~56_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~56_combout\);

-- Location: LCCOMB_X24_Y21_N26
\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~57_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~56_combout\) # (\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~56_combout\,
	datab => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datad => \rst_controller|r_sync_rst~q\,
	combout => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~57_combout\);

-- Location: LCCOMB_X30_Y24_N10
\nios2_qsys_0|d_writedata[31]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[31]~feeder_combout\ = \nios2_qsys_0|d_writedata[31]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_writedata[31]~6_combout\,
	combout => \nios2_qsys_0|d_writedata[31]~feeder_combout\);

-- Location: LCCOMB_X24_Y21_N6
\can_controller_0|CPU_INT|to_cpu_bus[8]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|to_cpu_bus[8]~11_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\) # ((\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ & !\can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\,
	datac => \can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~16_combout\,
	datad => \mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\,
	combout => \can_controller_0|CPU_INT|to_cpu_bus[8]~11_combout\);

-- Location: CLKCTRL_G8
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\);

-- Location: LCCOMB_X20_Y16_N8
\can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~0_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~0_combout\);

-- Location: LCCOMB_X19_Y18_N20
\can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~2_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[6]~combout\ & 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\ & !\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[6]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~2_combout\);

-- Location: LCCOMB_X20_Y18_N28
\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\ & (((!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~2_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~2_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\);

-- Location: LCCOMB_X17_Y22_N28
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~0_combout\ = (!\rst_controller|r_sync_rst~q\ & (\clk_clk~input_o\ & \can_controller_0|Can_int|CAN_BTL|Sample_point_i~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datac => \clk_clk~input_o\,
	datad => \can_controller_0|Can_int|CAN_BTL|Sample_point_i~q\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~0_combout\);

-- Location: LCCOMB_X18_Y23_N30
\can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter[0]~2_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|field.INTERMISSION_11083~combout\ & 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|field.PASSIVE_ERROR_FLAG_11751~combout\ & !\can_controller_0|Can_int|CAN_bit_stream_processor|field.ERROR_DELIMITER_11584~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|field.INTERMISSION_11083~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|field.PASSIVE_ERROR_FLAG_11751~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|field.ERROR_DELIMITER_11584~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter[0]~2_combout\);

-- Location: LCCOMB_X19_Y21_N2
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~1_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|ps.RCV_16641~combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~0_combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~0_combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.RCV_16641~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter[0]~2_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~1_combout\);

-- Location: LCCOMB_X19_Y21_N30
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[1]~1_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~1_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\ & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~1_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~6_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[1]~1_combout\);

-- Location: LCCOMB_X19_Y18_N16
\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\ & ((!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~1_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~2_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~1_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\);

-- Location: LCCOMB_X19_Y18_N4
\can_controller_0|Can_int|CAN_bit_stream_processor|Equal12~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Equal12~0_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\ & (!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\ & 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\ & !\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal12~0_combout\);

-- Location: LCCOMB_X20_Y18_N26
\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\ & (((!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~2_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~0_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~2_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\);

-- Location: LCCOMB_X20_Y16_N26
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~12_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\) # (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\ & (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\ & (!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000110000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~12_combout\);

-- Location: LCCOMB_X20_Y16_N12
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~7_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~12_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal12~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal12~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~12_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~7_combout\);

-- Location: LCCOMB_X20_Y18_N0
\can_controller_0|Can_int|CAN_bit_stream_processor|Add20~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add20~0_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\) # (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add20~0_combout\);

-- Location: LCCOMB_X20_Y18_N18
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[3]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[3]~6_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~7_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\ $ 
-- (((!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~3_combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|Add20~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~7_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~3_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Add20~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[3]~6_combout\);

-- Location: LCCOMB_X21_Y20_N0
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[9]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[9]~9_combout\ = ((\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\) # ((!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[3]~6_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[1]~1_combout\))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[1]~1_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[3]~6_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[9]~9_combout\);

-- Location: LCCOMB_X21_Y20_N22
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[9]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(9) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[9]~9_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(9)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[9]~9_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(9),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[9]~9_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(9));

-- Location: LCCOMB_X19_Y23_N2
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector90~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector90~0_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|field.OVERLOAD_FLAG_11417~combout\ & 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|field.ACTIVE_ERROR_FLAG_11918~combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|ps.RCV_16641~combout\ & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|field.OVERLOAD_FLAG_11417~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|field.ACTIVE_ERROR_FLAG_11918~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.RCV_16641~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter[0]~2_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector90~0_combout\);

-- Location: LCCOMB_X18_Y21_N22
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1_combout\ = ((!\can_controller_0|Can_int|CAN_bit_stream_processor|Selector90~0_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~3_combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~3_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector90~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1_combout\);

-- Location: CLKCTRL_G6
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\);

-- Location: LCCOMB_X21_Y20_N24
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[9]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(9) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(9)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(9),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(9),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(9));

-- Location: LCCOMB_X21_Y20_N18
\can_controller_0|Can_int|rx_data_id1_in[9]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_id1_in\(9) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(9))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_id1_in\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(9),
	datad => \can_controller_0|Can_int|rx_data_id1_in\(9),
	combout => \can_controller_0|Can_int|rx_data_id1_in\(9));

-- Location: CLKCTRL_G18
\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\);

-- Location: LCCOMB_X23_Y22_N24
\can_controller_0|CAN_Msg|RXMSGID1|data_out[9]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGID1|data_out[9]~26_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_id1_in\(9))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[9]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datac => \can_controller_0|Can_int|rx_data_id1_in\(9),
	datad => \can_controller_0|CAN_Msg|RXMSGID1|data_out[9]~26_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGID1|data_out[9]~26_combout\);

-- Location: LCCOMB_X23_Y22_N20
\can_controller_0|CAN_Msg|RXMSGID1|data_out[9]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGID1|data_out[9]~27_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|Can_int|rx_data_id1_in\(9))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[9]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \can_controller_0|Can_int|rx_data_id1_in\(9),
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datad => \can_controller_0|CAN_Msg|RXMSGID1|data_out[9]~26_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGID1|data_out[9]~27_combout\);

-- Location: LCCOMB_X23_Y22_N26
\can_controller_0|CPU_INT|Mux238~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux238~2_combout\ = (\can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\ & (\can_controller_0|CPU_INT|to_cpu_bus[8]~11_combout\)) # (!\can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\ & 
-- ((\can_controller_0|CPU_INT|to_cpu_bus[8]~11_combout\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[9]~27_combout\))) # (!\can_controller_0|CPU_INT|to_cpu_bus[8]~11_combout\ & (\can_controller_0|CAN_CONT|TIMEREG|data_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\,
	datab => \can_controller_0|CPU_INT|to_cpu_bus[8]~11_combout\,
	datac => \can_controller_0|CAN_CONT|TIMEREG|data_out\(9),
	datad => \can_controller_0|CAN_Msg|RXMSGID1|data_out[9]~27_combout\,
	combout => \can_controller_0|CPU_INT|Mux238~2_combout\);

-- Location: LCCOMB_X26_Y21_N26
\can_controller_0|CPU_INT|tx_data_id1_in_sig[10]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_id1_in_sig[10]~17_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ & (\can_controller_0|CPU_INT|Mux96~6_combout\ & \can_controller_0|CPU_INT|tx_data_id1_in_sig[10]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\,
	datab => \can_controller_0|CPU_INT|Mux96~6_combout\,
	datad => \can_controller_0|CPU_INT|tx_data_id1_in_sig[10]~15_combout\,
	combout => \can_controller_0|CPU_INT|tx_data_id1_in_sig[10]~17_combout\);

-- Location: FF_X24_Y23_N9
\can_controller_0|CPU_INT|tx_data_id1_in_sig[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|tx_data_id1_in_sig[9]~2_combout\,
	asdata => \can_controller_0|CAN_Msg|TXMSGID1|data_out[9]~12_combout\,
	sload => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_id1_in_sig[10]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_id1_in_sig\(9));

-- Location: LCCOMB_X24_Y23_N18
\can_controller_0|Can_int|tx_data_id1_in[9]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|tx_data_id1_in\(9) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~clkctrl_outclk\) & (\can_controller_0|CAN_Msg|TXMSGID1|data_out[9]~12_combout\)) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~clkctrl_outclk\) & ((\can_controller_0|Can_int|tx_data_id1_in\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~clkctrl_outclk\,
	datac => \can_controller_0|CAN_Msg|TXMSGID1|data_out[9]~12_combout\,
	datad => \can_controller_0|Can_int|tx_data_id1_in\(9),
	combout => \can_controller_0|Can_int|tx_data_id1_in\(9));

-- Location: LCCOMB_X23_Y23_N24
\can_controller_0|CPU_INT|tx_data_id1_we_sig~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_id1_we_sig~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ & (!\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & (\can_controller_0|CPU_INT|tx_data_id1_in_sig[10]~15_combout\ & 
-- !\can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\,
	datab => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\,
	datac => \can_controller_0|CPU_INT|tx_data_id1_in_sig[10]~15_combout\,
	datad => \can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~16_combout\,
	combout => \can_controller_0|CPU_INT|tx_data_id1_we_sig~0_combout\);

-- Location: LCCOMB_X25_Y22_N28
\can_controller_0|CPU_INT|tx_data_id1_we_sig~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_id1_we_sig~1_combout\ = (\can_controller_0|CPU_INT|tx_data_id1_we_sig~0_combout\) # ((!\can_controller_0|CPU_INT|DReady~q\ & \can_controller_0|CPU_INT|tx_data_id1_we_sig~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|tx_data_id1_we_sig~0_combout\,
	datab => \can_controller_0|CPU_INT|DReady~q\,
	datac => \can_controller_0|CPU_INT|tx_data_id1_we_sig~q\,
	combout => \can_controller_0|CPU_INT|tx_data_id1_we_sig~1_combout\);

-- Location: FF_X25_Y22_N29
\can_controller_0|CPU_INT|tx_data_id1_we_sig\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|tx_data_id1_we_sig~1_combout\,
	ena => \can_controller_0|CPU_INT|DReady~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_id1_we_sig~q\);

-- Location: LCCOMB_X24_Y23_N12
\can_controller_0|sw7|data_out[9]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|sw7|data_out[9]~10_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~combout\ & (((\can_controller_0|Can_int|tx_data_id1_in\(9))))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~combout\ & 
-- (\can_controller_0|CPU_INT|tx_data_id1_in_sig\(9) & ((\can_controller_0|CPU_INT|tx_data_id1_we_sig~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|tx_data_id1_in_sig\(9),
	datab => \can_controller_0|Can_int|tx_data_id1_in\(9),
	datac => \can_controller_0|CPU_INT|tx_data_id1_we_sig~q\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~combout\,
	combout => \can_controller_0|sw7|data_out[9]~10_combout\);

-- Location: LCCOMB_X25_Y23_N16
\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89_combout\ = (!\rst_controller|r_sync_rst~q\ & \can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~combout\,
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89_combout\);

-- Location: CLKCTRL_G11
\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89clkctrl_outclk\);

-- Location: LCCOMB_X24_Y23_N24
\can_controller_0|CAN_Msg|TXMSGID1|data_out[9]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[9]~11_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89clkctrl_outclk\) & (\can_controller_0|sw7|data_out[9]~10_combout\)) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|TXMSGID1|data_out[9]~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|sw7|data_out[9]~10_combout\,
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89clkctrl_outclk\,
	datad => \can_controller_0|CAN_Msg|TXMSGID1|data_out[9]~11_combout\,
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[9]~11_combout\);

-- Location: LCCOMB_X24_Y23_N20
\can_controller_0|CAN_Msg|TXMSGID1|data_out[9]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[9]~14_combout\ = \can_controller_0|CAN_Msg|TXMSGID1|data_out[9]~11_combout\ $ (\can_controller_0|sw7|data_out[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|CAN_Msg|TXMSGID1|data_out[9]~11_combout\,
	datad => \can_controller_0|sw7|data_out[9]~10_combout\,
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[9]~14_combout\);

-- Location: LCCOMB_X28_Y22_N8
\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~88_combout\ = (\rst_controller|r_sync_rst~q\) # (\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89_combout\,
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~88_combout\);

-- Location: LCCOMB_X24_Y23_N26
\can_controller_0|sw7|we_OUT~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|sw7|we_OUT~0_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~combout\ & \can_controller_0|CPU_INT|tx_data_id1_we_sig~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~combout\,
	datac => \can_controller_0|CPU_INT|tx_data_id1_we_sig~q\,
	combout => \can_controller_0|sw7|we_OUT~0_combout\);

-- Location: FF_X24_Y23_N21
\can_controller_0|CAN_Msg|TXMSGID1|data_out[9]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CAN_Msg|TXMSGID1|data_out[9]~14_combout\,
	clrn => \can_controller_0|CAN_Msg|TXMSGID1|ALT_INV_data_out[15]~88_combout\,
	ena => \can_controller_0|sw7|we_OUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGID1|data_out[9]~_emulated_q\);

-- Location: LCCOMB_X24_Y23_N6
\can_controller_0|CAN_Msg|TXMSGID1|data_out[9]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[9]~13_combout\ = \can_controller_0|CAN_Msg|TXMSGID1|data_out[9]~11_combout\ $ (\can_controller_0|CAN_Msg|TXMSGID1|data_out[9]~_emulated_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|CAN_Msg|TXMSGID1|data_out[9]~11_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGID1|data_out[9]~_emulated_q\,
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[9]~13_combout\);

-- Location: LCCOMB_X24_Y23_N0
\can_controller_0|CAN_Msg|TXMSGID1|data_out[9]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[9]~12_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89_combout\ & ((\can_controller_0|sw7|data_out[9]~10_combout\))) # 
-- (!\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89_combout\ & (\can_controller_0|CAN_Msg|TXMSGID1|data_out[9]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGID1|data_out[9]~13_combout\,
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89_combout\,
	datad => \can_controller_0|sw7|data_out[9]~10_combout\,
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[9]~12_combout\);

-- Location: LCCOMB_X24_Y23_N14
\can_controller_0|CPU_INT|Mux238~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux238~3_combout\ = (\can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\ & ((\can_controller_0|CAN_Msg|TXMSGID1|data_out[9]~12_combout\))) # (!\can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\ & 
-- (\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\,
	datab => \can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGID1|data_out[9]~12_combout\,
	combout => \can_controller_0|CPU_INT|Mux238~3_combout\);

-- Location: LCCOMB_X20_Y18_N20
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~51_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\ & ((!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~1_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~2_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~1_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~51_combout\);

-- Location: LCCOMB_X19_Y21_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~0_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_first_dominant~4_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~0_combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|ps.RCV_16641~combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_first_dominant~4_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.RCV_16641~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter[0]~2_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~0_combout\);

-- Location: LCCOMB_X20_Y21_N4
\can_controller_0|Can_int|CAN_bit_stream_processor|receive_recessive_stuff_counter~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|receive_recessive_stuff_counter~1_combout\ = ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_recessive_stuff_counter[0]~combout\ $ 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_recessive_stuff_counter[1]~combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~6_combout\)) # (!\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_recessive_stuff_counter[0]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_recessive_stuff_counter[1]~combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~6_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|receive_recessive_stuff_counter~1_combout\);

-- Location: LCCOMB_X20_Y21_N18
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_recessive_stuff_counter[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_recessive_stuff_counter[1]~combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~0_combout\ & (!\can_controller_0|Can_int|CAN_bit_stream_processor|receive_recessive_stuff_counter~1_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~0_combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_recessive_stuff_counter[1]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|receive_recessive_stuff_counter~1_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_recessive_stuff_counter[1]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_recessive_stuff_counter[1]~combout\);

-- Location: LCCOMB_X20_Y21_N8
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector69~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector69~0_combout\ = ((!\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\ & ((!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~6_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[0]~combout\)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|ps.RCV_16641~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[0]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.RCV_16641~combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~6_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector69~0_combout\);

-- Location: LCCOMB_X18_Y21_N14
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[0]~0_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_first_dominant~4_combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|Selector90~0_combout\) # ((!\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|ps.I_16645~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.I_16645~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_first_dominant~4_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector90~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[0]~0_combout\);

-- Location: CLKCTRL_G9
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[0]~0clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[0]~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[0]~0clkctrl_outclk\);

-- Location: LCCOMB_X20_Y21_N30
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[0]~combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\ & 
-- ((GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[0]~0clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector69~0_combout\)) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[0]~0clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[0]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector69~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[0]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[0]~0clkctrl_outclk\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[0]~combout\);

-- Location: LCCOMB_X20_Y21_N14
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector99~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector99~2_combout\ = (!\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|ps.RCV_16641~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.RCV_16641~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector99~2_combout\);

-- Location: LCCOMB_X20_Y21_N22
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector100~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector100~0_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector99~2_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~6_combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[0]~combout\ $ (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[1]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[0]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[1]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector99~2_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~6_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector100~0_combout\);

-- Location: LCCOMB_X20_Y21_N28
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[1]~combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\ & 
-- ((GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[0]~0clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector100~0_combout\)) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[0]~0clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[1]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector100~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[0]~0clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[1]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[1]~combout\);

-- Location: LCCOMB_X20_Y21_N24
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~5_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_recessive_stuff_counter[0]~combout\ & 
-- (((!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[0]~combout\ & !\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[1]~combout\)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_recessive_stuff_counter[0]~combout\ & (((!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[0]~combout\ & 
-- !\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[1]~combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_recessive_stuff_counter[1]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_recessive_stuff_counter[0]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_recessive_stuff_counter[1]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[0]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[1]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~5_combout\);

-- Location: LCCOMB_X20_Y21_N26
\can_controller_0|Can_int|CAN_bit_stream_processor|receive_recessive_stuff_counter~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|receive_recessive_stuff_counter~0_combout\ = (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\ & (((!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~5_combout\ & 
-- !\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~8_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_recessive_stuff_counter[0]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~5_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_recessive_stuff_counter[0]~combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~8_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|receive_recessive_stuff_counter~0_combout\);

-- Location: LCCOMB_X20_Y21_N16
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_recessive_stuff_counter[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_recessive_stuff_counter[0]~combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~0_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|receive_recessive_stuff_counter~0_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~0_combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_recessive_stuff_counter[0]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|receive_recessive_stuff_counter~0_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_recessive_stuff_counter[0]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_recessive_stuff_counter[0]~combout\);

-- Location: LCCOMB_X20_Y21_N10
\can_controller_0|Can_int|CAN_bit_stream_processor|Add15~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add15~0_combout\ = (((!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~5_combout\ & !\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~8_combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_recessive_stuff_counter[1]~combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_recessive_stuff_counter[0]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_recessive_stuff_counter[0]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_recessive_stuff_counter[1]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~5_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~8_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add15~0_combout\);

-- Location: LCCOMB_X19_Y21_N16
\can_controller_0|Can_int|CAN_bit_stream_processor|receive_recessive_stuff_counter~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|receive_recessive_stuff_counter~2_combout\ = (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|Add15~0_combout\ $ 
-- (((!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_recessive_stuff_counter[2]~combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~6_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_recessive_stuff_counter[2]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Add15~0_combout\,
	datad => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|receive_recessive_stuff_counter~2_combout\);

-- Location: LCCOMB_X19_Y21_N18
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_recessive_stuff_counter[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_recessive_stuff_counter[2]~combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~0_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|receive_recessive_stuff_counter~2_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~0_combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_recessive_stuff_counter[2]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~0_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|receive_recessive_stuff_counter~2_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_recessive_stuff_counter[2]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_recessive_stuff_counter[2]~combout\);

-- Location: LCCOMB_X20_Y21_N20
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~8_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[2]~combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_recessive_stuff_counter[2]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_recessive_stuff_counter[2]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[2]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~8_combout\);

-- Location: LCCOMB_X19_Y21_N8
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_rtr~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_rtr~0_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector90~0_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~0_combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~8_combout\) # (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~8_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector90~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~5_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_rtr~0_combout\);

-- Location: LCCOMB_X18_Y18_N20
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~10_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\) # 
-- (((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan26~0_combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan26~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~10_combout\);

-- Location: LCCOMB_X20_Y17_N10
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc[1]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc[1]~3_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~10_combout\) # ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~10_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[1]~1_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc[1]~3_combout\);

-- Location: LCCOMB_X20_Y17_N16
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(1) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc[1]~3_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(1)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc[1]~3_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc[1]~3_combout\,
	datab => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(1),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(1));

-- Location: LCCOMB_X20_Y17_N8
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc[0]~2_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~10_combout\) # ((!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[1]~1_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~10_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[1]~1_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc[0]~2_combout\);

-- Location: LCCOMB_X20_Y17_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(0) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc[0]~2_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(0)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc[0]~2_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc[0]~2_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(0),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(0));

-- Location: LCCOMB_X20_Y17_N24
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan15~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan15~0_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(0)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\ & 
-- !\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(0),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan15~0_combout\);

-- Location: LCCOMB_X20_Y17_N4
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan15~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan15~1_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(1)) # 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan15~0_combout\))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(1) & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan15~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(1),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan15~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan15~1_combout\);

-- Location: LCCOMB_X19_Y21_N12
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[0]~0_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~1_combout\ & (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\ & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~1_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~6_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[0]~0_combout\);

-- Location: LCCOMB_X21_Y17_N0
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc[3]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc[3]~0_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\) # ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~10_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[0]~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~10_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc[3]~0_combout\);

-- Location: LCCOMB_X21_Y17_N30
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(3) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc[3]~0_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(3)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc[3]~0_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(3),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc[3]~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(3));

-- Location: LCCOMB_X20_Y18_N14
\can_controller_0|Can_int|CAN_bit_stream_processor|Equal12~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Equal12~1_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|Equal12~0_combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~0_combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal12~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal12~1_combout\);

-- Location: LCCOMB_X21_Y17_N2
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc[2]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc[2]~1_combout\ = (((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~10_combout\) # (\can_controller_0|Can_int|CAN_bit_stream_processor|Equal12~1_combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[0]~0_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[0]~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~10_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal12~1_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc[2]~1_combout\);

-- Location: LCCOMB_X21_Y17_N16
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(2) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc[2]~1_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(2)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc[2]~1_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc[2]~1_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(2),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(2));

-- Location: LCCOMB_X19_Y17_N24
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan15~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan15~3_combout\ = \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(3) $ (\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~0_combout\ $ 
-- (((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(1) & \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(1),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(3),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(2),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan15~3_combout\);

-- Location: LCCOMB_X19_Y17_N14
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan15~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan15~2_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(3) & (\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~0_combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(1)) # (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(2))))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(3) & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(1) & ((!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(2)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(1) & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~0_combout\) # (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000110110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(1),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(3),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(2),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan15~2_combout\);

-- Location: LCCOMB_X19_Y18_N18
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan17~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan17~0_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\ & ((!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~1_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~2_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~1_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan17~0_combout\);

-- Location: LCCOMB_X19_Y17_N26
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan15~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan15~4_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan15~3_combout\ & (((\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan15~2_combout\)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan15~3_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan15~1_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan17~0_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan15~2_combout\))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan15~1_combout\ & (!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan15~2_combout\ & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan15~1_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan15~3_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan15~2_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan17~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan15~4_combout\);

-- Location: LCCOMB_X19_Y17_N20
\can_controller_0|Can_int|CAN_bit_stream_processor|Add10~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add10~0_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(3) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(1) & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(3),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(1),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(2),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add10~0_combout\);

-- Location: LCCOMB_X20_Y16_N16
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~21_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_rtr~0_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\ & 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan15~4_combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|Add10~0_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|Add10~0_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan15~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_rtr~0_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan15~4_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Add10~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~21_combout\);

-- Location: LCCOMB_X24_Y16_N0
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[16]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[16]~23_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~7_combout\ & 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~7_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~21_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[16]~23_combout\);

-- Location: LCCOMB_X27_Y16_N0
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[9]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[9]~53_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\) # 
-- (((!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[16]~23_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~51_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[16]~23_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[9]~53_combout\);

-- Location: LCCOMB_X27_Y16_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[9]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(9) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[9]~53_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(9)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[9]~53_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[9]~53_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(9),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(9));

-- Location: LCCOMB_X27_Y16_N18
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[9]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(9) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(9)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(9),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(9),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(9));

-- Location: LCCOMB_X27_Y16_N22
\can_controller_0|Can_int|rx_data_1_2_in[9]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_1_2_in\(9) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(9))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_1_2_in\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(9),
	datac => \can_controller_0|Can_int|rx_data_1_2_in\(9),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	combout => \can_controller_0|Can_int|rx_data_1_2_in\(9));

-- Location: LCCOMB_X27_Y16_N20
\can_controller_0|CAN_Msg|RXMSGD12|data_out[9]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD12|data_out[9]~26_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_1_2_in\(9))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD12|data_out[9]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_1_2_in\(9),
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datad => \can_controller_0|CAN_Msg|RXMSGD12|data_out[9]~26_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD12|data_out[9]~26_combout\);

-- Location: LCCOMB_X27_Y16_N14
\can_controller_0|CAN_Msg|RXMSGD12|data_out[9]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD12|data_out[9]~27_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|Can_int|rx_data_1_2_in\(9))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD12|data_out[9]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|Can_int|rx_data_1_2_in\(9),
	datad => \can_controller_0|CAN_Msg|RXMSGD12|data_out[9]~26_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD12|data_out[9]~27_combout\);

-- Location: LCCOMB_X24_Y16_N26
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~28_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~21_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~28_combout\);

-- Location: LCCOMB_X23_Y15_N0
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[25]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[25]~52_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\) # 
-- (((!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~28_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~51_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~51_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~28_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[25]~52_combout\);

-- Location: LCCOMB_X23_Y15_N20
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[25]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(25) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[25]~52_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(25)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[25]~52_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[25]~52_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(25),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(25));

-- Location: LCCOMB_X23_Y15_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[25]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(25) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(25)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(25),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(25),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(25));

-- Location: LCCOMB_X27_Y16_N10
\can_controller_0|Can_int|rx_data_3_4_in[9]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_3_4_in\(9) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(25))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_3_4_in\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(25),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|rx_data_3_4_in\(9),
	combout => \can_controller_0|Can_int|rx_data_3_4_in\(9));

-- Location: LCCOMB_X27_Y16_N24
\can_controller_0|CAN_Msg|RXMSGD34|data_out[9]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD34|data_out[9]~26_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_3_4_in\(9))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD34|data_out[9]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_3_4_in\(9),
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datad => \can_controller_0|CAN_Msg|RXMSGD34|data_out[9]~26_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD34|data_out[9]~26_combout\);

-- Location: LCCOMB_X27_Y16_N4
\can_controller_0|CAN_Msg|RXMSGD34|data_out[9]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD34|data_out[9]~27_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|Can_int|rx_data_3_4_in\(9)))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|CAN_Msg|RXMSGD34|data_out[9]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|RXMSGD34|data_out[9]~26_combout\,
	datad => \can_controller_0|Can_int|rx_data_3_4_in\(9),
	combout => \can_controller_0|CAN_Msg|RXMSGD34|data_out[9]~27_combout\);

-- Location: LCCOMB_X27_Y15_N8
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[57]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[57]~55_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\) # ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\) 
-- # ((!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~28_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~51_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~28_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[57]~55_combout\);

-- Location: LCCOMB_X27_Y15_N28
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[57]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(57) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[57]~55_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(57)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[57]~55_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[57]~55_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(57),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(57));

-- Location: LCCOMB_X27_Y15_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[57]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(57) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(57)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(57)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(57),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(57),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(57));

-- Location: LCCOMB_X27_Y15_N18
\can_controller_0|Can_int|rx_data_7_8_in[9]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_7_8_in\(9) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(57))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_7_8_in\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(57),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|rx_data_7_8_in\(9),
	combout => \can_controller_0|Can_int|rx_data_7_8_in\(9));

-- Location: LCCOMB_X27_Y15_N24
\can_controller_0|CAN_Msg|RXMSGD78|data_out[9]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD78|data_out[9]~26_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_7_8_in\(9))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD78|data_out[9]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_7_8_in\(9),
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datad => \can_controller_0|CAN_Msg|RXMSGD78|data_out[9]~26_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD78|data_out[9]~26_combout\);

-- Location: LCCOMB_X27_Y15_N4
\can_controller_0|CAN_Msg|RXMSGD78|data_out[9]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD78|data_out[9]~27_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|Can_int|rx_data_7_8_in\(9))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD78|data_out[9]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_7_8_in\(9),
	datab => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datac => \rst_controller|r_sync_rst~q\,
	datad => \can_controller_0|CAN_Msg|RXMSGD78|data_out[9]~26_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD78|data_out[9]~27_combout\);

-- Location: LCCOMB_X24_Y16_N28
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[44]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[44]~33_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\ & (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~21_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[44]~33_combout\);

-- Location: LCCOMB_X27_Y15_N14
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[41]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[41]~54_combout\ = ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~51_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[44]~33_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[44]~33_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~51_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[41]~54_combout\);

-- Location: LCCOMB_X27_Y15_N10
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[41]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(41) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[41]~54_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(41)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[41]~54_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[41]~54_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(41),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(41));

-- Location: LCCOMB_X27_Y15_N20
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[41]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(41) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(41)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(41)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(41),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(41),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(41));

-- Location: LCCOMB_X27_Y15_N30
\can_controller_0|Can_int|rx_data_5_6_in[9]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_5_6_in\(9) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(41))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_5_6_in\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(41),
	datac => \can_controller_0|Can_int|rx_data_5_6_in\(9),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	combout => \can_controller_0|Can_int|rx_data_5_6_in\(9));

-- Location: LCCOMB_X27_Y15_N12
\can_controller_0|CAN_Msg|RXMSGD56|data_out[9]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD56|data_out[9]~26_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_5_6_in\(9))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD56|data_out[9]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_5_6_in\(9),
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datad => \can_controller_0|CAN_Msg|RXMSGD56|data_out[9]~26_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD56|data_out[9]~26_combout\);

-- Location: LCCOMB_X27_Y15_N2
\can_controller_0|CAN_Msg|RXMSGD56|data_out[9]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD56|data_out[9]~27_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|Can_int|rx_data_5_6_in\(9))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD56|data_out[9]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_5_6_in\(9),
	datab => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datac => \rst_controller|r_sync_rst~q\,
	datad => \can_controller_0|CAN_Msg|RXMSGD56|data_out[9]~26_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD56|data_out[9]~27_combout\);

-- Location: LCCOMB_X27_Y15_N0
\can_controller_0|CPU_INT|Mux238~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux238~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & ((\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ & (\can_controller_0|CAN_Msg|RXMSGD78|data_out[9]~27_combout\)) # 
-- (!\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD56|data_out[9]~27_combout\))))) # (!\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & 
-- (\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\,
	datab => \mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\,
	datac => \can_controller_0|CAN_Msg|RXMSGD78|data_out[9]~27_combout\,
	datad => \can_controller_0|CAN_Msg|RXMSGD56|data_out[9]~27_combout\,
	combout => \can_controller_0|CPU_INT|Mux238~0_combout\);

-- Location: LCCOMB_X27_Y16_N8
\can_controller_0|CPU_INT|Mux238~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux238~1_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & (((\can_controller_0|CPU_INT|Mux238~0_combout\)))) # (!\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & 
-- ((\can_controller_0|CPU_INT|Mux238~0_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD34|data_out[9]~27_combout\))) # (!\can_controller_0|CPU_INT|Mux238~0_combout\ & (\can_controller_0|CAN_Msg|RXMSGD12|data_out[9]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\,
	datab => \can_controller_0|CAN_Msg|RXMSGD12|data_out[9]~27_combout\,
	datac => \can_controller_0|CAN_Msg|RXMSGD34|data_out[9]~27_combout\,
	datad => \can_controller_0|CPU_INT|Mux238~0_combout\,
	combout => \can_controller_0|CPU_INT|Mux238~1_combout\);

-- Location: LCCOMB_X27_Y24_N8
\can_controller_0|CPU_INT|Mux238~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux238~4_combout\ = (\can_controller_0|CPU_INT|Mux238~2_combout\ & (\can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\ $ ((!\can_controller_0|CPU_INT|Mux238~3_combout\)))) # (!\can_controller_0|CPU_INT|Mux238~2_combout\ & 
-- (\can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\ & ((\can_controller_0|CPU_INT|Mux238~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|Mux238~2_combout\,
	datab => \can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\,
	datac => \can_controller_0|CPU_INT|Mux238~3_combout\,
	datad => \can_controller_0|CPU_INT|Mux238~1_combout\,
	combout => \can_controller_0|CPU_INT|Mux238~4_combout\);

-- Location: LCCOMB_X23_Y23_N18
\can_controller_0|CPU_INT|to_cpu_bus[8]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|to_cpu_bus[8]~9_combout\ = ((!\can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~16_combout\) # (!\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\)) # (!\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\,
	datac => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\,
	datad => \can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~16_combout\,
	combout => \can_controller_0|CPU_INT|to_cpu_bus[8]~9_combout\);

-- Location: LCCOMB_X26_Y21_N4
\can_controller_0|CPU_INT|to_cpu_bus[14]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|to_cpu_bus[14]~8_combout\ = (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_read~2_combout\ & (!\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & 
-- (!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_write~combout\ & !\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_read~2_combout\,
	datab => \mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\,
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_write~combout\,
	datad => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	combout => \can_controller_0|CPU_INT|to_cpu_bus[14]~8_combout\);

-- Location: LCCOMB_X23_Y23_N28
\can_controller_0|CPU_INT|to_cpu_bus[10]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|to_cpu_bus[10]~10_combout\ = (\can_controller_0|CPU_INT|to_cpu_bus[14]~8_combout\ & ((!\mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\) # (!\can_controller_0|CPU_INT|to_cpu_bus[8]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|to_cpu_bus[8]~9_combout\,
	datac => \mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\,
	datad => \can_controller_0|CPU_INT|to_cpu_bus[14]~8_combout\,
	combout => \can_controller_0|CPU_INT|to_cpu_bus[10]~10_combout\);

-- Location: FF_X27_Y24_N9
\can_controller_0|CPU_INT|to_cpu_bus[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux238~4_combout\,
	ena => \can_controller_0|CPU_INT|to_cpu_bus[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|to_cpu_bus\(9));

-- Location: FF_X27_Y24_N25
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|to_cpu_bus\(9),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X26_Y24_N22
\mm_interconnect_0|width_adapter|data_reg~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter|data_reg~6_combout\ = (!\mm_interconnect_0|width_adapter|always10~1_combout\ & ((\mm_interconnect_0|width_adapter|data_reg\(9)) # 
-- ((!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter|always10~1_combout\,
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \mm_interconnect_0|width_adapter|data_reg\(9),
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(9),
	combout => \mm_interconnect_0|width_adapter|data_reg~6_combout\);

-- Location: FF_X26_Y24_N23
\mm_interconnect_0|width_adapter|data_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter|data_reg~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter|data_reg\(9));

-- Location: LCCOMB_X27_Y24_N6
\mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~4_combout\ = (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~q\ & ((\mm_interconnect_0|width_adapter|data_reg\(9)) # 
-- ((!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(9))))) # 
-- (!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~q\ & (!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~q\,
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(9),
	datad => \mm_interconnect_0|width_adapter|data_reg\(9),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~4_combout\);

-- Location: LCCOMB_X29_Y23_N2
\mm_interconnect_0|cmd_xbar_mux_001|src_data[33]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(33) = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_byteenable\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \nios2_qsys_0|d_byteenable\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(33));

-- Location: LCCOMB_X34_Y23_N6
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~20_combout\ = (\nios2_qsys_0|d_writedata\(9) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_writedata\(9),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~20_combout\);

-- Location: LCCOMB_X29_Y24_N16
\mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~9_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(10)) # ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(10))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(10),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(10),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~9_combout\);

-- Location: LCCOMB_X28_Y23_N6
\can_controller_0|Can_int|tx_data_id1_in[10]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|tx_data_id1_in\(10) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~clkctrl_outclk\) & (\can_controller_0|CAN_Msg|TXMSGID1|data_out[10]~2_combout\)) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~clkctrl_outclk\) & ((\can_controller_0|Can_int|tx_data_id1_in\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|CAN_Msg|TXMSGID1|data_out[10]~2_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|tx_data_id1_in\(10),
	combout => \can_controller_0|Can_int|tx_data_id1_in\(10));

-- Location: LCCOMB_X34_Y25_N22
\nios2_qsys_0|d_writedata[26]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[26]~feeder_combout\ = \nios2_qsys_0|d_writedata[26]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|d_writedata[26]~0_combout\,
	combout => \nios2_qsys_0|d_writedata[26]~feeder_combout\);

-- Location: LCCOMB_X30_Y28_N16
\nios2_qsys_0|W_rf_wr_data[11]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[11]~12_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|av_ld_byte1_data\(3))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (((!\nios2_qsys_0|E_alu_result~36_combout\ & \nios2_qsys_0|W_alu_result\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte1_data\(3),
	datab => \nios2_qsys_0|E_alu_result~36_combout\,
	datac => \nios2_qsys_0|R_ctrl_ld~q\,
	datad => \nios2_qsys_0|W_alu_result\(11),
	combout => \nios2_qsys_0|W_rf_wr_data[11]~12_combout\);

-- Location: LCCOMB_X32_Y23_N24
\nios2_qsys_0|d_writedata[27]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[27]~5_combout\ = (\nios2_qsys_0|Equal132~0_combout\ & ((\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3)))) # (!\nios2_qsys_0|Equal132~0_combout\ & 
-- (\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	datac => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datad => \nios2_qsys_0|Equal132~0_combout\,
	combout => \nios2_qsys_0|d_writedata[27]~5_combout\);

-- Location: FF_X32_Y23_N25
\nios2_qsys_0|d_writedata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|d_writedata[27]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(11));

-- Location: LCCOMB_X27_Y27_N10
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~0_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(11),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~0_combout\);

-- Location: LCCOMB_X28_Y23_N14
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~8_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(12),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~8_combout\);

-- Location: LCCOMB_X23_Y24_N26
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~10_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(13),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~10_combout\);

-- Location: LCCOMB_X31_Y23_N6
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~9_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(14),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~9_combout\);

-- Location: LCCOMB_X30_Y21_N24
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~11_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(15),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~11_combout\);

-- Location: M9K_X33_Y23_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "can_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "can_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_9jc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X30_Y23_N18
\mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~21_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12)) # 
-- ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(12) & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- (((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(12) & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12),
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(12),
	datad => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~21_combout\);

-- Location: LCCOMB_X20_Y16_N20
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~31_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\ & (!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\ & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~21_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~31_combout\);

-- Location: LCCOMB_X26_Y19_N8
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~91\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~91_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\) # (((!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~31_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~91_combout\);

-- Location: LCCOMB_X26_Y19_N2
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(60) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~91_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(60)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~91_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~91_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(60),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(60));

-- Location: LCCOMB_X26_Y19_N30
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[60]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(60) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(60))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(60))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(60),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(60),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(60));

-- Location: LCCOMB_X26_Y19_N10
\can_controller_0|Can_int|rx_data_7_8_in[12]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_7_8_in\(12) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(60))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_7_8_in\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(60),
	datad => \can_controller_0|Can_int|rx_data_7_8_in\(12),
	combout => \can_controller_0|Can_int|rx_data_7_8_in\(12));

-- Location: LCCOMB_X26_Y19_N24
\can_controller_0|CAN_Msg|RXMSGD78|data_out[12]~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD78|data_out[12]~76_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_7_8_in\(12))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD78|data_out[12]~76_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_7_8_in\(12),
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datad => \can_controller_0|CAN_Msg|RXMSGD78|data_out[12]~76_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD78|data_out[12]~76_combout\);

-- Location: LCCOMB_X26_Y19_N28
\can_controller_0|CAN_Msg|RXMSGD78|data_out[12]~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD78|data_out[12]~77_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|Can_int|rx_data_7_8_in\(12))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD78|data_out[12]~76_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_7_8_in\(12),
	datab => \can_controller_0|CAN_Msg|RXMSGD78|data_out[12]~76_combout\,
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datad => \rst_controller|r_sync_rst~q\,
	combout => \can_controller_0|CAN_Msg|RXMSGD78|data_out[12]~77_combout\);

-- Location: LCCOMB_X24_Y16_N10
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[28]~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[28]~82_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~21_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[28]~82_combout\);

-- Location: LCCOMB_X21_Y19_N0
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[28]~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[28]~88_combout\ = ((\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\) # 
-- ((!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[28]~82_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[28]~82_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[28]~88_combout\);

-- Location: LCCOMB_X21_Y19_N30
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[28]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(28) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[28]~88_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(28)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[28]~88_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(28),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[28]~88_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(28));

-- Location: LCCOMB_X21_Y19_N16
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[28]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(28) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(28)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(28),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(28),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(28));

-- Location: LCCOMB_X21_Y19_N10
\can_controller_0|Can_int|rx_data_3_4_in[12]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_3_4_in\(12) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(28))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_3_4_in\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(28),
	datad => \can_controller_0|Can_int|rx_data_3_4_in\(12),
	combout => \can_controller_0|Can_int|rx_data_3_4_in\(12));

-- Location: LCCOMB_X21_Y19_N24
\can_controller_0|CAN_Msg|RXMSGD34|data_out[12]~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD34|data_out[12]~76_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_3_4_in\(12))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD34|data_out[12]~76_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_3_4_in\(12),
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datad => \can_controller_0|CAN_Msg|RXMSGD34|data_out[12]~76_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD34|data_out[12]~76_combout\);

-- Location: LCCOMB_X21_Y19_N18
\can_controller_0|CAN_Msg|RXMSGD34|data_out[12]~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD34|data_out[12]~77_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|Can_int|rx_data_3_4_in\(12))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD34|data_out[12]~76_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_3_4_in\(12),
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datad => \can_controller_0|CAN_Msg|RXMSGD34|data_out[12]~76_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD34|data_out[12]~77_combout\);

-- Location: LCCOMB_X23_Y19_N26
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[44]~89\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[44]~89_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\) # (((!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[44]~33_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[44]~33_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[44]~89_combout\);

-- Location: LCCOMB_X23_Y19_N18
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[44]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(44) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[44]~89_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(44)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[44]~89_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[44]~89_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(44),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(44));

-- Location: LCCOMB_X23_Y19_N28
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[44]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(44) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(44)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(44)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(44),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(44),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(44));

-- Location: LCCOMB_X23_Y19_N30
\can_controller_0|Can_int|rx_data_5_6_in[12]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_5_6_in\(12) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(44))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_5_6_in\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(44),
	datac => \can_controller_0|Can_int|rx_data_5_6_in\(12),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	combout => \can_controller_0|Can_int|rx_data_5_6_in\(12));

-- Location: LCCOMB_X23_Y19_N4
\can_controller_0|CAN_Msg|RXMSGD56|data_out[12]~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD56|data_out[12]~76_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_5_6_in\(12))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD56|data_out[12]~76_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_5_6_in\(12),
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datad => \can_controller_0|CAN_Msg|RXMSGD56|data_out[12]~76_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD56|data_out[12]~76_combout\);

-- Location: LCCOMB_X23_Y19_N22
\can_controller_0|CAN_Msg|RXMSGD56|data_out[12]~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD56|data_out[12]~77_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|Can_int|rx_data_5_6_in\(12))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD56|data_out[12]~76_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|Can_int|rx_data_5_6_in\(12),
	datad => \can_controller_0|CAN_Msg|RXMSGD56|data_out[12]~76_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD56|data_out[12]~77_combout\);

-- Location: LCCOMB_X20_Y16_N14
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[16]~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[16]~84_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~12_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal12~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal12~0_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~12_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[16]~84_combout\);

-- Location: LCCOMB_X20_Y16_N24
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[16]~85\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[16]~85_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[16]~84_combout\ & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[16]~84_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~21_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[16]~85_combout\);

-- Location: LCCOMB_X21_Y19_N26
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[12]~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[12]~90_combout\ = ((\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\) # ((!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[16]~85_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[16]~85_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[12]~90_combout\);

-- Location: LCCOMB_X23_Y19_N20
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[12]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(12) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[12]~90_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(12)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[12]~90_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[12]~90_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(12),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(12));

-- Location: LCCOMB_X23_Y19_N14
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[12]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(12) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(12))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(12),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(12),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(12));

-- Location: LCCOMB_X23_Y19_N10
\can_controller_0|Can_int|rx_data_1_2_in[12]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_1_2_in\(12) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(12))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_1_2_in\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(12),
	datad => \can_controller_0|Can_int|rx_data_1_2_in\(12),
	combout => \can_controller_0|Can_int|rx_data_1_2_in\(12));

-- Location: LCCOMB_X23_Y19_N24
\can_controller_0|CAN_Msg|RXMSGD12|data_out[12]~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD12|data_out[12]~76_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_1_2_in\(12))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD12|data_out[12]~76_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_1_2_in\(12),
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datad => \can_controller_0|CAN_Msg|RXMSGD12|data_out[12]~76_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD12|data_out[12]~76_combout\);

-- Location: LCCOMB_X23_Y19_N0
\can_controller_0|CAN_Msg|RXMSGD12|data_out[12]~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD12|data_out[12]~77_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|Can_int|rx_data_1_2_in\(12)))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|CAN_Msg|RXMSGD12|data_out[12]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datab => \can_controller_0|CAN_Msg|RXMSGD12|data_out[12]~76_combout\,
	datac => \rst_controller|r_sync_rst~q\,
	datad => \can_controller_0|Can_int|rx_data_1_2_in\(12),
	combout => \can_controller_0|CAN_Msg|RXMSGD12|data_out[12]~77_combout\);

-- Location: LCCOMB_X23_Y19_N2
\can_controller_0|CPU_INT|Mux235~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux235~1_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ & (((\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\)))) # (!\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ & 
-- ((\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & (\can_controller_0|CAN_Msg|RXMSGD56|data_out[12]~77_combout\)) # (!\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & 
-- ((\can_controller_0|CAN_Msg|RXMSGD12|data_out[12]~77_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGD56|data_out[12]~77_combout\,
	datab => \mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\,
	datac => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\,
	datad => \can_controller_0|CAN_Msg|RXMSGD12|data_out[12]~77_combout\,
	combout => \can_controller_0|CPU_INT|Mux235~1_combout\);

-- Location: LCCOMB_X23_Y19_N12
\can_controller_0|CPU_INT|Mux235~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux235~2_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ & ((\can_controller_0|CPU_INT|Mux235~1_combout\ & (\can_controller_0|CAN_Msg|RXMSGD78|data_out[12]~77_combout\)) # 
-- (!\can_controller_0|CPU_INT|Mux235~1_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD34|data_out[12]~77_combout\))))) # (!\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ & (((\can_controller_0|CPU_INT|Mux235~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGD78|data_out[12]~77_combout\,
	datab => \mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\,
	datac => \can_controller_0|CAN_Msg|RXMSGD34|data_out[12]~77_combout\,
	datad => \can_controller_0|CPU_INT|Mux235~1_combout\,
	combout => \can_controller_0|CPU_INT|Mux235~2_combout\);

-- Location: FF_X31_Y29_N13
\nios2_qsys_0|R_ctrl_shift_rot\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_ctrl_shift_logical~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_shift_rot~q\);

-- Location: LCCOMB_X31_Y28_N24
\nios2_qsys_0|W_alu_result[21]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[21]~14_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot~q\) # (\nios2_qsys_0|R_ctrl_logic~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|R_ctrl_shift_rot~q\,
	datac => \nios2_qsys_0|R_ctrl_logic~q\,
	combout => \nios2_qsys_0|W_alu_result[21]~14_combout\);

-- Location: LCCOMB_X34_Y29_N2
\nios2_qsys_0|D_ctrl_shift_rot_right~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_shift_rot_right~0_combout\ = (\nios2_qsys_0|D_iw\(14) & \nios2_qsys_0|D_ctrl_shift_logical~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|D_iw\(14),
	datad => \nios2_qsys_0|D_ctrl_shift_logical~0_combout\,
	combout => \nios2_qsys_0|D_ctrl_shift_rot_right~0_combout\);

-- Location: FF_X34_Y29_N3
\nios2_qsys_0|R_ctrl_shift_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_ctrl_shift_rot_right~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_shift_rot_right~q\);

-- Location: LCCOMB_X32_Y28_N28
\nios2_qsys_0|D_ctrl_shift_logical~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_shift_logical~1_combout\ = (\nios2_qsys_0|D_iw\(15) & (!\nios2_qsys_0|D_iw\(16) & \nios2_qsys_0|D_ctrl_shift_logical~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(15),
	datab => \nios2_qsys_0|D_iw\(16),
	datad => \nios2_qsys_0|D_ctrl_shift_logical~0_combout\,
	combout => \nios2_qsys_0|D_ctrl_shift_logical~1_combout\);

-- Location: FF_X32_Y28_N29
\nios2_qsys_0|R_ctrl_shift_logical\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_ctrl_shift_logical~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_shift_logical~q\);

-- Location: LCCOMB_X34_Y29_N30
\nios2_qsys_0|D_ctrl_rot_right~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_rot_right~0_combout\ = (!\nios2_qsys_0|D_iw\(15) & (\nios2_qsys_0|D_iw\(14) & \nios2_qsys_0|D_ctrl_shift_logical~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(15),
	datac => \nios2_qsys_0|D_iw\(14),
	datad => \nios2_qsys_0|D_ctrl_shift_logical~0_combout\,
	combout => \nios2_qsys_0|D_ctrl_rot_right~0_combout\);

-- Location: FF_X34_Y29_N31
\nios2_qsys_0|R_ctrl_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_ctrl_rot_right~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_rot_right~q\);

-- Location: LCCOMB_X32_Y27_N2
\nios2_qsys_0|E_shift_rot_result_nxt[15]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[15]~15_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(16))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(16),
	datab => \nios2_qsys_0|E_shift_rot_result\(14),
	datad => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[15]~15_combout\);

-- Location: LCCOMB_X26_Y22_N18
\can_controller_0|CPU_INT|Mux245~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux245~4_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\) # ((\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & (!\can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~16_combout\ & 
-- !\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\,
	datab => \can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~16_combout\,
	datac => \mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\,
	datad => \mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\,
	combout => \can_controller_0|CPU_INT|Mux245~4_combout\);

-- Location: LCCOMB_X25_Y23_N28
\can_controller_0|Can_int|tx_data_id1_in[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|tx_data_id1_in\(1) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~clkctrl_outclk\) & (\can_controller_0|CAN_Msg|TXMSGID1|data_out[1]~52_combout\)) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~clkctrl_outclk\) & ((\can_controller_0|Can_int|tx_data_id1_in\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGID1|data_out[1]~52_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|tx_data_id1_in\(1),
	combout => \can_controller_0|Can_int|tx_data_id1_in\(1));

-- Location: FF_X25_Y23_N3
\can_controller_0|CPU_INT|tx_data_id1_in_sig[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|tx_data_id1_in_sig[1]~10_combout\,
	asdata => \can_controller_0|CAN_Msg|TXMSGID1|data_out[1]~52_combout\,
	sload => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_id1_in_sig[10]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_id1_in_sig\(1));

-- Location: LCCOMB_X25_Y23_N4
\can_controller_0|sw7|data_out[1]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|sw7|data_out[1]~3_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~combout\ & (((\can_controller_0|Can_int|tx_data_id1_in\(1))))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~combout\ & 
-- (\can_controller_0|CPU_INT|tx_data_id1_we_sig~q\ & ((\can_controller_0|CPU_INT|tx_data_id1_in_sig\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|tx_data_id1_we_sig~q\,
	datab => \can_controller_0|Can_int|tx_data_id1_in\(1),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~combout\,
	datad => \can_controller_0|CPU_INT|tx_data_id1_in_sig\(1),
	combout => \can_controller_0|sw7|data_out[1]~3_combout\);

-- Location: LCCOMB_X25_Y23_N24
\can_controller_0|CAN_Msg|TXMSGID1|data_out[1]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[1]~51_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89clkctrl_outclk\) & (\can_controller_0|sw7|data_out[1]~3_combout\)) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|TXMSGID1|data_out[1]~51_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89clkctrl_outclk\,
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|sw7|data_out[1]~3_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGID1|data_out[1]~51_combout\,
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[1]~51_combout\);

-- Location: LCCOMB_X25_Y23_N26
\can_controller_0|CAN_Msg|TXMSGID1|data_out[1]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[1]~54_combout\ = \can_controller_0|CAN_Msg|TXMSGID1|data_out[1]~51_combout\ $ (\can_controller_0|sw7|data_out[1]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|CAN_Msg|TXMSGID1|data_out[1]~51_combout\,
	datac => \can_controller_0|sw7|data_out[1]~3_combout\,
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[1]~54_combout\);

-- Location: FF_X25_Y23_N27
\can_controller_0|CAN_Msg|TXMSGID1|data_out[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CAN_Msg|TXMSGID1|data_out[1]~54_combout\,
	clrn => \can_controller_0|CAN_Msg|TXMSGID1|ALT_INV_data_out[15]~88_combout\,
	ena => \can_controller_0|sw7|we_OUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGID1|data_out[1]~_emulated_q\);

-- Location: LCCOMB_X25_Y23_N20
\can_controller_0|CAN_Msg|TXMSGID1|data_out[1]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[1]~53_combout\ = \can_controller_0|CAN_Msg|TXMSGID1|data_out[1]~51_combout\ $ (\can_controller_0|CAN_Msg|TXMSGID1|data_out[1]~_emulated_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|CAN_Msg|TXMSGID1|data_out[1]~51_combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGID1|data_out[1]~_emulated_q\,
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[1]~53_combout\);

-- Location: LCCOMB_X25_Y23_N30
\can_controller_0|CAN_Msg|TXMSGID1|data_out[1]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[1]~52_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89_combout\ & (\can_controller_0|sw7|data_out[1]~3_combout\)) # 
-- (!\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89_combout\ & ((\can_controller_0|CAN_Msg|TXMSGID1|data_out[1]~53_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89_combout\,
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|sw7|data_out[1]~3_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGID1|data_out[1]~53_combout\,
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[1]~52_combout\);

-- Location: LCCOMB_X20_Y18_N4
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~11_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~0_combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~2_combout\))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\ & (((!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~2_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~11_combout\);

-- Location: LCCOMB_X27_Y17_N0
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[1]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[1]~37_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\) # (((!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~11_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~10_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~31_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~10_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~11_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[1]~37_combout\);

-- Location: LCCOMB_X27_Y17_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(1) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[1]~37_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(1)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[1]~37_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[1]~37_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(1),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(1));

-- Location: LCCOMB_X27_Y17_N24
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(1) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(1)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(1),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(1),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(1));

-- Location: LCCOMB_X27_Y17_N10
\can_controller_0|Can_int|rx_data_1_2_in[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_1_2_in\(1) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(1))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_1_2_in\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(1),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|rx_data_1_2_in\(1),
	combout => \can_controller_0|Can_int|rx_data_1_2_in\(1));

-- Location: LCCOMB_X27_Y17_N16
\can_controller_0|CAN_Msg|RXMSGD12|data_out[1]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD12|data_out[1]~21_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_1_2_in\(1))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD12|data_out[1]~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_1_2_in\(1),
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datad => \can_controller_0|CAN_Msg|RXMSGD12|data_out[1]~21_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD12|data_out[1]~21_combout\);

-- Location: LCCOMB_X27_Y17_N26
\can_controller_0|CAN_Msg|RXMSGD12|data_out[1]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD12|data_out[1]~22_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|Can_int|rx_data_1_2_in\(1))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD12|data_out[1]~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_1_2_in\(1),
	datab => \can_controller_0|CAN_Msg|RXMSGD12|data_out[1]~21_combout\,
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datad => \rst_controller|r_sync_rst~q\,
	combout => \can_controller_0|CAN_Msg|RXMSGD12|data_out[1]~22_combout\);

-- Location: LCCOMB_X27_Y17_N22
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[17]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[17]~36_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\) # (((!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~11_combout\) 
-- # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[16]~23_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[16]~23_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~11_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[17]~36_combout\);

-- Location: LCCOMB_X27_Y17_N28
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[17]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(17) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[17]~36_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(17)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[17]~36_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[17]~36_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(17),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(17));

-- Location: LCCOMB_X27_Y17_N14
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[17]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(17) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(17)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(17),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(17),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(17));

-- Location: LCCOMB_X27_Y17_N30
\can_controller_0|Can_int|rx_data_3_4_in[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_3_4_in\(1) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(17)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_3_4_in\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_3_4_in\(1),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(17),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	combout => \can_controller_0|Can_int|rx_data_3_4_in\(1));

-- Location: LCCOMB_X25_Y21_N0
\can_controller_0|CAN_Msg|RXMSGD34|data_out[1]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD34|data_out[1]~21_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_3_4_in\(1))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD34|data_out[1]~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_3_4_in\(1),
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datad => \can_controller_0|CAN_Msg|RXMSGD34|data_out[1]~21_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD34|data_out[1]~21_combout\);

-- Location: LCCOMB_X25_Y21_N8
\can_controller_0|CAN_Msg|RXMSGD34|data_out[1]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD34|data_out[1]~22_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|Can_int|rx_data_3_4_in\(1))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD34|data_out[1]~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|Can_int|rx_data_3_4_in\(1),
	datad => \can_controller_0|CAN_Msg|RXMSGD34|data_out[1]~21_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD34|data_out[1]~22_combout\);

-- Location: LCCOMB_X25_Y17_N8
\can_controller_0|CPU_INT|Mux246~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux246~1_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ & (((\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\) # (\can_controller_0|CAN_Msg|RXMSGD34|data_out[1]~22_combout\)))) # 
-- (!\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ & (\can_controller_0|CAN_Msg|RXMSGD12|data_out[1]~22_combout\ & (!\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\,
	datab => \can_controller_0|CAN_Msg|RXMSGD12|data_out[1]~22_combout\,
	datac => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\,
	datad => \can_controller_0|CAN_Msg|RXMSGD34|data_out[1]~22_combout\,
	combout => \can_controller_0|CPU_INT|Mux246~1_combout\);

-- Location: LCCOMB_X25_Y17_N4
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[49]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[49]~38_combout\ = ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[44]~33_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~11_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[44]~33_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[49]~38_combout\);

-- Location: LCCOMB_X25_Y17_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[49]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(49) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[49]~38_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(49)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[49]~38_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[49]~38_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(49),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(49));

-- Location: LCCOMB_X25_Y17_N16
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[49]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(49) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(49)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(49)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(49),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(49),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(49));

-- Location: LCCOMB_X25_Y17_N20
\can_controller_0|Can_int|rx_data_7_8_in[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_7_8_in\(1) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(49))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_7_8_in\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(49),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|rx_data_7_8_in\(1),
	combout => \can_controller_0|Can_int|rx_data_7_8_in\(1));

-- Location: LCCOMB_X25_Y17_N18
\can_controller_0|CAN_Msg|RXMSGD78|data_out[1]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD78|data_out[1]~21_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_7_8_in\(1))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD78|data_out[1]~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datab => \can_controller_0|Can_int|rx_data_7_8_in\(1),
	datac => \rst_controller|r_sync_rst~q\,
	datad => \can_controller_0|CAN_Msg|RXMSGD78|data_out[1]~21_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD78|data_out[1]~21_combout\);

-- Location: LCCOMB_X25_Y17_N22
\can_controller_0|CAN_Msg|RXMSGD78|data_out[1]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD78|data_out[1]~22_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|Can_int|rx_data_7_8_in\(1)))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|CAN_Msg|RXMSGD78|data_out[1]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datab => \can_controller_0|CAN_Msg|RXMSGD78|data_out[1]~21_combout\,
	datac => \rst_controller|r_sync_rst~q\,
	datad => \can_controller_0|Can_int|rx_data_7_8_in\(1),
	combout => \can_controller_0|CAN_Msg|RXMSGD78|data_out[1]~22_combout\);

-- Location: LCCOMB_X25_Y17_N2
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[33]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[33]~35_combout\ = (((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~11_combout\)) 
-- # (!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~28_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~11_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[33]~35_combout\);

-- Location: LCCOMB_X25_Y17_N28
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[33]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(33) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[33]~35_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(33)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[33]~35_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[33]~35_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(33),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(33));

-- Location: LCCOMB_X25_Y17_N30
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[33]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(33) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(33)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(33)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(33),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(33),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(33));

-- Location: LCCOMB_X25_Y17_N24
\can_controller_0|Can_int|rx_data_5_6_in[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_5_6_in\(1) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(33))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_5_6_in\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(33),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|rx_data_5_6_in\(1),
	combout => \can_controller_0|Can_int|rx_data_5_6_in\(1));

-- Location: LCCOMB_X25_Y17_N14
\can_controller_0|CAN_Msg|RXMSGD56|data_out[1]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD56|data_out[1]~21_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_5_6_in\(1))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD56|data_out[1]~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_5_6_in\(1),
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|RXMSGD56|data_out[1]~21_combout\,
	datad => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	combout => \can_controller_0|CAN_Msg|RXMSGD56|data_out[1]~21_combout\);

-- Location: LCCOMB_X25_Y17_N12
\can_controller_0|CAN_Msg|RXMSGD56|data_out[1]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD56|data_out[1]~22_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|Can_int|rx_data_5_6_in\(1)))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|CAN_Msg|RXMSGD56|data_out[1]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datab => \can_controller_0|CAN_Msg|RXMSGD56|data_out[1]~21_combout\,
	datac => \rst_controller|r_sync_rst~q\,
	datad => \can_controller_0|Can_int|rx_data_5_6_in\(1),
	combout => \can_controller_0|CAN_Msg|RXMSGD56|data_out[1]~22_combout\);

-- Location: LCCOMB_X25_Y17_N26
\can_controller_0|CPU_INT|Mux246~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux246~2_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & ((\can_controller_0|CPU_INT|Mux246~1_combout\ & (\can_controller_0|CAN_Msg|RXMSGD78|data_out[1]~22_combout\)) # 
-- (!\can_controller_0|CPU_INT|Mux246~1_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD56|data_out[1]~22_combout\))))) # (!\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & (\can_controller_0|CPU_INT|Mux246~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\,
	datab => \can_controller_0|CPU_INT|Mux246~1_combout\,
	datac => \can_controller_0|CAN_Msg|RXMSGD78|data_out[1]~22_combout\,
	datad => \can_controller_0|CAN_Msg|RXMSGD56|data_out[1]~22_combout\,
	combout => \can_controller_0|CPU_INT|Mux246~2_combout\);

-- Location: LCCOMB_X26_Y22_N24
\can_controller_0|CPU_INT|to_cpu_bus[0]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|to_cpu_bus[0]~7_combout\ = (\can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~16_combout\) # ((!\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & \mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\,
	datac => \mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\,
	datad => \can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~16_combout\,
	combout => \can_controller_0|CPU_INT|to_cpu_bus[0]~7_combout\);

-- Location: LCCOMB_X21_Y21_N0
\can_controller_0|CPU_INT|Mux111~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux111~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & (\can_controller_0|CAN_CONT|TIMEREG|data_out\(1))) # (!\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & 
-- ((\mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\ & (\can_controller_0|CAN_CONT|TIMEREG|data_out\(1))) # (!\mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\ & ((\can_controller_0|CPU_INT|tx_data_id1_in_sig[1]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_CONT|TIMEREG|data_out\(1),
	datab => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	datac => \can_controller_0|CPU_INT|tx_data_id1_in_sig[1]~10_combout\,
	datad => \mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\,
	combout => \can_controller_0|CPU_INT|Mux111~0_combout\);

-- Location: FF_X21_Y21_N1
\can_controller_0|CPU_INT|time_reg_in_sig[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux111~0_combout\,
	ena => \can_controller_0|CPU_INT|time_reg_in_sig[13]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|time_reg_in_sig\(1));

-- Location: FF_X23_Y20_N9
\can_controller_0|CAN_CONT|TIMEREG|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|time_reg_in_sig\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|time_reg_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_CONT|TIMEREG|data_out\(1));

-- Location: LCCOMB_X20_Y18_N22
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[0]~2_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~7_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\ $ 
-- (((\can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~3_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add20~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~7_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~3_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Add20~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[0]~2_combout\);

-- Location: LCCOMB_X21_Y20_N14
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[1]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[1]~5_combout\ = (((\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[0]~2_combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[1]~1_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[1]~1_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[0]~2_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[1]~5_combout\);

-- Location: LCCOMB_X21_Y20_N12
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(1) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[1]~5_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(1)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[1]~5_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[1]~5_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(1),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(1));

-- Location: LCCOMB_X21_Y20_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(1) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(1)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(1),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(1),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(1));

-- Location: LCCOMB_X21_Y20_N16
\can_controller_0|Can_int|rx_data_id1_in[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_id1_in\(1) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(1))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_id1_in\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(1),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|rx_data_id1_in\(1),
	combout => \can_controller_0|Can_int|rx_data_id1_in\(1));

-- Location: LCCOMB_X21_Y20_N30
\can_controller_0|CAN_Msg|RXMSGID1|data_out[1]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGID1|data_out[1]~21_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_id1_in\(1)))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|CAN_Msg|RXMSGID1|data_out[1]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[1]~21_combout\,
	datad => \can_controller_0|Can_int|rx_data_id1_in\(1),
	combout => \can_controller_0|CAN_Msg|RXMSGID1|data_out[1]~21_combout\);

-- Location: LCCOMB_X21_Y20_N26
\can_controller_0|CAN_Msg|RXMSGID1|data_out[1]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGID1|data_out[1]~22_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|Can_int|rx_data_id1_in\(1)))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|CAN_Msg|RXMSGID1|data_out[1]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGID1|data_out[1]~21_combout\,
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datad => \can_controller_0|Can_int|rx_data_id1_in\(1),
	combout => \can_controller_0|CAN_Msg|RXMSGID1|data_out[1]~22_combout\);

-- Location: LCCOMB_X23_Y20_N8
\can_controller_0|CPU_INT|Mux246~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux246~0_combout\ = (\can_controller_0|CPU_INT|to_cpu_bus[0]~7_combout\ & (((\can_controller_0|CAN_Msg|RXMSGID1|data_out[1]~22_combout\)) # (!\can_controller_0|CPU_INT|Mux96~6_combout\))) # 
-- (!\can_controller_0|CPU_INT|to_cpu_bus[0]~7_combout\ & (\can_controller_0|CPU_INT|Mux96~6_combout\ & (\can_controller_0|CAN_CONT|TIMEREG|data_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|to_cpu_bus[0]~7_combout\,
	datab => \can_controller_0|CPU_INT|Mux96~6_combout\,
	datac => \can_controller_0|CAN_CONT|TIMEREG|data_out\(1),
	datad => \can_controller_0|CAN_Msg|RXMSGID1|data_out[1]~22_combout\,
	combout => \can_controller_0|CPU_INT|Mux246~0_combout\);

-- Location: LCCOMB_X18_Y17_N18
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_dlc[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_dlc\(1) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_dlc\(1)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(1),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_dlc\(1),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_dlc\(1));

-- Location: LCCOMB_X18_Y17_N16
\can_controller_0|Can_int|rx_data_conf_in[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_conf_in\(1) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_dlc\(1))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_conf_in\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_dlc\(1),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|rx_data_conf_in\(1),
	combout => \can_controller_0|Can_int|rx_data_conf_in\(1));

-- Location: LCCOMB_X18_Y17_N30
\can_controller_0|CAN_Msg|RXMSGCONF|data_out[1]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGCONF|data_out[1]~11_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_conf_in\(1))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGCONF|data_out[1]~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \can_controller_0|Can_int|rx_data_conf_in\(1),
	datac => \can_controller_0|CAN_Msg|RXMSGCONF|data_out[1]~11_combout\,
	datad => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	combout => \can_controller_0|CAN_Msg|RXMSGCONF|data_out[1]~11_combout\);

-- Location: LCCOMB_X18_Y17_N8
\can_controller_0|CAN_Msg|RXMSGCONF|data_out[1]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGCONF|data_out[1]~12_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|Can_int|rx_data_conf_in\(1)))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|CAN_Msg|RXMSGCONF|data_out[1]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datac => \can_controller_0|CAN_Msg|RXMSGCONF|data_out[1]~11_combout\,
	datad => \can_controller_0|Can_int|rx_data_conf_in\(1),
	combout => \can_controller_0|CAN_Msg|RXMSGCONF|data_out[1]~12_combout\);

-- Location: LCCOMB_X23_Y20_N10
\can_controller_0|CPU_INT|Mux246~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux246~3_combout\ = (\can_controller_0|CPU_INT|Mux96~6_combout\ & (((\can_controller_0|CPU_INT|Mux246~0_combout\)))) # (!\can_controller_0|CPU_INT|Mux96~6_combout\ & ((\can_controller_0|CPU_INT|Mux246~0_combout\ & 
-- (\can_controller_0|CPU_INT|Mux246~2_combout\)) # (!\can_controller_0|CPU_INT|Mux246~0_combout\ & ((\can_controller_0|CAN_Msg|RXMSGCONF|data_out[1]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|Mux246~2_combout\,
	datab => \can_controller_0|CPU_INT|Mux96~6_combout\,
	datac => \can_controller_0|CPU_INT|Mux246~0_combout\,
	datad => \can_controller_0|CAN_Msg|RXMSGCONF|data_out[1]~12_combout\,
	combout => \can_controller_0|CPU_INT|Mux246~3_combout\);

-- Location: LCCOMB_X26_Y22_N16
\can_controller_0|CPU_INT|Mux246~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux246~4_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\ & ((\can_controller_0|CAN_Msg|TXMSGID1|data_out[1]~52_combout\) # ((!\can_controller_0|CPU_INT|Mux245~4_combout\ & 
-- \can_controller_0|CPU_INT|Mux246~3_combout\)))) # (!\mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\ & (!\can_controller_0|CPU_INT|Mux245~4_combout\ & ((\can_controller_0|CPU_INT|Mux246~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\,
	datab => \can_controller_0|CPU_INT|Mux245~4_combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGID1|data_out[1]~52_combout\,
	datad => \can_controller_0|CPU_INT|Mux246~3_combout\,
	combout => \can_controller_0|CPU_INT|Mux246~4_combout\);

-- Location: FF_X26_Y22_N17
\can_controller_0|CPU_INT|to_cpu_bus[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux246~4_combout\,
	ena => \can_controller_0|CPU_INT|to_cpu_bus[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|to_cpu_bus\(1));

-- Location: FF_X29_Y24_N9
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|to_cpu_bus\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X29_Y23_N4
\mm_interconnect_0|cmd_xbar_mux_001|src_data[34]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(34) = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_byteenable\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \nios2_qsys_0|d_byteenable\(2),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(34));

-- Location: LCCOMB_X31_Y22_N14
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~23_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(17),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~23_combout\);

-- Location: LCCOMB_X35_Y24_N22
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~24_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(18),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~24_combout\);

-- Location: LCCOMB_X31_Y22_N20
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~22_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(19),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~22_combout\);

-- Location: LCCOMB_X31_Y22_N8
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~26_combout\ = (\nios2_qsys_0|d_writedata\(20) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|d_writedata\(20),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~26_combout\);

-- Location: LCCOMB_X25_Y23_N10
\can_controller_0|Can_int|tx_data_id1_in[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|tx_data_id1_in\(2) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~clkctrl_outclk\) & (\can_controller_0|CAN_Msg|TXMSGID1|data_out[2]~47_combout\)) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~clkctrl_outclk\) & ((\can_controller_0|Can_int|tx_data_id1_in\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~clkctrl_outclk\,
	datac => \can_controller_0|CAN_Msg|TXMSGID1|data_out[2]~47_combout\,
	datad => \can_controller_0|Can_int|tx_data_id1_in\(2),
	combout => \can_controller_0|Can_int|tx_data_id1_in\(2));

-- Location: FF_X25_Y23_N1
\can_controller_0|CPU_INT|tx_data_id1_in_sig[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|tx_data_id1_in_sig[2]~9_combout\,
	asdata => \can_controller_0|CAN_Msg|TXMSGID1|data_out[2]~47_combout\,
	sload => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_id1_in_sig[10]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_id1_in_sig\(2));

-- Location: LCCOMB_X25_Y23_N18
\can_controller_0|sw7|data_out[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|sw7|data_out[2]~2_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~combout\ & (\can_controller_0|Can_int|tx_data_id1_in\(2))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~combout\ & 
-- (((\can_controller_0|CPU_INT|tx_data_id1_in_sig\(2) & \can_controller_0|CPU_INT|tx_data_id1_we_sig~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|tx_data_id1_in\(2),
	datab => \can_controller_0|CPU_INT|tx_data_id1_in_sig\(2),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~combout\,
	datad => \can_controller_0|CPU_INT|tx_data_id1_we_sig~q\,
	combout => \can_controller_0|sw7|data_out[2]~2_combout\);

-- Location: LCCOMB_X25_Y23_N6
\can_controller_0|CAN_Msg|TXMSGID1|data_out[2]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[2]~46_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89clkctrl_outclk\) & (\can_controller_0|sw7|data_out[2]~2_combout\)) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|TXMSGID1|data_out[2]~46_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89clkctrl_outclk\,
	datab => \can_controller_0|sw7|data_out[2]~2_combout\,
	datac => \rst_controller|r_sync_rst~q\,
	datad => \can_controller_0|CAN_Msg|TXMSGID1|data_out[2]~46_combout\,
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[2]~46_combout\);

-- Location: LCCOMB_X25_Y23_N12
\can_controller_0|CAN_Msg|TXMSGID1|data_out[2]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[2]~49_combout\ = \can_controller_0|CAN_Msg|TXMSGID1|data_out[2]~46_combout\ $ (\can_controller_0|sw7|data_out[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGID1|data_out[2]~46_combout\,
	datad => \can_controller_0|sw7|data_out[2]~2_combout\,
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[2]~49_combout\);

-- Location: FF_X25_Y23_N13
\can_controller_0|CAN_Msg|TXMSGID1|data_out[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CAN_Msg|TXMSGID1|data_out[2]~49_combout\,
	clrn => \can_controller_0|CAN_Msg|TXMSGID1|ALT_INV_data_out[15]~88_combout\,
	ena => \can_controller_0|sw7|we_OUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGID1|data_out[2]~_emulated_q\);

-- Location: LCCOMB_X25_Y23_N14
\can_controller_0|CAN_Msg|TXMSGID1|data_out[2]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[2]~48_combout\ = \can_controller_0|CAN_Msg|TXMSGID1|data_out[2]~46_combout\ $ (\can_controller_0|CAN_Msg|TXMSGID1|data_out[2]~_emulated_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGID1|data_out[2]~46_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGID1|data_out[2]~_emulated_q\,
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[2]~48_combout\);

-- Location: LCCOMB_X25_Y23_N8
\can_controller_0|CAN_Msg|TXMSGID1|data_out[2]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[2]~47_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89_combout\ & ((\can_controller_0|sw7|data_out[2]~2_combout\))) # 
-- (!\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89_combout\ & (\can_controller_0|CAN_Msg|TXMSGID1|data_out[2]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89_combout\,
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|TXMSGID1|data_out[2]~48_combout\,
	datad => \can_controller_0|sw7|data_out[2]~2_combout\,
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[2]~47_combout\);

-- Location: LCCOMB_X21_Y20_N4
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[2]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[2]~3_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\) # (((\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[0]~2_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[1]~1_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[0]~2_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[2]~3_combout\);

-- Location: LCCOMB_X21_Y20_N10
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(2) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[2]~3_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(2)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[2]~3_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[2]~3_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(2),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(2));

-- Location: LCCOMB_X21_Y20_N28
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(2) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(2)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(2),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(2),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(2));

-- Location: LCCOMB_X21_Y20_N20
\can_controller_0|Can_int|rx_data_id1_in[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_id1_in\(2) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(2))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_id1_in\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(2),
	datad => \can_controller_0|Can_int|rx_data_id1_in\(2),
	combout => \can_controller_0|Can_int|rx_data_id1_in\(2));

-- Location: LCCOMB_X21_Y20_N2
\can_controller_0|CAN_Msg|RXMSGID1|data_out[2]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGID1|data_out[2]~1_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_id1_in\(2))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[2]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \can_controller_0|Can_int|rx_data_id1_in\(2),
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datad => \can_controller_0|CAN_Msg|RXMSGID1|data_out[2]~1_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGID1|data_out[2]~1_combout\);

-- Location: LCCOMB_X21_Y20_N8
\can_controller_0|CAN_Msg|RXMSGID1|data_out[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGID1|data_out[2]~2_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|Can_int|rx_data_id1_in\(2))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[2]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \can_controller_0|Can_int|rx_data_id1_in\(2),
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datad => \can_controller_0|CAN_Msg|RXMSGID1|data_out[2]~1_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGID1|data_out[2]~2_combout\);

-- Location: LCCOMB_X21_Y21_N30
\can_controller_0|CPU_INT|Mux110~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux110~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & (((\can_controller_0|CAN_CONT|TIMEREG|data_out\(2))))) # (!\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & 
-- ((\mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\ & ((\can_controller_0|CAN_CONT|TIMEREG|data_out\(2)))) # (!\mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\ & (\can_controller_0|CPU_INT|tx_data_id1_in_sig[2]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|tx_data_id1_in_sig[2]~9_combout\,
	datab => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	datac => \can_controller_0|CAN_CONT|TIMEREG|data_out\(2),
	datad => \mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\,
	combout => \can_controller_0|CPU_INT|Mux110~0_combout\);

-- Location: FF_X21_Y21_N31
\can_controller_0|CPU_INT|time_reg_in_sig[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux110~0_combout\,
	ena => \can_controller_0|CPU_INT|time_reg_in_sig[13]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|time_reg_in_sig\(2));

-- Location: FF_X25_Y20_N9
\can_controller_0|CAN_CONT|TIMEREG|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|time_reg_in_sig\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|time_reg_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_CONT|TIMEREG|data_out\(2));

-- Location: LCCOMB_X25_Y20_N10
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_dlc[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_dlc\(2) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_dlc\(2)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(2),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_dlc\(2),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_dlc\(2));

-- Location: LCCOMB_X25_Y20_N16
\can_controller_0|Can_int|rx_data_conf_in[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_conf_in\(2) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_dlc\(2))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_conf_in\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_dlc\(2),
	datad => \can_controller_0|Can_int|rx_data_conf_in\(2),
	combout => \can_controller_0|Can_int|rx_data_conf_in\(2));

-- Location: LCCOMB_X25_Y20_N30
\can_controller_0|CAN_Msg|RXMSGCONF|data_out[2]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGCONF|data_out[2]~1_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_conf_in\(2))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGCONF|data_out[2]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_conf_in\(2),
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|RXMSGCONF|data_out[2]~1_combout\,
	datad => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	combout => \can_controller_0|CAN_Msg|RXMSGCONF|data_out[2]~1_combout\);

-- Location: LCCOMB_X25_Y20_N0
\can_controller_0|CAN_Msg|RXMSGCONF|data_out[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGCONF|data_out[2]~2_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|Can_int|rx_data_conf_in\(2))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|CAN_Msg|RXMSGCONF|data_out[2]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datab => \can_controller_0|Can_int|rx_data_conf_in\(2),
	datac => \can_controller_0|CAN_Msg|RXMSGCONF|data_out[2]~1_combout\,
	datad => \rst_controller|r_sync_rst~q\,
	combout => \can_controller_0|CAN_Msg|RXMSGCONF|data_out[2]~2_combout\);

-- Location: LCCOMB_X25_Y20_N8
\can_controller_0|CPU_INT|Mux245~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux245~0_combout\ = (\can_controller_0|CPU_INT|Mux96~6_combout\ & (!\can_controller_0|CPU_INT|to_cpu_bus[0]~7_combout\ & (\can_controller_0|CAN_CONT|TIMEREG|data_out\(2)))) # (!\can_controller_0|CPU_INT|Mux96~6_combout\ & 
-- ((\can_controller_0|CPU_INT|to_cpu_bus[0]~7_combout\) # ((\can_controller_0|CAN_Msg|RXMSGCONF|data_out[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|Mux96~6_combout\,
	datab => \can_controller_0|CPU_INT|to_cpu_bus[0]~7_combout\,
	datac => \can_controller_0|CAN_CONT|TIMEREG|data_out\(2),
	datad => \can_controller_0|CAN_Msg|RXMSGCONF|data_out[2]~2_combout\,
	combout => \can_controller_0|CPU_INT|Mux245~0_combout\);

-- Location: LCCOMB_X20_Y16_N10
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[46]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[46]~25_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~0_combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~21_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[46]~25_combout\);

-- Location: LCCOMB_X24_Y17_N0
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[50]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[50]~26_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[46]~25_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~11_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[46]~25_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[50]~26_combout\);

-- Location: LCCOMB_X24_Y17_N20
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[50]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(50) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[50]~26_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(50)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[50]~26_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[50]~26_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(50),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(50));

-- Location: LCCOMB_X25_Y20_N20
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[50]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(50) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(50)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(50)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(50),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(50),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(50));

-- Location: LCCOMB_X25_Y20_N24
\can_controller_0|Can_int|rx_data_7_8_in[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_7_8_in\(2) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(50))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_7_8_in\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(50),
	datad => \can_controller_0|Can_int|rx_data_7_8_in\(2),
	combout => \can_controller_0|Can_int|rx_data_7_8_in\(2));

-- Location: LCCOMB_X25_Y20_N6
\can_controller_0|CAN_Msg|RXMSGD78|data_out[2]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD78|data_out[2]~1_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_7_8_in\(2))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD78|data_out[2]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_7_8_in\(2),
	datab => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datac => \rst_controller|r_sync_rst~q\,
	datad => \can_controller_0|CAN_Msg|RXMSGD78|data_out[2]~1_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD78|data_out[2]~1_combout\);

-- Location: LCCOMB_X25_Y20_N12
\can_controller_0|CAN_Msg|RXMSGD78|data_out[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD78|data_out[2]~2_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|Can_int|rx_data_7_8_in\(2))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD78|data_out[2]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datab => \can_controller_0|Can_int|rx_data_7_8_in\(2),
	datac => \rst_controller|r_sync_rst~q\,
	datad => \can_controller_0|CAN_Msg|RXMSGD78|data_out[2]~1_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD78|data_out[2]~2_combout\);

-- Location: LCCOMB_X25_Y18_N0
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[18]~93\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[18]~93_combout\ = (((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[16]~23_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~11_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[16]~23_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[18]~93_combout\);

-- Location: LCCOMB_X25_Y18_N10
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[18]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(18) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[18]~93_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(18)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[18]~93_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[18]~93_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(18),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(18));

-- Location: LCCOMB_X25_Y18_N12
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[18]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(18) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(18)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(18),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(18),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(18));

-- Location: LCCOMB_X25_Y18_N20
\can_controller_0|Can_int|rx_data_3_4_in[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_3_4_in\(2) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(18))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_3_4_in\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(18),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|rx_data_3_4_in\(2),
	combout => \can_controller_0|Can_int|rx_data_3_4_in\(2));

-- Location: LCCOMB_X25_Y18_N2
\can_controller_0|CAN_Msg|RXMSGD34|data_out[2]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD34|data_out[2]~1_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_3_4_in\(2))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD34|data_out[2]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datab => \can_controller_0|Can_int|rx_data_3_4_in\(2),
	datac => \rst_controller|r_sync_rst~q\,
	datad => \can_controller_0|CAN_Msg|RXMSGD34|data_out[2]~1_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD34|data_out[2]~1_combout\);

-- Location: LCCOMB_X25_Y18_N8
\can_controller_0|CAN_Msg|RXMSGD34|data_out[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD34|data_out[2]~2_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|Can_int|rx_data_3_4_in\(2)))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|CAN_Msg|RXMSGD34|data_out[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGD34|data_out[2]~1_combout\,
	datab => \can_controller_0|Can_int|rx_data_3_4_in\(2),
	datac => \rst_controller|r_sync_rst~q\,
	datad => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD34|data_out[2]~2_combout\);

-- Location: LCCOMB_X20_Y16_N28
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[62]~92\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[62]~92_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\ & (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\ & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~21_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[62]~92_combout\);

-- Location: LCCOMB_X25_Y18_N4
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[2]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[2]~24_combout\ = ((\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\) # ((!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~10_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[62]~92_combout\))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~11_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[62]~92_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~10_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[2]~24_combout\);

-- Location: LCCOMB_X25_Y18_N28
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(2) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[2]~24_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(2)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[2]~24_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[2]~24_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(2),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(2));

-- Location: LCCOMB_X25_Y18_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(2) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(2)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(2),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(2),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(2));

-- Location: LCCOMB_X25_Y18_N16
\can_controller_0|Can_int|rx_data_1_2_in[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_1_2_in\(2) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(2))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_1_2_in\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(2),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|rx_data_1_2_in\(2),
	combout => \can_controller_0|Can_int|rx_data_1_2_in\(2));

-- Location: LCCOMB_X25_Y18_N22
\can_controller_0|CAN_Msg|RXMSGD12|data_out[2]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD12|data_out[2]~1_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_1_2_in\(2))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD12|data_out[2]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datab => \can_controller_0|Can_int|rx_data_1_2_in\(2),
	datac => \rst_controller|r_sync_rst~q\,
	datad => \can_controller_0|CAN_Msg|RXMSGD12|data_out[2]~1_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD12|data_out[2]~1_combout\);

-- Location: LCCOMB_X25_Y18_N26
\can_controller_0|CAN_Msg|RXMSGD12|data_out[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD12|data_out[2]~2_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|Can_int|rx_data_1_2_in\(2)))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|CAN_Msg|RXMSGD12|data_out[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGD12|data_out[2]~1_combout\,
	datab => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datac => \rst_controller|r_sync_rst~q\,
	datad => \can_controller_0|Can_int|rx_data_1_2_in\(2),
	combout => \can_controller_0|CAN_Msg|RXMSGD12|data_out[2]~2_combout\);

-- Location: LCCOMB_X25_Y20_N26
\can_controller_0|CPU_INT|Mux245~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux245~1_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ & ((\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\) # ((\can_controller_0|CAN_Msg|RXMSGD34|data_out[2]~2_combout\)))) # 
-- (!\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ & (!\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD12|data_out[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\,
	datab => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\,
	datac => \can_controller_0|CAN_Msg|RXMSGD34|data_out[2]~2_combout\,
	datad => \can_controller_0|CAN_Msg|RXMSGD12|data_out[2]~2_combout\,
	combout => \can_controller_0|CPU_INT|Mux245~1_combout\);

-- Location: LCCOMB_X26_Y17_N24
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[34]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[34]~22_combout\ = ((!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~11_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[62]~92_combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[62]~92_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~11_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[34]~22_combout\);

-- Location: LCCOMB_X26_Y17_N12
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[34]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(34) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[34]~22_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(34)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[34]~22_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[34]~22_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(34),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(34));

-- Location: LCCOMB_X26_Y17_N20
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[34]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(34) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(34)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(34)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(34),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(34),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(34));

-- Location: LCCOMB_X25_Y20_N28
\can_controller_0|Can_int|rx_data_5_6_in[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_5_6_in\(2) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(34))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_5_6_in\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(34),
	datad => \can_controller_0|Can_int|rx_data_5_6_in\(2),
	combout => \can_controller_0|Can_int|rx_data_5_6_in\(2));

-- Location: LCCOMB_X25_Y20_N18
\can_controller_0|CAN_Msg|RXMSGD56|data_out[2]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD56|data_out[2]~1_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_5_6_in\(2))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD56|data_out[2]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_5_6_in\(2),
	datab => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datac => \rst_controller|r_sync_rst~q\,
	datad => \can_controller_0|CAN_Msg|RXMSGD56|data_out[2]~1_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD56|data_out[2]~1_combout\);

-- Location: LCCOMB_X25_Y20_N2
\can_controller_0|CAN_Msg|RXMSGD56|data_out[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD56|data_out[2]~2_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|Can_int|rx_data_5_6_in\(2)))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|CAN_Msg|RXMSGD56|data_out[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datab => \can_controller_0|CAN_Msg|RXMSGD56|data_out[2]~1_combout\,
	datac => \rst_controller|r_sync_rst~q\,
	datad => \can_controller_0|Can_int|rx_data_5_6_in\(2),
	combout => \can_controller_0|CAN_Msg|RXMSGD56|data_out[2]~2_combout\);

-- Location: LCCOMB_X25_Y20_N4
\can_controller_0|CPU_INT|Mux245~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux245~2_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & ((\can_controller_0|CPU_INT|Mux245~1_combout\ & (\can_controller_0|CAN_Msg|RXMSGD78|data_out[2]~2_combout\)) # 
-- (!\can_controller_0|CPU_INT|Mux245~1_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD56|data_out[2]~2_combout\))))) # (!\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & (((\can_controller_0|CPU_INT|Mux245~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGD78|data_out[2]~2_combout\,
	datab => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\,
	datac => \can_controller_0|CPU_INT|Mux245~1_combout\,
	datad => \can_controller_0|CAN_Msg|RXMSGD56|data_out[2]~2_combout\,
	combout => \can_controller_0|CPU_INT|Mux245~2_combout\);

-- Location: LCCOMB_X25_Y20_N22
\can_controller_0|CPU_INT|Mux245~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux245~3_combout\ = (\can_controller_0|CPU_INT|to_cpu_bus[0]~7_combout\ & ((\can_controller_0|CPU_INT|Mux245~0_combout\ & ((\can_controller_0|CPU_INT|Mux245~2_combout\))) # (!\can_controller_0|CPU_INT|Mux245~0_combout\ & 
-- (\can_controller_0|CAN_Msg|RXMSGID1|data_out[2]~2_combout\)))) # (!\can_controller_0|CPU_INT|to_cpu_bus[0]~7_combout\ & (((\can_controller_0|CPU_INT|Mux245~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGID1|data_out[2]~2_combout\,
	datab => \can_controller_0|CPU_INT|to_cpu_bus[0]~7_combout\,
	datac => \can_controller_0|CPU_INT|Mux245~0_combout\,
	datad => \can_controller_0|CPU_INT|Mux245~2_combout\,
	combout => \can_controller_0|CPU_INT|Mux245~3_combout\);

-- Location: LCCOMB_X26_Y22_N4
\can_controller_0|CPU_INT|Mux245~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux245~5_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\ & ((\can_controller_0|CAN_Msg|TXMSGID1|data_out[2]~47_combout\) # ((\can_controller_0|CPU_INT|Mux245~3_combout\ & 
-- !\can_controller_0|CPU_INT|Mux245~4_combout\)))) # (!\mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\ & (((\can_controller_0|CPU_INT|Mux245~3_combout\ & !\can_controller_0|CPU_INT|Mux245~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\,
	datab => \can_controller_0|CAN_Msg|TXMSGID1|data_out[2]~47_combout\,
	datac => \can_controller_0|CPU_INT|Mux245~3_combout\,
	datad => \can_controller_0|CPU_INT|Mux245~4_combout\,
	combout => \can_controller_0|CPU_INT|Mux245~5_combout\);

-- Location: FF_X26_Y22_N5
\can_controller_0|CPU_INT|to_cpu_bus[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux245~5_combout\,
	ena => \can_controller_0|CPU_INT|to_cpu_bus[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|to_cpu_bus\(2));

-- Location: FF_X27_Y24_N3
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|to_cpu_bus\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X35_Y24_N0
\mm_interconnect_0|cmd_xbar_mux|src_payload~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~8_combout\ = (\nios2_qsys_0|d_writedata\(16) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|d_writedata\(16),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~8_combout\);

-- Location: FF_X35_Y24_N1
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(16));

-- Location: LCCOMB_X35_Y24_N10
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~7_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(16))) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(16),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(16),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~7_combout\);

-- Location: LCCOMB_X31_Y22_N22
\mm_interconnect_0|cmd_xbar_mux|src_payload~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~29_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(17),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~29_combout\);

-- Location: FF_X31_Y22_N23
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(17));

-- Location: LCCOMB_X31_Y21_N0
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|Equal0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|Equal0~3_combout\ = (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(4) & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(3) & !\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(4),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(3),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(2),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|Equal0~3_combout\);

-- Location: LCCOMB_X35_Y22_N8
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[18]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[18]~7_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18))) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|Equal0~3_combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[18]~7_combout\);

-- Location: LCCOMB_X31_Y22_N2
\mm_interconnect_0|cmd_xbar_mux|src_payload~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~28_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(19),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~28_combout\);

-- Location: FF_X31_Y22_N3
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(19));

-- Location: LCCOMB_X31_Y22_N4
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~27_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(19)))) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(19),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(19),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~27_combout\);

-- Location: LCCOMB_X31_Y22_N26
\mm_interconnect_0|cmd_xbar_mux|src_payload~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~31_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \nios2_qsys_0|d_writedata\(20),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~31_combout\);

-- Location: FF_X31_Y22_N27
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(20));

-- Location: LCCOMB_X31_Y22_N12
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~30_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(20)))) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(20),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(20),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~30_combout\);

-- Location: LCCOMB_X35_Y23_N12
\mm_interconnect_0|cmd_xbar_mux|src_payload~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~32_combout\ = (\nios2_qsys_0|d_writedata\(21) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_writedata\(21),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~32_combout\);

-- Location: FF_X35_Y23_N13
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(21));

-- Location: LCCOMB_X35_Y23_N8
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~33_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(24))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(24),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~33_combout\);

-- Location: LCCOMB_X32_Y21_N0
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\ = 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_rd_d1~q\) # 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_rd_d1~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\);

-- Location: FF_X35_Y23_N9
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~33_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(21));

-- Location: LCCOMB_X35_Y23_N6
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~31_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(21)))) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(21),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(21),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~31_combout\);

-- Location: LCCOMB_X31_Y28_N2
\nios2_qsys_0|W_alu_result[21]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[21]~15_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot~q\) # ((!\nios2_qsys_0|R_ctrl_logic~q\ & \nios2_qsys_0|E_alu_sub~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|R_ctrl_shift_rot~q\,
	datac => \nios2_qsys_0|R_ctrl_logic~q\,
	datad => \nios2_qsys_0|E_alu_sub~q\,
	combout => \nios2_qsys_0|W_alu_result[21]~15_combout\);

-- Location: LCCOMB_X32_Y25_N12
\nios2_qsys_0|E_src2[19]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[19]~10_combout\ = (\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|D_iw\(21))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~q\,
	datab => \nios2_qsys_0|D_iw\(21),
	datad => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	combout => \nios2_qsys_0|E_src2[19]~10_combout\);

-- Location: LCCOMB_X29_Y24_N10
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~22_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\) # ((!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~22_combout\);

-- Location: FF_X29_Y24_N11
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(9));

-- Location: FF_X27_Y24_N15
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(9),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X27_Y24_N22
\nios2_qsys_0|F_iw[9]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[9]~40_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9)) # ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(9) & 
-- \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(9) & 
-- (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(9),
	datac => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9),
	combout => \nios2_qsys_0|F_iw[9]~40_combout\);

-- Location: LCCOMB_X31_Y25_N16
\nios2_qsys_0|F_iw[9]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[9]~41_combout\ = (\nios2_qsys_0|F_iw[9]~40_combout\ & ((\nios2_qsys_0|hbreak_enabled~q\) # (!\nios2_qsys_0|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|hbreak_enabled~q\,
	datac => \nios2_qsys_0|F_iw[9]~40_combout\,
	datad => \nios2_qsys_0|hbreak_req~0_combout\,
	combout => \nios2_qsys_0|F_iw[9]~41_combout\);

-- Location: FF_X31_Y25_N17
\nios2_qsys_0|D_iw[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[9]~41_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(9));

-- Location: LCCOMB_X28_Y28_N22
\nios2_qsys_0|Equal2~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal2~6_combout\ = (!\nios2_qsys_0|D_iw\(0) & (!\nios2_qsys_0|D_iw\(3) & (!\nios2_qsys_0|D_iw\(1) & \nios2_qsys_0|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(0),
	datab => \nios2_qsys_0|D_iw\(3),
	datac => \nios2_qsys_0|D_iw\(1),
	datad => \nios2_qsys_0|D_iw\(4),
	combout => \nios2_qsys_0|Equal2~6_combout\);

-- Location: LCCOMB_X29_Y28_N12
\nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0_combout\ = (\nios2_qsys_0|Equal2~2_combout\ & ((\nios2_qsys_0|D_iw\(2) $ (\nios2_qsys_0|D_iw\(5))))) # (!\nios2_qsys_0|Equal2~2_combout\ & (\nios2_qsys_0|Equal2~6_combout\ & (\nios2_qsys_0|D_iw\(2) $ 
-- (\nios2_qsys_0|D_iw\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal2~2_combout\,
	datab => \nios2_qsys_0|Equal2~6_combout\,
	datac => \nios2_qsys_0|D_iw\(2),
	datad => \nios2_qsys_0|D_iw\(5),
	combout => \nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0_combout\);

-- Location: LCCOMB_X29_Y28_N10
\nios2_qsys_0|Equal2~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal2~12_combout\ = (\nios2_qsys_0|Equal2~4_combout\ & (\nios2_qsys_0|D_iw\(2) & !\nios2_qsys_0|D_iw\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal2~4_combout\,
	datac => \nios2_qsys_0|D_iw\(2),
	datad => \nios2_qsys_0|D_iw\(5),
	combout => \nios2_qsys_0|Equal2~12_combout\);

-- Location: LCCOMB_X29_Y28_N8
\nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\ = (\nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0_combout\) # ((\nios2_qsys_0|Equal2~12_combout\) # ((\nios2_qsys_0|D_ctrl_shift_logical~0_combout\ & !\nios2_qsys_0|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0_combout\,
	datab => \nios2_qsys_0|D_ctrl_shift_logical~0_combout\,
	datac => \nios2_qsys_0|Equal2~12_combout\,
	datad => \nios2_qsys_0|D_iw\(11),
	combout => \nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\);

-- Location: FF_X29_Y28_N9
\nios2_qsys_0|R_ctrl_unsigned_lo_imm16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_unsigned_lo_imm16~q\);

-- Location: LCCOMB_X26_Y26_N30
\nios2_qsys_0|R_src2_hi~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_hi~2_combout\ = (\nios2_qsys_0|R_ctrl_force_src2_zero~q\) # (\nios2_qsys_0|R_ctrl_unsigned_lo_imm16~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|R_ctrl_force_src2_zero~q\,
	datad => \nios2_qsys_0|R_ctrl_unsigned_lo_imm16~q\,
	combout => \nios2_qsys_0|R_src2_hi~2_combout\);

-- Location: LCCOMB_X28_Y28_N30
\nios2_qsys_0|D_ctrl_hi_imm16~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_hi_imm16~0_combout\ = (!\nios2_qsys_0|D_iw\(0) & (!\nios2_qsys_0|D_iw\(1) & ((\nios2_qsys_0|D_iw\(4)) # (\nios2_qsys_0|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(0),
	datab => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|D_iw\(1),
	datad => \nios2_qsys_0|D_iw\(3),
	combout => \nios2_qsys_0|D_ctrl_hi_imm16~0_combout\);

-- Location: LCCOMB_X32_Y25_N0
\nios2_qsys_0|D_ctrl_hi_imm16~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_hi_imm16~1_combout\ = (\nios2_qsys_0|D_iw\(5) & (\nios2_qsys_0|D_iw\(2) & \nios2_qsys_0|D_ctrl_hi_imm16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(5),
	datac => \nios2_qsys_0|D_iw\(2),
	datad => \nios2_qsys_0|D_ctrl_hi_imm16~0_combout\,
	combout => \nios2_qsys_0|D_ctrl_hi_imm16~1_combout\);

-- Location: FF_X32_Y25_N1
\nios2_qsys_0|R_ctrl_hi_imm16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_ctrl_hi_imm16~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_hi_imm16~q\);

-- Location: FF_X32_Y25_N13
\nios2_qsys_0|E_src2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src2[19]~10_combout\,
	asdata => \nios2_qsys_0|D_iw\(9),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \nios2_qsys_0|R_src2_hi~2_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(19));

-- Location: LCCOMB_X31_Y23_N10
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~12_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(22),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~12_combout\);

-- Location: LCCOMB_X32_Y26_N2
\nios2_qsys_0|E_src2[21]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[21]~0_combout\ = (\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|D_iw\(21))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~q\,
	datab => \nios2_qsys_0|D_iw\(21),
	datad => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	combout => \nios2_qsys_0|E_src2[21]~0_combout\);

-- Location: FF_X32_Y26_N3
\nios2_qsys_0|E_src2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src2[21]~0_combout\,
	asdata => \nios2_qsys_0|D_iw\(11),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \nios2_qsys_0|R_src2_hi~2_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(21));

-- Location: LCCOMB_X32_Y24_N8
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~14_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\) # ((!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~14_combout\);

-- Location: FF_X32_Y24_N9
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(22));

-- Location: FF_X32_Y24_N3
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(22),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(22));

-- Location: LCCOMB_X32_Y24_N2
\mm_interconnect_0|rsp_xbar_mux_001|src_data[22]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[22]~28_combout\ = (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(22)) # 
-- ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22) & \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22) & 
-- ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22),
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(22),
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[22]~28_combout\);

-- Location: LCCOMB_X20_Y18_N12
\can_controller_0|Can_int|CAN_bit_stream_processor|Equal12~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Equal12~2_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\ & 
-- ((!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~1_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~2_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~1_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal12~2_combout\);

-- Location: LCCOMB_X20_Y18_N30
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[6]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[6]~45_combout\ = (((\can_controller_0|Can_int|CAN_bit_stream_processor|Equal12~1_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal12~2_combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~0_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[16]~23_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[16]~23_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal12~1_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal12~2_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[6]~45_combout\);

-- Location: LCCOMB_X18_Y17_N0
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(6) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[6]~45_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(6)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[6]~45_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[6]~45_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(6),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(6));

-- Location: LCCOMB_X18_Y17_N12
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(6) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(6)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(6),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(6),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(6));

-- Location: LCCOMB_X18_Y17_N20
\can_controller_0|Can_int|rx_data_1_2_in[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_1_2_in\(6) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(6))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_1_2_in\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(6),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|rx_data_1_2_in\(6),
	combout => \can_controller_0|Can_int|rx_data_1_2_in\(6));

-- Location: LCCOMB_X18_Y17_N10
\can_controller_0|CAN_Msg|RXMSGD12|data_out[6]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD12|data_out[6]~41_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_1_2_in\(6))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD12|data_out[6]~41_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datab => \can_controller_0|Can_int|rx_data_1_2_in\(6),
	datac => \rst_controller|r_sync_rst~q\,
	datad => \can_controller_0|CAN_Msg|RXMSGD12|data_out[6]~41_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD12|data_out[6]~41_combout\);

-- Location: LCCOMB_X18_Y17_N26
\can_controller_0|CAN_Msg|RXMSGD12|data_out[6]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD12|data_out[6]~42_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|Can_int|rx_data_1_2_in\(6))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD12|data_out[6]~41_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \can_controller_0|Can_int|rx_data_1_2_in\(6),
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datad => \can_controller_0|CAN_Msg|RXMSGD12|data_out[6]~41_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD12|data_out[6]~42_combout\);

-- Location: LCCOMB_X26_Y18_N2
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[22]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[22]~44_combout\ = (((!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[62]~92_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[62]~92_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[22]~44_combout\);

-- Location: LCCOMB_X26_Y18_N16
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[22]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(22) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[22]~44_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(22)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[22]~44_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[22]~44_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(22),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(22));

-- Location: LCCOMB_X26_Y18_N26
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[22]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(22) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(22))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(22),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(22),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(22));

-- Location: LCCOMB_X26_Y18_N18
\can_controller_0|Can_int|rx_data_3_4_in[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_3_4_in\(6) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(22))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_3_4_in\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(22),
	datad => \can_controller_0|Can_int|rx_data_3_4_in\(6),
	combout => \can_controller_0|Can_int|rx_data_3_4_in\(6));

-- Location: LCCOMB_X27_Y21_N20
\can_controller_0|CAN_Msg|RXMSGD34|data_out[6]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD34|data_out[6]~41_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_3_4_in\(6))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD34|data_out[6]~41_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \can_controller_0|Can_int|rx_data_3_4_in\(6),
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datad => \can_controller_0|CAN_Msg|RXMSGD34|data_out[6]~41_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD34|data_out[6]~41_combout\);

-- Location: LCCOMB_X27_Y21_N2
\can_controller_0|CAN_Msg|RXMSGD34|data_out[6]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD34|data_out[6]~42_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|Can_int|rx_data_3_4_in\(6))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD34|data_out[6]~41_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datab => \can_controller_0|Can_int|rx_data_3_4_in\(6),
	datac => \rst_controller|r_sync_rst~q\,
	datad => \can_controller_0|CAN_Msg|RXMSGD34|data_out[6]~41_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD34|data_out[6]~42_combout\);

-- Location: LCCOMB_X27_Y21_N10
\can_controller_0|CPU_INT|Mux241~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux241~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & (((\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\)))) # (!\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & 
-- ((\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD34|data_out[6]~42_combout\))) # (!\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ & 
-- (\can_controller_0|CAN_Msg|RXMSGD12|data_out[6]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGD12|data_out[6]~42_combout\,
	datab => \can_controller_0|CAN_Msg|RXMSGD34|data_out[6]~42_combout\,
	datac => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\,
	datad => \mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\,
	combout => \can_controller_0|CPU_INT|Mux241~0_combout\);

-- Location: LCCOMB_X24_Y17_N4
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[38]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[38]~43_combout\ = ((!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[46]~25_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[46]~25_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[38]~43_combout\);

-- Location: LCCOMB_X24_Y17_N30
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[38]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(38) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[38]~43_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(38))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[38]~43_combout\ & ((\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[38]~43_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(38),
	datad => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(38));

-- Location: LCCOMB_X24_Y17_N28
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[38]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(38) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(38)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(38),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(38),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(38));

-- Location: LCCOMB_X27_Y21_N18
\can_controller_0|Can_int|rx_data_5_6_in[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_5_6_in\(6) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(38))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_5_6_in\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(38),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|rx_data_5_6_in\(6),
	combout => \can_controller_0|Can_int|rx_data_5_6_in\(6));

-- Location: LCCOMB_X27_Y21_N16
\can_controller_0|CAN_Msg|RXMSGD56|data_out[6]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD56|data_out[6]~41_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_5_6_in\(6))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD56|data_out[6]~41_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_5_6_in\(6),
	datab => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datac => \rst_controller|r_sync_rst~q\,
	datad => \can_controller_0|CAN_Msg|RXMSGD56|data_out[6]~41_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD56|data_out[6]~41_combout\);

-- Location: LCCOMB_X27_Y21_N24
\can_controller_0|CAN_Msg|RXMSGD56|data_out[6]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD56|data_out[6]~42_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|Can_int|rx_data_5_6_in\(6))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD56|data_out[6]~41_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datab => \can_controller_0|Can_int|rx_data_5_6_in\(6),
	datac => \rst_controller|r_sync_rst~q\,
	datad => \can_controller_0|CAN_Msg|RXMSGD56|data_out[6]~41_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD56|data_out[6]~42_combout\);

-- Location: LCCOMB_X26_Y18_N4
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[54]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[54]~46_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\) # (((!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[62]~92_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[62]~92_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[54]~46_combout\);

-- Location: LCCOMB_X26_Y18_N10
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[54]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(54) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[54]~46_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(54)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[54]~46_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[54]~46_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(54),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(54));

-- Location: LCCOMB_X26_Y18_N28
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[54]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(54) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(54)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(54)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(54),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(54),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(54));

-- Location: LCCOMB_X26_Y18_N12
\can_controller_0|Can_int|rx_data_7_8_in[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_7_8_in\(6) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(54))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_7_8_in\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(54),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|rx_data_7_8_in\(6),
	combout => \can_controller_0|Can_int|rx_data_7_8_in\(6));

-- Location: LCCOMB_X27_Y21_N6
\can_controller_0|CAN_Msg|RXMSGD78|data_out[6]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD78|data_out[6]~41_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_7_8_in\(6))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD78|data_out[6]~41_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datac => \can_controller_0|Can_int|rx_data_7_8_in\(6),
	datad => \can_controller_0|CAN_Msg|RXMSGD78|data_out[6]~41_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD78|data_out[6]~41_combout\);

-- Location: LCCOMB_X27_Y21_N12
\can_controller_0|CAN_Msg|RXMSGD78|data_out[6]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD78|data_out[6]~42_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|Can_int|rx_data_7_8_in\(6))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD78|data_out[6]~41_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datab => \can_controller_0|Can_int|rx_data_7_8_in\(6),
	datac => \rst_controller|r_sync_rst~q\,
	datad => \can_controller_0|CAN_Msg|RXMSGD78|data_out[6]~41_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD78|data_out[6]~42_combout\);

-- Location: LCCOMB_X27_Y21_N28
\can_controller_0|CPU_INT|Mux241~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux241~1_combout\ = (\can_controller_0|CPU_INT|Mux241~0_combout\ & (((\can_controller_0|CAN_Msg|RXMSGD78|data_out[6]~42_combout\) # (!\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\)))) # 
-- (!\can_controller_0|CPU_INT|Mux241~0_combout\ & (\can_controller_0|CAN_Msg|RXMSGD56|data_out[6]~42_combout\ & (\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|Mux241~0_combout\,
	datab => \can_controller_0|CAN_Msg|RXMSGD56|data_out[6]~42_combout\,
	datac => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\,
	datad => \can_controller_0|CAN_Msg|RXMSGD78|data_out[6]~42_combout\,
	combout => \can_controller_0|CPU_INT|Mux241~1_combout\);

-- Location: LCCOMB_X27_Y21_N22
\can_controller_0|Can_int|tx_data_id1_in[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|tx_data_id1_in\(6) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~clkctrl_outclk\) & (\can_controller_0|CAN_Msg|TXMSGID1|data_out[6]~27_combout\)) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~clkctrl_outclk\) & ((\can_controller_0|Can_int|tx_data_id1_in\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|CAN_Msg|TXMSGID1|data_out[6]~27_combout\,
	datac => \can_controller_0|Can_int|tx_data_id1_in\(6),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~clkctrl_outclk\,
	combout => \can_controller_0|Can_int|tx_data_id1_in\(6));

-- Location: LCCOMB_X31_Y23_N16
\mm_interconnect_0|width_adapter_001|data_reg~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|data_reg~10_combout\ = (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & \nios2_qsys_0|d_writedata\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datad => \nios2_qsys_0|d_writedata\(22),
	combout => \mm_interconnect_0|width_adapter_001|data_reg~10_combout\);

-- Location: FF_X31_Y23_N17
\mm_interconnect_0|width_adapter_001|data_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|data_reg~10_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|data_reg\(6));

-- Location: FF_X31_Y23_N31
\nios2_qsys_0|d_writedata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(6));

-- Location: LCCOMB_X27_Y21_N0
\can_controller_0|CPU_INT|tx_data_id1_in_sig[6]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_id1_in_sig[6]~5_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & (\mm_interconnect_0|width_adapter_001|data_reg\(6))) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\nios2_qsys_0|d_writedata\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|data_reg\(6),
	datab => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datad => \nios2_qsys_0|d_writedata\(6),
	combout => \can_controller_0|CPU_INT|tx_data_id1_in_sig[6]~5_combout\);

-- Location: FF_X27_Y21_N1
\can_controller_0|CPU_INT|tx_data_id1_in_sig[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|tx_data_id1_in_sig[6]~5_combout\,
	asdata => \can_controller_0|CAN_Msg|TXMSGID1|data_out[6]~27_combout\,
	sload => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_id1_in_sig[10]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_id1_in_sig\(6));

-- Location: LCCOMB_X27_Y21_N30
\can_controller_0|sw7|data_out[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|sw7|data_out[6]~6_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~combout\ & (\can_controller_0|Can_int|tx_data_id1_in\(6))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~combout\ & 
-- (((\can_controller_0|CPU_INT|tx_data_id1_we_sig~q\ & \can_controller_0|CPU_INT|tx_data_id1_in_sig\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|tx_data_id1_in\(6),
	datab => \can_controller_0|CPU_INT|tx_data_id1_we_sig~q\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~combout\,
	datad => \can_controller_0|CPU_INT|tx_data_id1_in_sig\(6),
	combout => \can_controller_0|sw7|data_out[6]~6_combout\);

-- Location: LCCOMB_X27_Y22_N10
\can_controller_0|CAN_Msg|TXMSGID1|data_out[6]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[6]~26_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89clkctrl_outclk\) & (\can_controller_0|sw7|data_out[6]~6_combout\)) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|TXMSGID1|data_out[6]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \can_controller_0|sw7|data_out[6]~6_combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89clkctrl_outclk\,
	datad => \can_controller_0|CAN_Msg|TXMSGID1|data_out[6]~26_combout\,
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[6]~26_combout\);

-- Location: LCCOMB_X27_Y22_N16
\can_controller_0|CAN_Msg|TXMSGID1|data_out[6]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[6]~29_combout\ = \can_controller_0|sw7|data_out[6]~6_combout\ $ (\can_controller_0|CAN_Msg|TXMSGID1|data_out[6]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|sw7|data_out[6]~6_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGID1|data_out[6]~26_combout\,
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[6]~29_combout\);

-- Location: FF_X27_Y22_N17
\can_controller_0|CAN_Msg|TXMSGID1|data_out[6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CAN_Msg|TXMSGID1|data_out[6]~29_combout\,
	clrn => \can_controller_0|CAN_Msg|TXMSGID1|ALT_INV_data_out[15]~88_combout\,
	ena => \can_controller_0|sw7|we_OUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGID1|data_out[6]~_emulated_q\);

-- Location: LCCOMB_X27_Y21_N26
\can_controller_0|CAN_Msg|TXMSGID1|data_out[6]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[6]~28_combout\ = \can_controller_0|CAN_Msg|TXMSGID1|data_out[6]~26_combout\ $ (\can_controller_0|CAN_Msg|TXMSGID1|data_out[6]~_emulated_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|CAN_Msg|TXMSGID1|data_out[6]~26_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGID1|data_out[6]~_emulated_q\,
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[6]~28_combout\);

-- Location: LCCOMB_X27_Y21_N4
\can_controller_0|CAN_Msg|TXMSGID1|data_out[6]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[6]~27_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89_combout\ & (\can_controller_0|sw7|data_out[6]~6_combout\)) # 
-- (!\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89_combout\ & ((\can_controller_0|CAN_Msg|TXMSGID1|data_out[6]~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \can_controller_0|sw7|data_out[6]~6_combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGID1|data_out[6]~28_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89_combout\,
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[6]~27_combout\);

-- Location: LCCOMB_X21_Y21_N24
\can_controller_0|CPU_INT|Mux106~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux106~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & ((\can_controller_0|CPU_INT|tx_data_id1_in_sig[2]~9_combout\))) # (!\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & 
-- (\can_controller_0|CPU_INT|tx_data_id1_in_sig[6]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|CPU_INT|tx_data_id1_in_sig[6]~5_combout\,
	datac => \can_controller_0|CPU_INT|tx_data_id1_in_sig[2]~9_combout\,
	datad => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	combout => \can_controller_0|CPU_INT|Mux106~0_combout\);

-- Location: LCCOMB_X21_Y21_N4
\can_controller_0|CPU_INT|Mux106~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux106~1_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\ & (\can_controller_0|CAN_CONT|TIMEREG|data_out\(6))) # (!\mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\ & 
-- ((\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & (\can_controller_0|CAN_CONT|TIMEREG|data_out\(6))) # (!\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & ((\can_controller_0|CPU_INT|Mux106~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_CONT|TIMEREG|data_out\(6),
	datab => \mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\,
	datac => \mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\,
	datad => \can_controller_0|CPU_INT|Mux106~0_combout\,
	combout => \can_controller_0|CPU_INT|Mux106~1_combout\);

-- Location: FF_X21_Y21_N5
\can_controller_0|CPU_INT|time_reg_in_sig[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux106~1_combout\,
	ena => \can_controller_0|CPU_INT|time_reg_in_sig[13]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|time_reg_in_sig\(6));

-- Location: FF_X25_Y19_N17
\can_controller_0|CAN_CONT|TIMEREG|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|time_reg_in_sig\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|time_reg_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_CONT|TIMEREG|data_out\(6));

-- Location: LCCOMB_X20_Y18_N8
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[63]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[63]~27_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\ & 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\ & ((!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~1_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~2_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~1_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[63]~27_combout\);

-- Location: LCCOMB_X21_Y16_N4
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[6]~8_combout\ = ((!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[63]~27_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[1]~1_combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[3]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[3]~6_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[1]~1_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[63]~27_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[6]~8_combout\);

-- Location: LCCOMB_X21_Y16_N10
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(6) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[6]~8_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(6)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[6]~8_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[6]~8_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(6),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(6));

-- Location: LCCOMB_X21_Y16_N12
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(6) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(6)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(6),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(6),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(6));

-- Location: LCCOMB_X21_Y16_N28
\can_controller_0|Can_int|rx_data_id1_in[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_id1_in\(6) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(6))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_id1_in\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(6),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|rx_data_id1_in\(6),
	combout => \can_controller_0|Can_int|rx_data_id1_in\(6));

-- Location: LCCOMB_X21_Y16_N2
\can_controller_0|CAN_Msg|RXMSGID1|data_out[6]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGID1|data_out[6]~41_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_id1_in\(6))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[6]~41_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datac => \can_controller_0|Can_int|rx_data_id1_in\(6),
	datad => \can_controller_0|CAN_Msg|RXMSGID1|data_out[6]~41_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGID1|data_out[6]~41_combout\);

-- Location: LCCOMB_X21_Y16_N8
\can_controller_0|CAN_Msg|RXMSGID1|data_out[6]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGID1|data_out[6]~42_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|Can_int|rx_data_id1_in\(6))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[6]~41_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \can_controller_0|Can_int|rx_data_id1_in\(6),
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datad => \can_controller_0|CAN_Msg|RXMSGID1|data_out[6]~41_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGID1|data_out[6]~42_combout\);

-- Location: LCCOMB_X25_Y19_N16
\can_controller_0|CPU_INT|Mux241~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux241~2_combout\ = (\can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\ & (\can_controller_0|CPU_INT|to_cpu_bus[8]~11_combout\)) # (!\can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\ & 
-- ((\can_controller_0|CPU_INT|to_cpu_bus[8]~11_combout\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[6]~42_combout\))) # (!\can_controller_0|CPU_INT|to_cpu_bus[8]~11_combout\ & (\can_controller_0|CAN_CONT|TIMEREG|data_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\,
	datab => \can_controller_0|CPU_INT|to_cpu_bus[8]~11_combout\,
	datac => \can_controller_0|CAN_CONT|TIMEREG|data_out\(6),
	datad => \can_controller_0|CAN_Msg|RXMSGID1|data_out[6]~42_combout\,
	combout => \can_controller_0|CPU_INT|Mux241~2_combout\);

-- Location: LCCOMB_X27_Y21_N14
\can_controller_0|CPU_INT|Mux241~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux241~3_combout\ = (\can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\ & ((\can_controller_0|CPU_INT|Mux241~2_combout\ & ((\can_controller_0|CAN_Msg|TXMSGID1|data_out[6]~27_combout\))) # 
-- (!\can_controller_0|CPU_INT|Mux241~2_combout\ & (\can_controller_0|CPU_INT|Mux241~1_combout\)))) # (!\can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\ & (((\can_controller_0|CPU_INT|Mux241~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\,
	datab => \can_controller_0|CPU_INT|Mux241~1_combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGID1|data_out[6]~27_combout\,
	datad => \can_controller_0|CPU_INT|Mux241~2_combout\,
	combout => \can_controller_0|CPU_INT|Mux241~3_combout\);

-- Location: LCCOMB_X27_Y21_N8
\can_controller_0|CPU_INT|Mux241~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux241~4_combout\ = (\can_controller_0|CPU_INT|Mux241~3_combout\ & ((\can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\) # (!\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\,
	datab => \can_controller_0|CPU_INT|Mux241~3_combout\,
	datac => \can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\,
	combout => \can_controller_0|CPU_INT|Mux241~4_combout\);

-- Location: FF_X27_Y21_N9
\can_controller_0|CPU_INT|to_cpu_bus[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux241~4_combout\,
	ena => \can_controller_0|CPU_INT|to_cpu_bus[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|to_cpu_bus\(6));

-- Location: FF_X26_Y24_N21
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|to_cpu_bus\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X26_Y24_N20
\mm_interconnect_0|rsp_xbar_mux_001|src_data[22]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data\(22) = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[22]~28_combout\) # ((\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(6) & \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_data[22]~28_combout\,
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(6),
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data\(22));

-- Location: LCCOMB_X26_Y27_N8
\nios2_qsys_0|av_ld_byte2_data[6]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte2_data[6]~5_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_fill_bit~1_combout\))) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_xbar_mux_001|src_data\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_aligning_data~q\,
	datab => \mm_interconnect_0|rsp_xbar_mux_001|src_data\(22),
	datad => \nios2_qsys_0|av_fill_bit~1_combout\,
	combout => \nios2_qsys_0|av_ld_byte2_data[6]~5_combout\);

-- Location: LCCOMB_X30_Y23_N20
\nios2_qsys_0|av_ld_byte3_data_nxt~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~3_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(30)) # ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(30))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(30),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(30),
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~3_combout\);

-- Location: LCCOMB_X25_Y22_N16
\can_controller_0|CPU_INT|tx_data_id1_in_sig[14]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_id1_in_sig[14]~11_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ & ((\can_controller_0|CAN_Msg|TXMSGID1|data_out\(14)))) # (!\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ & 
-- (\can_controller_0|CPU_INT|tx_data_id1_in_sig\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\,
	datac => \can_controller_0|CPU_INT|tx_data_id1_in_sig\(14),
	datad => \can_controller_0|CAN_Msg|TXMSGID1|data_out\(14),
	combout => \can_controller_0|CPU_INT|tx_data_id1_in_sig[14]~11_combout\);

-- Location: FF_X25_Y22_N17
\can_controller_0|CPU_INT|tx_data_id1_in_sig[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|tx_data_id1_in_sig[14]~11_combout\,
	asdata => \can_controller_0|CPU_INT|Mux17~0_combout\,
	sload => \mm_interconnect_0|width_adapter_001|ALT_INV_out_data[19]~4_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_id1_we_sig~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_id1_in_sig\(14));

-- Location: FF_X26_Y22_N15
\can_controller_0|CAN_Msg|TXMSGID1|data_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|tx_data_id1_in_sig\(14),
	clrn => \can_controller_0|CAN_Msg|TXMSGID1|ALT_INV_data_out[15]~88_combout\,
	sload => VCC,
	ena => \can_controller_0|sw7|we_OUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGID1|data_out\(14));

-- Location: LCCOMB_X26_Y18_N24
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[62]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[62]~49_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\) # (((\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[62]~92_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[62]~92_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[62]~49_combout\);

-- Location: LCCOMB_X26_Y18_N22
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[62]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(62) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[62]~49_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(62)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[62]~49_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(62),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[62]~49_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(62));

-- Location: LCCOMB_X27_Y20_N10
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[62]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(62) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(62)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(62)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(62),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(62),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(62));

-- Location: LCCOMB_X27_Y20_N18
\can_controller_0|Can_int|rx_data_7_8_in[14]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_7_8_in\(14) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(62))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_7_8_in\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(62),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|rx_data_7_8_in\(14),
	combout => \can_controller_0|Can_int|rx_data_7_8_in\(14));

-- Location: LCCOMB_X27_Y20_N24
\can_controller_0|CAN_Msg|RXMSGD78|data_out[14]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD78|data_out[14]~61_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_7_8_in\(14))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD78|data_out[14]~61_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_7_8_in\(14),
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datad => \can_controller_0|CAN_Msg|RXMSGD78|data_out[14]~61_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD78|data_out[14]~61_combout\);

-- Location: LCCOMB_X27_Y20_N0
\can_controller_0|CAN_Msg|RXMSGD78|data_out[14]~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD78|data_out[14]~62_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|Can_int|rx_data_7_8_in\(14))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD78|data_out[14]~61_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|Can_int|rx_data_7_8_in\(14),
	datad => \can_controller_0|CAN_Msg|RXMSGD78|data_out[14]~61_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD78|data_out[14]~62_combout\);

-- Location: LCCOMB_X24_Y17_N14
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[46]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[46]~50_combout\ = ((\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[46]~25_combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[46]~25_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[46]~50_combout\);

-- Location: LCCOMB_X24_Y17_N24
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[46]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(46) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[46]~50_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(46)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[46]~50_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[46]~50_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(46),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(46));

-- Location: LCCOMB_X24_Y17_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[46]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(46) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(46)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(46)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(46),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(46),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(46));

-- Location: LCCOMB_X27_Y20_N6
\can_controller_0|Can_int|rx_data_5_6_in[14]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_5_6_in\(14) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(46))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_5_6_in\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(46),
	datad => \can_controller_0|Can_int|rx_data_5_6_in\(14),
	combout => \can_controller_0|Can_int|rx_data_5_6_in\(14));

-- Location: LCCOMB_X27_Y20_N20
\can_controller_0|CAN_Msg|RXMSGD56|data_out[14]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD56|data_out[14]~61_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_5_6_in\(14))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD56|data_out[14]~61_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_5_6_in\(14),
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datad => \can_controller_0|CAN_Msg|RXMSGD56|data_out[14]~61_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD56|data_out[14]~61_combout\);

-- Location: LCCOMB_X27_Y20_N2
\can_controller_0|CAN_Msg|RXMSGD56|data_out[14]~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD56|data_out[14]~62_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|Can_int|rx_data_5_6_in\(14))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD56|data_out[14]~61_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_5_6_in\(14),
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datad => \can_controller_0|CAN_Msg|RXMSGD56|data_out[14]~61_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD56|data_out[14]~62_combout\);

-- Location: LCCOMB_X27_Y20_N26
\can_controller_0|CPU_INT|Mux31~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux31~3_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ & (\can_controller_0|CAN_Msg|RXMSGD78|data_out[14]~62_combout\)) # (!\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ & 
-- ((\can_controller_0|CAN_Msg|RXMSGD56|data_out[14]~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\,
	datab => \can_controller_0|CAN_Msg|RXMSGD78|data_out[14]~62_combout\,
	datad => \can_controller_0|CAN_Msg|RXMSGD56|data_out[14]~62_combout\,
	combout => \can_controller_0|CPU_INT|Mux31~3_combout\);

-- Location: LCCOMB_X20_Y18_N24
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[14]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[14]~48_combout\ = (((\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~0_combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[16]~23_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[16]~23_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[14]~48_combout\);

-- Location: LCCOMB_X27_Y20_N12
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[14]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(14) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[14]~48_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(14)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[14]~48_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[14]~48_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(14),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(14));

-- Location: LCCOMB_X27_Y20_N16
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[14]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(14) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(14)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(14),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(14),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(14));

-- Location: LCCOMB_X27_Y20_N30
\can_controller_0|Can_int|rx_data_1_2_in[14]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_1_2_in\(14) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(14))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_1_2_in\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(14),
	datac => \can_controller_0|Can_int|rx_data_1_2_in\(14),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	combout => \can_controller_0|Can_int|rx_data_1_2_in\(14));

-- Location: LCCOMB_X27_Y20_N28
\can_controller_0|CAN_Msg|RXMSGD12|data_out[14]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD12|data_out[14]~61_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_1_2_in\(14))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD12|data_out[14]~61_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_1_2_in\(14),
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datad => \can_controller_0|CAN_Msg|RXMSGD12|data_out[14]~61_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD12|data_out[14]~61_combout\);

-- Location: LCCOMB_X27_Y20_N22
\can_controller_0|CAN_Msg|RXMSGD12|data_out[14]~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD12|data_out[14]~62_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|Can_int|rx_data_1_2_in\(14))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD12|data_out[14]~61_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|Can_int|rx_data_1_2_in\(14),
	datad => \can_controller_0|CAN_Msg|RXMSGD12|data_out[14]~61_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD12|data_out[14]~62_combout\);

-- Location: LCCOMB_X26_Y18_N14
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[30]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[30]~47_combout\ = (((\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[62]~92_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[62]~92_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[30]~47_combout\);

-- Location: LCCOMB_X26_Y18_N20
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[30]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(30) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[30]~47_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(30)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[30]~47_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[30]~47_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(30),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(30));

-- Location: LCCOMB_X26_Y18_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[30]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(30) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(30)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(30),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(30),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(30));

-- Location: LCCOMB_X26_Y18_N0
\can_controller_0|Can_int|rx_data_3_4_in[14]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_3_4_in\(14) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(30))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_3_4_in\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(30),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|rx_data_3_4_in\(14),
	combout => \can_controller_0|Can_int|rx_data_3_4_in\(14));

-- Location: LCCOMB_X26_Y18_N30
\can_controller_0|CAN_Msg|RXMSGD34|data_out[14]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD34|data_out[14]~61_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_3_4_in\(14))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD34|data_out[14]~61_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \can_controller_0|Can_int|rx_data_3_4_in\(14),
	datac => \can_controller_0|CAN_Msg|RXMSGD34|data_out[14]~61_combout\,
	datad => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	combout => \can_controller_0|CAN_Msg|RXMSGD34|data_out[14]~61_combout\);

-- Location: LCCOMB_X26_Y18_N8
\can_controller_0|CAN_Msg|RXMSGD34|data_out[14]~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD34|data_out[14]~62_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|Can_int|rx_data_3_4_in\(14))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD34|data_out[14]~61_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \can_controller_0|Can_int|rx_data_3_4_in\(14),
	datac => \can_controller_0|CAN_Msg|RXMSGD34|data_out[14]~61_combout\,
	datad => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD34|data_out[14]~62_combout\);

-- Location: LCCOMB_X27_Y20_N8
\can_controller_0|CPU_INT|Mux31~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux31~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD34|data_out[14]~62_combout\))) # (!\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ & 
-- (\can_controller_0|CAN_Msg|RXMSGD12|data_out[14]~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGD12|data_out[14]~62_combout\,
	datab => \can_controller_0|CAN_Msg|RXMSGD34|data_out[14]~62_combout\,
	datad => \mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\,
	combout => \can_controller_0|CPU_INT|Mux31~0_combout\);

-- Location: LCCOMB_X23_Y21_N2
\can_controller_0|CPU_INT|time_reg_in_sig[14]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|time_reg_in_sig[14]~7_combout\ = (\can_controller_0|CPU_INT|time_reg_in_sig[14]~11_combout\ & (\can_controller_0|CAN_CONT|TIMEREG|data_out\(14))) # (!\can_controller_0|CPU_INT|time_reg_in_sig[14]~11_combout\ & 
-- ((\mm_interconnect_0|width_adapter_001|out_data[14]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|time_reg_in_sig[14]~11_combout\,
	datab => \can_controller_0|CAN_CONT|TIMEREG|data_out\(14),
	datad => \mm_interconnect_0|width_adapter_001|out_data[14]~5_combout\,
	combout => \can_controller_0|CPU_INT|time_reg_in_sig[14]~7_combout\);

-- Location: FF_X23_Y21_N3
\can_controller_0|CPU_INT|time_reg_in_sig[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|time_reg_in_sig[14]~7_combout\,
	asdata => \can_controller_0|CPU_INT|tx_data_id1_in_sig[1]~10_combout\,
	sload => \mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\,
	ena => \can_controller_0|CPU_INT|time_reg_in_sig[13]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|time_reg_in_sig\(14));

-- Location: FF_X23_Y22_N5
\can_controller_0|CAN_CONT|TIMEREG|data_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|time_reg_in_sig\(14),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|time_reg_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_CONT|TIMEREG|data_out\(14));

-- Location: LCCOMB_X23_Y20_N0
\can_controller_0|CPU_INT|Mux31~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux31~2_combout\ = (\can_controller_0|CAN_CONT|TIMEREG|data_out\(14) & ((\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((!\mm_interconnect_0|width_adapter_001|address_reg\(4)))) # 
-- (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & (!\nios2_qsys_0|W_alu_result\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datab => \nios2_qsys_0|W_alu_result\(4),
	datac => \mm_interconnect_0|width_adapter_001|address_reg\(4),
	datad => \can_controller_0|CAN_CONT|TIMEREG|data_out\(14),
	combout => \can_controller_0|CPU_INT|Mux31~2_combout\);

-- Location: LCCOMB_X20_Y18_N10
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_rtr~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_rtr~1_combout\ = (((!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal12~2_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~0_combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal12~0_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_rtr~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_rtr~0_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal12~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal12~2_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_rtr~1_combout\);

-- Location: LCCOMB_X18_Y17_N2
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_rtr\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_rtr~combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_rtr~1_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_rtr~combout\))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_rtr~1_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_rtr~1_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_rtr~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_rtr~combout\);

-- Location: LCCOMB_X18_Y17_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_rtr\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_rtr~combout\ = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_rtr~combout\))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_rtr~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_rtr~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_rtr~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_rtr~combout\);

-- Location: LCCOMB_X18_Y17_N24
\can_controller_0|Can_int|rx_data_conf_in[14]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_conf_in\(14) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_rtr~combout\)) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_conf_in\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_rtr~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|rx_data_conf_in\(14),
	combout => \can_controller_0|Can_int|rx_data_conf_in\(14));

-- Location: LCCOMB_X18_Y17_N14
\can_controller_0|CAN_Msg|RXMSGCONF|data_out[14]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGCONF|data_out[14]~21_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_conf_in\(14))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGCONF|data_out[14]~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \can_controller_0|Can_int|rx_data_conf_in\(14),
	datac => \can_controller_0|CAN_Msg|RXMSGCONF|data_out[14]~21_combout\,
	datad => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	combout => \can_controller_0|CAN_Msg|RXMSGCONF|data_out[14]~21_combout\);

-- Location: LCCOMB_X18_Y17_N28
\can_controller_0|CAN_Msg|RXMSGCONF|data_out[14]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGCONF|data_out[14]~22_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|Can_int|rx_data_conf_in\(14)))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|CAN_Msg|RXMSGCONF|data_out[14]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datac => \can_controller_0|CAN_Msg|RXMSGCONF|data_out[14]~21_combout\,
	datad => \can_controller_0|Can_int|rx_data_conf_in\(14),
	combout => \can_controller_0|CAN_Msg|RXMSGCONF|data_out[14]~22_combout\);

-- Location: LCCOMB_X23_Y20_N4
\can_controller_0|CPU_INT|Mux31~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux31~1_combout\ = (\can_controller_0|CAN_Msg|RXMSGCONF|data_out[14]~22_combout\ & ((\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\mm_interconnect_0|width_adapter_001|address_reg\(4)))) # 
-- (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & (\nios2_qsys_0|W_alu_result\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(4),
	datab => \can_controller_0|CAN_Msg|RXMSGCONF|data_out[14]~22_combout\,
	datac => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datad => \mm_interconnect_0|width_adapter_001|address_reg\(4),
	combout => \can_controller_0|CPU_INT|Mux31~1_combout\);

-- Location: LCCOMB_X23_Y20_N22
\can_controller_0|CPU_INT|Mux233~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux233~0_combout\ = (\can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~16_combout\ & (((\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\)))) # (!\can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~16_combout\ & 
-- ((\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & ((\can_controller_0|CPU_INT|Mux31~1_combout\))) # (!\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & (\can_controller_0|CPU_INT|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|Mux31~2_combout\,
	datab => \can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~16_combout\,
	datac => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\,
	datad => \can_controller_0|CPU_INT|Mux31~1_combout\,
	combout => \can_controller_0|CPU_INT|Mux233~0_combout\);

-- Location: LCCOMB_X27_Y20_N4
\can_controller_0|CPU_INT|Mux233~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux233~1_combout\ = (\can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~16_combout\ & ((\can_controller_0|CPU_INT|Mux233~0_combout\ & (\can_controller_0|CPU_INT|Mux31~3_combout\)) # (!\can_controller_0|CPU_INT|Mux233~0_combout\ & 
-- ((\can_controller_0|CPU_INT|Mux31~0_combout\))))) # (!\can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~16_combout\ & (((\can_controller_0|CPU_INT|Mux233~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|Mux31~3_combout\,
	datab => \can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~16_combout\,
	datac => \can_controller_0|CPU_INT|Mux31~0_combout\,
	datad => \can_controller_0|CPU_INT|Mux233~0_combout\,
	combout => \can_controller_0|CPU_INT|Mux233~1_combout\);

-- Location: LCCOMB_X26_Y22_N14
\can_controller_0|CPU_INT|to_cpu_bus[14]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|to_cpu_bus[14]~12_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\ & (!\can_controller_0|CPU_INT|to_cpu_bus[8]~9_combout\ & (\can_controller_0|CAN_Msg|TXMSGID1|data_out\(14)))) # 
-- (!\mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\ & (((\can_controller_0|CPU_INT|Mux233~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\,
	datab => \can_controller_0|CPU_INT|to_cpu_bus[8]~9_combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGID1|data_out\(14),
	datad => \can_controller_0|CPU_INT|Mux233~1_combout\,
	combout => \can_controller_0|CPU_INT|to_cpu_bus[14]~12_combout\);

-- Location: LCCOMB_X25_Y24_N0
\can_controller_0|CPU_INT|to_cpu_bus[14]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|to_cpu_bus[14]~13_combout\ = (\can_controller_0|CPU_INT|to_cpu_bus[10]~10_combout\ & (\can_controller_0|CPU_INT|to_cpu_bus[14]~12_combout\ & ((\can_controller_0|CPU_INT|to_cpu_bus[14]~8_combout\)))) # 
-- (!\can_controller_0|CPU_INT|to_cpu_bus[10]~10_combout\ & ((\can_controller_0|CPU_INT|to_cpu_bus\(14)) # ((\can_controller_0|CPU_INT|to_cpu_bus[14]~12_combout\ & \can_controller_0|CPU_INT|to_cpu_bus[14]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|to_cpu_bus[10]~10_combout\,
	datab => \can_controller_0|CPU_INT|to_cpu_bus[14]~12_combout\,
	datac => \can_controller_0|CPU_INT|to_cpu_bus\(14),
	datad => \can_controller_0|CPU_INT|to_cpu_bus[14]~8_combout\,
	combout => \can_controller_0|CPU_INT|to_cpu_bus[14]~13_combout\);

-- Location: FF_X25_Y24_N1
\can_controller_0|CPU_INT|to_cpu_bus[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|to_cpu_bus[14]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|to_cpu_bus\(14));

-- Location: FF_X26_Y25_N3
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|to_cpu_bus\(14),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X26_Y25_N2
\nios2_qsys_0|av_ld_byte3_data_nxt~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~2_combout\ = (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(14) & ((\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\) # 
-- (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(14),
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~2_combout\);

-- Location: LCCOMB_X26_Y27_N30
\nios2_qsys_0|av_ld_byte3_data_nxt~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~4_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & (((\nios2_qsys_0|av_fill_bit~1_combout\)))) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_ld_byte3_data_nxt~3_combout\) # 
-- ((\nios2_qsys_0|av_ld_byte3_data_nxt~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte3_data_nxt~3_combout\,
	datab => \nios2_qsys_0|av_fill_bit~1_combout\,
	datac => \nios2_qsys_0|av_ld_aligning_data~q\,
	datad => \nios2_qsys_0|av_ld_byte3_data_nxt~2_combout\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~4_combout\);

-- Location: FF_X26_Y27_N31
\nios2_qsys_0|av_ld_byte3_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte3_data_nxt~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte3_data\(6));

-- Location: FF_X26_Y27_N9
\nios2_qsys_0|av_ld_byte2_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte2_data[6]~5_combout\,
	asdata => \nios2_qsys_0|av_ld_byte3_data\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte2_data\(6));

-- Location: LCCOMB_X32_Y26_N20
\nios2_qsys_0|E_src2[24]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[24]~3_combout\ = (\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(21)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	datab => \nios2_qsys_0|D_iw\(21),
	datad => \nios2_qsys_0|R_src2_use_imm~q\,
	combout => \nios2_qsys_0|E_src2[24]~3_combout\);

-- Location: FF_X32_Y26_N21
\nios2_qsys_0|E_src2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src2[24]~3_combout\,
	asdata => \nios2_qsys_0|D_iw\(14),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \nios2_qsys_0|R_src2_hi~2_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(24));

-- Location: LCCOMB_X32_Y26_N8
\nios2_qsys_0|E_src2[26]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[26]~5_combout\ = (\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(21)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	datab => \nios2_qsys_0|D_iw\(21),
	datad => \nios2_qsys_0|R_src2_use_imm~q\,
	combout => \nios2_qsys_0|E_src2[26]~5_combout\);

-- Location: FF_X32_Y26_N9
\nios2_qsys_0|E_src2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src2[26]~5_combout\,
	asdata => \nios2_qsys_0|D_iw\(16),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \nios2_qsys_0|R_src2_hi~2_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(26));

-- Location: LCCOMB_X32_Y26_N16
\nios2_qsys_0|E_src2[30]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[30]~8_combout\ = (\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(21)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	datab => \nios2_qsys_0|D_iw\(21),
	datad => \nios2_qsys_0|R_src2_use_imm~q\,
	combout => \nios2_qsys_0|E_src2[30]~8_combout\);

-- Location: FF_X32_Y26_N17
\nios2_qsys_0|E_src2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src2[30]~8_combout\,
	asdata => \nios2_qsys_0|D_iw\(20),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \nios2_qsys_0|R_src2_hi~2_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(30));

-- Location: LCCOMB_X28_Y28_N6
\nios2_qsys_0|E_invert_arith_src_msb~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_invert_arith_src_msb~2_combout\ = (\nios2_qsys_0|D_iw\(4) & (!\nios2_qsys_0|D_iw\(3) & (\nios2_qsys_0|D_iw\(1) $ (!\nios2_qsys_0|D_iw\(2))))) # (!\nios2_qsys_0|D_iw\(4) & (\nios2_qsys_0|D_iw\(3) & (\nios2_qsys_0|D_iw\(1) $ 
-- (!\nios2_qsys_0|D_iw\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(4),
	datab => \nios2_qsys_0|D_iw\(3),
	datac => \nios2_qsys_0|D_iw\(1),
	datad => \nios2_qsys_0|D_iw\(2),
	combout => \nios2_qsys_0|E_invert_arith_src_msb~2_combout\);

-- Location: LCCOMB_X29_Y26_N12
\nios2_qsys_0|E_invert_arith_src_msb~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_invert_arith_src_msb~4_combout\ = (!\nios2_qsys_0|D_iw\(0) & \nios2_qsys_0|E_invert_arith_src_msb~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(0),
	datac => \nios2_qsys_0|E_invert_arith_src_msb~2_combout\,
	combout => \nios2_qsys_0|E_invert_arith_src_msb~4_combout\);

-- Location: LCCOMB_X29_Y28_N6
\nios2_qsys_0|Equal101~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal101~4_combout\ = (\nios2_qsys_0|Equal2~0_combout\ & (\nios2_qsys_0|Equal101~3_combout\ & (!\nios2_qsys_0|D_iw\(2) & \nios2_qsys_0|D_iw\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal2~0_combout\,
	datab => \nios2_qsys_0|Equal101~3_combout\,
	datac => \nios2_qsys_0|D_iw\(2),
	datad => \nios2_qsys_0|D_iw\(5),
	combout => \nios2_qsys_0|Equal101~4_combout\);

-- Location: LCCOMB_X34_Y29_N16
\nios2_qsys_0|D_ctrl_alu_subtract~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_alu_subtract~5_combout\ = (\nios2_qsys_0|D_iw\(16)) # ((\nios2_qsys_0|D_iw\(14) $ (!\nios2_qsys_0|D_iw\(15))) # (!\nios2_qsys_0|Equal101~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(14),
	datab => \nios2_qsys_0|D_iw\(16),
	datac => \nios2_qsys_0|D_iw\(15),
	datad => \nios2_qsys_0|Equal101~4_combout\,
	combout => \nios2_qsys_0|D_ctrl_alu_subtract~5_combout\);

-- Location: LCCOMB_X29_Y26_N30
\nios2_qsys_0|E_invert_arith_src_msb~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_invert_arith_src_msb~3_combout\ = (\nios2_qsys_0|R_valid~q\ & (((\nios2_qsys_0|E_invert_arith_src_msb~4_combout\ & !\nios2_qsys_0|D_iw\(5))) # (!\nios2_qsys_0|D_ctrl_alu_subtract~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_invert_arith_src_msb~4_combout\,
	datab => \nios2_qsys_0|D_ctrl_alu_subtract~5_combout\,
	datac => \nios2_qsys_0|R_valid~q\,
	datad => \nios2_qsys_0|D_iw\(5),
	combout => \nios2_qsys_0|E_invert_arith_src_msb~3_combout\);

-- Location: FF_X29_Y26_N31
\nios2_qsys_0|E_invert_arith_src_msb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_invert_arith_src_msb~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_invert_arith_src_msb~q\);

-- Location: LCCOMB_X32_Y26_N22
\nios2_qsys_0|R_src2_hi[15]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_hi[15]~0_combout\ = (\nios2_qsys_0|R_src2_use_imm~q\ & (((\nios2_qsys_0|D_iw\(21))))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|R_ctrl_hi_imm16~q\ & ((\nios2_qsys_0|D_iw\(21)))) # (!\nios2_qsys_0|R_ctrl_hi_imm16~q\ & 
-- (\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~q\,
	datab => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	datac => \nios2_qsys_0|D_iw\(21),
	datad => \nios2_qsys_0|R_ctrl_hi_imm16~q\,
	combout => \nios2_qsys_0|R_src2_hi[15]~0_combout\);

-- Location: LCCOMB_X27_Y26_N14
\nios2_qsys_0|R_src2_hi[15]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_hi[15]~1_combout\ = (!\nios2_qsys_0|R_ctrl_unsigned_lo_imm16~q\ & (\nios2_qsys_0|R_src2_hi[15]~0_combout\ & !\nios2_qsys_0|R_ctrl_force_src2_zero~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_unsigned_lo_imm16~q\,
	datac => \nios2_qsys_0|R_src2_hi[15]~0_combout\,
	datad => \nios2_qsys_0|R_ctrl_force_src2_zero~q\,
	combout => \nios2_qsys_0|R_src2_hi[15]~1_combout\);

-- Location: FF_X27_Y26_N15
\nios2_qsys_0|E_src2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src2_hi[15]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(31));

-- Location: LCCOMB_X27_Y26_N24
\nios2_qsys_0|E_arith_src2[31]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_arith_src2\(31) = \nios2_qsys_0|E_invert_arith_src_msb~q\ $ (\nios2_qsys_0|E_src2\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|E_invert_arith_src_msb~q\,
	datac => \nios2_qsys_0|E_src2\(31),
	combout => \nios2_qsys_0|E_arith_src2\(31));

-- Location: M9K_X33_Y28_N0
\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "can_nios2_qsys_0_rf_ram_a.mif",
	init_file_layout => "port_a",
	logical_ram_name => "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_register_bank_a_module:can_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_bhg1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \nios2_qsys_0|W_rf_wren~combout\,
	portbre => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	portadatain => \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X32_Y29_N22
\nios2_qsys_0|R_src1[31]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[31]~45_combout\ = (!\nios2_qsys_0|R_src1~41_combout\ & (\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(31) & ((!\nios2_qsys_0|E_valid~q\) # (!\nios2_qsys_0|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src1~41_combout\,
	datab => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	datac => \nios2_qsys_0|E_valid~q\,
	datad => \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(31),
	combout => \nios2_qsys_0|R_src1[31]~45_combout\);

-- Location: FF_X32_Y29_N23
\nios2_qsys_0|E_src1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[31]~45_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(31));

-- Location: LCCOMB_X27_Y26_N18
\nios2_qsys_0|E_arith_src1[31]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_arith_src1\(31) = \nios2_qsys_0|E_invert_arith_src_msb~q\ $ (\nios2_qsys_0|E_src1\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|E_invert_arith_src_msb~q\,
	datac => \nios2_qsys_0|E_src1\(31),
	combout => \nios2_qsys_0|E_arith_src1\(31));

-- Location: M9K_X33_Y26_N0
\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "can_nios2_qsys_0_rf_ram_b.mif",
	init_file_layout => "port_a",
	logical_ram_name => "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_register_bank_b_module:can_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_chg1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \nios2_qsys_0|W_rf_wren~combout\,
	portbre => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	portadatain => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X32_Y26_N26
\nios2_qsys_0|E_src2[29]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[29]~9_combout\ = (\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|D_iw\(21))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~q\,
	datab => \nios2_qsys_0|D_iw\(21),
	datad => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	combout => \nios2_qsys_0|E_src2[29]~9_combout\);

-- Location: FF_X32_Y26_N27
\nios2_qsys_0|E_src2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src2[29]~9_combout\,
	asdata => \nios2_qsys_0|D_iw\(19),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \nios2_qsys_0|R_src2_hi~2_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(29));

-- Location: LCCOMB_X36_Y28_N24
\nios2_qsys_0|R_src1[28]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[28]~48_combout\ = (!\nios2_qsys_0|R_src1~41_combout\ & (\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(28) & ((!\nios2_qsys_0|E_valid~q\) # (!\nios2_qsys_0|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src1~41_combout\,
	datab => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	datac => \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(28),
	datad => \nios2_qsys_0|E_valid~q\,
	combout => \nios2_qsys_0|R_src1[28]~48_combout\);

-- Location: FF_X36_Y28_N25
\nios2_qsys_0|E_src1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[28]~48_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(28));

-- Location: LCCOMB_X32_Y26_N14
\nios2_qsys_0|E_src2[27]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[27]~6_combout\ = (\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(21)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	datab => \nios2_qsys_0|D_iw\(21),
	datad => \nios2_qsys_0|R_src2_use_imm~q\,
	combout => \nios2_qsys_0|E_src2[27]~6_combout\);

-- Location: LCCOMB_X29_Y24_N30
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~25_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\) # ((!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~25_combout\);

-- Location: FF_X29_Y24_N31
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(17));

-- Location: FF_X29_Y24_N27
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(17),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(17));

-- Location: LCCOMB_X29_Y24_N28
\nios2_qsys_0|F_iw[17]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[17]~46_combout\ = (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(17)) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17) & 
-- \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & (((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17) & \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(17),
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17),
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \nios2_qsys_0|F_iw[17]~46_combout\);

-- Location: LCCOMB_X30_Y24_N30
\nios2_qsys_0|F_iw[17]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[17]~47_combout\ = (\nios2_qsys_0|F_iw[17]~46_combout\ & ((\nios2_qsys_0|hbreak_enabled~q\) # (!\nios2_qsys_0|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|hbreak_req~0_combout\,
	datac => \nios2_qsys_0|hbreak_enabled~q\,
	datad => \nios2_qsys_0|F_iw[17]~46_combout\,
	combout => \nios2_qsys_0|F_iw[17]~47_combout\);

-- Location: FF_X30_Y24_N31
\nios2_qsys_0|D_iw[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[17]~47_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(17));

-- Location: FF_X32_Y26_N15
\nios2_qsys_0|E_src2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src2[27]~6_combout\,
	asdata => \nios2_qsys_0|D_iw\(17),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \nios2_qsys_0|R_src2_hi~2_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(27));

-- Location: LCCOMB_X32_Y26_N18
\nios2_qsys_0|E_src2[25]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[25]~4_combout\ = (\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|D_iw\(21))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~q\,
	datab => \nios2_qsys_0|D_iw\(21),
	datad => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	combout => \nios2_qsys_0|E_src2[25]~4_combout\);

-- Location: FF_X32_Y26_N19
\nios2_qsys_0|E_src2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src2[25]~4_combout\,
	asdata => \nios2_qsys_0|D_iw\(15),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \nios2_qsys_0|R_src2_hi~2_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(25));

-- Location: LCCOMB_X32_Y26_N6
\nios2_qsys_0|E_src2[23]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[23]~2_combout\ = (\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(21)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	datab => \nios2_qsys_0|D_iw\(21),
	datad => \nios2_qsys_0|R_src2_use_imm~q\,
	combout => \nios2_qsys_0|E_src2[23]~2_combout\);

-- Location: FF_X32_Y26_N7
\nios2_qsys_0|E_src2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src2[23]~2_combout\,
	asdata => \nios2_qsys_0|D_iw\(13),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \nios2_qsys_0|R_src2_hi~2_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(23));

-- Location: LCCOMB_X32_Y26_N0
\nios2_qsys_0|E_src2[22]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[22]~1_combout\ = (\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(21)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	datab => \nios2_qsys_0|D_iw\(21),
	datad => \nios2_qsys_0|R_src2_use_imm~q\,
	combout => \nios2_qsys_0|E_src2[22]~1_combout\);

-- Location: FF_X32_Y26_N1
\nios2_qsys_0|E_src2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src2[22]~1_combout\,
	asdata => \nios2_qsys_0|D_iw\(12),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \nios2_qsys_0|R_src2_hi~2_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(22));

-- Location: LCCOMB_X36_Y28_N14
\nios2_qsys_0|R_src1[20]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[20]~56_combout\ = (!\nios2_qsys_0|R_src1~41_combout\ & (\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(20) & ((!\nios2_qsys_0|E_valid~q\) # (!\nios2_qsys_0|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src1~41_combout\,
	datab => \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(20),
	datac => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	datad => \nios2_qsys_0|E_valid~q\,
	combout => \nios2_qsys_0|R_src1[20]~56_combout\);

-- Location: FF_X36_Y28_N15
\nios2_qsys_0|E_src1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[20]~56_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(20));

-- Location: LCCOMB_X32_Y25_N10
\nios2_qsys_0|E_src2[20]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[20]~11_combout\ = (\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|D_iw\(21))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~q\,
	datab => \nios2_qsys_0|D_iw\(21),
	datad => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	combout => \nios2_qsys_0|E_src2[20]~11_combout\);

-- Location: FF_X32_Y25_N11
\nios2_qsys_0|E_src2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src2[20]~11_combout\,
	asdata => \nios2_qsys_0|D_iw\(10),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \nios2_qsys_0|R_src2_hi~2_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(20));

-- Location: LCCOMB_X36_Y28_N10
\nios2_qsys_0|R_src1[18]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[18]~58_combout\ = (!\nios2_qsys_0|R_src1~41_combout\ & (\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(18) & ((!\nios2_qsys_0|R_ctrl_jmp_direct~q\) # (!\nios2_qsys_0|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src1~41_combout\,
	datab => \nios2_qsys_0|E_valid~q\,
	datac => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	datad => \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(18),
	combout => \nios2_qsys_0|R_src1[18]~58_combout\);

-- Location: FF_X36_Y28_N11
\nios2_qsys_0|E_src1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[18]~58_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(18));

-- Location: LCCOMB_X32_Y25_N6
\nios2_qsys_0|E_src2[18]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[18]~12_combout\ = (\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|D_iw\(21))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~q\,
	datab => \nios2_qsys_0|D_iw\(21),
	datad => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	combout => \nios2_qsys_0|E_src2[18]~12_combout\);

-- Location: FF_X32_Y25_N7
\nios2_qsys_0|E_src2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src2[18]~12_combout\,
	asdata => \nios2_qsys_0|D_iw\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \nios2_qsys_0|R_src2_hi~2_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(18));

-- Location: LCCOMB_X32_Y26_N12
\nios2_qsys_0|E_src2[17]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[17]~13_combout\ = (\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|D_iw\(21))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~q\,
	datab => \nios2_qsys_0|D_iw\(21),
	datad => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	combout => \nios2_qsys_0|E_src2[17]~13_combout\);

-- Location: FF_X32_Y26_N13
\nios2_qsys_0|E_src2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src2[17]~13_combout\,
	asdata => \nios2_qsys_0|D_iw\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \nios2_qsys_0|R_src2_hi~2_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(17));

-- Location: LCCOMB_X36_Y28_N20
\nios2_qsys_0|R_src1[17]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[17]~59_combout\ = (!\nios2_qsys_0|R_src1~41_combout\ & (\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(17) & ((!\nios2_qsys_0|E_valid~q\) # (!\nios2_qsys_0|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src1~41_combout\,
	datab => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	datac => \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(17),
	datad => \nios2_qsys_0|E_valid~q\,
	combout => \nios2_qsys_0|R_src1[17]~59_combout\);

-- Location: FF_X36_Y28_N21
\nios2_qsys_0|E_src1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[17]~59_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(17));

-- Location: LCCOMB_X30_Y27_N26
\nios2_qsys_0|R_src1[16]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[16]~60_combout\ = (\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(16) & (!\nios2_qsys_0|R_src1~41_combout\ & ((!\nios2_qsys_0|R_ctrl_jmp_direct~q\) # (!\nios2_qsys_0|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_valid~q\,
	datab => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	datac => \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(16),
	datad => \nios2_qsys_0|R_src1~41_combout\,
	combout => \nios2_qsys_0|R_src1[16]~60_combout\);

-- Location: FF_X30_Y27_N27
\nios2_qsys_0|E_src1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[16]~60_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(16));

-- Location: LCCOMB_X32_Y25_N16
\nios2_qsys_0|E_src2[16]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[16]~14_combout\ = (\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(21)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	datab => \nios2_qsys_0|D_iw\(21),
	datad => \nios2_qsys_0|R_src2_use_imm~q\,
	combout => \nios2_qsys_0|E_src2[16]~14_combout\);

-- Location: FF_X32_Y25_N17
\nios2_qsys_0|E_src2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src2[16]~14_combout\,
	asdata => \nios2_qsys_0|D_iw\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \nios2_qsys_0|R_src2_hi~2_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(16));

-- Location: LCCOMB_X36_Y28_N12
\nios2_qsys_0|R_src1[14]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[14]~44_combout\ = (!\nios2_qsys_0|R_src1~41_combout\ & (\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(14) & ((!\nios2_qsys_0|E_valid~q\) # (!\nios2_qsys_0|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src1~41_combout\,
	datab => \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(14),
	datac => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	datad => \nios2_qsys_0|E_valid~q\,
	combout => \nios2_qsys_0|R_src1[14]~44_combout\);

-- Location: FF_X36_Y28_N13
\nios2_qsys_0|E_src1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[14]~44_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(14));

-- Location: M9K_X33_Y24_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "can_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "can_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_9jc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: LCCOMB_X31_Y24_N16
\nios2_qsys_0|F_iw[18]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[18]~48_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(18)) # ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(18) & 
-- \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(18) & 
-- (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(18),
	datac => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(18),
	combout => \nios2_qsys_0|F_iw[18]~48_combout\);

-- Location: LCCOMB_X31_Y25_N12
\nios2_qsys_0|F_iw[18]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[18]~49_combout\ = (\nios2_qsys_0|F_iw[18]~48_combout\) # ((!\nios2_qsys_0|hbreak_enabled~q\ & \nios2_qsys_0|hbreak_req~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|hbreak_enabled~q\,
	datac => \nios2_qsys_0|F_iw[18]~48_combout\,
	datad => \nios2_qsys_0|hbreak_req~0_combout\,
	combout => \nios2_qsys_0|F_iw[18]~49_combout\);

-- Location: FF_X31_Y25_N13
\nios2_qsys_0|D_iw[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[18]~49_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(18));

-- Location: LCCOMB_X35_Y25_N6
\nios2_qsys_0|R_src2_lo[12]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[12]~8_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(18)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & 
-- (\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~q\,
	datab => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	datac => \nios2_qsys_0|D_iw\(18),
	datad => \nios2_qsys_0|R_src2_lo~0_combout\,
	combout => \nios2_qsys_0|R_src2_lo[12]~8_combout\);

-- Location: FF_X35_Y25_N7
\nios2_qsys_0|E_src2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src2_lo[12]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(12));

-- Location: LCCOMB_X32_Y29_N28
\nios2_qsys_0|E_src1[12]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src1[12]~2_combout\ = (\nios2_qsys_0|R_src1~40_combout\ & (\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(12))) # (!\nios2_qsys_0|R_src1~40_combout\ & ((\nios2_qsys_0|D_iw\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(12),
	datab => \nios2_qsys_0|D_iw\(16),
	datad => \nios2_qsys_0|R_src1~40_combout\,
	combout => \nios2_qsys_0|E_src1[12]~2_combout\);

-- Location: LCCOMB_X34_Y25_N30
\nios2_qsys_0|R_src2_lo[10]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[10]~10_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(16)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & 
-- (\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~q\,
	datab => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	datac => \nios2_qsys_0|R_src2_lo~0_combout\,
	datad => \nios2_qsys_0|D_iw\(16),
	combout => \nios2_qsys_0|R_src2_lo[10]~10_combout\);

-- Location: FF_X34_Y25_N31
\nios2_qsys_0|E_src2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src2_lo[10]~10_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(10));

-- Location: LCCOMB_X32_Y25_N24
\nios2_qsys_0|R_src2_lo[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[8]~12_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(14)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & 
-- (\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	datab => \nios2_qsys_0|D_iw\(14),
	datac => \nios2_qsys_0|R_src2_use_imm~q\,
	datad => \nios2_qsys_0|R_src2_lo~0_combout\,
	combout => \nios2_qsys_0|R_src2_lo[8]~12_combout\);

-- Location: FF_X32_Y25_N25
\nios2_qsys_0|E_src2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src2_lo[8]~12_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(8));

-- Location: LCCOMB_X34_Y25_N24
\nios2_qsys_0|R_src2_lo[5]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[5]~4_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|D_iw\(11))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & 
-- ((\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~q\,
	datab => \nios2_qsys_0|R_src2_lo~0_combout\,
	datac => \nios2_qsys_0|D_iw\(11),
	datad => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	combout => \nios2_qsys_0|R_src2_lo[5]~4_combout\);

-- Location: FF_X34_Y25_N25
\nios2_qsys_0|E_src2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src2_lo[5]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(5));

-- Location: LCCOMB_X32_Y25_N20
\nios2_qsys_0|R_src2_lo[4]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[4]~5_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|D_iw\(10))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & 
-- ((\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~q\,
	datab => \nios2_qsys_0|R_src2_lo~0_combout\,
	datac => \nios2_qsys_0|D_iw\(10),
	datad => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	combout => \nios2_qsys_0|R_src2_lo[4]~5_combout\);

-- Location: FF_X32_Y25_N21
\nios2_qsys_0|E_src2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src2_lo[4]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(4));

-- Location: LCCOMB_X32_Y25_N30
\nios2_qsys_0|R_src2_lo[3]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[3]~6_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|D_iw\(9))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & 
-- ((\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(9),
	datab => \nios2_qsys_0|R_src2_lo~0_combout\,
	datac => \nios2_qsys_0|R_src2_use_imm~q\,
	datad => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	combout => \nios2_qsys_0|R_src2_lo[3]~6_combout\);

-- Location: FF_X32_Y25_N31
\nios2_qsys_0|E_src2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src2_lo[3]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(3));

-- Location: LCCOMB_X34_Y25_N4
\nios2_qsys_0|R_src2_lo[2]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[2]~1_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(8)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & 
-- (\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~q\,
	datab => \nios2_qsys_0|R_src2_lo~0_combout\,
	datac => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datad => \nios2_qsys_0|D_iw\(8),
	combout => \nios2_qsys_0|R_src2_lo[2]~1_combout\);

-- Location: FF_X34_Y25_N5
\nios2_qsys_0|E_src2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src2_lo[2]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(2));

-- Location: LCCOMB_X36_Y28_N8
\nios2_qsys_0|R_src1[1]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[1]~42_combout\ = (!\nios2_qsys_0|R_src1~41_combout\ & (\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(1) & ((!\nios2_qsys_0|E_valid~q\) # (!\nios2_qsys_0|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src1~41_combout\,
	datab => \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(1),
	datac => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	datad => \nios2_qsys_0|E_valid~q\,
	combout => \nios2_qsys_0|R_src1[1]~42_combout\);

-- Location: FF_X36_Y28_N9
\nios2_qsys_0|E_src1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[1]~42_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(1));

-- Location: LCCOMB_X35_Y28_N16
\nios2_qsys_0|Add1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~0_combout\ = (\nios2_qsys_0|E_src2\(0) & (\nios2_qsys_0|E_src1\(0) $ (VCC))) # (!\nios2_qsys_0|E_src2\(0) & ((\nios2_qsys_0|E_src1\(0)) # (GND)))
-- \nios2_qsys_0|Add1~1\ = CARRY((\nios2_qsys_0|E_src1\(0)) # (!\nios2_qsys_0|E_src2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(0),
	datab => \nios2_qsys_0|E_src1\(0),
	datad => VCC,
	combout => \nios2_qsys_0|Add1~0_combout\,
	cout => \nios2_qsys_0|Add1~1\);

-- Location: LCCOMB_X35_Y28_N18
\nios2_qsys_0|Add1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~2_combout\ = (\nios2_qsys_0|E_src2\(1) & ((\nios2_qsys_0|E_src1\(1) & (!\nios2_qsys_0|Add1~1\)) # (!\nios2_qsys_0|E_src1\(1) & ((\nios2_qsys_0|Add1~1\) # (GND))))) # (!\nios2_qsys_0|E_src2\(1) & ((\nios2_qsys_0|E_src1\(1) & 
-- (\nios2_qsys_0|Add1~1\ & VCC)) # (!\nios2_qsys_0|E_src1\(1) & (!\nios2_qsys_0|Add1~1\))))
-- \nios2_qsys_0|Add1~3\ = CARRY((\nios2_qsys_0|E_src2\(1) & ((!\nios2_qsys_0|Add1~1\) # (!\nios2_qsys_0|E_src1\(1)))) # (!\nios2_qsys_0|E_src2\(1) & (!\nios2_qsys_0|E_src1\(1) & !\nios2_qsys_0|Add1~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(1),
	datab => \nios2_qsys_0|E_src1\(1),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~1\,
	combout => \nios2_qsys_0|Add1~2_combout\,
	cout => \nios2_qsys_0|Add1~3\);

-- Location: LCCOMB_X35_Y28_N20
\nios2_qsys_0|Add1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~4_combout\ = ((\nios2_qsys_0|E_src1\(2) $ (\nios2_qsys_0|E_src2\(2) $ (\nios2_qsys_0|Add1~3\)))) # (GND)
-- \nios2_qsys_0|Add1~5\ = CARRY((\nios2_qsys_0|E_src1\(2) & ((!\nios2_qsys_0|Add1~3\) # (!\nios2_qsys_0|E_src2\(2)))) # (!\nios2_qsys_0|E_src1\(2) & (!\nios2_qsys_0|E_src2\(2) & !\nios2_qsys_0|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(2),
	datab => \nios2_qsys_0|E_src2\(2),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~3\,
	combout => \nios2_qsys_0|Add1~4_combout\,
	cout => \nios2_qsys_0|Add1~5\);

-- Location: LCCOMB_X35_Y28_N22
\nios2_qsys_0|Add1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~6_combout\ = (\nios2_qsys_0|E_src1\(3) & ((\nios2_qsys_0|E_src2\(3) & (!\nios2_qsys_0|Add1~5\)) # (!\nios2_qsys_0|E_src2\(3) & (\nios2_qsys_0|Add1~5\ & VCC)))) # (!\nios2_qsys_0|E_src1\(3) & ((\nios2_qsys_0|E_src2\(3) & 
-- ((\nios2_qsys_0|Add1~5\) # (GND))) # (!\nios2_qsys_0|E_src2\(3) & (!\nios2_qsys_0|Add1~5\))))
-- \nios2_qsys_0|Add1~7\ = CARRY((\nios2_qsys_0|E_src1\(3) & (\nios2_qsys_0|E_src2\(3) & !\nios2_qsys_0|Add1~5\)) # (!\nios2_qsys_0|E_src1\(3) & ((\nios2_qsys_0|E_src2\(3)) # (!\nios2_qsys_0|Add1~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(3),
	datab => \nios2_qsys_0|E_src2\(3),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~5\,
	combout => \nios2_qsys_0|Add1~6_combout\,
	cout => \nios2_qsys_0|Add1~7\);

-- Location: LCCOMB_X35_Y28_N24
\nios2_qsys_0|Add1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~8_combout\ = ((\nios2_qsys_0|E_src1\(4) $ (\nios2_qsys_0|E_src2\(4) $ (\nios2_qsys_0|Add1~7\)))) # (GND)
-- \nios2_qsys_0|Add1~9\ = CARRY((\nios2_qsys_0|E_src1\(4) & ((!\nios2_qsys_0|Add1~7\) # (!\nios2_qsys_0|E_src2\(4)))) # (!\nios2_qsys_0|E_src1\(4) & (!\nios2_qsys_0|E_src2\(4) & !\nios2_qsys_0|Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(4),
	datab => \nios2_qsys_0|E_src2\(4),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~7\,
	combout => \nios2_qsys_0|Add1~8_combout\,
	cout => \nios2_qsys_0|Add1~9\);

-- Location: LCCOMB_X35_Y28_N26
\nios2_qsys_0|Add1~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~10_combout\ = (\nios2_qsys_0|E_src2\(5) & ((\nios2_qsys_0|E_src1\(5) & (!\nios2_qsys_0|Add1~9\)) # (!\nios2_qsys_0|E_src1\(5) & ((\nios2_qsys_0|Add1~9\) # (GND))))) # (!\nios2_qsys_0|E_src2\(5) & ((\nios2_qsys_0|E_src1\(5) & 
-- (\nios2_qsys_0|Add1~9\ & VCC)) # (!\nios2_qsys_0|E_src1\(5) & (!\nios2_qsys_0|Add1~9\))))
-- \nios2_qsys_0|Add1~11\ = CARRY((\nios2_qsys_0|E_src2\(5) & ((!\nios2_qsys_0|Add1~9\) # (!\nios2_qsys_0|E_src1\(5)))) # (!\nios2_qsys_0|E_src2\(5) & (!\nios2_qsys_0|E_src1\(5) & !\nios2_qsys_0|Add1~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(5),
	datab => \nios2_qsys_0|E_src1\(5),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~9\,
	combout => \nios2_qsys_0|Add1~10_combout\,
	cout => \nios2_qsys_0|Add1~11\);

-- Location: LCCOMB_X35_Y28_N28
\nios2_qsys_0|Add1~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~12_combout\ = ((\nios2_qsys_0|E_src2\(6) $ (\nios2_qsys_0|E_src1\(6) $ (\nios2_qsys_0|Add1~11\)))) # (GND)
-- \nios2_qsys_0|Add1~13\ = CARRY((\nios2_qsys_0|E_src2\(6) & (\nios2_qsys_0|E_src1\(6) & !\nios2_qsys_0|Add1~11\)) # (!\nios2_qsys_0|E_src2\(6) & ((\nios2_qsys_0|E_src1\(6)) # (!\nios2_qsys_0|Add1~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(6),
	datab => \nios2_qsys_0|E_src1\(6),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~11\,
	combout => \nios2_qsys_0|Add1~12_combout\,
	cout => \nios2_qsys_0|Add1~13\);

-- Location: LCCOMB_X35_Y28_N30
\nios2_qsys_0|Add1~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~14_combout\ = (\nios2_qsys_0|E_src2\(7) & ((\nios2_qsys_0|E_src1\(7) & (!\nios2_qsys_0|Add1~13\)) # (!\nios2_qsys_0|E_src1\(7) & ((\nios2_qsys_0|Add1~13\) # (GND))))) # (!\nios2_qsys_0|E_src2\(7) & ((\nios2_qsys_0|E_src1\(7) & 
-- (\nios2_qsys_0|Add1~13\ & VCC)) # (!\nios2_qsys_0|E_src1\(7) & (!\nios2_qsys_0|Add1~13\))))
-- \nios2_qsys_0|Add1~15\ = CARRY((\nios2_qsys_0|E_src2\(7) & ((!\nios2_qsys_0|Add1~13\) # (!\nios2_qsys_0|E_src1\(7)))) # (!\nios2_qsys_0|E_src2\(7) & (!\nios2_qsys_0|E_src1\(7) & !\nios2_qsys_0|Add1~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(7),
	datab => \nios2_qsys_0|E_src1\(7),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~13\,
	combout => \nios2_qsys_0|Add1~14_combout\,
	cout => \nios2_qsys_0|Add1~15\);

-- Location: LCCOMB_X35_Y27_N0
\nios2_qsys_0|Add1~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~16_combout\ = ((\nios2_qsys_0|E_src1\(8) $ (\nios2_qsys_0|E_src2\(8) $ (\nios2_qsys_0|Add1~15\)))) # (GND)
-- \nios2_qsys_0|Add1~17\ = CARRY((\nios2_qsys_0|E_src1\(8) & ((!\nios2_qsys_0|Add1~15\) # (!\nios2_qsys_0|E_src2\(8)))) # (!\nios2_qsys_0|E_src1\(8) & (!\nios2_qsys_0|E_src2\(8) & !\nios2_qsys_0|Add1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(8),
	datab => \nios2_qsys_0|E_src2\(8),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~15\,
	combout => \nios2_qsys_0|Add1~16_combout\,
	cout => \nios2_qsys_0|Add1~17\);

-- Location: LCCOMB_X35_Y27_N2
\nios2_qsys_0|Add1~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~18_combout\ = (\nios2_qsys_0|E_src2\(9) & ((\nios2_qsys_0|E_src1\(9) & (!\nios2_qsys_0|Add1~17\)) # (!\nios2_qsys_0|E_src1\(9) & ((\nios2_qsys_0|Add1~17\) # (GND))))) # (!\nios2_qsys_0|E_src2\(9) & ((\nios2_qsys_0|E_src1\(9) & 
-- (\nios2_qsys_0|Add1~17\ & VCC)) # (!\nios2_qsys_0|E_src1\(9) & (!\nios2_qsys_0|Add1~17\))))
-- \nios2_qsys_0|Add1~19\ = CARRY((\nios2_qsys_0|E_src2\(9) & ((!\nios2_qsys_0|Add1~17\) # (!\nios2_qsys_0|E_src1\(9)))) # (!\nios2_qsys_0|E_src2\(9) & (!\nios2_qsys_0|E_src1\(9) & !\nios2_qsys_0|Add1~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(9),
	datab => \nios2_qsys_0|E_src1\(9),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~17\,
	combout => \nios2_qsys_0|Add1~18_combout\,
	cout => \nios2_qsys_0|Add1~19\);

-- Location: LCCOMB_X35_Y27_N4
\nios2_qsys_0|Add1~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~20_combout\ = ((\nios2_qsys_0|E_src1\(10) $ (\nios2_qsys_0|E_src2\(10) $ (\nios2_qsys_0|Add1~19\)))) # (GND)
-- \nios2_qsys_0|Add1~21\ = CARRY((\nios2_qsys_0|E_src1\(10) & ((!\nios2_qsys_0|Add1~19\) # (!\nios2_qsys_0|E_src2\(10)))) # (!\nios2_qsys_0|E_src1\(10) & (!\nios2_qsys_0|E_src2\(10) & !\nios2_qsys_0|Add1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(10),
	datab => \nios2_qsys_0|E_src2\(10),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~19\,
	combout => \nios2_qsys_0|Add1~20_combout\,
	cout => \nios2_qsys_0|Add1~21\);

-- Location: LCCOMB_X35_Y27_N6
\nios2_qsys_0|Add1~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~22_combout\ = (\nios2_qsys_0|E_src2\(11) & ((\nios2_qsys_0|E_src1\(11) & (!\nios2_qsys_0|Add1~21\)) # (!\nios2_qsys_0|E_src1\(11) & ((\nios2_qsys_0|Add1~21\) # (GND))))) # (!\nios2_qsys_0|E_src2\(11) & ((\nios2_qsys_0|E_src1\(11) & 
-- (\nios2_qsys_0|Add1~21\ & VCC)) # (!\nios2_qsys_0|E_src1\(11) & (!\nios2_qsys_0|Add1~21\))))
-- \nios2_qsys_0|Add1~23\ = CARRY((\nios2_qsys_0|E_src2\(11) & ((!\nios2_qsys_0|Add1~21\) # (!\nios2_qsys_0|E_src1\(11)))) # (!\nios2_qsys_0|E_src2\(11) & (!\nios2_qsys_0|E_src1\(11) & !\nios2_qsys_0|Add1~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(11),
	datab => \nios2_qsys_0|E_src1\(11),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~21\,
	combout => \nios2_qsys_0|Add1~22_combout\,
	cout => \nios2_qsys_0|Add1~23\);

-- Location: LCCOMB_X35_Y27_N8
\nios2_qsys_0|Add1~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~24_combout\ = ((\nios2_qsys_0|E_src2\(12) $ (\nios2_qsys_0|E_src1\(12) $ (\nios2_qsys_0|Add1~23\)))) # (GND)
-- \nios2_qsys_0|Add1~25\ = CARRY((\nios2_qsys_0|E_src2\(12) & (\nios2_qsys_0|E_src1\(12) & !\nios2_qsys_0|Add1~23\)) # (!\nios2_qsys_0|E_src2\(12) & ((\nios2_qsys_0|E_src1\(12)) # (!\nios2_qsys_0|Add1~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(12),
	datab => \nios2_qsys_0|E_src1\(12),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~23\,
	combout => \nios2_qsys_0|Add1~24_combout\,
	cout => \nios2_qsys_0|Add1~25\);

-- Location: LCCOMB_X34_Y28_N16
\nios2_qsys_0|Add2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~0_combout\ = (\nios2_qsys_0|E_src2\(0) & (\nios2_qsys_0|E_src1\(0) $ (VCC))) # (!\nios2_qsys_0|E_src2\(0) & (\nios2_qsys_0|E_src1\(0) & VCC))
-- \nios2_qsys_0|Add2~1\ = CARRY((\nios2_qsys_0|E_src2\(0) & \nios2_qsys_0|E_src1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(0),
	datab => \nios2_qsys_0|E_src1\(0),
	datad => VCC,
	combout => \nios2_qsys_0|Add2~0_combout\,
	cout => \nios2_qsys_0|Add2~1\);

-- Location: LCCOMB_X34_Y28_N18
\nios2_qsys_0|Add2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~2_combout\ = (\nios2_qsys_0|E_src2\(1) & ((\nios2_qsys_0|E_src1\(1) & (\nios2_qsys_0|Add2~1\ & VCC)) # (!\nios2_qsys_0|E_src1\(1) & (!\nios2_qsys_0|Add2~1\)))) # (!\nios2_qsys_0|E_src2\(1) & ((\nios2_qsys_0|E_src1\(1) & 
-- (!\nios2_qsys_0|Add2~1\)) # (!\nios2_qsys_0|E_src1\(1) & ((\nios2_qsys_0|Add2~1\) # (GND)))))
-- \nios2_qsys_0|Add2~3\ = CARRY((\nios2_qsys_0|E_src2\(1) & (!\nios2_qsys_0|E_src1\(1) & !\nios2_qsys_0|Add2~1\)) # (!\nios2_qsys_0|E_src2\(1) & ((!\nios2_qsys_0|Add2~1\) # (!\nios2_qsys_0|E_src1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(1),
	datab => \nios2_qsys_0|E_src1\(1),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~1\,
	combout => \nios2_qsys_0|Add2~2_combout\,
	cout => \nios2_qsys_0|Add2~3\);

-- Location: LCCOMB_X34_Y28_N20
\nios2_qsys_0|Add2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~4_combout\ = ((\nios2_qsys_0|E_src2\(2) $ (\nios2_qsys_0|E_src1\(2) $ (!\nios2_qsys_0|Add2~3\)))) # (GND)
-- \nios2_qsys_0|Add2~5\ = CARRY((\nios2_qsys_0|E_src2\(2) & ((\nios2_qsys_0|E_src1\(2)) # (!\nios2_qsys_0|Add2~3\))) # (!\nios2_qsys_0|E_src2\(2) & (\nios2_qsys_0|E_src1\(2) & !\nios2_qsys_0|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(2),
	datab => \nios2_qsys_0|E_src1\(2),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~3\,
	combout => \nios2_qsys_0|Add2~4_combout\,
	cout => \nios2_qsys_0|Add2~5\);

-- Location: LCCOMB_X34_Y28_N22
\nios2_qsys_0|Add2~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~6_combout\ = (\nios2_qsys_0|E_src1\(3) & ((\nios2_qsys_0|E_src2\(3) & (\nios2_qsys_0|Add2~5\ & VCC)) # (!\nios2_qsys_0|E_src2\(3) & (!\nios2_qsys_0|Add2~5\)))) # (!\nios2_qsys_0|E_src1\(3) & ((\nios2_qsys_0|E_src2\(3) & 
-- (!\nios2_qsys_0|Add2~5\)) # (!\nios2_qsys_0|E_src2\(3) & ((\nios2_qsys_0|Add2~5\) # (GND)))))
-- \nios2_qsys_0|Add2~7\ = CARRY((\nios2_qsys_0|E_src1\(3) & (!\nios2_qsys_0|E_src2\(3) & !\nios2_qsys_0|Add2~5\)) # (!\nios2_qsys_0|E_src1\(3) & ((!\nios2_qsys_0|Add2~5\) # (!\nios2_qsys_0|E_src2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(3),
	datab => \nios2_qsys_0|E_src2\(3),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~5\,
	combout => \nios2_qsys_0|Add2~6_combout\,
	cout => \nios2_qsys_0|Add2~7\);

-- Location: LCCOMB_X34_Y28_N24
\nios2_qsys_0|Add2~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~8_combout\ = ((\nios2_qsys_0|E_src2\(4) $ (\nios2_qsys_0|E_src1\(4) $ (!\nios2_qsys_0|Add2~7\)))) # (GND)
-- \nios2_qsys_0|Add2~9\ = CARRY((\nios2_qsys_0|E_src2\(4) & ((\nios2_qsys_0|E_src1\(4)) # (!\nios2_qsys_0|Add2~7\))) # (!\nios2_qsys_0|E_src2\(4) & (\nios2_qsys_0|E_src1\(4) & !\nios2_qsys_0|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(4),
	datab => \nios2_qsys_0|E_src1\(4),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~7\,
	combout => \nios2_qsys_0|Add2~8_combout\,
	cout => \nios2_qsys_0|Add2~9\);

-- Location: LCCOMB_X34_Y28_N26
\nios2_qsys_0|Add2~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~10_combout\ = (\nios2_qsys_0|E_src1\(5) & ((\nios2_qsys_0|E_src2\(5) & (\nios2_qsys_0|Add2~9\ & VCC)) # (!\nios2_qsys_0|E_src2\(5) & (!\nios2_qsys_0|Add2~9\)))) # (!\nios2_qsys_0|E_src1\(5) & ((\nios2_qsys_0|E_src2\(5) & 
-- (!\nios2_qsys_0|Add2~9\)) # (!\nios2_qsys_0|E_src2\(5) & ((\nios2_qsys_0|Add2~9\) # (GND)))))
-- \nios2_qsys_0|Add2~11\ = CARRY((\nios2_qsys_0|E_src1\(5) & (!\nios2_qsys_0|E_src2\(5) & !\nios2_qsys_0|Add2~9\)) # (!\nios2_qsys_0|E_src1\(5) & ((!\nios2_qsys_0|Add2~9\) # (!\nios2_qsys_0|E_src2\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(5),
	datab => \nios2_qsys_0|E_src2\(5),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~9\,
	combout => \nios2_qsys_0|Add2~10_combout\,
	cout => \nios2_qsys_0|Add2~11\);

-- Location: LCCOMB_X34_Y28_N28
\nios2_qsys_0|Add2~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~12_combout\ = ((\nios2_qsys_0|E_src2\(6) $ (\nios2_qsys_0|E_src1\(6) $ (!\nios2_qsys_0|Add2~11\)))) # (GND)
-- \nios2_qsys_0|Add2~13\ = CARRY((\nios2_qsys_0|E_src2\(6) & ((\nios2_qsys_0|E_src1\(6)) # (!\nios2_qsys_0|Add2~11\))) # (!\nios2_qsys_0|E_src2\(6) & (\nios2_qsys_0|E_src1\(6) & !\nios2_qsys_0|Add2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(6),
	datab => \nios2_qsys_0|E_src1\(6),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~11\,
	combout => \nios2_qsys_0|Add2~12_combout\,
	cout => \nios2_qsys_0|Add2~13\);

-- Location: LCCOMB_X34_Y28_N30
\nios2_qsys_0|Add2~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~14_combout\ = (\nios2_qsys_0|E_src1\(7) & ((\nios2_qsys_0|E_src2\(7) & (\nios2_qsys_0|Add2~13\ & VCC)) # (!\nios2_qsys_0|E_src2\(7) & (!\nios2_qsys_0|Add2~13\)))) # (!\nios2_qsys_0|E_src1\(7) & ((\nios2_qsys_0|E_src2\(7) & 
-- (!\nios2_qsys_0|Add2~13\)) # (!\nios2_qsys_0|E_src2\(7) & ((\nios2_qsys_0|Add2~13\) # (GND)))))
-- \nios2_qsys_0|Add2~15\ = CARRY((\nios2_qsys_0|E_src1\(7) & (!\nios2_qsys_0|E_src2\(7) & !\nios2_qsys_0|Add2~13\)) # (!\nios2_qsys_0|E_src1\(7) & ((!\nios2_qsys_0|Add2~13\) # (!\nios2_qsys_0|E_src2\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(7),
	datab => \nios2_qsys_0|E_src2\(7),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~13\,
	combout => \nios2_qsys_0|Add2~14_combout\,
	cout => \nios2_qsys_0|Add2~15\);

-- Location: LCCOMB_X34_Y27_N0
\nios2_qsys_0|Add2~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~16_combout\ = ((\nios2_qsys_0|E_src1\(8) $ (\nios2_qsys_0|E_src2\(8) $ (!\nios2_qsys_0|Add2~15\)))) # (GND)
-- \nios2_qsys_0|Add2~17\ = CARRY((\nios2_qsys_0|E_src1\(8) & ((\nios2_qsys_0|E_src2\(8)) # (!\nios2_qsys_0|Add2~15\))) # (!\nios2_qsys_0|E_src1\(8) & (\nios2_qsys_0|E_src2\(8) & !\nios2_qsys_0|Add2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(8),
	datab => \nios2_qsys_0|E_src2\(8),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~15\,
	combout => \nios2_qsys_0|Add2~16_combout\,
	cout => \nios2_qsys_0|Add2~17\);

-- Location: LCCOMB_X34_Y27_N2
\nios2_qsys_0|Add2~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~18_combout\ = (\nios2_qsys_0|E_src1\(9) & ((\nios2_qsys_0|E_src2\(9) & (\nios2_qsys_0|Add2~17\ & VCC)) # (!\nios2_qsys_0|E_src2\(9) & (!\nios2_qsys_0|Add2~17\)))) # (!\nios2_qsys_0|E_src1\(9) & ((\nios2_qsys_0|E_src2\(9) & 
-- (!\nios2_qsys_0|Add2~17\)) # (!\nios2_qsys_0|E_src2\(9) & ((\nios2_qsys_0|Add2~17\) # (GND)))))
-- \nios2_qsys_0|Add2~19\ = CARRY((\nios2_qsys_0|E_src1\(9) & (!\nios2_qsys_0|E_src2\(9) & !\nios2_qsys_0|Add2~17\)) # (!\nios2_qsys_0|E_src1\(9) & ((!\nios2_qsys_0|Add2~17\) # (!\nios2_qsys_0|E_src2\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(9),
	datab => \nios2_qsys_0|E_src2\(9),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~17\,
	combout => \nios2_qsys_0|Add2~18_combout\,
	cout => \nios2_qsys_0|Add2~19\);

-- Location: LCCOMB_X34_Y27_N4
\nios2_qsys_0|Add2~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~20_combout\ = ((\nios2_qsys_0|E_src2\(10) $ (\nios2_qsys_0|E_src1\(10) $ (!\nios2_qsys_0|Add2~19\)))) # (GND)
-- \nios2_qsys_0|Add2~21\ = CARRY((\nios2_qsys_0|E_src2\(10) & ((\nios2_qsys_0|E_src1\(10)) # (!\nios2_qsys_0|Add2~19\))) # (!\nios2_qsys_0|E_src2\(10) & (\nios2_qsys_0|E_src1\(10) & !\nios2_qsys_0|Add2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(10),
	datab => \nios2_qsys_0|E_src1\(10),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~19\,
	combout => \nios2_qsys_0|Add2~20_combout\,
	cout => \nios2_qsys_0|Add2~21\);

-- Location: LCCOMB_X34_Y27_N6
\nios2_qsys_0|Add2~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~22_combout\ = (\nios2_qsys_0|E_src2\(11) & ((\nios2_qsys_0|E_src1\(11) & (\nios2_qsys_0|Add2~21\ & VCC)) # (!\nios2_qsys_0|E_src1\(11) & (!\nios2_qsys_0|Add2~21\)))) # (!\nios2_qsys_0|E_src2\(11) & ((\nios2_qsys_0|E_src1\(11) & 
-- (!\nios2_qsys_0|Add2~21\)) # (!\nios2_qsys_0|E_src1\(11) & ((\nios2_qsys_0|Add2~21\) # (GND)))))
-- \nios2_qsys_0|Add2~23\ = CARRY((\nios2_qsys_0|E_src2\(11) & (!\nios2_qsys_0|E_src1\(11) & !\nios2_qsys_0|Add2~21\)) # (!\nios2_qsys_0|E_src2\(11) & ((!\nios2_qsys_0|Add2~21\) # (!\nios2_qsys_0|E_src1\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(11),
	datab => \nios2_qsys_0|E_src1\(11),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~21\,
	combout => \nios2_qsys_0|Add2~22_combout\,
	cout => \nios2_qsys_0|Add2~23\);

-- Location: LCCOMB_X34_Y27_N8
\nios2_qsys_0|Add2~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~24_combout\ = ((\nios2_qsys_0|E_src1\(12) $ (\nios2_qsys_0|E_src2\(12) $ (!\nios2_qsys_0|Add2~23\)))) # (GND)
-- \nios2_qsys_0|Add2~25\ = CARRY((\nios2_qsys_0|E_src1\(12) & ((\nios2_qsys_0|E_src2\(12)) # (!\nios2_qsys_0|Add2~23\))) # (!\nios2_qsys_0|E_src1\(12) & (\nios2_qsys_0|E_src2\(12) & !\nios2_qsys_0|Add2~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(12),
	datab => \nios2_qsys_0|E_src2\(12),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~23\,
	combout => \nios2_qsys_0|Add2~24_combout\,
	cout => \nios2_qsys_0|Add2~25\);

-- Location: LCCOMB_X30_Y26_N16
\nios2_qsys_0|E_arith_result[12]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_arith_result[12]~4_combout\ = (\nios2_qsys_0|E_alu_sub~q\ & (\nios2_qsys_0|Add1~24_combout\)) # (!\nios2_qsys_0|E_alu_sub~q\ & ((\nios2_qsys_0|Add2~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_sub~q\,
	datab => \nios2_qsys_0|Add1~24_combout\,
	datad => \nios2_qsys_0|Add2~24_combout\,
	combout => \nios2_qsys_0|E_arith_result[12]~4_combout\);

-- Location: LCCOMB_X31_Y26_N0
\nios2_qsys_0|D_ctrl_break~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_break~1_combout\ = (\nios2_qsys_0|D_iw\(15) & (!\nios2_qsys_0|D_iw\(12) & (!\nios2_qsys_0|D_iw\(14) & \nios2_qsys_0|D_ctrl_break~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(15),
	datab => \nios2_qsys_0|D_iw\(12),
	datac => \nios2_qsys_0|D_iw\(14),
	datad => \nios2_qsys_0|D_ctrl_break~0_combout\,
	combout => \nios2_qsys_0|D_ctrl_break~1_combout\);

-- Location: FF_X31_Y26_N1
\nios2_qsys_0|R_ctrl_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_ctrl_break~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_break~q\);

-- Location: LCCOMB_X30_Y26_N22
\nios2_qsys_0|D_logic_op_raw[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_logic_op_raw[1]~0_combout\ = (\nios2_qsys_0|Equal2~1_combout\ & ((\nios2_qsys_0|Equal2~0_combout\ & (\nios2_qsys_0|D_iw\(15))) # (!\nios2_qsys_0|Equal2~0_combout\ & ((\nios2_qsys_0|D_iw\(4)))))) # (!\nios2_qsys_0|Equal2~1_combout\ & 
-- (((\nios2_qsys_0|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal2~1_combout\,
	datab => \nios2_qsys_0|Equal2~0_combout\,
	datac => \nios2_qsys_0|D_iw\(15),
	datad => \nios2_qsys_0|D_iw\(4),
	combout => \nios2_qsys_0|D_logic_op_raw[1]~0_combout\);

-- Location: FF_X30_Y26_N23
\nios2_qsys_0|R_compare_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_logic_op_raw[1]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_compare_op\(1));

-- Location: LCCOMB_X30_Y26_N28
\nios2_qsys_0|D_logic_op_raw[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_logic_op_raw[0]~1_combout\ = (\nios2_qsys_0|Equal2~1_combout\ & ((\nios2_qsys_0|Equal2~0_combout\ & (\nios2_qsys_0|D_iw\(14))) # (!\nios2_qsys_0|Equal2~0_combout\ & ((\nios2_qsys_0|D_iw\(3)))))) # (!\nios2_qsys_0|Equal2~1_combout\ & 
-- (((\nios2_qsys_0|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal2~1_combout\,
	datab => \nios2_qsys_0|D_iw\(14),
	datac => \nios2_qsys_0|D_iw\(3),
	datad => \nios2_qsys_0|Equal2~0_combout\,
	combout => \nios2_qsys_0|D_logic_op_raw[0]~1_combout\);

-- Location: FF_X30_Y26_N29
\nios2_qsys_0|R_compare_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_logic_op_raw[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_compare_op\(0));

-- Location: LCCOMB_X35_Y26_N14
\nios2_qsys_0|Add1~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~62_combout\ = (\nios2_qsys_0|E_arith_src2\(31) & ((\nios2_qsys_0|E_arith_src1\(31) & (!\nios2_qsys_0|Add1~61\)) # (!\nios2_qsys_0|E_arith_src1\(31) & ((\nios2_qsys_0|Add1~61\) # (GND))))) # (!\nios2_qsys_0|E_arith_src2\(31) & 
-- ((\nios2_qsys_0|E_arith_src1\(31) & (\nios2_qsys_0|Add1~61\ & VCC)) # (!\nios2_qsys_0|E_arith_src1\(31) & (!\nios2_qsys_0|Add1~61\))))
-- \nios2_qsys_0|Add1~63\ = CARRY((\nios2_qsys_0|E_arith_src2\(31) & ((!\nios2_qsys_0|Add1~61\) # (!\nios2_qsys_0|E_arith_src1\(31)))) # (!\nios2_qsys_0|E_arith_src2\(31) & (!\nios2_qsys_0|E_arith_src1\(31) & !\nios2_qsys_0|Add1~61\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_arith_src2\(31),
	datab => \nios2_qsys_0|E_arith_src1\(31),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~61\,
	combout => \nios2_qsys_0|Add1~62_combout\,
	cout => \nios2_qsys_0|Add1~63\);

-- Location: LCCOMB_X35_Y26_N16
\nios2_qsys_0|Add1~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~64_combout\ = \nios2_qsys_0|Add1~63\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \nios2_qsys_0|Add1~63\,
	combout => \nios2_qsys_0|Add1~64_combout\);

-- Location: LCCOMB_X34_Y27_N10
\nios2_qsys_0|Add2~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~26_combout\ = (\nios2_qsys_0|E_src1\(13) & ((\nios2_qsys_0|E_src2\(13) & (\nios2_qsys_0|Add2~25\ & VCC)) # (!\nios2_qsys_0|E_src2\(13) & (!\nios2_qsys_0|Add2~25\)))) # (!\nios2_qsys_0|E_src1\(13) & ((\nios2_qsys_0|E_src2\(13) & 
-- (!\nios2_qsys_0|Add2~25\)) # (!\nios2_qsys_0|E_src2\(13) & ((\nios2_qsys_0|Add2~25\) # (GND)))))
-- \nios2_qsys_0|Add2~27\ = CARRY((\nios2_qsys_0|E_src1\(13) & (!\nios2_qsys_0|E_src2\(13) & !\nios2_qsys_0|Add2~25\)) # (!\nios2_qsys_0|E_src1\(13) & ((!\nios2_qsys_0|Add2~25\) # (!\nios2_qsys_0|E_src2\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(13),
	datab => \nios2_qsys_0|E_src2\(13),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~25\,
	combout => \nios2_qsys_0|Add2~26_combout\,
	cout => \nios2_qsys_0|Add2~27\);

-- Location: LCCOMB_X34_Y27_N12
\nios2_qsys_0|Add2~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~28_combout\ = ((\nios2_qsys_0|E_src1\(14) $ (\nios2_qsys_0|E_src2\(14) $ (!\nios2_qsys_0|Add2~27\)))) # (GND)
-- \nios2_qsys_0|Add2~29\ = CARRY((\nios2_qsys_0|E_src1\(14) & ((\nios2_qsys_0|E_src2\(14)) # (!\nios2_qsys_0|Add2~27\))) # (!\nios2_qsys_0|E_src1\(14) & (\nios2_qsys_0|E_src2\(14) & !\nios2_qsys_0|Add2~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(14),
	datab => \nios2_qsys_0|E_src2\(14),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~27\,
	combout => \nios2_qsys_0|Add2~28_combout\,
	cout => \nios2_qsys_0|Add2~29\);

-- Location: LCCOMB_X34_Y27_N14
\nios2_qsys_0|Add2~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~30_combout\ = (\nios2_qsys_0|E_src2\(15) & ((\nios2_qsys_0|E_src1\(15) & (\nios2_qsys_0|Add2~29\ & VCC)) # (!\nios2_qsys_0|E_src1\(15) & (!\nios2_qsys_0|Add2~29\)))) # (!\nios2_qsys_0|E_src2\(15) & ((\nios2_qsys_0|E_src1\(15) & 
-- (!\nios2_qsys_0|Add2~29\)) # (!\nios2_qsys_0|E_src1\(15) & ((\nios2_qsys_0|Add2~29\) # (GND)))))
-- \nios2_qsys_0|Add2~31\ = CARRY((\nios2_qsys_0|E_src2\(15) & (!\nios2_qsys_0|E_src1\(15) & !\nios2_qsys_0|Add2~29\)) # (!\nios2_qsys_0|E_src2\(15) & ((!\nios2_qsys_0|Add2~29\) # (!\nios2_qsys_0|E_src1\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(15),
	datab => \nios2_qsys_0|E_src1\(15),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~29\,
	combout => \nios2_qsys_0|Add2~30_combout\,
	cout => \nios2_qsys_0|Add2~31\);

-- Location: LCCOMB_X34_Y27_N16
\nios2_qsys_0|Add2~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~32_combout\ = ((\nios2_qsys_0|E_src1\(16) $ (\nios2_qsys_0|E_src2\(16) $ (!\nios2_qsys_0|Add2~31\)))) # (GND)
-- \nios2_qsys_0|Add2~33\ = CARRY((\nios2_qsys_0|E_src1\(16) & ((\nios2_qsys_0|E_src2\(16)) # (!\nios2_qsys_0|Add2~31\))) # (!\nios2_qsys_0|E_src1\(16) & (\nios2_qsys_0|E_src2\(16) & !\nios2_qsys_0|Add2~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(16),
	datab => \nios2_qsys_0|E_src2\(16),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~31\,
	combout => \nios2_qsys_0|Add2~32_combout\,
	cout => \nios2_qsys_0|Add2~33\);

-- Location: LCCOMB_X34_Y27_N18
\nios2_qsys_0|Add2~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~34_combout\ = (\nios2_qsys_0|E_src1\(17) & ((\nios2_qsys_0|E_src2\(17) & (\nios2_qsys_0|Add2~33\ & VCC)) # (!\nios2_qsys_0|E_src2\(17) & (!\nios2_qsys_0|Add2~33\)))) # (!\nios2_qsys_0|E_src1\(17) & ((\nios2_qsys_0|E_src2\(17) & 
-- (!\nios2_qsys_0|Add2~33\)) # (!\nios2_qsys_0|E_src2\(17) & ((\nios2_qsys_0|Add2~33\) # (GND)))))
-- \nios2_qsys_0|Add2~35\ = CARRY((\nios2_qsys_0|E_src1\(17) & (!\nios2_qsys_0|E_src2\(17) & !\nios2_qsys_0|Add2~33\)) # (!\nios2_qsys_0|E_src1\(17) & ((!\nios2_qsys_0|Add2~33\) # (!\nios2_qsys_0|E_src2\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(17),
	datab => \nios2_qsys_0|E_src2\(17),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~33\,
	combout => \nios2_qsys_0|Add2~34_combout\,
	cout => \nios2_qsys_0|Add2~35\);

-- Location: LCCOMB_X34_Y27_N20
\nios2_qsys_0|Add2~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~36_combout\ = ((\nios2_qsys_0|E_src2\(18) $ (\nios2_qsys_0|E_src1\(18) $ (!\nios2_qsys_0|Add2~35\)))) # (GND)
-- \nios2_qsys_0|Add2~37\ = CARRY((\nios2_qsys_0|E_src2\(18) & ((\nios2_qsys_0|E_src1\(18)) # (!\nios2_qsys_0|Add2~35\))) # (!\nios2_qsys_0|E_src2\(18) & (\nios2_qsys_0|E_src1\(18) & !\nios2_qsys_0|Add2~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(18),
	datab => \nios2_qsys_0|E_src1\(18),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~35\,
	combout => \nios2_qsys_0|Add2~36_combout\,
	cout => \nios2_qsys_0|Add2~37\);

-- Location: LCCOMB_X34_Y27_N22
\nios2_qsys_0|Add2~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~38_combout\ = (\nios2_qsys_0|E_src1\(19) & ((\nios2_qsys_0|E_src2\(19) & (\nios2_qsys_0|Add2~37\ & VCC)) # (!\nios2_qsys_0|E_src2\(19) & (!\nios2_qsys_0|Add2~37\)))) # (!\nios2_qsys_0|E_src1\(19) & ((\nios2_qsys_0|E_src2\(19) & 
-- (!\nios2_qsys_0|Add2~37\)) # (!\nios2_qsys_0|E_src2\(19) & ((\nios2_qsys_0|Add2~37\) # (GND)))))
-- \nios2_qsys_0|Add2~39\ = CARRY((\nios2_qsys_0|E_src1\(19) & (!\nios2_qsys_0|E_src2\(19) & !\nios2_qsys_0|Add2~37\)) # (!\nios2_qsys_0|E_src1\(19) & ((!\nios2_qsys_0|Add2~37\) # (!\nios2_qsys_0|E_src2\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(19),
	datab => \nios2_qsys_0|E_src2\(19),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~37\,
	combout => \nios2_qsys_0|Add2~38_combout\,
	cout => \nios2_qsys_0|Add2~39\);

-- Location: LCCOMB_X34_Y27_N24
\nios2_qsys_0|Add2~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~40_combout\ = ((\nios2_qsys_0|E_src1\(20) $ (\nios2_qsys_0|E_src2\(20) $ (!\nios2_qsys_0|Add2~39\)))) # (GND)
-- \nios2_qsys_0|Add2~41\ = CARRY((\nios2_qsys_0|E_src1\(20) & ((\nios2_qsys_0|E_src2\(20)) # (!\nios2_qsys_0|Add2~39\))) # (!\nios2_qsys_0|E_src1\(20) & (\nios2_qsys_0|E_src2\(20) & !\nios2_qsys_0|Add2~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(20),
	datab => \nios2_qsys_0|E_src2\(20),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~39\,
	combout => \nios2_qsys_0|Add2~40_combout\,
	cout => \nios2_qsys_0|Add2~41\);

-- Location: LCCOMB_X34_Y27_N26
\nios2_qsys_0|Add2~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~42_combout\ = (\nios2_qsys_0|E_src1\(21) & ((\nios2_qsys_0|E_src2\(21) & (\nios2_qsys_0|Add2~41\ & VCC)) # (!\nios2_qsys_0|E_src2\(21) & (!\nios2_qsys_0|Add2~41\)))) # (!\nios2_qsys_0|E_src1\(21) & ((\nios2_qsys_0|E_src2\(21) & 
-- (!\nios2_qsys_0|Add2~41\)) # (!\nios2_qsys_0|E_src2\(21) & ((\nios2_qsys_0|Add2~41\) # (GND)))))
-- \nios2_qsys_0|Add2~43\ = CARRY((\nios2_qsys_0|E_src1\(21) & (!\nios2_qsys_0|E_src2\(21) & !\nios2_qsys_0|Add2~41\)) # (!\nios2_qsys_0|E_src1\(21) & ((!\nios2_qsys_0|Add2~41\) # (!\nios2_qsys_0|E_src2\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(21),
	datab => \nios2_qsys_0|E_src2\(21),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~41\,
	combout => \nios2_qsys_0|Add2~42_combout\,
	cout => \nios2_qsys_0|Add2~43\);

-- Location: LCCOMB_X34_Y27_N28
\nios2_qsys_0|Add2~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~44_combout\ = ((\nios2_qsys_0|E_src2\(22) $ (\nios2_qsys_0|E_src1\(22) $ (!\nios2_qsys_0|Add2~43\)))) # (GND)
-- \nios2_qsys_0|Add2~45\ = CARRY((\nios2_qsys_0|E_src2\(22) & ((\nios2_qsys_0|E_src1\(22)) # (!\nios2_qsys_0|Add2~43\))) # (!\nios2_qsys_0|E_src2\(22) & (\nios2_qsys_0|E_src1\(22) & !\nios2_qsys_0|Add2~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(22),
	datab => \nios2_qsys_0|E_src1\(22),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~43\,
	combout => \nios2_qsys_0|Add2~44_combout\,
	cout => \nios2_qsys_0|Add2~45\);

-- Location: LCCOMB_X34_Y27_N30
\nios2_qsys_0|Add2~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~46_combout\ = (\nios2_qsys_0|E_src1\(23) & ((\nios2_qsys_0|E_src2\(23) & (\nios2_qsys_0|Add2~45\ & VCC)) # (!\nios2_qsys_0|E_src2\(23) & (!\nios2_qsys_0|Add2~45\)))) # (!\nios2_qsys_0|E_src1\(23) & ((\nios2_qsys_0|E_src2\(23) & 
-- (!\nios2_qsys_0|Add2~45\)) # (!\nios2_qsys_0|E_src2\(23) & ((\nios2_qsys_0|Add2~45\) # (GND)))))
-- \nios2_qsys_0|Add2~47\ = CARRY((\nios2_qsys_0|E_src1\(23) & (!\nios2_qsys_0|E_src2\(23) & !\nios2_qsys_0|Add2~45\)) # (!\nios2_qsys_0|E_src1\(23) & ((!\nios2_qsys_0|Add2~45\) # (!\nios2_qsys_0|E_src2\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(23),
	datab => \nios2_qsys_0|E_src2\(23),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~45\,
	combout => \nios2_qsys_0|Add2~46_combout\,
	cout => \nios2_qsys_0|Add2~47\);

-- Location: LCCOMB_X34_Y26_N0
\nios2_qsys_0|Add2~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~48_combout\ = ((\nios2_qsys_0|E_src2\(24) $ (\nios2_qsys_0|E_src1\(24) $ (!\nios2_qsys_0|Add2~47\)))) # (GND)
-- \nios2_qsys_0|Add2~49\ = CARRY((\nios2_qsys_0|E_src2\(24) & ((\nios2_qsys_0|E_src1\(24)) # (!\nios2_qsys_0|Add2~47\))) # (!\nios2_qsys_0|E_src2\(24) & (\nios2_qsys_0|E_src1\(24) & !\nios2_qsys_0|Add2~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(24),
	datab => \nios2_qsys_0|E_src1\(24),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~47\,
	combout => \nios2_qsys_0|Add2~48_combout\,
	cout => \nios2_qsys_0|Add2~49\);

-- Location: LCCOMB_X34_Y26_N2
\nios2_qsys_0|Add2~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~50_combout\ = (\nios2_qsys_0|E_src1\(25) & ((\nios2_qsys_0|E_src2\(25) & (\nios2_qsys_0|Add2~49\ & VCC)) # (!\nios2_qsys_0|E_src2\(25) & (!\nios2_qsys_0|Add2~49\)))) # (!\nios2_qsys_0|E_src1\(25) & ((\nios2_qsys_0|E_src2\(25) & 
-- (!\nios2_qsys_0|Add2~49\)) # (!\nios2_qsys_0|E_src2\(25) & ((\nios2_qsys_0|Add2~49\) # (GND)))))
-- \nios2_qsys_0|Add2~51\ = CARRY((\nios2_qsys_0|E_src1\(25) & (!\nios2_qsys_0|E_src2\(25) & !\nios2_qsys_0|Add2~49\)) # (!\nios2_qsys_0|E_src1\(25) & ((!\nios2_qsys_0|Add2~49\) # (!\nios2_qsys_0|E_src2\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(25),
	datab => \nios2_qsys_0|E_src2\(25),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~49\,
	combout => \nios2_qsys_0|Add2~50_combout\,
	cout => \nios2_qsys_0|Add2~51\);

-- Location: LCCOMB_X34_Y26_N4
\nios2_qsys_0|Add2~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~52_combout\ = ((\nios2_qsys_0|E_src2\(26) $ (\nios2_qsys_0|E_src1\(26) $ (!\nios2_qsys_0|Add2~51\)))) # (GND)
-- \nios2_qsys_0|Add2~53\ = CARRY((\nios2_qsys_0|E_src2\(26) & ((\nios2_qsys_0|E_src1\(26)) # (!\nios2_qsys_0|Add2~51\))) # (!\nios2_qsys_0|E_src2\(26) & (\nios2_qsys_0|E_src1\(26) & !\nios2_qsys_0|Add2~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(26),
	datab => \nios2_qsys_0|E_src1\(26),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~51\,
	combout => \nios2_qsys_0|Add2~52_combout\,
	cout => \nios2_qsys_0|Add2~53\);

-- Location: LCCOMB_X34_Y26_N6
\nios2_qsys_0|Add2~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~54_combout\ = (\nios2_qsys_0|E_src1\(27) & ((\nios2_qsys_0|E_src2\(27) & (\nios2_qsys_0|Add2~53\ & VCC)) # (!\nios2_qsys_0|E_src2\(27) & (!\nios2_qsys_0|Add2~53\)))) # (!\nios2_qsys_0|E_src1\(27) & ((\nios2_qsys_0|E_src2\(27) & 
-- (!\nios2_qsys_0|Add2~53\)) # (!\nios2_qsys_0|E_src2\(27) & ((\nios2_qsys_0|Add2~53\) # (GND)))))
-- \nios2_qsys_0|Add2~55\ = CARRY((\nios2_qsys_0|E_src1\(27) & (!\nios2_qsys_0|E_src2\(27) & !\nios2_qsys_0|Add2~53\)) # (!\nios2_qsys_0|E_src1\(27) & ((!\nios2_qsys_0|Add2~53\) # (!\nios2_qsys_0|E_src2\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(27),
	datab => \nios2_qsys_0|E_src2\(27),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~53\,
	combout => \nios2_qsys_0|Add2~54_combout\,
	cout => \nios2_qsys_0|Add2~55\);

-- Location: LCCOMB_X34_Y26_N8
\nios2_qsys_0|Add2~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~56_combout\ = ((\nios2_qsys_0|E_src2\(28) $ (\nios2_qsys_0|E_src1\(28) $ (!\nios2_qsys_0|Add2~55\)))) # (GND)
-- \nios2_qsys_0|Add2~57\ = CARRY((\nios2_qsys_0|E_src2\(28) & ((\nios2_qsys_0|E_src1\(28)) # (!\nios2_qsys_0|Add2~55\))) # (!\nios2_qsys_0|E_src2\(28) & (\nios2_qsys_0|E_src1\(28) & !\nios2_qsys_0|Add2~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(28),
	datab => \nios2_qsys_0|E_src1\(28),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~55\,
	combout => \nios2_qsys_0|Add2~56_combout\,
	cout => \nios2_qsys_0|Add2~57\);

-- Location: LCCOMB_X34_Y26_N10
\nios2_qsys_0|Add2~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~58_combout\ = (\nios2_qsys_0|E_src2\(29) & ((\nios2_qsys_0|E_src1\(29) & (\nios2_qsys_0|Add2~57\ & VCC)) # (!\nios2_qsys_0|E_src1\(29) & (!\nios2_qsys_0|Add2~57\)))) # (!\nios2_qsys_0|E_src2\(29) & ((\nios2_qsys_0|E_src1\(29) & 
-- (!\nios2_qsys_0|Add2~57\)) # (!\nios2_qsys_0|E_src1\(29) & ((\nios2_qsys_0|Add2~57\) # (GND)))))
-- \nios2_qsys_0|Add2~59\ = CARRY((\nios2_qsys_0|E_src2\(29) & (!\nios2_qsys_0|E_src1\(29) & !\nios2_qsys_0|Add2~57\)) # (!\nios2_qsys_0|E_src2\(29) & ((!\nios2_qsys_0|Add2~57\) # (!\nios2_qsys_0|E_src1\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(29),
	datab => \nios2_qsys_0|E_src1\(29),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~57\,
	combout => \nios2_qsys_0|Add2~58_combout\,
	cout => \nios2_qsys_0|Add2~59\);

-- Location: LCCOMB_X34_Y26_N12
\nios2_qsys_0|Add2~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~60_combout\ = ((\nios2_qsys_0|E_src2\(30) $ (\nios2_qsys_0|E_src1\(30) $ (!\nios2_qsys_0|Add2~59\)))) # (GND)
-- \nios2_qsys_0|Add2~61\ = CARRY((\nios2_qsys_0|E_src2\(30) & ((\nios2_qsys_0|E_src1\(30)) # (!\nios2_qsys_0|Add2~59\))) # (!\nios2_qsys_0|E_src2\(30) & (\nios2_qsys_0|E_src1\(30) & !\nios2_qsys_0|Add2~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(30),
	datab => \nios2_qsys_0|E_src1\(30),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~59\,
	combout => \nios2_qsys_0|Add2~60_combout\,
	cout => \nios2_qsys_0|Add2~61\);

-- Location: LCCOMB_X34_Y26_N14
\nios2_qsys_0|Add2~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~62_combout\ = (\nios2_qsys_0|E_arith_src1\(31) & ((\nios2_qsys_0|E_arith_src2\(31) & (\nios2_qsys_0|Add2~61\ & VCC)) # (!\nios2_qsys_0|E_arith_src2\(31) & (!\nios2_qsys_0|Add2~61\)))) # (!\nios2_qsys_0|E_arith_src1\(31) & 
-- ((\nios2_qsys_0|E_arith_src2\(31) & (!\nios2_qsys_0|Add2~61\)) # (!\nios2_qsys_0|E_arith_src2\(31) & ((\nios2_qsys_0|Add2~61\) # (GND)))))
-- \nios2_qsys_0|Add2~63\ = CARRY((\nios2_qsys_0|E_arith_src1\(31) & (!\nios2_qsys_0|E_arith_src2\(31) & !\nios2_qsys_0|Add2~61\)) # (!\nios2_qsys_0|E_arith_src1\(31) & ((!\nios2_qsys_0|Add2~61\) # (!\nios2_qsys_0|E_arith_src2\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_arith_src1\(31),
	datab => \nios2_qsys_0|E_arith_src2\(31),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~61\,
	combout => \nios2_qsys_0|Add2~62_combout\,
	cout => \nios2_qsys_0|Add2~63\);

-- Location: LCCOMB_X34_Y26_N16
\nios2_qsys_0|Add2~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~64_combout\ = !\nios2_qsys_0|Add2~63\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \nios2_qsys_0|Add2~63\,
	combout => \nios2_qsys_0|Add2~64_combout\);

-- Location: LCCOMB_X30_Y26_N8
\nios2_qsys_0|E_arith_result[32]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_arith_result[32]~6_combout\ = (\nios2_qsys_0|E_alu_sub~q\ & (\nios2_qsys_0|Add1~64_combout\)) # (!\nios2_qsys_0|E_alu_sub~q\ & ((\nios2_qsys_0|Add2~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add1~64_combout\,
	datac => \nios2_qsys_0|Add2~64_combout\,
	datad => \nios2_qsys_0|E_alu_sub~q\,
	combout => \nios2_qsys_0|E_arith_result[32]~6_combout\);

-- Location: LCCOMB_X34_Y29_N18
\nios2_qsys_0|E_logic_result[23]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[23]~15_combout\ = (\nios2_qsys_0|E_src2\(23) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src1\(23)))))) # (!\nios2_qsys_0|E_src2\(23) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src1\(23)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src1\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(23),
	datab => \nios2_qsys_0|R_logic_op\(1),
	datac => \nios2_qsys_0|R_logic_op\(0),
	datad => \nios2_qsys_0|E_src1\(23),
	combout => \nios2_qsys_0|E_logic_result[23]~15_combout\);

-- Location: LCCOMB_X35_Y28_N4
\nios2_qsys_0|E_logic_result[1]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[1]~12_combout\ = (\nios2_qsys_0|E_src2\(1) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src1\(1)))))) # (!\nios2_qsys_0|E_src2\(1) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src1\(1)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(1),
	datab => \nios2_qsys_0|R_logic_op\(0),
	datac => \nios2_qsys_0|R_logic_op\(1),
	datad => \nios2_qsys_0|E_src1\(1),
	combout => \nios2_qsys_0|E_logic_result[1]~12_combout\);

-- Location: LCCOMB_X36_Y27_N12
\nios2_qsys_0|E_logic_result[21]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[21]~13_combout\ = (\nios2_qsys_0|E_src1\(21) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src2\(21)))))) # (!\nios2_qsys_0|E_src1\(21) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src2\(21)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src2\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(1),
	datab => \nios2_qsys_0|R_logic_op\(0),
	datac => \nios2_qsys_0|E_src1\(21),
	datad => \nios2_qsys_0|E_src2\(21),
	combout => \nios2_qsys_0|E_logic_result[21]~13_combout\);

-- Location: LCCOMB_X34_Y29_N0
\nios2_qsys_0|Equal122~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal122~3_combout\ = (!\nios2_qsys_0|E_logic_result[1]~12_combout\ & !\nios2_qsys_0|E_logic_result[21]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|E_logic_result[1]~12_combout\,
	datad => \nios2_qsys_0|E_logic_result[21]~13_combout\,
	combout => \nios2_qsys_0|Equal122~3_combout\);

-- Location: LCCOMB_X34_Y29_N10
\nios2_qsys_0|E_logic_result[10]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[10]~5_combout\ = (\nios2_qsys_0|E_src2\(10) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src1\(10)))))) # (!\nios2_qsys_0|E_src2\(10) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src1\(10)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src1\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(10),
	datab => \nios2_qsys_0|R_logic_op\(1),
	datac => \nios2_qsys_0|R_logic_op\(0),
	datad => \nios2_qsys_0|E_src1\(10),
	combout => \nios2_qsys_0|E_logic_result[10]~5_combout\);

-- Location: LCCOMB_X34_Y29_N6
\nios2_qsys_0|E_logic_result[8]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[8]~7_combout\ = (\nios2_qsys_0|E_src1\(8) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src2\(8)))))) # (!\nios2_qsys_0|E_src1\(8) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src2\(8)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src2\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(0),
	datab => \nios2_qsys_0|E_src1\(8),
	datac => \nios2_qsys_0|R_logic_op\(1),
	datad => \nios2_qsys_0|E_src2\(8),
	combout => \nios2_qsys_0|E_logic_result[8]~7_combout\);

-- Location: LCCOMB_X35_Y28_N12
\nios2_qsys_0|E_logic_result[7]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[7]~8_combout\ = (\nios2_qsys_0|E_src2\(7) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|E_src1\(7) & \nios2_qsys_0|R_logic_op\(0)))))) # (!\nios2_qsys_0|E_src2\(7) & ((\nios2_qsys_0|E_src1\(7) & 
-- (\nios2_qsys_0|R_logic_op\(1))) # (!\nios2_qsys_0|E_src1\(7) & (!\nios2_qsys_0|R_logic_op\(1) & !\nios2_qsys_0|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(7),
	datab => \nios2_qsys_0|E_src1\(7),
	datac => \nios2_qsys_0|R_logic_op\(1),
	datad => \nios2_qsys_0|R_logic_op\(0),
	combout => \nios2_qsys_0|E_logic_result[7]~8_combout\);

-- Location: LCCOMB_X34_Y29_N22
\nios2_qsys_0|Equal122~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal122~2_combout\ = (!\nios2_qsys_0|E_logic_result[10]~5_combout\ & (!\nios2_qsys_0|E_logic_result[8]~7_combout\ & (!\nios2_qsys_0|E_logic_result[7]~8_combout\ & !\nios2_qsys_0|E_logic_result[9]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[10]~5_combout\,
	datab => \nios2_qsys_0|E_logic_result[8]~7_combout\,
	datac => \nios2_qsys_0|E_logic_result[7]~8_combout\,
	datad => \nios2_qsys_0|E_logic_result[9]~6_combout\,
	combout => \nios2_qsys_0|Equal122~2_combout\);

-- Location: LCCOMB_X36_Y27_N22
\nios2_qsys_0|E_logic_result[22]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[22]~14_combout\ = (\nios2_qsys_0|E_src1\(22) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src2\(22)))))) # (!\nios2_qsys_0|E_src1\(22) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src2\(22)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src2\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(1),
	datab => \nios2_qsys_0|R_logic_op\(0),
	datac => \nios2_qsys_0|E_src1\(22),
	datad => \nios2_qsys_0|E_src2\(22),
	combout => \nios2_qsys_0|E_logic_result[22]~14_combout\);

-- Location: LCCOMB_X34_Y29_N20
\nios2_qsys_0|Equal122~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal122~4_combout\ = (!\nios2_qsys_0|E_logic_result[23]~15_combout\ & (\nios2_qsys_0|Equal122~3_combout\ & (\nios2_qsys_0|Equal122~2_combout\ & !\nios2_qsys_0|E_logic_result[22]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[23]~15_combout\,
	datab => \nios2_qsys_0|Equal122~3_combout\,
	datac => \nios2_qsys_0|Equal122~2_combout\,
	datad => \nios2_qsys_0|E_logic_result[22]~14_combout\,
	combout => \nios2_qsys_0|Equal122~4_combout\);

-- Location: LCCOMB_X35_Y28_N2
\nios2_qsys_0|E_logic_result[6]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[6]~11_combout\ = (\nios2_qsys_0|E_src1\(6) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|E_src2\(6) & \nios2_qsys_0|R_logic_op\(0)))))) # (!\nios2_qsys_0|E_src1\(6) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- (\nios2_qsys_0|E_src2\(6))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|E_src2\(6) & !\nios2_qsys_0|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(1),
	datab => \nios2_qsys_0|E_src1\(6),
	datac => \nios2_qsys_0|E_src2\(6),
	datad => \nios2_qsys_0|R_logic_op\(0),
	combout => \nios2_qsys_0|E_logic_result[6]~11_combout\);

-- Location: LCCOMB_X34_Y29_N14
\nios2_qsys_0|E_logic_result[12]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[12]~3_combout\ = (\nios2_qsys_0|E_src1\(12) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src2\(12)))))) # (!\nios2_qsys_0|E_src1\(12) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src2\(12)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src2\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(0),
	datab => \nios2_qsys_0|E_src1\(12),
	datac => \nios2_qsys_0|R_logic_op\(1),
	datad => \nios2_qsys_0|E_src2\(12),
	combout => \nios2_qsys_0|E_logic_result[12]~3_combout\);

-- Location: LCCOMB_X30_Y28_N22
\nios2_qsys_0|Equal122~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal122~1_combout\ = (!\nios2_qsys_0|E_logic_result[6]~11_combout\ & (!\nios2_qsys_0|E_logic_result[11]~4_combout\ & (!\nios2_qsys_0|E_logic_result[12]~3_combout\ & !\nios2_qsys_0|E_logic_result[13]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[6]~11_combout\,
	datab => \nios2_qsys_0|E_logic_result[11]~4_combout\,
	datac => \nios2_qsys_0|E_logic_result[12]~3_combout\,
	datad => \nios2_qsys_0|E_logic_result[13]~2_combout\,
	combout => \nios2_qsys_0|Equal122~1_combout\);

-- Location: LCCOMB_X35_Y28_N6
\nios2_qsys_0|E_logic_result[3]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[3]~9_combout\ = (\nios2_qsys_0|E_src1\(3) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|E_src2\(3) & \nios2_qsys_0|R_logic_op\(0)))))) # (!\nios2_qsys_0|E_src1\(3) & ((\nios2_qsys_0|E_src2\(3) & 
-- (\nios2_qsys_0|R_logic_op\(1))) # (!\nios2_qsys_0|E_src2\(3) & (!\nios2_qsys_0|R_logic_op\(1) & !\nios2_qsys_0|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(3),
	datab => \nios2_qsys_0|E_src2\(3),
	datac => \nios2_qsys_0|R_logic_op\(1),
	datad => \nios2_qsys_0|R_logic_op\(0),
	combout => \nios2_qsys_0|E_logic_result[3]~9_combout\);

-- Location: LCCOMB_X35_Y28_N10
\nios2_qsys_0|E_logic_result[5]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[5]~1_combout\ = (\nios2_qsys_0|E_src1\(5) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|E_src2\(5) & \nios2_qsys_0|R_logic_op\(0)))))) # (!\nios2_qsys_0|E_src1\(5) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- (\nios2_qsys_0|E_src2\(5))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|E_src2\(5) & !\nios2_qsys_0|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(1),
	datab => \nios2_qsys_0|E_src1\(5),
	datac => \nios2_qsys_0|E_src2\(5),
	datad => \nios2_qsys_0|R_logic_op\(0),
	combout => \nios2_qsys_0|E_logic_result[5]~1_combout\);

-- Location: LCCOMB_X31_Y28_N30
\nios2_qsys_0|Equal122~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal122~0_combout\ = (!\nios2_qsys_0|E_logic_result[3]~9_combout\ & (!\nios2_qsys_0|E_logic_result[4]~10_combout\ & (!\nios2_qsys_0|E_logic_result[2]~0_combout\ & !\nios2_qsys_0|E_logic_result[5]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[3]~9_combout\,
	datab => \nios2_qsys_0|E_logic_result[4]~10_combout\,
	datac => \nios2_qsys_0|E_logic_result[2]~0_combout\,
	datad => \nios2_qsys_0|E_logic_result[5]~1_combout\,
	combout => \nios2_qsys_0|Equal122~0_combout\);

-- Location: LCCOMB_X35_Y29_N16
\nios2_qsys_0|E_logic_result[25]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[25]~17_combout\ = (\nios2_qsys_0|E_src2\(25) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src1\(25)))))) # (!\nios2_qsys_0|E_src2\(25) & ((\nios2_qsys_0|E_src1\(25) & 
-- ((\nios2_qsys_0|R_logic_op\(1)))) # (!\nios2_qsys_0|E_src1\(25) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(0),
	datab => \nios2_qsys_0|E_src2\(25),
	datac => \nios2_qsys_0|E_src1\(25),
	datad => \nios2_qsys_0|R_logic_op\(1),
	combout => \nios2_qsys_0|E_logic_result[25]~17_combout\);

-- Location: LCCOMB_X34_Y26_N30
\nios2_qsys_0|E_logic_result[27]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[27]~19_combout\ = (\nios2_qsys_0|E_src2\(27) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|E_src1\(27) & \nios2_qsys_0|R_logic_op\(0)))))) # (!\nios2_qsys_0|E_src2\(27) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- (\nios2_qsys_0|E_src1\(27))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|E_src1\(27) & !\nios2_qsys_0|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(27),
	datab => \nios2_qsys_0|R_logic_op\(1),
	datac => \nios2_qsys_0|E_src1\(27),
	datad => \nios2_qsys_0|R_logic_op\(0),
	combout => \nios2_qsys_0|E_logic_result[27]~19_combout\);

-- Location: LCCOMB_X34_Y26_N18
\nios2_qsys_0|E_logic_result[24]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[24]~16_combout\ = (\nios2_qsys_0|E_src2\(24) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src1\(24)))))) # (!\nios2_qsys_0|E_src2\(24) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src1\(24)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src1\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(0),
	datab => \nios2_qsys_0|R_logic_op\(1),
	datac => \nios2_qsys_0|E_src2\(24),
	datad => \nios2_qsys_0|E_src1\(24),
	combout => \nios2_qsys_0|E_logic_result[24]~16_combout\);

-- Location: LCCOMB_X34_Y26_N24
\nios2_qsys_0|Equal122~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal122~5_combout\ = (!\nios2_qsys_0|E_logic_result[25]~17_combout\ & (!\nios2_qsys_0|E_logic_result[26]~18_combout\ & (!\nios2_qsys_0|E_logic_result[27]~19_combout\ & !\nios2_qsys_0|E_logic_result[24]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[25]~17_combout\,
	datab => \nios2_qsys_0|E_logic_result[26]~18_combout\,
	datac => \nios2_qsys_0|E_logic_result[27]~19_combout\,
	datad => \nios2_qsys_0|E_logic_result[24]~16_combout\,
	combout => \nios2_qsys_0|Equal122~5_combout\);

-- Location: LCCOMB_X36_Y26_N10
\nios2_qsys_0|E_logic_result[31]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[31]~23_combout\ = (\nios2_qsys_0|E_src2\(31) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|E_src1\(31) & \nios2_qsys_0|R_logic_op\(0)))))) # (!\nios2_qsys_0|E_src2\(31) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- (\nios2_qsys_0|E_src1\(31))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|E_src1\(31) & !\nios2_qsys_0|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(1),
	datab => \nios2_qsys_0|E_src2\(31),
	datac => \nios2_qsys_0|E_src1\(31),
	datad => \nios2_qsys_0|R_logic_op\(0),
	combout => \nios2_qsys_0|E_logic_result[31]~23_combout\);

-- Location: LCCOMB_X36_Y26_N16
\nios2_qsys_0|E_logic_result[28]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[28]~21_combout\ = (\nios2_qsys_0|E_src2\(28) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|E_src1\(28) & \nios2_qsys_0|R_logic_op\(0)))))) # (!\nios2_qsys_0|E_src2\(28) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- (\nios2_qsys_0|E_src1\(28))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|E_src1\(28) & !\nios2_qsys_0|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(1),
	datab => \nios2_qsys_0|E_src2\(28),
	datac => \nios2_qsys_0|E_src1\(28),
	datad => \nios2_qsys_0|R_logic_op\(0),
	combout => \nios2_qsys_0|E_logic_result[28]~21_combout\);

-- Location: LCCOMB_X36_Y26_N4
\nios2_qsys_0|Equal122~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal122~6_combout\ = (!\nios2_qsys_0|E_logic_result[31]~23_combout\ & (!\nios2_qsys_0|E_logic_result[30]~22_combout\ & (!\nios2_qsys_0|E_logic_result[14]~20_combout\ & !\nios2_qsys_0|E_logic_result[28]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[31]~23_combout\,
	datab => \nios2_qsys_0|E_logic_result[30]~22_combout\,
	datac => \nios2_qsys_0|E_logic_result[14]~20_combout\,
	datad => \nios2_qsys_0|E_logic_result[28]~21_combout\,
	combout => \nios2_qsys_0|Equal122~6_combout\);

-- Location: LCCOMB_X36_Y27_N8
\nios2_qsys_0|E_logic_result[20]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[20]~28_combout\ = (\nios2_qsys_0|E_src1\(20) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src2\(20)))))) # (!\nios2_qsys_0|E_src1\(20) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src2\(20)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src2\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(1),
	datab => \nios2_qsys_0|R_logic_op\(0),
	datac => \nios2_qsys_0|E_src1\(20),
	datad => \nios2_qsys_0|E_src2\(20),
	combout => \nios2_qsys_0|E_logic_result[20]~28_combout\);

-- Location: LCCOMB_X34_Y26_N26
\nios2_qsys_0|E_logic_result[29]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[29]~26_combout\ = (\nios2_qsys_0|E_src2\(29) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src1\(29)))))) # (!\nios2_qsys_0|E_src2\(29) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src1\(29)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src1\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(0),
	datab => \nios2_qsys_0|R_logic_op\(1),
	datac => \nios2_qsys_0|E_src2\(29),
	datad => \nios2_qsys_0|E_src1\(29),
	combout => \nios2_qsys_0|E_logic_result[29]~26_combout\);

-- Location: LCCOMB_X31_Y27_N30
\nios2_qsys_0|E_logic_result[19]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[19]~27_combout\ = (\nios2_qsys_0|E_src1\(19) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src2\(19)))))) # (!\nios2_qsys_0|E_src1\(19) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src2\(19)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src2\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(1),
	datab => \nios2_qsys_0|E_src1\(19),
	datac => \nios2_qsys_0|R_logic_op\(0),
	datad => \nios2_qsys_0|E_src2\(19),
	combout => \nios2_qsys_0|E_logic_result[19]~27_combout\);

-- Location: LCCOMB_X36_Y26_N22
\nios2_qsys_0|Equal122~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal122~7_combout\ = (!\nios2_qsys_0|E_logic_result[20]~28_combout\ & (!\nios2_qsys_0|E_logic_result[0]~25_combout\ & (!\nios2_qsys_0|E_logic_result[29]~26_combout\ & !\nios2_qsys_0|E_logic_result[19]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[20]~28_combout\,
	datab => \nios2_qsys_0|E_logic_result[0]~25_combout\,
	datac => \nios2_qsys_0|E_logic_result[29]~26_combout\,
	datad => \nios2_qsys_0|E_logic_result[19]~27_combout\,
	combout => \nios2_qsys_0|Equal122~7_combout\);

-- Location: LCCOMB_X31_Y27_N16
\nios2_qsys_0|E_logic_result[18]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[18]~29_combout\ = (\nios2_qsys_0|E_src2\(18) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src1\(18)))))) # (!\nios2_qsys_0|E_src2\(18) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src1\(18)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src1\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(0),
	datab => \nios2_qsys_0|E_src2\(18),
	datac => \nios2_qsys_0|R_logic_op\(1),
	datad => \nios2_qsys_0|E_src1\(18),
	combout => \nios2_qsys_0|E_logic_result[18]~29_combout\);

-- Location: LCCOMB_X32_Y27_N14
\nios2_qsys_0|E_logic_result[16]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[16]~31_combout\ = (\nios2_qsys_0|E_src2\(16) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|E_src1\(16) & \nios2_qsys_0|R_logic_op\(0)))))) # (!\nios2_qsys_0|E_src2\(16) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- (\nios2_qsys_0|E_src1\(16))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|E_src1\(16) & !\nios2_qsys_0|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(16),
	datab => \nios2_qsys_0|R_logic_op\(1),
	datac => \nios2_qsys_0|E_src1\(16),
	datad => \nios2_qsys_0|R_logic_op\(0),
	combout => \nios2_qsys_0|E_logic_result[16]~31_combout\);

-- Location: LCCOMB_X32_Y27_N4
\nios2_qsys_0|E_logic_result[17]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[17]~30_combout\ = (\nios2_qsys_0|E_src2\(17) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src1\(17)))))) # (!\nios2_qsys_0|E_src2\(17) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src1\(17)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src1\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(0),
	datab => \nios2_qsys_0|R_logic_op\(1),
	datac => \nios2_qsys_0|E_src2\(17),
	datad => \nios2_qsys_0|E_src1\(17),
	combout => \nios2_qsys_0|E_logic_result[17]~30_combout\);

-- Location: LCCOMB_X32_Y27_N16
\nios2_qsys_0|E_logic_result[15]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[15]~32_combout\ = (\nios2_qsys_0|E_src2\(15) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src1\(15)))))) # (!\nios2_qsys_0|E_src2\(15) & ((\nios2_qsys_0|E_src1\(15) & 
-- ((\nios2_qsys_0|R_logic_op\(1)))) # (!\nios2_qsys_0|E_src1\(15) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(0),
	datab => \nios2_qsys_0|E_src2\(15),
	datac => \nios2_qsys_0|E_src1\(15),
	datad => \nios2_qsys_0|R_logic_op\(1),
	combout => \nios2_qsys_0|E_logic_result[15]~32_combout\);

-- Location: LCCOMB_X32_Y27_N10
\nios2_qsys_0|Equal122~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal122~8_combout\ = (!\nios2_qsys_0|E_logic_result[18]~29_combout\ & (!\nios2_qsys_0|E_logic_result[16]~31_combout\ & (!\nios2_qsys_0|E_logic_result[17]~30_combout\ & !\nios2_qsys_0|E_logic_result[15]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[18]~29_combout\,
	datab => \nios2_qsys_0|E_logic_result[16]~31_combout\,
	datac => \nios2_qsys_0|E_logic_result[17]~30_combout\,
	datad => \nios2_qsys_0|E_logic_result[15]~32_combout\,
	combout => \nios2_qsys_0|Equal122~8_combout\);

-- Location: LCCOMB_X36_Y26_N0
\nios2_qsys_0|Equal122~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal122~9_combout\ = (\nios2_qsys_0|Equal122~5_combout\ & (\nios2_qsys_0|Equal122~6_combout\ & (\nios2_qsys_0|Equal122~7_combout\ & \nios2_qsys_0|Equal122~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal122~5_combout\,
	datab => \nios2_qsys_0|Equal122~6_combout\,
	datac => \nios2_qsys_0|Equal122~7_combout\,
	datad => \nios2_qsys_0|Equal122~8_combout\,
	combout => \nios2_qsys_0|Equal122~9_combout\);

-- Location: LCCOMB_X30_Y26_N10
\nios2_qsys_0|Equal122~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal122~10_combout\ = (\nios2_qsys_0|Equal122~4_combout\ & (\nios2_qsys_0|Equal122~1_combout\ & (\nios2_qsys_0|Equal122~0_combout\ & \nios2_qsys_0|Equal122~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal122~4_combout\,
	datab => \nios2_qsys_0|Equal122~1_combout\,
	datac => \nios2_qsys_0|Equal122~0_combout\,
	datad => \nios2_qsys_0|Equal122~9_combout\,
	combout => \nios2_qsys_0|Equal122~10_combout\);

-- Location: LCCOMB_X30_Y26_N2
\nios2_qsys_0|E_cmp_result~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_cmp_result~0_combout\ = (\nios2_qsys_0|R_compare_op\(1) & ((\nios2_qsys_0|R_compare_op\(0) & ((!\nios2_qsys_0|Equal122~10_combout\))) # (!\nios2_qsys_0|R_compare_op\(0) & (\nios2_qsys_0|E_arith_result[32]~6_combout\)))) # 
-- (!\nios2_qsys_0|R_compare_op\(1) & ((\nios2_qsys_0|R_compare_op\(0) & (!\nios2_qsys_0|E_arith_result[32]~6_combout\)) # (!\nios2_qsys_0|R_compare_op\(0) & ((\nios2_qsys_0|Equal122~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_compare_op\(1),
	datab => \nios2_qsys_0|R_compare_op\(0),
	datac => \nios2_qsys_0|E_arith_result[32]~6_combout\,
	datad => \nios2_qsys_0|Equal122~10_combout\,
	combout => \nios2_qsys_0|E_cmp_result~0_combout\);

-- Location: FF_X30_Y26_N3
\nios2_qsys_0|W_cmp_result\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_cmp_result~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_cmp_result~q\);

-- Location: LCCOMB_X31_Y29_N16
\nios2_qsys_0|Equal101~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal101~1_combout\ = (\nios2_qsys_0|Equal2~0_combout\ & (!\nios2_qsys_0|D_iw\(12) & (\nios2_qsys_0|Equal2~1_combout\ & \nios2_qsys_0|Equal101~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal2~0_combout\,
	datab => \nios2_qsys_0|D_iw\(12),
	datac => \nios2_qsys_0|Equal2~1_combout\,
	datad => \nios2_qsys_0|Equal101~0_combout\,
	combout => \nios2_qsys_0|Equal101~1_combout\);

-- Location: LCCOMB_X31_Y26_N24
\nios2_qsys_0|Equal101~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal101~8_combout\ = (!\nios2_qsys_0|D_iw\(15) & !\nios2_qsys_0|D_iw\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(15),
	datac => \nios2_qsys_0|D_iw\(13),
	combout => \nios2_qsys_0|Equal101~8_combout\);

-- Location: LCCOMB_X31_Y26_N28
\nios2_qsys_0|D_ctrl_force_src2_zero~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_force_src2_zero~4_combout\ = (\nios2_qsys_0|D_iw\(15)) # ((\nios2_qsys_0|D_iw\(13)) # (!\nios2_qsys_0|Equal101~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(15),
	datab => \nios2_qsys_0|D_iw\(13),
	datac => \nios2_qsys_0|Equal101~1_combout\,
	combout => \nios2_qsys_0|D_ctrl_force_src2_zero~4_combout\);

-- Location: LCCOMB_X31_Y26_N2
\nios2_qsys_0|D_ctrl_uncond_cti_non_br~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_uncond_cti_non_br~0_combout\ = (\nios2_qsys_0|D_ctrl_jmp_direct~0_combout\) # (((\nios2_qsys_0|Equal101~1_combout\ & !\nios2_qsys_0|Equal101~8_combout\)) # (!\nios2_qsys_0|D_ctrl_force_src2_zero~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal101~1_combout\,
	datab => \nios2_qsys_0|Equal101~8_combout\,
	datac => \nios2_qsys_0|D_ctrl_jmp_direct~0_combout\,
	datad => \nios2_qsys_0|D_ctrl_force_src2_zero~4_combout\,
	combout => \nios2_qsys_0|D_ctrl_uncond_cti_non_br~0_combout\);

-- Location: FF_X31_Y26_N3
\nios2_qsys_0|R_ctrl_uncond_cti_non_br\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_ctrl_uncond_cti_non_br~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_uncond_cti_non_br~q\);

-- Location: LCCOMB_X30_Y26_N20
\nios2_qsys_0|F_pc_sel_nxt~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_sel_nxt~0_combout\ = (\nios2_qsys_0|R_ctrl_uncond_cti_non_br~q\) # ((\nios2_qsys_0|W_cmp_result~q\ & \nios2_qsys_0|R_ctrl_br~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|W_cmp_result~q\,
	datac => \nios2_qsys_0|R_ctrl_br~q\,
	datad => \nios2_qsys_0|R_ctrl_uncond_cti_non_br~q\,
	combout => \nios2_qsys_0|F_pc_sel_nxt~0_combout\);

-- Location: LCCOMB_X30_Y26_N14
\nios2_qsys_0|F_pc_no_crst_nxt[10]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_no_crst_nxt[10]~8_combout\ = (\nios2_qsys_0|F_pc_plus_one[10]~20_combout\ & (!\nios2_qsys_0|R_ctrl_break~q\ & ((\nios2_qsys_0|R_ctrl_exception~q\) # (!\nios2_qsys_0|F_pc_sel_nxt~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc_plus_one[10]~20_combout\,
	datab => \nios2_qsys_0|R_ctrl_exception~q\,
	datac => \nios2_qsys_0|R_ctrl_break~q\,
	datad => \nios2_qsys_0|F_pc_sel_nxt~0_combout\,
	combout => \nios2_qsys_0|F_pc_no_crst_nxt[10]~8_combout\);

-- Location: LCCOMB_X30_Y26_N0
\nios2_qsys_0|F_pc_sel_nxt.10~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_sel_nxt.10~0_combout\ = (!\nios2_qsys_0|R_ctrl_exception~q\ & (!\nios2_qsys_0|R_ctrl_break~q\ & \nios2_qsys_0|F_pc_sel_nxt~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|R_ctrl_exception~q\,
	datac => \nios2_qsys_0|R_ctrl_break~q\,
	datad => \nios2_qsys_0|F_pc_sel_nxt~0_combout\,
	combout => \nios2_qsys_0|F_pc_sel_nxt.10~0_combout\);

-- Location: LCCOMB_X30_Y26_N4
\nios2_qsys_0|F_pc_no_crst_nxt[10]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_no_crst_nxt[10]~4_combout\ = (!\nios2_qsys_0|R_ctrl_exception~q\ & (!\nios2_qsys_0|F_pc_no_crst_nxt[10]~8_combout\ & ((!\nios2_qsys_0|F_pc_sel_nxt.10~0_combout\) # (!\nios2_qsys_0|E_arith_result[12]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_arith_result[12]~4_combout\,
	datab => \nios2_qsys_0|R_ctrl_exception~q\,
	datac => \nios2_qsys_0|F_pc_no_crst_nxt[10]~8_combout\,
	datad => \nios2_qsys_0|F_pc_sel_nxt.10~0_combout\,
	combout => \nios2_qsys_0|F_pc_no_crst_nxt[10]~4_combout\);

-- Location: FF_X30_Y26_N5
\nios2_qsys_0|F_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_pc_no_crst_nxt[10]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|F_pc\(10));

-- Location: LCCOMB_X30_Y27_N16
\nios2_qsys_0|F_pc[2]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc[2]~5_combout\ = (\nios2_qsys_0|E_alu_sub~q\ & (\nios2_qsys_0|Add1~8_combout\)) # (!\nios2_qsys_0|E_alu_sub~q\ & ((\nios2_qsys_0|Add2~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_sub~q\,
	datab => \nios2_qsys_0|Add1~8_combout\,
	datad => \nios2_qsys_0|Add2~8_combout\,
	combout => \nios2_qsys_0|F_pc[2]~5_combout\);

-- Location: LCCOMB_X30_Y25_N6
\nios2_qsys_0|F_pc_plus_one[2]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_plus_one[2]~4_combout\ = (\nios2_qsys_0|F_pc\(2) & (\nios2_qsys_0|F_pc_plus_one[1]~3\ $ (GND))) # (!\nios2_qsys_0|F_pc\(2) & (!\nios2_qsys_0|F_pc_plus_one[1]~3\ & VCC))
-- \nios2_qsys_0|F_pc_plus_one[2]~5\ = CARRY((\nios2_qsys_0|F_pc\(2) & !\nios2_qsys_0|F_pc_plus_one[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc\(2),
	datad => VCC,
	cin => \nios2_qsys_0|F_pc_plus_one[1]~3\,
	combout => \nios2_qsys_0|F_pc_plus_one[2]~4_combout\,
	cout => \nios2_qsys_0|F_pc_plus_one[2]~5\);

-- Location: FF_X30_Y27_N17
\nios2_qsys_0|F_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_pc[2]~5_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[2]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \nios2_qsys_0|ALT_INV_W_status_reg_pie_inst_nxt~0_combout\,
	sload => \nios2_qsys_0|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \nios2_qsys_0|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|F_pc\(2));

-- Location: LCCOMB_X30_Y25_N8
\nios2_qsys_0|F_pc_plus_one[3]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_plus_one[3]~6_combout\ = (\nios2_qsys_0|F_pc\(3) & (!\nios2_qsys_0|F_pc_plus_one[2]~5\)) # (!\nios2_qsys_0|F_pc\(3) & ((\nios2_qsys_0|F_pc_plus_one[2]~5\) # (GND)))
-- \nios2_qsys_0|F_pc_plus_one[3]~7\ = CARRY((!\nios2_qsys_0|F_pc_plus_one[2]~5\) # (!\nios2_qsys_0|F_pc\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc\(3),
	datad => VCC,
	cin => \nios2_qsys_0|F_pc_plus_one[2]~5\,
	combout => \nios2_qsys_0|F_pc_plus_one[3]~6_combout\,
	cout => \nios2_qsys_0|F_pc_plus_one[3]~7\);

-- Location: LCCOMB_X30_Y26_N24
\nios2_qsys_0|F_pc_no_crst_nxt[3]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_no_crst_nxt[3]~7_combout\ = ((\nios2_qsys_0|F_pc_sel_nxt.10~0_combout\ & ((\nios2_qsys_0|E_arith_result[5]~0_combout\))) # (!\nios2_qsys_0|F_pc_sel_nxt.10~0_combout\ & (\nios2_qsys_0|F_pc_plus_one[3]~6_combout\))) # 
-- (!\nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc_plus_one[3]~6_combout\,
	datab => \nios2_qsys_0|F_pc_sel_nxt.10~0_combout\,
	datac => \nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\,
	datad => \nios2_qsys_0|E_arith_result[5]~0_combout\,
	combout => \nios2_qsys_0|F_pc_no_crst_nxt[3]~7_combout\);

-- Location: FF_X30_Y26_N25
\nios2_qsys_0|F_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_pc_no_crst_nxt[3]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|F_pc\(3));

-- Location: LCCOMB_X30_Y25_N10
\nios2_qsys_0|F_pc_plus_one[4]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_plus_one[4]~8_combout\ = (\nios2_qsys_0|F_pc\(4) & (\nios2_qsys_0|F_pc_plus_one[3]~7\ $ (GND))) # (!\nios2_qsys_0|F_pc\(4) & (!\nios2_qsys_0|F_pc_plus_one[3]~7\ & VCC))
-- \nios2_qsys_0|F_pc_plus_one[4]~9\ = CARRY((\nios2_qsys_0|F_pc\(4) & !\nios2_qsys_0|F_pc_plus_one[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|F_pc\(4),
	datad => VCC,
	cin => \nios2_qsys_0|F_pc_plus_one[3]~7\,
	combout => \nios2_qsys_0|F_pc_plus_one[4]~8_combout\,
	cout => \nios2_qsys_0|F_pc_plus_one[4]~9\);

-- Location: FF_X30_Y27_N19
\nios2_qsys_0|F_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_pc[4]~4_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[4]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \nios2_qsys_0|ALT_INV_W_status_reg_pie_inst_nxt~0_combout\,
	sload => \nios2_qsys_0|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \nios2_qsys_0|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|F_pc\(4));

-- Location: LCCOMB_X30_Y25_N12
\nios2_qsys_0|F_pc_plus_one[5]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_plus_one[5]~10_combout\ = (\nios2_qsys_0|F_pc\(5) & (!\nios2_qsys_0|F_pc_plus_one[4]~9\)) # (!\nios2_qsys_0|F_pc\(5) & ((\nios2_qsys_0|F_pc_plus_one[4]~9\) # (GND)))
-- \nios2_qsys_0|F_pc_plus_one[5]~11\ = CARRY((!\nios2_qsys_0|F_pc_plus_one[4]~9\) # (!\nios2_qsys_0|F_pc\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|F_pc\(5),
	datad => VCC,
	cin => \nios2_qsys_0|F_pc_plus_one[4]~9\,
	combout => \nios2_qsys_0|F_pc_plus_one[5]~10_combout\,
	cout => \nios2_qsys_0|F_pc_plus_one[5]~11\);

-- Location: LCCOMB_X30_Y25_N14
\nios2_qsys_0|F_pc_plus_one[6]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_plus_one[6]~12_combout\ = (\nios2_qsys_0|F_pc\(6) & (\nios2_qsys_0|F_pc_plus_one[5]~11\ $ (GND))) # (!\nios2_qsys_0|F_pc\(6) & (!\nios2_qsys_0|F_pc_plus_one[5]~11\ & VCC))
-- \nios2_qsys_0|F_pc_plus_one[6]~13\ = CARRY((\nios2_qsys_0|F_pc\(6) & !\nios2_qsys_0|F_pc_plus_one[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc\(6),
	datad => VCC,
	cin => \nios2_qsys_0|F_pc_plus_one[5]~11\,
	combout => \nios2_qsys_0|F_pc_plus_one[6]~12_combout\,
	cout => \nios2_qsys_0|F_pc_plus_one[6]~13\);

-- Location: LCCOMB_X30_Y25_N16
\nios2_qsys_0|F_pc_plus_one[7]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_plus_one[7]~14_combout\ = (\nios2_qsys_0|F_pc\(7) & (!\nios2_qsys_0|F_pc_plus_one[6]~13\)) # (!\nios2_qsys_0|F_pc\(7) & ((\nios2_qsys_0|F_pc_plus_one[6]~13\) # (GND)))
-- \nios2_qsys_0|F_pc_plus_one[7]~15\ = CARRY((!\nios2_qsys_0|F_pc_plus_one[6]~13\) # (!\nios2_qsys_0|F_pc\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc\(7),
	datad => VCC,
	cin => \nios2_qsys_0|F_pc_plus_one[6]~13\,
	combout => \nios2_qsys_0|F_pc_plus_one[7]~14_combout\,
	cout => \nios2_qsys_0|F_pc_plus_one[7]~15\);

-- Location: LCCOMB_X30_Y25_N18
\nios2_qsys_0|F_pc_plus_one[8]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_plus_one[8]~16_combout\ = (\nios2_qsys_0|F_pc\(8) & (\nios2_qsys_0|F_pc_plus_one[7]~15\ $ (GND))) # (!\nios2_qsys_0|F_pc\(8) & (!\nios2_qsys_0|F_pc_plus_one[7]~15\ & VCC))
-- \nios2_qsys_0|F_pc_plus_one[8]~17\ = CARRY((\nios2_qsys_0|F_pc\(8) & !\nios2_qsys_0|F_pc_plus_one[7]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|F_pc\(8),
	datad => VCC,
	cin => \nios2_qsys_0|F_pc_plus_one[7]~15\,
	combout => \nios2_qsys_0|F_pc_plus_one[8]~16_combout\,
	cout => \nios2_qsys_0|F_pc_plus_one[8]~17\);

-- Location: LCCOMB_X30_Y25_N20
\nios2_qsys_0|F_pc_plus_one[9]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_plus_one[9]~18_combout\ = (\nios2_qsys_0|F_pc\(9) & (!\nios2_qsys_0|F_pc_plus_one[8]~17\)) # (!\nios2_qsys_0|F_pc\(9) & ((\nios2_qsys_0|F_pc_plus_one[8]~17\) # (GND)))
-- \nios2_qsys_0|F_pc_plus_one[9]~19\ = CARRY((!\nios2_qsys_0|F_pc_plus_one[8]~17\) # (!\nios2_qsys_0|F_pc\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|F_pc\(9),
	datad => VCC,
	cin => \nios2_qsys_0|F_pc_plus_one[8]~17\,
	combout => \nios2_qsys_0|F_pc_plus_one[9]~18_combout\,
	cout => \nios2_qsys_0|F_pc_plus_one[9]~19\);

-- Location: LCCOMB_X30_Y25_N22
\nios2_qsys_0|F_pc_plus_one[10]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_plus_one[10]~20_combout\ = (\nios2_qsys_0|F_pc\(10) & (!\nios2_qsys_0|F_pc_plus_one[9]~19\ & VCC)) # (!\nios2_qsys_0|F_pc\(10) & (\nios2_qsys_0|F_pc_plus_one[9]~19\ $ (GND)))
-- \nios2_qsys_0|F_pc_plus_one[10]~21\ = CARRY((!\nios2_qsys_0|F_pc\(10) & !\nios2_qsys_0|F_pc_plus_one[9]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|F_pc\(10),
	datad => VCC,
	cin => \nios2_qsys_0|F_pc_plus_one[9]~19\,
	combout => \nios2_qsys_0|F_pc_plus_one[10]~20_combout\,
	cout => \nios2_qsys_0|F_pc_plus_one[10]~21\);

-- Location: FF_X32_Y29_N29
\nios2_qsys_0|E_src1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src1[12]~2_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[10]~20_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|R_src1~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(12));

-- Location: LCCOMB_X35_Y27_N10
\nios2_qsys_0|Add1~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~26_combout\ = (\nios2_qsys_0|E_src2\(13) & ((\nios2_qsys_0|E_src1\(13) & (!\nios2_qsys_0|Add1~25\)) # (!\nios2_qsys_0|E_src1\(13) & ((\nios2_qsys_0|Add1~25\) # (GND))))) # (!\nios2_qsys_0|E_src2\(13) & ((\nios2_qsys_0|E_src1\(13) & 
-- (\nios2_qsys_0|Add1~25\ & VCC)) # (!\nios2_qsys_0|E_src1\(13) & (!\nios2_qsys_0|Add1~25\))))
-- \nios2_qsys_0|Add1~27\ = CARRY((\nios2_qsys_0|E_src2\(13) & ((!\nios2_qsys_0|Add1~25\) # (!\nios2_qsys_0|E_src1\(13)))) # (!\nios2_qsys_0|E_src2\(13) & (!\nios2_qsys_0|E_src1\(13) & !\nios2_qsys_0|Add1~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(13),
	datab => \nios2_qsys_0|E_src1\(13),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~25\,
	combout => \nios2_qsys_0|Add1~26_combout\,
	cout => \nios2_qsys_0|Add1~27\);

-- Location: LCCOMB_X35_Y27_N12
\nios2_qsys_0|Add1~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~28_combout\ = ((\nios2_qsys_0|E_src1\(14) $ (\nios2_qsys_0|E_src2\(14) $ (\nios2_qsys_0|Add1~27\)))) # (GND)
-- \nios2_qsys_0|Add1~29\ = CARRY((\nios2_qsys_0|E_src1\(14) & ((!\nios2_qsys_0|Add1~27\) # (!\nios2_qsys_0|E_src2\(14)))) # (!\nios2_qsys_0|E_src1\(14) & (!\nios2_qsys_0|E_src2\(14) & !\nios2_qsys_0|Add1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(14),
	datab => \nios2_qsys_0|E_src2\(14),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~27\,
	combout => \nios2_qsys_0|Add1~28_combout\,
	cout => \nios2_qsys_0|Add1~29\);

-- Location: LCCOMB_X35_Y27_N14
\nios2_qsys_0|Add1~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~30_combout\ = (\nios2_qsys_0|E_src2\(15) & ((\nios2_qsys_0|E_src1\(15) & (!\nios2_qsys_0|Add1~29\)) # (!\nios2_qsys_0|E_src1\(15) & ((\nios2_qsys_0|Add1~29\) # (GND))))) # (!\nios2_qsys_0|E_src2\(15) & ((\nios2_qsys_0|E_src1\(15) & 
-- (\nios2_qsys_0|Add1~29\ & VCC)) # (!\nios2_qsys_0|E_src1\(15) & (!\nios2_qsys_0|Add1~29\))))
-- \nios2_qsys_0|Add1~31\ = CARRY((\nios2_qsys_0|E_src2\(15) & ((!\nios2_qsys_0|Add1~29\) # (!\nios2_qsys_0|E_src1\(15)))) # (!\nios2_qsys_0|E_src2\(15) & (!\nios2_qsys_0|E_src1\(15) & !\nios2_qsys_0|Add1~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(15),
	datab => \nios2_qsys_0|E_src1\(15),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~29\,
	combout => \nios2_qsys_0|Add1~30_combout\,
	cout => \nios2_qsys_0|Add1~31\);

-- Location: LCCOMB_X35_Y27_N16
\nios2_qsys_0|Add1~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~32_combout\ = ((\nios2_qsys_0|E_src1\(16) $ (\nios2_qsys_0|E_src2\(16) $ (\nios2_qsys_0|Add1~31\)))) # (GND)
-- \nios2_qsys_0|Add1~33\ = CARRY((\nios2_qsys_0|E_src1\(16) & ((!\nios2_qsys_0|Add1~31\) # (!\nios2_qsys_0|E_src2\(16)))) # (!\nios2_qsys_0|E_src1\(16) & (!\nios2_qsys_0|E_src2\(16) & !\nios2_qsys_0|Add1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(16),
	datab => \nios2_qsys_0|E_src2\(16),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~31\,
	combout => \nios2_qsys_0|Add1~32_combout\,
	cout => \nios2_qsys_0|Add1~33\);

-- Location: LCCOMB_X35_Y27_N18
\nios2_qsys_0|Add1~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~34_combout\ = (\nios2_qsys_0|E_src2\(17) & ((\nios2_qsys_0|E_src1\(17) & (!\nios2_qsys_0|Add1~33\)) # (!\nios2_qsys_0|E_src1\(17) & ((\nios2_qsys_0|Add1~33\) # (GND))))) # (!\nios2_qsys_0|E_src2\(17) & ((\nios2_qsys_0|E_src1\(17) & 
-- (\nios2_qsys_0|Add1~33\ & VCC)) # (!\nios2_qsys_0|E_src1\(17) & (!\nios2_qsys_0|Add1~33\))))
-- \nios2_qsys_0|Add1~35\ = CARRY((\nios2_qsys_0|E_src2\(17) & ((!\nios2_qsys_0|Add1~33\) # (!\nios2_qsys_0|E_src1\(17)))) # (!\nios2_qsys_0|E_src2\(17) & (!\nios2_qsys_0|E_src1\(17) & !\nios2_qsys_0|Add1~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(17),
	datab => \nios2_qsys_0|E_src1\(17),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~33\,
	combout => \nios2_qsys_0|Add1~34_combout\,
	cout => \nios2_qsys_0|Add1~35\);

-- Location: LCCOMB_X35_Y27_N20
\nios2_qsys_0|Add1~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~36_combout\ = ((\nios2_qsys_0|E_src1\(18) $ (\nios2_qsys_0|E_src2\(18) $ (\nios2_qsys_0|Add1~35\)))) # (GND)
-- \nios2_qsys_0|Add1~37\ = CARRY((\nios2_qsys_0|E_src1\(18) & ((!\nios2_qsys_0|Add1~35\) # (!\nios2_qsys_0|E_src2\(18)))) # (!\nios2_qsys_0|E_src1\(18) & (!\nios2_qsys_0|E_src2\(18) & !\nios2_qsys_0|Add1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(18),
	datab => \nios2_qsys_0|E_src2\(18),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~35\,
	combout => \nios2_qsys_0|Add1~36_combout\,
	cout => \nios2_qsys_0|Add1~37\);

-- Location: LCCOMB_X35_Y27_N22
\nios2_qsys_0|Add1~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~38_combout\ = (\nios2_qsys_0|E_src2\(19) & ((\nios2_qsys_0|E_src1\(19) & (!\nios2_qsys_0|Add1~37\)) # (!\nios2_qsys_0|E_src1\(19) & ((\nios2_qsys_0|Add1~37\) # (GND))))) # (!\nios2_qsys_0|E_src2\(19) & ((\nios2_qsys_0|E_src1\(19) & 
-- (\nios2_qsys_0|Add1~37\ & VCC)) # (!\nios2_qsys_0|E_src1\(19) & (!\nios2_qsys_0|Add1~37\))))
-- \nios2_qsys_0|Add1~39\ = CARRY((\nios2_qsys_0|E_src2\(19) & ((!\nios2_qsys_0|Add1~37\) # (!\nios2_qsys_0|E_src1\(19)))) # (!\nios2_qsys_0|E_src2\(19) & (!\nios2_qsys_0|E_src1\(19) & !\nios2_qsys_0|Add1~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(19),
	datab => \nios2_qsys_0|E_src1\(19),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~37\,
	combout => \nios2_qsys_0|Add1~38_combout\,
	cout => \nios2_qsys_0|Add1~39\);

-- Location: LCCOMB_X35_Y27_N24
\nios2_qsys_0|Add1~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~40_combout\ = ((\nios2_qsys_0|E_src1\(20) $ (\nios2_qsys_0|E_src2\(20) $ (\nios2_qsys_0|Add1~39\)))) # (GND)
-- \nios2_qsys_0|Add1~41\ = CARRY((\nios2_qsys_0|E_src1\(20) & ((!\nios2_qsys_0|Add1~39\) # (!\nios2_qsys_0|E_src2\(20)))) # (!\nios2_qsys_0|E_src1\(20) & (!\nios2_qsys_0|E_src2\(20) & !\nios2_qsys_0|Add1~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(20),
	datab => \nios2_qsys_0|E_src2\(20),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~39\,
	combout => \nios2_qsys_0|Add1~40_combout\,
	cout => \nios2_qsys_0|Add1~41\);

-- Location: LCCOMB_X35_Y27_N26
\nios2_qsys_0|Add1~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~42_combout\ = (\nios2_qsys_0|E_src2\(21) & ((\nios2_qsys_0|E_src1\(21) & (!\nios2_qsys_0|Add1~41\)) # (!\nios2_qsys_0|E_src1\(21) & ((\nios2_qsys_0|Add1~41\) # (GND))))) # (!\nios2_qsys_0|E_src2\(21) & ((\nios2_qsys_0|E_src1\(21) & 
-- (\nios2_qsys_0|Add1~41\ & VCC)) # (!\nios2_qsys_0|E_src1\(21) & (!\nios2_qsys_0|Add1~41\))))
-- \nios2_qsys_0|Add1~43\ = CARRY((\nios2_qsys_0|E_src2\(21) & ((!\nios2_qsys_0|Add1~41\) # (!\nios2_qsys_0|E_src1\(21)))) # (!\nios2_qsys_0|E_src2\(21) & (!\nios2_qsys_0|E_src1\(21) & !\nios2_qsys_0|Add1~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(21),
	datab => \nios2_qsys_0|E_src1\(21),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~41\,
	combout => \nios2_qsys_0|Add1~42_combout\,
	cout => \nios2_qsys_0|Add1~43\);

-- Location: LCCOMB_X35_Y27_N28
\nios2_qsys_0|Add1~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~44_combout\ = ((\nios2_qsys_0|E_src1\(22) $ (\nios2_qsys_0|E_src2\(22) $ (\nios2_qsys_0|Add1~43\)))) # (GND)
-- \nios2_qsys_0|Add1~45\ = CARRY((\nios2_qsys_0|E_src1\(22) & ((!\nios2_qsys_0|Add1~43\) # (!\nios2_qsys_0|E_src2\(22)))) # (!\nios2_qsys_0|E_src1\(22) & (!\nios2_qsys_0|E_src2\(22) & !\nios2_qsys_0|Add1~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(22),
	datab => \nios2_qsys_0|E_src2\(22),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~43\,
	combout => \nios2_qsys_0|Add1~44_combout\,
	cout => \nios2_qsys_0|Add1~45\);

-- Location: LCCOMB_X35_Y27_N30
\nios2_qsys_0|Add1~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~46_combout\ = (\nios2_qsys_0|E_src1\(23) & ((\nios2_qsys_0|E_src2\(23) & (!\nios2_qsys_0|Add1~45\)) # (!\nios2_qsys_0|E_src2\(23) & (\nios2_qsys_0|Add1~45\ & VCC)))) # (!\nios2_qsys_0|E_src1\(23) & ((\nios2_qsys_0|E_src2\(23) & 
-- ((\nios2_qsys_0|Add1~45\) # (GND))) # (!\nios2_qsys_0|E_src2\(23) & (!\nios2_qsys_0|Add1~45\))))
-- \nios2_qsys_0|Add1~47\ = CARRY((\nios2_qsys_0|E_src1\(23) & (\nios2_qsys_0|E_src2\(23) & !\nios2_qsys_0|Add1~45\)) # (!\nios2_qsys_0|E_src1\(23) & ((\nios2_qsys_0|E_src2\(23)) # (!\nios2_qsys_0|Add1~45\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(23),
	datab => \nios2_qsys_0|E_src2\(23),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~45\,
	combout => \nios2_qsys_0|Add1~46_combout\,
	cout => \nios2_qsys_0|Add1~47\);

-- Location: LCCOMB_X35_Y26_N0
\nios2_qsys_0|Add1~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~48_combout\ = ((\nios2_qsys_0|E_src2\(24) $ (\nios2_qsys_0|E_src1\(24) $ (\nios2_qsys_0|Add1~47\)))) # (GND)
-- \nios2_qsys_0|Add1~49\ = CARRY((\nios2_qsys_0|E_src2\(24) & (\nios2_qsys_0|E_src1\(24) & !\nios2_qsys_0|Add1~47\)) # (!\nios2_qsys_0|E_src2\(24) & ((\nios2_qsys_0|E_src1\(24)) # (!\nios2_qsys_0|Add1~47\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(24),
	datab => \nios2_qsys_0|E_src1\(24),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~47\,
	combout => \nios2_qsys_0|Add1~48_combout\,
	cout => \nios2_qsys_0|Add1~49\);

-- Location: LCCOMB_X35_Y26_N2
\nios2_qsys_0|Add1~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~50_combout\ = (\nios2_qsys_0|E_src2\(25) & ((\nios2_qsys_0|E_src1\(25) & (!\nios2_qsys_0|Add1~49\)) # (!\nios2_qsys_0|E_src1\(25) & ((\nios2_qsys_0|Add1~49\) # (GND))))) # (!\nios2_qsys_0|E_src2\(25) & ((\nios2_qsys_0|E_src1\(25) & 
-- (\nios2_qsys_0|Add1~49\ & VCC)) # (!\nios2_qsys_0|E_src1\(25) & (!\nios2_qsys_0|Add1~49\))))
-- \nios2_qsys_0|Add1~51\ = CARRY((\nios2_qsys_0|E_src2\(25) & ((!\nios2_qsys_0|Add1~49\) # (!\nios2_qsys_0|E_src1\(25)))) # (!\nios2_qsys_0|E_src2\(25) & (!\nios2_qsys_0|E_src1\(25) & !\nios2_qsys_0|Add1~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(25),
	datab => \nios2_qsys_0|E_src1\(25),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~49\,
	combout => \nios2_qsys_0|Add1~50_combout\,
	cout => \nios2_qsys_0|Add1~51\);

-- Location: LCCOMB_X35_Y26_N4
\nios2_qsys_0|Add1~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~52_combout\ = ((\nios2_qsys_0|E_src2\(26) $ (\nios2_qsys_0|E_src1\(26) $ (\nios2_qsys_0|Add1~51\)))) # (GND)
-- \nios2_qsys_0|Add1~53\ = CARRY((\nios2_qsys_0|E_src2\(26) & (\nios2_qsys_0|E_src1\(26) & !\nios2_qsys_0|Add1~51\)) # (!\nios2_qsys_0|E_src2\(26) & ((\nios2_qsys_0|E_src1\(26)) # (!\nios2_qsys_0|Add1~51\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(26),
	datab => \nios2_qsys_0|E_src1\(26),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~51\,
	combout => \nios2_qsys_0|Add1~52_combout\,
	cout => \nios2_qsys_0|Add1~53\);

-- Location: LCCOMB_X35_Y26_N6
\nios2_qsys_0|Add1~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~54_combout\ = (\nios2_qsys_0|E_src1\(27) & ((\nios2_qsys_0|E_src2\(27) & (!\nios2_qsys_0|Add1~53\)) # (!\nios2_qsys_0|E_src2\(27) & (\nios2_qsys_0|Add1~53\ & VCC)))) # (!\nios2_qsys_0|E_src1\(27) & ((\nios2_qsys_0|E_src2\(27) & 
-- ((\nios2_qsys_0|Add1~53\) # (GND))) # (!\nios2_qsys_0|E_src2\(27) & (!\nios2_qsys_0|Add1~53\))))
-- \nios2_qsys_0|Add1~55\ = CARRY((\nios2_qsys_0|E_src1\(27) & (\nios2_qsys_0|E_src2\(27) & !\nios2_qsys_0|Add1~53\)) # (!\nios2_qsys_0|E_src1\(27) & ((\nios2_qsys_0|E_src2\(27)) # (!\nios2_qsys_0|Add1~53\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(27),
	datab => \nios2_qsys_0|E_src2\(27),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~53\,
	combout => \nios2_qsys_0|Add1~54_combout\,
	cout => \nios2_qsys_0|Add1~55\);

-- Location: LCCOMB_X35_Y26_N8
\nios2_qsys_0|Add1~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~56_combout\ = ((\nios2_qsys_0|E_src2\(28) $ (\nios2_qsys_0|E_src1\(28) $ (\nios2_qsys_0|Add1~55\)))) # (GND)
-- \nios2_qsys_0|Add1~57\ = CARRY((\nios2_qsys_0|E_src2\(28) & (\nios2_qsys_0|E_src1\(28) & !\nios2_qsys_0|Add1~55\)) # (!\nios2_qsys_0|E_src2\(28) & ((\nios2_qsys_0|E_src1\(28)) # (!\nios2_qsys_0|Add1~55\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(28),
	datab => \nios2_qsys_0|E_src1\(28),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~55\,
	combout => \nios2_qsys_0|Add1~56_combout\,
	cout => \nios2_qsys_0|Add1~57\);

-- Location: LCCOMB_X35_Y26_N10
\nios2_qsys_0|Add1~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~58_combout\ = (\nios2_qsys_0|E_src1\(29) & ((\nios2_qsys_0|E_src2\(29) & (!\nios2_qsys_0|Add1~57\)) # (!\nios2_qsys_0|E_src2\(29) & (\nios2_qsys_0|Add1~57\ & VCC)))) # (!\nios2_qsys_0|E_src1\(29) & ((\nios2_qsys_0|E_src2\(29) & 
-- ((\nios2_qsys_0|Add1~57\) # (GND))) # (!\nios2_qsys_0|E_src2\(29) & (!\nios2_qsys_0|Add1~57\))))
-- \nios2_qsys_0|Add1~59\ = CARRY((\nios2_qsys_0|E_src1\(29) & (\nios2_qsys_0|E_src2\(29) & !\nios2_qsys_0|Add1~57\)) # (!\nios2_qsys_0|E_src1\(29) & ((\nios2_qsys_0|E_src2\(29)) # (!\nios2_qsys_0|Add1~57\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(29),
	datab => \nios2_qsys_0|E_src2\(29),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~57\,
	combout => \nios2_qsys_0|Add1~58_combout\,
	cout => \nios2_qsys_0|Add1~59\);

-- Location: LCCOMB_X35_Y26_N12
\nios2_qsys_0|Add1~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~60_combout\ = ((\nios2_qsys_0|E_src1\(30) $ (\nios2_qsys_0|E_src2\(30) $ (\nios2_qsys_0|Add1~59\)))) # (GND)
-- \nios2_qsys_0|Add1~61\ = CARRY((\nios2_qsys_0|E_src1\(30) & ((!\nios2_qsys_0|Add1~59\) # (!\nios2_qsys_0|E_src2\(30)))) # (!\nios2_qsys_0|E_src1\(30) & (!\nios2_qsys_0|E_src2\(30) & !\nios2_qsys_0|Add1~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(30),
	datab => \nios2_qsys_0|E_src2\(30),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~59\,
	combout => \nios2_qsys_0|Add1~60_combout\,
	cout => \nios2_qsys_0|Add1~61\);

-- Location: LCCOMB_X36_Y26_N18
\nios2_qsys_0|E_alu_result[31]~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[31]~65_combout\ = (\nios2_qsys_0|W_alu_result[21]~14_combout\ & ((\nios2_qsys_0|W_alu_result[21]~15_combout\) # ((\nios2_qsys_0|E_logic_result[31]~23_combout\)))) # (!\nios2_qsys_0|W_alu_result[21]~14_combout\ & 
-- (!\nios2_qsys_0|W_alu_result[21]~15_combout\ & (\nios2_qsys_0|Add2~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[21]~14_combout\,
	datab => \nios2_qsys_0|W_alu_result[21]~15_combout\,
	datac => \nios2_qsys_0|Add2~62_combout\,
	datad => \nios2_qsys_0|E_logic_result[31]~23_combout\,
	combout => \nios2_qsys_0|E_alu_result[31]~65_combout\);

-- Location: LCCOMB_X36_Y26_N28
\nios2_qsys_0|E_alu_result[31]~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[31]~66_combout\ = (\nios2_qsys_0|E_alu_result[31]~65_combout\ & (((\nios2_qsys_0|E_shift_rot_result\(31)) # (!\nios2_qsys_0|W_alu_result[21]~15_combout\)))) # (!\nios2_qsys_0|E_alu_result[31]~65_combout\ & 
-- (\nios2_qsys_0|Add1~62_combout\ & ((\nios2_qsys_0|W_alu_result[21]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add1~62_combout\,
	datab => \nios2_qsys_0|E_alu_result[31]~65_combout\,
	datac => \nios2_qsys_0|E_shift_rot_result\(31),
	datad => \nios2_qsys_0|W_alu_result[21]~15_combout\,
	combout => \nios2_qsys_0|E_alu_result[31]~66_combout\);

-- Location: LCCOMB_X29_Y25_N6
\nios2_qsys_0|E_alu_result[31]~87\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[31]~87_combout\ = (!\nios2_qsys_0|R_ctrl_rdctl_inst~q\ & (!\nios2_qsys_0|R_ctrl_br_cmp~q\ & \nios2_qsys_0|E_alu_result[31]~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	datab => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	datad => \nios2_qsys_0|E_alu_result[31]~66_combout\,
	combout => \nios2_qsys_0|E_alu_result[31]~87_combout\);

-- Location: FF_X29_Y25_N7
\nios2_qsys_0|W_alu_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_result[31]~87_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(31));

-- Location: LCCOMB_X29_Y25_N2
\nios2_qsys_0|av_ld_byte3_data_nxt~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~16_combout\ = (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(15) & \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(15),
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~16_combout\);

-- Location: LCCOMB_X29_Y25_N16
\nios2_qsys_0|av_ld_byte3_data_nxt~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~17_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(31)) # ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(31))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(31),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(31),
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~17_combout\);

-- Location: LCCOMB_X29_Y25_N4
\nios2_qsys_0|av_ld_byte3_data_nxt~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~18_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & (((\nios2_qsys_0|av_fill_bit~1_combout\)))) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_ld_byte3_data_nxt~16_combout\) # 
-- ((\nios2_qsys_0|av_ld_byte3_data_nxt~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte3_data_nxt~16_combout\,
	datab => \nios2_qsys_0|av_ld_aligning_data~q\,
	datac => \nios2_qsys_0|av_ld_byte3_data_nxt~17_combout\,
	datad => \nios2_qsys_0|av_fill_bit~1_combout\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~18_combout\);

-- Location: FF_X29_Y25_N5
\nios2_qsys_0|av_ld_byte3_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte3_data_nxt~18_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte3_data\(7));

-- Location: LCCOMB_X29_Y25_N0
\nios2_qsys_0|W_rf_wr_data[31]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[31]~30_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte3_data\(7))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|W_alu_result\(31) & ((!\nios2_qsys_0|E_alu_result~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(31),
	datab => \nios2_qsys_0|R_ctrl_ld~q\,
	datac => \nios2_qsys_0|av_ld_byte3_data\(7),
	datad => \nios2_qsys_0|E_alu_result~36_combout\,
	combout => \nios2_qsys_0|W_rf_wr_data[31]~30_combout\);

-- Location: LCCOMB_X30_Y27_N24
\nios2_qsys_0|R_src1[30]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[30]~46_combout\ = (\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(30) & (!\nios2_qsys_0|R_src1~41_combout\ & ((!\nios2_qsys_0|R_ctrl_jmp_direct~q\) # (!\nios2_qsys_0|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_valid~q\,
	datab => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	datac => \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(30),
	datad => \nios2_qsys_0|R_src1~41_combout\,
	combout => \nios2_qsys_0|R_src1[30]~46_combout\);

-- Location: FF_X30_Y27_N25
\nios2_qsys_0|E_src1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[30]~46_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(30));

-- Location: LCCOMB_X35_Y26_N30
\nios2_qsys_0|E_logic_result[30]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[30]~22_combout\ = (\nios2_qsys_0|E_src2\(30) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|E_src1\(30) & \nios2_qsys_0|R_logic_op\(0)))))) # (!\nios2_qsys_0|E_src2\(30) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- (\nios2_qsys_0|E_src1\(30))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|E_src1\(30) & !\nios2_qsys_0|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(30),
	datab => \nios2_qsys_0|R_logic_op\(1),
	datac => \nios2_qsys_0|E_src1\(30),
	datad => \nios2_qsys_0|R_logic_op\(0),
	combout => \nios2_qsys_0|E_logic_result[30]~22_combout\);

-- Location: LCCOMB_X36_Y26_N26
\nios2_qsys_0|E_alu_result[30]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[30]~49_combout\ = (\nios2_qsys_0|W_alu_result[21]~14_combout\ & (\nios2_qsys_0|W_alu_result[21]~15_combout\)) # (!\nios2_qsys_0|W_alu_result[21]~14_combout\ & ((\nios2_qsys_0|W_alu_result[21]~15_combout\ & 
-- ((\nios2_qsys_0|Add1~60_combout\))) # (!\nios2_qsys_0|W_alu_result[21]~15_combout\ & (\nios2_qsys_0|Add2~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[21]~14_combout\,
	datab => \nios2_qsys_0|W_alu_result[21]~15_combout\,
	datac => \nios2_qsys_0|Add2~60_combout\,
	datad => \nios2_qsys_0|Add1~60_combout\,
	combout => \nios2_qsys_0|E_alu_result[30]~49_combout\);

-- Location: LCCOMB_X36_Y26_N20
\nios2_qsys_0|E_alu_result[30]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[30]~50_combout\ = (\nios2_qsys_0|W_alu_result[21]~14_combout\ & ((\nios2_qsys_0|E_alu_result[30]~49_combout\ & ((\nios2_qsys_0|E_shift_rot_result\(30)))) # (!\nios2_qsys_0|E_alu_result[30]~49_combout\ & 
-- (\nios2_qsys_0|E_logic_result[30]~22_combout\)))) # (!\nios2_qsys_0|W_alu_result[21]~14_combout\ & (((\nios2_qsys_0|E_alu_result[30]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[21]~14_combout\,
	datab => \nios2_qsys_0|E_logic_result[30]~22_combout\,
	datac => \nios2_qsys_0|E_alu_result[30]~49_combout\,
	datad => \nios2_qsys_0|E_shift_rot_result\(30),
	combout => \nios2_qsys_0|E_alu_result[30]~50_combout\);

-- Location: LCCOMB_X26_Y27_N16
\nios2_qsys_0|E_alu_result[30]~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[30]~79_combout\ = (!\nios2_qsys_0|R_ctrl_br_cmp~q\ & (\nios2_qsys_0|E_alu_result[30]~50_combout\ & !\nios2_qsys_0|R_ctrl_rdctl_inst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	datab => \nios2_qsys_0|E_alu_result[30]~50_combout\,
	datac => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	combout => \nios2_qsys_0|E_alu_result[30]~79_combout\);

-- Location: FF_X26_Y27_N17
\nios2_qsys_0|W_alu_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_result[30]~79_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(30));

-- Location: LCCOMB_X26_Y27_N2
\nios2_qsys_0|W_rf_wr_data[30]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[30]~22_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|av_ld_byte3_data\(6))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|W_alu_result\(30) & !\nios2_qsys_0|E_alu_result~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte3_data\(6),
	datab => \nios2_qsys_0|W_alu_result\(30),
	datac => \nios2_qsys_0|E_alu_result~36_combout\,
	datad => \nios2_qsys_0|R_ctrl_ld~q\,
	combout => \nios2_qsys_0|W_rf_wr_data[30]~22_combout\);

-- Location: LCCOMB_X36_Y28_N22
\nios2_qsys_0|R_src1[29]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[29]~47_combout\ = (!\nios2_qsys_0|R_src1~41_combout\ & (\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(29) & ((!\nios2_qsys_0|R_ctrl_jmp_direct~q\) # (!\nios2_qsys_0|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src1~41_combout\,
	datab => \nios2_qsys_0|E_valid~q\,
	datac => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	datad => \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(29),
	combout => \nios2_qsys_0|R_src1[29]~47_combout\);

-- Location: FF_X36_Y28_N23
\nios2_qsys_0|E_src1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[29]~47_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(29));

-- Location: LCCOMB_X36_Y26_N30
\nios2_qsys_0|E_alu_result[29]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[29]~55_combout\ = (\nios2_qsys_0|W_alu_result[21]~14_combout\ & (((\nios2_qsys_0|E_logic_result[29]~26_combout\) # (\nios2_qsys_0|W_alu_result[21]~15_combout\)))) # (!\nios2_qsys_0|W_alu_result[21]~14_combout\ & 
-- (\nios2_qsys_0|Add2~58_combout\ & ((!\nios2_qsys_0|W_alu_result[21]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[21]~14_combout\,
	datab => \nios2_qsys_0|Add2~58_combout\,
	datac => \nios2_qsys_0|E_logic_result[29]~26_combout\,
	datad => \nios2_qsys_0|W_alu_result[21]~15_combout\,
	combout => \nios2_qsys_0|E_alu_result[29]~55_combout\);

-- Location: LCCOMB_X36_Y26_N24
\nios2_qsys_0|E_alu_result[29]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[29]~56_combout\ = (\nios2_qsys_0|W_alu_result[21]~15_combout\ & ((\nios2_qsys_0|E_alu_result[29]~55_combout\ & ((\nios2_qsys_0|E_shift_rot_result\(29)))) # (!\nios2_qsys_0|E_alu_result[29]~55_combout\ & 
-- (\nios2_qsys_0|Add1~58_combout\)))) # (!\nios2_qsys_0|W_alu_result[21]~15_combout\ & (((\nios2_qsys_0|E_alu_result[29]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add1~58_combout\,
	datab => \nios2_qsys_0|W_alu_result[21]~15_combout\,
	datac => \nios2_qsys_0|E_alu_result[29]~55_combout\,
	datad => \nios2_qsys_0|E_shift_rot_result\(29),
	combout => \nios2_qsys_0|E_alu_result[29]~56_combout\);

-- Location: LCCOMB_X26_Y27_N18
\nios2_qsys_0|E_alu_result[29]~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[29]~82_combout\ = (!\nios2_qsys_0|R_ctrl_br_cmp~q\ & (!\nios2_qsys_0|R_ctrl_rdctl_inst~q\ & \nios2_qsys_0|E_alu_result[29]~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	datac => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	datad => \nios2_qsys_0|E_alu_result[29]~56_combout\,
	combout => \nios2_qsys_0|E_alu_result[29]~82_combout\);

-- Location: FF_X26_Y27_N19
\nios2_qsys_0|W_alu_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_result[29]~82_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(29));

-- Location: LCCOMB_X24_Y16_N14
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[45]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[45]~60_combout\ = ((\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[63]~27_combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[44]~33_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[44]~33_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[63]~27_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[45]~60_combout\);

-- Location: LCCOMB_X25_Y16_N30
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[45]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(45) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[45]~60_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(45)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[45]~60_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(45),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[45]~60_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(45));

-- Location: LCCOMB_X25_Y16_N24
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[45]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(45) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(45)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(45)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(45),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(45),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(45));

-- Location: LCCOMB_X25_Y16_N10
\can_controller_0|Can_int|rx_data_5_6_in[13]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_5_6_in\(13) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(45))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_5_6_in\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(45),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|rx_data_5_6_in\(13),
	combout => \can_controller_0|Can_int|rx_data_5_6_in\(13));

-- Location: LCCOMB_X25_Y16_N16
\can_controller_0|CAN_Msg|RXMSGD56|data_out[13]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD56|data_out[13]~56_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_5_6_in\(13))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD56|data_out[13]~56_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_5_6_in\(13),
	datab => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datac => \rst_controller|r_sync_rst~q\,
	datad => \can_controller_0|CAN_Msg|RXMSGD56|data_out[13]~56_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD56|data_out[13]~56_combout\);

-- Location: LCCOMB_X25_Y16_N14
\can_controller_0|CAN_Msg|RXMSGD56|data_out[13]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD56|data_out[13]~57_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|Can_int|rx_data_5_6_in\(13))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD56|data_out[13]~56_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_5_6_in\(13),
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datad => \can_controller_0|CAN_Msg|RXMSGD56|data_out[13]~56_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD56|data_out[13]~57_combout\);

-- Location: LCCOMB_X24_Y16_N4
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[61]~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[61]~63_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\) # (((\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[63]~27_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~28_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[63]~27_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[61]~63_combout\);

-- Location: LCCOMB_X23_Y16_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[61]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(61) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[61]~63_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(61)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[61]~63_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[61]~63_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(61),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(61));

-- Location: LCCOMB_X23_Y16_N10
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[61]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(61) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(61)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(61)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(61),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(61),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(61));

-- Location: LCCOMB_X23_Y16_N28
\can_controller_0|Can_int|rx_data_7_8_in[13]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_7_8_in\(13) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(61))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_7_8_in\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(61),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|rx_data_7_8_in\(13),
	combout => \can_controller_0|Can_int|rx_data_7_8_in\(13));

-- Location: LCCOMB_X23_Y16_N18
\can_controller_0|CAN_Msg|RXMSGD78|data_out[13]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD78|data_out[13]~56_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_7_8_in\(13))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD78|data_out[13]~56_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \can_controller_0|Can_int|rx_data_7_8_in\(13),
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datad => \can_controller_0|CAN_Msg|RXMSGD78|data_out[13]~56_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD78|data_out[13]~56_combout\);

-- Location: LCCOMB_X23_Y16_N8
\can_controller_0|CAN_Msg|RXMSGD78|data_out[13]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD78|data_out[13]~57_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|Can_int|rx_data_7_8_in\(13))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD78|data_out[13]~56_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datab => \can_controller_0|Can_int|rx_data_7_8_in\(13),
	datac => \rst_controller|r_sync_rst~q\,
	datad => \can_controller_0|CAN_Msg|RXMSGD78|data_out[13]~56_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD78|data_out[13]~57_combout\);

-- Location: LCCOMB_X24_Y16_N24
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[29]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[29]~61_combout\ = (((\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[63]~27_combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~28_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~28_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[63]~27_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[29]~61_combout\);

-- Location: LCCOMB_X23_Y16_N20
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[29]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(29) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[29]~61_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(29)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[29]~61_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[29]~61_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(29),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(29));

-- Location: LCCOMB_X23_Y16_N30
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[29]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(29) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(29)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(29),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(29),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(29));

-- Location: LCCOMB_X23_Y16_N12
\can_controller_0|Can_int|rx_data_3_4_in[13]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_3_4_in\(13) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(29))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_3_4_in\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(29),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|rx_data_3_4_in\(13),
	combout => \can_controller_0|Can_int|rx_data_3_4_in\(13));

-- Location: LCCOMB_X23_Y16_N2
\can_controller_0|CAN_Msg|RXMSGD34|data_out[13]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD34|data_out[13]~56_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_3_4_in\(13))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD34|data_out[13]~56_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_3_4_in\(13),
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datad => \can_controller_0|CAN_Msg|RXMSGD34|data_out[13]~56_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD34|data_out[13]~56_combout\);

-- Location: LCCOMB_X23_Y16_N4
\can_controller_0|CAN_Msg|RXMSGD34|data_out[13]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD34|data_out[13]~57_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|Can_int|rx_data_3_4_in\(13)))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|CAN_Msg|RXMSGD34|data_out[13]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datab => \can_controller_0|CAN_Msg|RXMSGD34|data_out[13]~56_combout\,
	datac => \rst_controller|r_sync_rst~q\,
	datad => \can_controller_0|Can_int|rx_data_3_4_in\(13),
	combout => \can_controller_0|CAN_Msg|RXMSGD34|data_out[13]~57_combout\);

-- Location: LCCOMB_X24_Y16_N2
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[13]~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[13]~62_combout\ = (((\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[63]~27_combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[16]~23_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[16]~23_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[63]~27_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[13]~62_combout\);

-- Location: LCCOMB_X23_Y19_N16
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[13]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(13) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[13]~62_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(13)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[13]~62_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[13]~62_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(13),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(13));

-- Location: LCCOMB_X23_Y16_N16
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[13]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(13) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(13)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(13),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(13),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(13));

-- Location: LCCOMB_X23_Y16_N24
\can_controller_0|Can_int|rx_data_1_2_in[13]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_1_2_in\(13) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(13))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_1_2_in\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(13),
	datad => \can_controller_0|Can_int|rx_data_1_2_in\(13),
	combout => \can_controller_0|Can_int|rx_data_1_2_in\(13));

-- Location: LCCOMB_X23_Y16_N22
\can_controller_0|CAN_Msg|RXMSGD12|data_out[13]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD12|data_out[13]~56_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_1_2_in\(13))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD12|data_out[13]~56_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \can_controller_0|Can_int|rx_data_1_2_in\(13),
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datad => \can_controller_0|CAN_Msg|RXMSGD12|data_out[13]~56_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD12|data_out[13]~56_combout\);

-- Location: LCCOMB_X23_Y16_N14
\can_controller_0|CAN_Msg|RXMSGD12|data_out[13]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD12|data_out[13]~57_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|Can_int|rx_data_1_2_in\(13))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD12|data_out[13]~56_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \can_controller_0|Can_int|rx_data_1_2_in\(13),
	datac => \can_controller_0|CAN_Msg|RXMSGD12|data_out[13]~56_combout\,
	datad => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD12|data_out[13]~57_combout\);

-- Location: LCCOMB_X23_Y16_N0
\can_controller_0|CPU_INT|Mux234~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux234~1_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD34|data_out[13]~57_combout\) # ((\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\)))) # 
-- (!\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ & (((\can_controller_0|CAN_Msg|RXMSGD12|data_out[13]~57_combout\ & !\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\,
	datab => \can_controller_0|CAN_Msg|RXMSGD34|data_out[13]~57_combout\,
	datac => \can_controller_0|CAN_Msg|RXMSGD12|data_out[13]~57_combout\,
	datad => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\,
	combout => \can_controller_0|CPU_INT|Mux234~1_combout\);

-- Location: LCCOMB_X23_Y16_N26
\can_controller_0|CPU_INT|Mux234~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux234~2_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & ((\can_controller_0|CPU_INT|Mux234~1_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD78|data_out[13]~57_combout\))) # 
-- (!\can_controller_0|CPU_INT|Mux234~1_combout\ & (\can_controller_0|CAN_Msg|RXMSGD56|data_out[13]~57_combout\)))) # (!\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & (((\can_controller_0|CPU_INT|Mux234~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGD56|data_out[13]~57_combout\,
	datab => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\,
	datac => \can_controller_0|CAN_Msg|RXMSGD78|data_out[13]~57_combout\,
	datad => \can_controller_0|CPU_INT|Mux234~1_combout\,
	combout => \can_controller_0|CPU_INT|Mux234~2_combout\);

-- Location: LCCOMB_X34_Y25_N8
\nios2_qsys_0|d_writedata[29]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[29]~feeder_combout\ = \nios2_qsys_0|d_writedata[29]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|d_writedata[29]~3_combout\,
	combout => \nios2_qsys_0|d_writedata[29]~feeder_combout\);

-- Location: FF_X34_Y25_N9
\nios2_qsys_0|d_writedata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|d_writedata[29]~feeder_combout\,
	asdata => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(29));

-- Location: LCCOMB_X34_Y23_N14
\mm_interconnect_0|width_adapter_001|data_reg~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|data_reg~8_combout\ = (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & \nios2_qsys_0|d_writedata\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datad => \nios2_qsys_0|d_writedata\(29),
	combout => \mm_interconnect_0|width_adapter_001|data_reg~8_combout\);

-- Location: FF_X34_Y23_N15
\mm_interconnect_0|width_adapter_001|data_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|data_reg~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|data_reg\(13));

-- Location: LCCOMB_X23_Y24_N16
\mm_interconnect_0|width_adapter_001|out_data[13]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|out_data[13]~6_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & (\mm_interconnect_0|width_adapter_001|data_reg\(13))) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & 
-- ((\nios2_qsys_0|d_writedata\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datab => \mm_interconnect_0|width_adapter_001|data_reg\(13),
	datad => \nios2_qsys_0|d_writedata\(13),
	combout => \mm_interconnect_0|width_adapter_001|out_data[13]~6_combout\);

-- Location: LCCOMB_X23_Y21_N12
\can_controller_0|CPU_INT|time_reg_in_sig[13]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|time_reg_in_sig[13]~0_combout\ = (\can_controller_0|CPU_INT|time_reg_in_sig[14]~11_combout\ & ((\can_controller_0|CAN_CONT|TIMEREG|data_out\(13)))) # (!\can_controller_0|CPU_INT|time_reg_in_sig[14]~11_combout\ & 
-- (\mm_interconnect_0|width_adapter_001|out_data[13]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|time_reg_in_sig[14]~11_combout\,
	datab => \mm_interconnect_0|width_adapter_001|out_data[13]~6_combout\,
	datad => \can_controller_0|CAN_CONT|TIMEREG|data_out\(13),
	combout => \can_controller_0|CPU_INT|time_reg_in_sig[13]~0_combout\);

-- Location: FF_X23_Y21_N13
\can_controller_0|CPU_INT|time_reg_in_sig[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|time_reg_in_sig[13]~0_combout\,
	asdata => \can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~8_combout\,
	sload => \mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\,
	ena => \can_controller_0|CPU_INT|time_reg_in_sig[13]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|time_reg_in_sig\(13));

-- Location: FF_X23_Y20_N3
\can_controller_0|CAN_CONT|TIMEREG|data_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|time_reg_in_sig\(13),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|time_reg_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_CONT|TIMEREG|data_out\(13));

-- Location: LCCOMB_X23_Y20_N2
\can_controller_0|CPU_INT|Mux234~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux234~0_combout\ = (!\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & (\can_controller_0|CAN_CONT|TIMEREG|data_out\(13) & !\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\,
	datac => \can_controller_0|CAN_CONT|TIMEREG|data_out\(13),
	datad => \mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\,
	combout => \can_controller_0|CPU_INT|Mux234~0_combout\);

-- Location: LCCOMB_X23_Y23_N0
\can_controller_0|CPU_INT|to_cpu_bus[13]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|to_cpu_bus[13]~0_combout\ = (\can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~16_combout\ & (\can_controller_0|CPU_INT|Mux234~2_combout\)) # (!\can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~16_combout\ & 
-- ((\can_controller_0|CPU_INT|Mux234~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|Mux234~2_combout\,
	datab => \can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~16_combout\,
	datad => \can_controller_0|CPU_INT|Mux234~0_combout\,
	combout => \can_controller_0|CPU_INT|to_cpu_bus[13]~0_combout\);

-- Location: LCCOMB_X24_Y22_N0
\can_controller_0|CPU_INT|tx_data_id1_in_sig[13]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_id1_in_sig[13]~12_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ & ((\can_controller_0|CAN_Msg|TXMSGID1|data_out\(13)))) # (!\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ & 
-- (\can_controller_0|CPU_INT|tx_data_id1_in_sig\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\,
	datac => \can_controller_0|CPU_INT|tx_data_id1_in_sig\(13),
	datad => \can_controller_0|CAN_Msg|TXMSGID1|data_out\(13),
	combout => \can_controller_0|CPU_INT|tx_data_id1_in_sig[13]~12_combout\);

-- Location: FF_X24_Y22_N1
\can_controller_0|CPU_INT|tx_data_id1_in_sig[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|tx_data_id1_in_sig[13]~12_combout\,
	asdata => \mm_interconnect_0|width_adapter_001|out_data[13]~6_combout\,
	sload => \can_controller_0|CPU_INT|ALT_INV_time_reg_in_sig[14]~11_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_id1_we_sig~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_id1_in_sig\(13));

-- Location: LCCOMB_X24_Y22_N2
\can_controller_0|CAN_Msg|TXMSGID1|data_out[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[13]~feeder_combout\ = \can_controller_0|CPU_INT|tx_data_id1_in_sig\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \can_controller_0|CPU_INT|tx_data_id1_in_sig\(13),
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[13]~feeder_combout\);

-- Location: FF_X24_Y22_N3
\can_controller_0|CAN_Msg|TXMSGID1|data_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CAN_Msg|TXMSGID1|data_out[13]~feeder_combout\,
	clrn => \can_controller_0|CAN_Msg|TXMSGID1|ALT_INV_data_out[15]~88_combout\,
	ena => \can_controller_0|sw7|we_OUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGID1|data_out\(13));

-- Location: FF_X23_Y23_N1
\can_controller_0|CPU_INT|to_cpu_bus[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|to_cpu_bus[13]~0_combout\,
	asdata => \can_controller_0|CAN_Msg|TXMSGID1|data_out\(13),
	sload => \mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\,
	ena => \can_controller_0|CPU_INT|to_cpu_bus[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|to_cpu_bus\(13));

-- Location: FF_X26_Y24_N11
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|to_cpu_bus\(13),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X26_Y24_N10
\nios2_qsys_0|av_ld_byte3_data_nxt~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~7_combout\ = (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(13) & \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(13),
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~7_combout\);

-- Location: LCCOMB_X31_Y21_N20
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~31_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\) # ((!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~31_combout\);

-- Location: FF_X31_Y21_N21
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(29));

-- Location: FF_X28_Y25_N29
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(29),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(29));

-- Location: LCCOMB_X28_Y25_N28
\nios2_qsys_0|av_ld_byte3_data_nxt~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~8_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29) & ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\) # ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(29))))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29) & (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29),
	datab => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(29),
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~8_combout\);

-- Location: LCCOMB_X26_Y27_N24
\nios2_qsys_0|av_ld_byte3_data_nxt~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~9_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & (((\nios2_qsys_0|av_fill_bit~1_combout\)))) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_ld_byte3_data_nxt~7_combout\) # 
-- ((\nios2_qsys_0|av_ld_byte3_data_nxt~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte3_data_nxt~7_combout\,
	datab => \nios2_qsys_0|av_ld_byte3_data_nxt~8_combout\,
	datac => \nios2_qsys_0|av_ld_aligning_data~q\,
	datad => \nios2_qsys_0|av_fill_bit~1_combout\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~9_combout\);

-- Location: FF_X26_Y27_N25
\nios2_qsys_0|av_ld_byte3_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte3_data_nxt~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte3_data\(5));

-- Location: LCCOMB_X26_Y27_N28
\nios2_qsys_0|W_rf_wr_data[29]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[29]~25_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte3_data\(5))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (!\nios2_qsys_0|E_alu_result~36_combout\ & (\nios2_qsys_0|W_alu_result\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result~36_combout\,
	datab => \nios2_qsys_0|W_alu_result\(29),
	datac => \nios2_qsys_0|av_ld_byte3_data\(5),
	datad => \nios2_qsys_0|R_ctrl_ld~q\,
	combout => \nios2_qsys_0|W_rf_wr_data[29]~25_combout\);

-- Location: LCCOMB_X32_Y26_N28
\nios2_qsys_0|E_src2[28]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[28]~7_combout\ = (\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(21)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	datab => \nios2_qsys_0|D_iw\(21),
	datad => \nios2_qsys_0|R_src2_use_imm~q\,
	combout => \nios2_qsys_0|E_src2[28]~7_combout\);

-- Location: FF_X32_Y26_N29
\nios2_qsys_0|E_src2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src2[28]~7_combout\,
	asdata => \nios2_qsys_0|D_iw\(18),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \nios2_qsys_0|R_src2_hi~2_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(28));

-- Location: LCCOMB_X35_Y26_N22
\nios2_qsys_0|E_alu_result[28]~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[28]~71_combout\ = (\nios2_qsys_0|W_alu_result[21]~14_combout\ & (((\nios2_qsys_0|W_alu_result[21]~15_combout\)))) # (!\nios2_qsys_0|W_alu_result[21]~14_combout\ & ((\nios2_qsys_0|W_alu_result[21]~15_combout\ & 
-- ((\nios2_qsys_0|Add1~56_combout\))) # (!\nios2_qsys_0|W_alu_result[21]~15_combout\ & (\nios2_qsys_0|Add2~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[21]~14_combout\,
	datab => \nios2_qsys_0|Add2~56_combout\,
	datac => \nios2_qsys_0|Add1~56_combout\,
	datad => \nios2_qsys_0|W_alu_result[21]~15_combout\,
	combout => \nios2_qsys_0|E_alu_result[28]~71_combout\);

-- Location: LCCOMB_X36_Y26_N14
\nios2_qsys_0|E_alu_result[28]~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[28]~72_combout\ = (\nios2_qsys_0|W_alu_result[21]~14_combout\ & ((\nios2_qsys_0|E_alu_result[28]~71_combout\ & (\nios2_qsys_0|E_shift_rot_result\(28))) # (!\nios2_qsys_0|E_alu_result[28]~71_combout\ & 
-- ((\nios2_qsys_0|E_logic_result[28]~21_combout\))))) # (!\nios2_qsys_0|W_alu_result[21]~14_combout\ & (\nios2_qsys_0|E_alu_result[28]~71_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[21]~14_combout\,
	datab => \nios2_qsys_0|E_alu_result[28]~71_combout\,
	datac => \nios2_qsys_0|E_shift_rot_result\(28),
	datad => \nios2_qsys_0|E_logic_result[28]~21_combout\,
	combout => \nios2_qsys_0|E_alu_result[28]~72_combout\);

-- Location: LCCOMB_X27_Y28_N12
\nios2_qsys_0|E_alu_result[28]~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[28]~90_combout\ = (!\nios2_qsys_0|R_ctrl_rdctl_inst~q\ & (!\nios2_qsys_0|R_ctrl_br_cmp~q\ & \nios2_qsys_0|E_alu_result[28]~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	datab => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	datac => \nios2_qsys_0|E_alu_result[28]~72_combout\,
	combout => \nios2_qsys_0|E_alu_result[28]~90_combout\);

-- Location: FF_X27_Y28_N13
\nios2_qsys_0|W_alu_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_result[28]~90_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(28));

-- Location: LCCOMB_X27_Y26_N12
\nios2_qsys_0|av_ld_byte3_data_nxt~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~22_combout\ = (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(12) & \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(12),
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~22_combout\);

-- Location: LCCOMB_X34_Y23_N20
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~16_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(26),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~16_combout\);

-- Location: LCCOMB_X32_Y23_N18
\nios2_qsys_0|d_writedata[27]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[27]~feeder_combout\ = \nios2_qsys_0|d_writedata[27]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|d_writedata[27]~5_combout\,
	combout => \nios2_qsys_0|d_writedata[27]~feeder_combout\);

-- Location: FF_X32_Y23_N19
\nios2_qsys_0|d_writedata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|d_writedata[27]~feeder_combout\,
	asdata => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(27));

-- Location: LCCOMB_X32_Y23_N26
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~27_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(27),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~27_combout\);

-- Location: LCCOMB_X35_Y25_N2
\nios2_qsys_0|d_writedata[28]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[28]~feeder_combout\ = \nios2_qsys_0|d_writedata[28]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|d_writedata[28]~7_combout\,
	combout => \nios2_qsys_0|d_writedata[28]~feeder_combout\);

-- Location: FF_X35_Y25_N3
\nios2_qsys_0|d_writedata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|d_writedata[28]~feeder_combout\,
	asdata => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(28));

-- Location: LCCOMB_X35_Y25_N12
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~28_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(28),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~28_combout\);

-- Location: LCCOMB_X34_Y23_N16
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~29_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(29),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~29_combout\);

-- Location: LCCOMB_X31_Y23_N22
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~30_combout\ = (\nios2_qsys_0|d_writedata\(30) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|d_writedata\(30),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~30_combout\);

-- Location: LCCOMB_X30_Y21_N30
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~31_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \nios2_qsys_0|d_writedata\(31),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~31_combout\);

-- Location: M9K_X33_Y25_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "can_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "can_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_9jc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: LCCOMB_X32_Y24_N6
\nios2_qsys_0|av_ld_byte3_data_nxt~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~23_combout\ = (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(28)) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(28) & 
-- \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(28) & ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(28),
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(28),
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~23_combout\);

-- Location: LCCOMB_X27_Y28_N4
\nios2_qsys_0|av_ld_byte3_data_nxt~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~24_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & (((\nios2_qsys_0|av_fill_bit~1_combout\)))) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_ld_byte3_data_nxt~22_combout\) # 
-- ((\nios2_qsys_0|av_ld_byte3_data_nxt~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte3_data_nxt~22_combout\,
	datab => \nios2_qsys_0|av_ld_aligning_data~q\,
	datac => \nios2_qsys_0|av_fill_bit~1_combout\,
	datad => \nios2_qsys_0|av_ld_byte3_data_nxt~23_combout\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~24_combout\);

-- Location: FF_X27_Y28_N5
\nios2_qsys_0|av_ld_byte3_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte3_data_nxt~24_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte3_data\(4));

-- Location: LCCOMB_X27_Y28_N16
\nios2_qsys_0|W_rf_wr_data[28]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[28]~33_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte3_data\(4))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|W_alu_result\(28) & (!\nios2_qsys_0|E_alu_result~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(28),
	datab => \nios2_qsys_0|E_alu_result~36_combout\,
	datac => \nios2_qsys_0|av_ld_byte3_data\(4),
	datad => \nios2_qsys_0|R_ctrl_ld~q\,
	combout => \nios2_qsys_0|W_rf_wr_data[28]~33_combout\);

-- Location: LCCOMB_X32_Y29_N16
\nios2_qsys_0|R_src1[27]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[27]~49_combout\ = (!\nios2_qsys_0|R_src1~41_combout\ & (\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(27) & ((!\nios2_qsys_0|E_valid~q\) # (!\nios2_qsys_0|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src1~41_combout\,
	datab => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	datac => \nios2_qsys_0|E_valid~q\,
	datad => \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(27),
	combout => \nios2_qsys_0|R_src1[27]~49_combout\);

-- Location: FF_X32_Y29_N17
\nios2_qsys_0|E_src1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[27]~49_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(27));

-- Location: LCCOMB_X34_Y26_N28
\nios2_qsys_0|E_alu_result[27]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[27]~61_combout\ = (\nios2_qsys_0|W_alu_result[21]~14_combout\ & ((\nios2_qsys_0|W_alu_result[21]~15_combout\) # ((\nios2_qsys_0|E_logic_result[27]~19_combout\)))) # (!\nios2_qsys_0|W_alu_result[21]~14_combout\ & 
-- (!\nios2_qsys_0|W_alu_result[21]~15_combout\ & ((\nios2_qsys_0|Add2~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[21]~14_combout\,
	datab => \nios2_qsys_0|W_alu_result[21]~15_combout\,
	datac => \nios2_qsys_0|E_logic_result[27]~19_combout\,
	datad => \nios2_qsys_0|Add2~54_combout\,
	combout => \nios2_qsys_0|E_alu_result[27]~61_combout\);

-- Location: LCCOMB_X35_Y26_N28
\nios2_qsys_0|E_alu_result[27]~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[27]~62_combout\ = (\nios2_qsys_0|W_alu_result[21]~15_combout\ & ((\nios2_qsys_0|E_alu_result[27]~61_combout\ & ((\nios2_qsys_0|E_shift_rot_result\(27)))) # (!\nios2_qsys_0|E_alu_result[27]~61_combout\ & 
-- (\nios2_qsys_0|Add1~54_combout\)))) # (!\nios2_qsys_0|W_alu_result[21]~15_combout\ & (((\nios2_qsys_0|E_alu_result[27]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add1~54_combout\,
	datab => \nios2_qsys_0|E_shift_rot_result\(27),
	datac => \nios2_qsys_0|W_alu_result[21]~15_combout\,
	datad => \nios2_qsys_0|E_alu_result[27]~61_combout\,
	combout => \nios2_qsys_0|E_alu_result[27]~62_combout\);

-- Location: LCCOMB_X27_Y28_N22
\nios2_qsys_0|E_alu_result[27]~85\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[27]~85_combout\ = (\nios2_qsys_0|E_alu_result[27]~62_combout\ & (!\nios2_qsys_0|R_ctrl_br_cmp~q\ & !\nios2_qsys_0|R_ctrl_rdctl_inst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result[27]~62_combout\,
	datab => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	datac => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	combout => \nios2_qsys_0|E_alu_result[27]~85_combout\);

-- Location: FF_X27_Y28_N23
\nios2_qsys_0|W_alu_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_result[27]~85_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(27));

-- Location: LCCOMB_X26_Y25_N28
\nios2_qsys_0|av_ld_byte3_data_nxt~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~13_combout\ = (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\ & \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(11),
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~13_combout\);

-- Location: LCCOMB_X31_Y24_N30
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~29_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\) # ((!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~29_combout\);

-- Location: FF_X31_Y24_N31
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(27));

-- Location: FF_X31_Y24_N9
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(27),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(27));

-- Location: LCCOMB_X31_Y24_N8
\nios2_qsys_0|av_ld_byte3_data_nxt~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~14_combout\ = (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(27)) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27) & 
-- \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27) & ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27),
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(27),
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~14_combout\);

-- Location: LCCOMB_X27_Y28_N14
\nios2_qsys_0|av_ld_byte3_data_nxt~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~15_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & (((\nios2_qsys_0|av_fill_bit~1_combout\)))) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_ld_byte3_data_nxt~13_combout\) # 
-- ((\nios2_qsys_0|av_ld_byte3_data_nxt~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte3_data_nxt~13_combout\,
	datab => \nios2_qsys_0|av_fill_bit~1_combout\,
	datac => \nios2_qsys_0|av_ld_byte3_data_nxt~14_combout\,
	datad => \nios2_qsys_0|av_ld_aligning_data~q\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~15_combout\);

-- Location: FF_X27_Y28_N15
\nios2_qsys_0|av_ld_byte3_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte3_data_nxt~15_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte3_data\(3));

-- Location: LCCOMB_X27_Y28_N20
\nios2_qsys_0|W_rf_wr_data[27]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[27]~28_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte3_data\(3))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|W_alu_result\(27) & (!\nios2_qsys_0|E_alu_result~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(27),
	datab => \nios2_qsys_0|E_alu_result~36_combout\,
	datac => \nios2_qsys_0|av_ld_byte3_data\(3),
	datad => \nios2_qsys_0|R_ctrl_ld~q\,
	combout => \nios2_qsys_0|W_rf_wr_data[27]~28_combout\);

-- Location: LCCOMB_X36_Y28_N26
\nios2_qsys_0|R_src1[26]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[26]~50_combout\ = (!\nios2_qsys_0|R_src1~41_combout\ & (\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(26) & ((!\nios2_qsys_0|R_ctrl_jmp_direct~q\) # (!\nios2_qsys_0|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src1~41_combout\,
	datab => \nios2_qsys_0|E_valid~q\,
	datac => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	datad => \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(26),
	combout => \nios2_qsys_0|R_src1[26]~50_combout\);

-- Location: FF_X36_Y28_N27
\nios2_qsys_0|E_src1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[26]~50_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(26));

-- Location: LCCOMB_X34_Y26_N20
\nios2_qsys_0|E_logic_result[26]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[26]~18_combout\ = (\nios2_qsys_0|E_src2\(26) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src1\(26)))))) # (!\nios2_qsys_0|E_src2\(26) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src1\(26)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src1\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(0),
	datab => \nios2_qsys_0|E_src2\(26),
	datac => \nios2_qsys_0|R_logic_op\(1),
	datad => \nios2_qsys_0|E_src1\(26),
	combout => \nios2_qsys_0|E_logic_result[26]~18_combout\);

-- Location: LCCOMB_X35_Y26_N24
\nios2_qsys_0|E_alu_result[26]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[26]~57_combout\ = (\nios2_qsys_0|W_alu_result[21]~15_combout\ & (((\nios2_qsys_0|Add1~52_combout\) # (\nios2_qsys_0|W_alu_result[21]~14_combout\)))) # (!\nios2_qsys_0|W_alu_result[21]~15_combout\ & 
-- (\nios2_qsys_0|Add2~52_combout\ & ((!\nios2_qsys_0|W_alu_result[21]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[21]~15_combout\,
	datab => \nios2_qsys_0|Add2~52_combout\,
	datac => \nios2_qsys_0|Add1~52_combout\,
	datad => \nios2_qsys_0|W_alu_result[21]~14_combout\,
	combout => \nios2_qsys_0|E_alu_result[26]~57_combout\);

-- Location: LCCOMB_X35_Y26_N26
\nios2_qsys_0|E_alu_result[26]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[26]~58_combout\ = (\nios2_qsys_0|W_alu_result[21]~14_combout\ & ((\nios2_qsys_0|E_alu_result[26]~57_combout\ & ((\nios2_qsys_0|E_shift_rot_result\(26)))) # (!\nios2_qsys_0|E_alu_result[26]~57_combout\ & 
-- (\nios2_qsys_0|E_logic_result[26]~18_combout\)))) # (!\nios2_qsys_0|W_alu_result[21]~14_combout\ & (((\nios2_qsys_0|E_alu_result[26]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[21]~14_combout\,
	datab => \nios2_qsys_0|E_logic_result[26]~18_combout\,
	datac => \nios2_qsys_0|E_shift_rot_result\(26),
	datad => \nios2_qsys_0|E_alu_result[26]~57_combout\,
	combout => \nios2_qsys_0|E_alu_result[26]~58_combout\);

-- Location: LCCOMB_X28_Y26_N28
\nios2_qsys_0|E_alu_result[26]~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[26]~83_combout\ = (!\nios2_qsys_0|R_ctrl_rdctl_inst~q\ & (!\nios2_qsys_0|R_ctrl_br_cmp~q\ & \nios2_qsys_0|E_alu_result[26]~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	datac => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	datad => \nios2_qsys_0|E_alu_result[26]~58_combout\,
	combout => \nios2_qsys_0|E_alu_result[26]~83_combout\);

-- Location: FF_X28_Y26_N29
\nios2_qsys_0|W_alu_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_result[26]~83_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(26));

-- Location: LCCOMB_X32_Y24_N26
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~18_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\) # ((!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~18_combout\);

-- Location: FF_X32_Y24_N27
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(26));

-- Location: FF_X32_Y24_N17
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(26),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(26));

-- Location: LCCOMB_X32_Y24_N16
\nios2_qsys_0|av_ld_byte3_data_nxt~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~11_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(26) & ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\) # ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(26) 
-- & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(26) & (((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(26) & 
-- \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(26),
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(26),
	datad => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~11_combout\);

-- Location: LCCOMB_X26_Y24_N0
\nios2_qsys_0|av_ld_byte3_data_nxt~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~10_combout\ = (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(10) & \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(10),
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~10_combout\);

-- Location: LCCOMB_X28_Y27_N8
\nios2_qsys_0|av_ld_byte3_data_nxt~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~12_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & (((\nios2_qsys_0|av_fill_bit~1_combout\)))) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_ld_byte3_data_nxt~11_combout\) # 
-- ((\nios2_qsys_0|av_ld_byte3_data_nxt~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte3_data_nxt~11_combout\,
	datab => \nios2_qsys_0|av_ld_byte3_data_nxt~10_combout\,
	datac => \nios2_qsys_0|av_fill_bit~1_combout\,
	datad => \nios2_qsys_0|av_ld_aligning_data~q\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~12_combout\);

-- Location: FF_X28_Y27_N9
\nios2_qsys_0|av_ld_byte3_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte3_data_nxt~12_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte3_data\(2));

-- Location: LCCOMB_X28_Y27_N18
\nios2_qsys_0|W_rf_wr_data[26]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[26]~26_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte3_data\(2))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|W_alu_result\(26) & ((!\nios2_qsys_0|E_alu_result~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(26),
	datab => \nios2_qsys_0|R_ctrl_ld~q\,
	datac => \nios2_qsys_0|av_ld_byte3_data\(2),
	datad => \nios2_qsys_0|E_alu_result~36_combout\,
	combout => \nios2_qsys_0|W_rf_wr_data[26]~26_combout\);

-- Location: LCCOMB_X36_Y28_N28
\nios2_qsys_0|R_src1[25]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[25]~51_combout\ = (!\nios2_qsys_0|R_src1~41_combout\ & (\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(25) & ((!\nios2_qsys_0|E_valid~q\) # (!\nios2_qsys_0|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src1~41_combout\,
	datab => \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(25),
	datac => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	datad => \nios2_qsys_0|E_valid~q\,
	combout => \nios2_qsys_0|R_src1[25]~51_combout\);

-- Location: FF_X36_Y28_N29
\nios2_qsys_0|E_src1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[25]~51_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(25));

-- Location: LCCOMB_X31_Y27_N24
\nios2_qsys_0|E_alu_result[25]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[25]~51_combout\ = (\nios2_qsys_0|W_alu_result[21]~15_combout\ & (((\nios2_qsys_0|Add1~50_combout\) # (\nios2_qsys_0|W_alu_result[21]~14_combout\)))) # (!\nios2_qsys_0|W_alu_result[21]~15_combout\ & 
-- (\nios2_qsys_0|Add2~50_combout\ & ((!\nios2_qsys_0|W_alu_result[21]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[21]~15_combout\,
	datab => \nios2_qsys_0|Add2~50_combout\,
	datac => \nios2_qsys_0|Add1~50_combout\,
	datad => \nios2_qsys_0|W_alu_result[21]~14_combout\,
	combout => \nios2_qsys_0|E_alu_result[25]~51_combout\);

-- Location: LCCOMB_X31_Y27_N10
\nios2_qsys_0|E_alu_result[25]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[25]~52_combout\ = (\nios2_qsys_0|W_alu_result[21]~14_combout\ & ((\nios2_qsys_0|E_alu_result[25]~51_combout\ & (\nios2_qsys_0|E_shift_rot_result\(25))) # (!\nios2_qsys_0|E_alu_result[25]~51_combout\ & 
-- ((\nios2_qsys_0|E_logic_result[25]~17_combout\))))) # (!\nios2_qsys_0|W_alu_result[21]~14_combout\ & (\nios2_qsys_0|E_alu_result[25]~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[21]~14_combout\,
	datab => \nios2_qsys_0|E_alu_result[25]~51_combout\,
	datac => \nios2_qsys_0|E_shift_rot_result\(25),
	datad => \nios2_qsys_0|E_logic_result[25]~17_combout\,
	combout => \nios2_qsys_0|E_alu_result[25]~52_combout\);

-- Location: LCCOMB_X28_Y27_N22
\nios2_qsys_0|E_alu_result[25]~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[25]~80_combout\ = (\nios2_qsys_0|E_alu_result[25]~52_combout\ & (!\nios2_qsys_0|R_ctrl_rdctl_inst~q\ & !\nios2_qsys_0|R_ctrl_br_cmp~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result[25]~52_combout\,
	datab => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	datac => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	combout => \nios2_qsys_0|E_alu_result[25]~80_combout\);

-- Location: FF_X28_Y27_N23
\nios2_qsys_0|W_alu_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_result[25]~80_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(25));

-- Location: LCCOMB_X27_Y24_N28
\nios2_qsys_0|av_ld_byte3_data_nxt~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~5_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25)) # ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(25))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(25),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25),
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~5_combout\);

-- Location: LCCOMB_X27_Y24_N24
\nios2_qsys_0|av_ld_byte3_data_nxt~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~6_combout\ = (\nios2_qsys_0|av_ld_byte3_data_nxt~5_combout\) # ((\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\ & 
-- (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(9),
	datad => \nios2_qsys_0|av_ld_byte3_data_nxt~5_combout\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~6_combout\);

-- Location: LCCOMB_X28_Y27_N14
\nios2_qsys_0|av_ld_byte3_data_nxt~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~25_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & (((\nios2_qsys_0|R_ctrl_ld_signed~q\ & \nios2_qsys_0|av_fill_bit~0_combout\)))) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & 
-- (\nios2_qsys_0|av_ld_byte3_data_nxt~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte3_data_nxt~6_combout\,
	datab => \nios2_qsys_0|av_ld_aligning_data~q\,
	datac => \nios2_qsys_0|R_ctrl_ld_signed~q\,
	datad => \nios2_qsys_0|av_fill_bit~0_combout\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~25_combout\);

-- Location: FF_X28_Y27_N15
\nios2_qsys_0|av_ld_byte3_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte3_data_nxt~25_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte3_data\(1));

-- Location: LCCOMB_X28_Y27_N28
\nios2_qsys_0|W_rf_wr_data[25]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[25]~23_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte3_data\(1))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|W_alu_result\(25) & ((!\nios2_qsys_0|E_alu_result~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(25),
	datab => \nios2_qsys_0|R_ctrl_ld~q\,
	datac => \nios2_qsys_0|av_ld_byte3_data\(1),
	datad => \nios2_qsys_0|E_alu_result~36_combout\,
	combout => \nios2_qsys_0|W_rf_wr_data[25]~23_combout\);

-- Location: LCCOMB_X36_Y28_N6
\nios2_qsys_0|R_src1[24]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[24]~52_combout\ = (!\nios2_qsys_0|R_src1~41_combout\ & (\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(24) & ((!\nios2_qsys_0|E_valid~q\) # (!\nios2_qsys_0|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src1~41_combout\,
	datab => \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(24),
	datac => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	datad => \nios2_qsys_0|E_valid~q\,
	combout => \nios2_qsys_0|R_src1[24]~52_combout\);

-- Location: FF_X36_Y28_N7
\nios2_qsys_0|E_src1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[24]~52_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(24));

-- Location: LCCOMB_X34_Y26_N22
\nios2_qsys_0|E_alu_result[24]~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[24]~67_combout\ = (\nios2_qsys_0|W_alu_result[21]~14_combout\ & ((\nios2_qsys_0|W_alu_result[21]~15_combout\) # ((\nios2_qsys_0|E_logic_result[24]~16_combout\)))) # (!\nios2_qsys_0|W_alu_result[21]~14_combout\ & 
-- (!\nios2_qsys_0|W_alu_result[21]~15_combout\ & (\nios2_qsys_0|Add2~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[21]~14_combout\,
	datab => \nios2_qsys_0|W_alu_result[21]~15_combout\,
	datac => \nios2_qsys_0|Add2~48_combout\,
	datad => \nios2_qsys_0|E_logic_result[24]~16_combout\,
	combout => \nios2_qsys_0|E_alu_result[24]~67_combout\);

-- Location: LCCOMB_X36_Y27_N2
\nios2_qsys_0|E_alu_result[24]~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[24]~68_combout\ = (\nios2_qsys_0|W_alu_result[21]~15_combout\ & ((\nios2_qsys_0|E_alu_result[24]~67_combout\ & ((\nios2_qsys_0|E_shift_rot_result\(24)))) # (!\nios2_qsys_0|E_alu_result[24]~67_combout\ & 
-- (\nios2_qsys_0|Add1~48_combout\)))) # (!\nios2_qsys_0|W_alu_result[21]~15_combout\ & (((\nios2_qsys_0|E_alu_result[24]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[21]~15_combout\,
	datab => \nios2_qsys_0|Add1~48_combout\,
	datac => \nios2_qsys_0|E_alu_result[24]~67_combout\,
	datad => \nios2_qsys_0|E_shift_rot_result\(24),
	combout => \nios2_qsys_0|E_alu_result[24]~68_combout\);

-- Location: LCCOMB_X27_Y28_N10
\nios2_qsys_0|E_alu_result[24]~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[24]~88_combout\ = (\nios2_qsys_0|E_alu_result[24]~68_combout\ & (!\nios2_qsys_0|R_ctrl_br_cmp~q\ & !\nios2_qsys_0|R_ctrl_rdctl_inst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result[24]~68_combout\,
	datab => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	datac => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	combout => \nios2_qsys_0|E_alu_result[24]~88_combout\);

-- Location: FF_X27_Y28_N11
\nios2_qsys_0|W_alu_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_result[24]~88_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(24));

-- Location: FF_X28_Y23_N27
\can_controller_0|CPU_INT|tx_data_id1_in_sig[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|tx_data_id1_in_sig[8]~1_combout\,
	asdata => \can_controller_0|CAN_Msg|TXMSGID1|data_out[8]~7_combout\,
	sload => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_id1_in_sig[10]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_id1_in_sig\(8));

-- Location: LCCOMB_X28_Y23_N28
\can_controller_0|Can_int|tx_data_id1_in[8]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|tx_data_id1_in\(8) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~clkctrl_outclk\) & (\can_controller_0|CAN_Msg|TXMSGID1|data_out[8]~7_combout\)) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~clkctrl_outclk\) & ((\can_controller_0|Can_int|tx_data_id1_in\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGID1|data_out[8]~7_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|tx_data_id1_in\(8),
	combout => \can_controller_0|Can_int|tx_data_id1_in\(8));

-- Location: LCCOMB_X28_Y23_N18
\can_controller_0|sw7|data_out[8]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|sw7|data_out[8]~8_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~combout\ & (((\can_controller_0|Can_int|tx_data_id1_in\(8))))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~combout\ & 
-- (\can_controller_0|CPU_INT|tx_data_id1_in_sig\(8) & (\can_controller_0|CPU_INT|tx_data_id1_we_sig~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|tx_data_id1_in_sig\(8),
	datab => \can_controller_0|CPU_INT|tx_data_id1_we_sig~q\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~combout\,
	datad => \can_controller_0|Can_int|tx_data_id1_in\(8),
	combout => \can_controller_0|sw7|data_out[8]~8_combout\);

-- Location: LCCOMB_X26_Y23_N10
\can_controller_0|CAN_Msg|TXMSGID1|data_out[8]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[8]~6_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89clkctrl_outclk\) & (\can_controller_0|sw7|data_out[8]~8_combout\)) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|TXMSGID1|data_out[8]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|sw7|data_out[8]~8_combout\,
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89clkctrl_outclk\,
	datad => \can_controller_0|CAN_Msg|TXMSGID1|data_out[8]~6_combout\,
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[8]~6_combout\);

-- Location: LCCOMB_X26_Y23_N22
\can_controller_0|CAN_Msg|TXMSGID1|data_out[8]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[8]~9_combout\ = \can_controller_0|CAN_Msg|TXMSGID1|data_out[8]~6_combout\ $ (\can_controller_0|sw7|data_out[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGID1|data_out[8]~6_combout\,
	datac => \can_controller_0|sw7|data_out[8]~8_combout\,
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[8]~9_combout\);

-- Location: FF_X26_Y23_N23
\can_controller_0|CAN_Msg|TXMSGID1|data_out[8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CAN_Msg|TXMSGID1|data_out[8]~9_combout\,
	clrn => \can_controller_0|CAN_Msg|TXMSGID1|ALT_INV_data_out[15]~88_combout\,
	ena => \can_controller_0|sw7|we_OUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGID1|data_out[8]~_emulated_q\);

-- Location: LCCOMB_X26_Y23_N8
\can_controller_0|CAN_Msg|TXMSGID1|data_out[8]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[8]~8_combout\ = \can_controller_0|CAN_Msg|TXMSGID1|data_out[8]~6_combout\ $ (\can_controller_0|CAN_Msg|TXMSGID1|data_out[8]~_emulated_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGID1|data_out[8]~6_combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGID1|data_out[8]~_emulated_q\,
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[8]~8_combout\);

-- Location: LCCOMB_X26_Y23_N26
\can_controller_0|CAN_Msg|TXMSGID1|data_out[8]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[8]~7_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89_combout\ & (\can_controller_0|sw7|data_out[8]~8_combout\)) # 
-- (!\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89_combout\ & ((\can_controller_0|CAN_Msg|TXMSGID1|data_out[8]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|sw7|data_out[8]~8_combout\,
	datab => \can_controller_0|CAN_Msg|TXMSGID1|data_out[8]~8_combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89_combout\,
	datad => \rst_controller|r_sync_rst~q\,
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[8]~7_combout\);

-- Location: LCCOMB_X21_Y17_N26
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[8]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[8]~13_combout\ = ((!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[0]~0_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[3]~6_combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[63]~27_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[63]~27_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[3]~6_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[0]~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[8]~13_combout\);

-- Location: LCCOMB_X18_Y16_N0
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[8]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(8) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[8]~13_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(8)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[8]~13_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[8]~13_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(8),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(8));

-- Location: LCCOMB_X23_Y22_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[8]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(8) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(8)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(8),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(8),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(8));

-- Location: LCCOMB_X23_Y22_N28
\can_controller_0|Can_int|rx_data_id1_in[8]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_id1_in\(8) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(8))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_id1_in\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(8),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|rx_data_id1_in\(8),
	combout => \can_controller_0|Can_int|rx_data_id1_in\(8));

-- Location: LCCOMB_X23_Y22_N18
\can_controller_0|CAN_Msg|RXMSGID1|data_out[8]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGID1|data_out[8]~16_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_id1_in\(8))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datac => \can_controller_0|Can_int|rx_data_id1_in\(8),
	datad => \can_controller_0|CAN_Msg|RXMSGID1|data_out[8]~16_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGID1|data_out[8]~16_combout\);

-- Location: LCCOMB_X23_Y22_N22
\can_controller_0|CAN_Msg|RXMSGID1|data_out[8]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGID1|data_out[8]~17_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|Can_int|rx_data_id1_in\(8)))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|CAN_Msg|RXMSGID1|data_out[8]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \can_controller_0|CAN_Msg|RXMSGID1|data_out[8]~16_combout\,
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datad => \can_controller_0|Can_int|rx_data_id1_in\(8),
	combout => \can_controller_0|CAN_Msg|RXMSGID1|data_out[8]~17_combout\);

-- Location: LCCOMB_X23_Y22_N16
\can_controller_0|CPU_INT|Mux239~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux239~2_combout\ = (\can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\ & (((\can_controller_0|CPU_INT|to_cpu_bus[8]~11_combout\)))) # (!\can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\ & 
-- ((\can_controller_0|CPU_INT|to_cpu_bus[8]~11_combout\ & (\can_controller_0|CAN_Msg|RXMSGID1|data_out[8]~17_combout\)) # (!\can_controller_0|CPU_INT|to_cpu_bus[8]~11_combout\ & ((\can_controller_0|CAN_CONT|TIMEREG|data_out\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGID1|data_out[8]~17_combout\,
	datab => \can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\,
	datac => \can_controller_0|CAN_CONT|TIMEREG|data_out\(8),
	datad => \can_controller_0|CPU_INT|to_cpu_bus[8]~11_combout\,
	combout => \can_controller_0|CPU_INT|Mux239~2_combout\);

-- Location: LCCOMB_X23_Y15_N12
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[56]~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[56]~80_combout\ = ((\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\) # ((!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~28_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~51_combout\))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~51_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~28_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[56]~80_combout\);

-- Location: LCCOMB_X23_Y15_N16
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[56]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(56) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[56]~80_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(56)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[56]~80_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[56]~80_combout\,
	datab => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(56),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(56));

-- Location: LCCOMB_X23_Y15_N10
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[56]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(56) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(56)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(56)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(56),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(56),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(56));

-- Location: LCCOMB_X24_Y19_N24
\can_controller_0|Can_int|rx_data_7_8_in[8]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_7_8_in\(8) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(56))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_7_8_in\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(56),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|rx_data_7_8_in\(8),
	combout => \can_controller_0|Can_int|rx_data_7_8_in\(8));

-- Location: LCCOMB_X24_Y19_N6
\can_controller_0|CAN_Msg|RXMSGD78|data_out[8]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD78|data_out[8]~16_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_7_8_in\(8))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD78|data_out[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \can_controller_0|Can_int|rx_data_7_8_in\(8),
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datad => \can_controller_0|CAN_Msg|RXMSGD78|data_out[8]~16_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD78|data_out[8]~16_combout\);

-- Location: LCCOMB_X24_Y19_N12
\can_controller_0|CAN_Msg|RXMSGD78|data_out[8]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD78|data_out[8]~17_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|Can_int|rx_data_7_8_in\(8)))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|CAN_Msg|RXMSGD78|data_out[8]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGD78|data_out[8]~16_combout\,
	datab => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datac => \rst_controller|r_sync_rst~q\,
	datad => \can_controller_0|Can_int|rx_data_7_8_in\(8),
	combout => \can_controller_0|CAN_Msg|RXMSGD78|data_out[8]~17_combout\);

-- Location: LCCOMB_X27_Y15_N26
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[40]~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[40]~77_combout\ = ((!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~51_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[44]~33_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[44]~33_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~51_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[40]~77_combout\);

-- Location: LCCOMB_X27_Y15_N22
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[40]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(40) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[40]~77_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(40)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[40]~77_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[40]~77_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(40),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(40));

-- Location: LCCOMB_X27_Y15_N16
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[40]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(40) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(40)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(40)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(40),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(40),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(40));

-- Location: LCCOMB_X24_Y19_N16
\can_controller_0|Can_int|rx_data_5_6_in[8]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_5_6_in\(8) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(40))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_5_6_in\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(40),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|rx_data_5_6_in\(8),
	combout => \can_controller_0|Can_int|rx_data_5_6_in\(8));

-- Location: LCCOMB_X24_Y19_N30
\can_controller_0|CAN_Msg|RXMSGD56|data_out[8]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD56|data_out[8]~16_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_5_6_in\(8))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD56|data_out[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \can_controller_0|Can_int|rx_data_5_6_in\(8),
	datac => \can_controller_0|CAN_Msg|RXMSGD56|data_out[8]~16_combout\,
	datad => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	combout => \can_controller_0|CAN_Msg|RXMSGD56|data_out[8]~16_combout\);

-- Location: LCCOMB_X24_Y19_N8
\can_controller_0|CAN_Msg|RXMSGD56|data_out[8]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD56|data_out[8]~17_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|Can_int|rx_data_5_6_in\(8)))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|CAN_Msg|RXMSGD56|data_out[8]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|RXMSGD56|data_out[8]~16_combout\,
	datad => \can_controller_0|Can_int|rx_data_5_6_in\(8),
	combout => \can_controller_0|CAN_Msg|RXMSGD56|data_out[8]~17_combout\);

-- Location: LCCOMB_X19_Y16_N22
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[8]~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[8]~79_combout\ = (((!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[16]~23_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~51_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~51_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[16]~23_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[8]~79_combout\);

-- Location: LCCOMB_X19_Y16_N16
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[8]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(8) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[8]~79_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(8)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[8]~79_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[8]~79_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(8),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(8));

-- Location: LCCOMB_X19_Y16_N28
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[8]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(8) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(8)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(8),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(8),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(8));

-- Location: LCCOMB_X19_Y16_N24
\can_controller_0|Can_int|rx_data_1_2_in[8]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_1_2_in\(8) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(8))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_1_2_in\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(8),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|rx_data_1_2_in\(8),
	combout => \can_controller_0|Can_int|rx_data_1_2_in\(8));

-- Location: LCCOMB_X19_Y16_N30
\can_controller_0|CAN_Msg|RXMSGD12|data_out[8]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD12|data_out[8]~16_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_1_2_in\(8))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD12|data_out[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_1_2_in\(8),
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|RXMSGD12|data_out[8]~16_combout\,
	datad => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	combout => \can_controller_0|CAN_Msg|RXMSGD12|data_out[8]~16_combout\);

-- Location: LCCOMB_X19_Y16_N20
\can_controller_0|CAN_Msg|RXMSGD12|data_out[8]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD12|data_out[8]~17_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|Can_int|rx_data_1_2_in\(8)))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|CAN_Msg|RXMSGD12|data_out[8]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGD12|data_out[8]~16_combout\,
	datab => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datac => \rst_controller|r_sync_rst~q\,
	datad => \can_controller_0|Can_int|rx_data_1_2_in\(8),
	combout => \can_controller_0|CAN_Msg|RXMSGD12|data_out[8]~17_combout\);

-- Location: LCCOMB_X23_Y15_N2
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[24]~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[24]~78_combout\ = (((!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~28_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~51_combout\)) 
-- # (!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~51_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~28_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[24]~78_combout\);

-- Location: LCCOMB_X23_Y15_N22
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[24]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(24) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[24]~78_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(24)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[24]~78_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[24]~78_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(24),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(24));

-- Location: LCCOMB_X23_Y15_N24
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[24]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(24) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(24)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(24),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(24),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(24));

-- Location: LCCOMB_X24_Y19_N28
\can_controller_0|Can_int|rx_data_3_4_in[8]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_3_4_in\(8) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(24))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_3_4_in\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(24),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|rx_data_3_4_in\(8),
	combout => \can_controller_0|Can_int|rx_data_3_4_in\(8));

-- Location: LCCOMB_X24_Y19_N18
\can_controller_0|CAN_Msg|RXMSGD34|data_out[8]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD34|data_out[8]~16_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_3_4_in\(8))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD34|data_out[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \can_controller_0|Can_int|rx_data_3_4_in\(8),
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datad => \can_controller_0|CAN_Msg|RXMSGD34|data_out[8]~16_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD34|data_out[8]~16_combout\);

-- Location: LCCOMB_X24_Y19_N2
\can_controller_0|CAN_Msg|RXMSGD34|data_out[8]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD34|data_out[8]~17_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|Can_int|rx_data_3_4_in\(8)))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|CAN_Msg|RXMSGD34|data_out[8]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGD34|data_out[8]~16_combout\,
	datab => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datac => \rst_controller|r_sync_rst~q\,
	datad => \can_controller_0|Can_int|rx_data_3_4_in\(8),
	combout => \can_controller_0|CAN_Msg|RXMSGD34|data_out[8]~17_combout\);

-- Location: LCCOMB_X24_Y19_N26
\can_controller_0|CPU_INT|Mux239~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux239~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & (((\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\)))) # (!\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & 
-- ((\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD34|data_out[8]~17_combout\))) # (!\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ & 
-- (\can_controller_0|CAN_Msg|RXMSGD12|data_out[8]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\,
	datab => \can_controller_0|CAN_Msg|RXMSGD12|data_out[8]~17_combout\,
	datac => \mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\,
	datad => \can_controller_0|CAN_Msg|RXMSGD34|data_out[8]~17_combout\,
	combout => \can_controller_0|CPU_INT|Mux239~0_combout\);

-- Location: LCCOMB_X24_Y19_N20
\can_controller_0|CPU_INT|Mux239~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux239~1_combout\ = (\can_controller_0|CPU_INT|Mux239~0_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD78|data_out[8]~17_combout\) # ((!\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\)))) # 
-- (!\can_controller_0|CPU_INT|Mux239~0_combout\ & (((\can_controller_0|CAN_Msg|RXMSGD56|data_out[8]~17_combout\ & \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGD78|data_out[8]~17_combout\,
	datab => \can_controller_0|CAN_Msg|RXMSGD56|data_out[8]~17_combout\,
	datac => \can_controller_0|CPU_INT|Mux239~0_combout\,
	datad => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\,
	combout => \can_controller_0|CPU_INT|Mux239~1_combout\);

-- Location: LCCOMB_X24_Y19_N22
\can_controller_0|CPU_INT|Mux239~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux239~3_combout\ = (\can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\ & ((\can_controller_0|CPU_INT|Mux239~2_combout\ & (\can_controller_0|CAN_Msg|TXMSGID1|data_out[8]~7_combout\)) # 
-- (!\can_controller_0|CPU_INT|Mux239~2_combout\ & ((\can_controller_0|CPU_INT|Mux239~1_combout\))))) # (!\can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\ & (((\can_controller_0|CPU_INT|Mux239~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\,
	datab => \can_controller_0|CAN_Msg|TXMSGID1|data_out[8]~7_combout\,
	datac => \can_controller_0|CPU_INT|Mux239~2_combout\,
	datad => \can_controller_0|CPU_INT|Mux239~1_combout\,
	combout => \can_controller_0|CPU_INT|Mux239~3_combout\);

-- Location: LCCOMB_X24_Y19_N0
\can_controller_0|CPU_INT|Mux239~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux239~4_combout\ = (\can_controller_0|CPU_INT|Mux239~3_combout\ & ((\can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\) # (!\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\,
	datac => \can_controller_0|CPU_INT|Mux239~3_combout\,
	datad => \can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\,
	combout => \can_controller_0|CPU_INT|Mux239~4_combout\);

-- Location: FF_X24_Y19_N1
\can_controller_0|CPU_INT|to_cpu_bus[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux239~4_combout\,
	ena => \can_controller_0|CPU_INT|to_cpu_bus[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|to_cpu_bus\(8));

-- Location: FF_X26_Y25_N13
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|to_cpu_bus\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X26_Y25_N12
\nios2_qsys_0|av_ld_byte3_data_nxt~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~19_combout\ = (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\ & \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(8),
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~19_combout\);

-- Location: LCCOMB_X32_Y22_N10
\mm_interconnect_0|cmd_xbar_mux|src_payload~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~4_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(3),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~4_combout\);

-- Location: FF_X32_Y22_N11
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(3));

-- Location: LCCOMB_X35_Y22_N16
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~19_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(7) & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(7),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~19_combout\);

-- Location: FF_X35_Y22_N17
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~19_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(7));

-- Location: LCCOMB_X36_Y21_N28
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~29_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(10) & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(10),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~29_combout\);

-- Location: FF_X36_Y21_N29
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~29_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(10));

-- Location: LCCOMB_X34_Y21_N26
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~76_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(10))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(10),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(10),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~76_combout\);

-- Location: LCCOMB_X34_Y21_N6
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11]~feeder_combout\ = 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(11),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11]~feeder_combout\);

-- Location: FF_X34_Y21_N7
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11]~feeder_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(11));

-- Location: LCCOMB_X36_Y21_N22
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~30_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(11) & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(11),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~30_combout\);

-- Location: FF_X36_Y21_N23
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~30_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(11));

-- Location: LCCOMB_X34_Y21_N4
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~79_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(11)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(11),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(11),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~79_combout\);

-- Location: LCCOMB_X34_Y21_N14
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~80_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(13))))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~79_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~79_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(13),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~80_combout\);

-- Location: LCCOMB_X38_Y21_N2
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[5]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[5]~13_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4)) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[5]~13_combout\);

-- Location: FF_X34_Y21_N15
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~80_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[5]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(12));

-- Location: LCCOMB_X34_Y21_N12
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~77_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(12))))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~76_combout\ & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~76_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(12),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~77_combout\);

-- Location: FF_X34_Y21_N13
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~77_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[5]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(11));

-- Location: LCCOMB_X36_Y21_N18
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~26_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(9) & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(9),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~26_combout\);

-- Location: FF_X36_Y21_N19
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~26_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(9));

-- Location: LCCOMB_X35_Y21_N22
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~70_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(9)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(9),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(9),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~70_combout\);

-- Location: LCCOMB_X35_Y21_N20
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~71_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(11))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(11),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~70_combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~71_combout\);

-- Location: FF_X35_Y21_N21
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~71_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[5]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(10));

-- Location: FF_X37_Y21_N5
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(10),
	sload => VCC,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(10));

-- Location: LCCOMB_X31_Y21_N8
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|Equal0~1_combout\ = (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(4) & 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(3) & !\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(4),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(3),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(2),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|Equal0~1_combout\);

-- Location: LCCOMB_X31_Y21_N16
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[5]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[5]~3_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5))) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|Equal0~1_combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[5]~3_combout\);

-- Location: FF_X31_Y21_N17
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[5]~3_combout\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(8),
	sload => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(5));

-- Location: FF_X32_Y22_N23
\nios2_qsys_0|d_writedata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(5));

-- Location: LCCOMB_X32_Y22_N18
\mm_interconnect_0|cmd_xbar_mux|src_payload~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~9_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \nios2_qsys_0|d_writedata\(5),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~9_combout\);

-- Location: FF_X32_Y22_N19
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(5));

-- Location: LCCOMB_X32_Y22_N20
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~8_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(5))) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(5),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(5),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~8_combout\);

-- Location: LCCOMB_X30_Y20_N6
\mm_interconnect_0|cmd_xbar_mux|src_payload~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~24_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(6),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~24_combout\);

-- Location: FF_X30_Y20_N7
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(6));

-- Location: LCCOMB_X30_Y20_N0
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~23_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(6)))) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(6),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(6),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~23_combout\);

-- Location: FF_X30_Y21_N1
\nios2_qsys_0|d_writedata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(7));

-- Location: LCCOMB_X30_Y21_N6
\mm_interconnect_0|cmd_xbar_mux|src_payload~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~25_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(7),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~25_combout\);

-- Location: FF_X30_Y21_N7
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(7));

-- Location: LCCOMB_X30_Y21_N8
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~24_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(7)))) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(7),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(7),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~24_combout\);

-- Location: LCCOMB_X32_Y21_N20
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~14_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(27))))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24) & ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(27),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~14_combout\);

-- Location: FF_X32_Y21_N21
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~14_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(24));

-- Location: LCCOMB_X32_Y23_N10
\mm_interconnect_0|cmd_xbar_mux|src_payload~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~6_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(24),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~6_combout\);

-- Location: FF_X32_Y23_N11
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(24));

-- Location: LCCOMB_X32_Y23_N4
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~5_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(24))) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(24),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(24),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~5_combout\);

-- Location: LCCOMB_X34_Y23_N10
\mm_interconnect_0|cmd_xbar_mux|src_payload~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~14_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(25),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~14_combout\);

-- Location: FF_X34_Y23_N11
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(25));

-- Location: LCCOMB_X34_Y23_N28
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~13_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(25)))) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(25),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(25),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~13_combout\);

-- Location: LCCOMB_X34_Y23_N22
\mm_interconnect_0|cmd_xbar_mux|src_payload~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~16_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(26),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~16_combout\);

-- Location: FF_X34_Y23_N23
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(26));

-- Location: LCCOMB_X34_Y23_N8
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~15_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(26)))) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(26),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(26),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~15_combout\);

-- Location: LCCOMB_X32_Y23_N20
\mm_interconnect_0|cmd_xbar_mux|src_payload~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~15_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(27),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~15_combout\);

-- Location: FF_X32_Y23_N21
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(27));

-- Location: LCCOMB_X32_Y23_N14
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~14_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(27)))) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(27),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(27),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~14_combout\);

-- Location: LCCOMB_X35_Y25_N30
\mm_interconnect_0|cmd_xbar_mux|src_payload~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~17_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(28),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~17_combout\);

-- Location: FF_X35_Y25_N31
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(28));

-- Location: LCCOMB_X36_Y22_N30
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~19_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(31))))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28) & (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(31),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~19_combout\);

-- Location: FF_X36_Y22_N31
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~19_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(28));

-- Location: LCCOMB_X39_Y21_N20
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~16_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(28)))) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(28),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(28),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~16_combout\);

-- Location: LCCOMB_X35_Y24_N12
\mm_interconnect_0|cmd_xbar_mux|src_payload~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~18_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(29),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~18_combout\);

-- Location: FF_X35_Y24_N13
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(29));

-- Location: LCCOMB_X35_Y24_N14
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~17_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(29))) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(29),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(29),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~17_combout\);

-- Location: LCCOMB_X31_Y23_N24
\mm_interconnect_0|cmd_xbar_mux|src_payload~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~19_combout\ = (\nios2_qsys_0|d_writedata\(30) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|d_writedata\(30),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~19_combout\);

-- Location: FF_X31_Y23_N25
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(30));

-- Location: LCCOMB_X31_Y23_N26
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~18_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(30)))) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(30),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(30),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~18_combout\);

-- Location: LCCOMB_X30_Y21_N16
\mm_interconnect_0|cmd_xbar_mux|src_payload~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~20_combout\ = (\nios2_qsys_0|d_writedata\(31) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|d_writedata\(31),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~20_combout\);

-- Location: FF_X30_Y21_N17
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(31));

-- Location: LCCOMB_X39_Y21_N6
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~19_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(31))) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(31),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(31),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~19_combout\);

-- Location: LCCOMB_X29_Y21_N20
\mm_interconnect_0|cmd_xbar_mux|src_data[35]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(35) = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)) # ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_byteenable\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_byteenable\(3),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(35));

-- Location: FF_X29_Y21_N21
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|byteenable[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(35),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|byteenable\(3));

-- Location: LCCOMB_X32_Y20_N0
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~1_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|byteenable\(3)) # 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|byteenable\(3),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~1_combout\);

-- Location: M9K_X33_Y21_N0
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"6B0513A64402ED44D47DA2960052B0EC28651B3B04AAD5714DFA4D6328912AA170482CBC0A859442D788BC84E65A259164E0F94532D4268DC7A266A1209C9359",
	mem_init1 => X"0480A86649D958F5070C8D6602E1448CD02B225DC7F2A0D970CE0A2F4AC5E599D5CE8F5F221269E400459E7668A2160A7070D0EC1C20949BAF142B7092BC061750ABD4C3695E881DB14363D793946EA77D02CD06933361903171050645E7F888441639864E6EC699A0FC1842BE8E2E926BC9F6106D264D21F618B408A9452F5820D018A85464643CC4C345908030C607024FE2D700A5623A57914F6334A05000EC43080C47706B507020243E4C84E5A0490C0D01385F28115228E07E73879263D0BAF564741B1F416463708424D332078287314880FE4400A8DCE6D3D01C1E65713D912B6663EDE4D804294E8D23A0497EE4350C43A4A2F165D014248C0004B1",
	mem_init0 => X"72C06887073B8660768BB52C722526106B44F2E1ECEE5C1D04C4E592C152E615268B6A34A9DDEE4E55394F2C862990CACB2E9607E441538D7C48572E08CD64A88D302378AFD1C1E0F1683C1202BB4405273204AC6B4F3907C1C3C2917C7B4C834649C22A9518741FA893EF404134FE8B56BDC204D4A0D09EBA2D8F910A37A82DD6017514DC6D720118B83108950AECF68939C4036100C7E13161FC0E430291DC46470BEC3A517F2B45E326339DFCE30B2D134076417CBA22688448A2D07908CC7C7503C8AC55D9887605123A5B8252226454F33EB8C8235261C53041150508E033D278A2D0342190C625898C38855E0A9A2280596D8C095B31064D155A5510F9",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "can_nios2_qsys_0_ociram_default_contents.mif",
	init_file_layout => "port_a",
	logical_ram_name => "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_ocimem:the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram_module:can_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_un81:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_en~1_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X32_Y21_N12
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~31_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(10))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(10),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~31_combout\);

-- Location: FF_X32_Y21_N13
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~31_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(7));

-- Location: LCCOMB_X35_Y21_N2
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~56_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(7))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(7),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(7),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~56_combout\);

-- Location: LCCOMB_X35_Y21_N14
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~57_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(9))))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~56_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~56_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(9),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~57_combout\);

-- Location: FF_X35_Y21_N15
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~57_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[5]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(8));

-- Location: FF_X35_Y20_N11
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(8),
	sload => VCC,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(8));

-- Location: LCCOMB_X35_Y22_N26
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~23_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(8) & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(8),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~23_combout\);

-- Location: FF_X35_Y22_N27
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~23_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(8));

-- Location: LCCOMB_X35_Y24_N2
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~64_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(8))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(8),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(8),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~64_combout\);

-- Location: LCCOMB_X35_Y21_N28
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~65_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(10))))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~64_combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(10),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~65_combout\);

-- Location: FF_X35_Y21_N29
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~65_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[5]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(9));

-- Location: LCCOMB_X35_Y20_N4
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]~feeder_combout\ = 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(9),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]~feeder_combout\);

-- Location: FF_X35_Y20_N5
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]~feeder_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(9));

-- Location: LCCOMB_X32_Y21_N2
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~22_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(9))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(9),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~22_combout\);

-- Location: FF_X32_Y21_N3
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~22_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(6));

-- Location: LCCOMB_X34_Y22_N2
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[2]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[2]~1_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2)))) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[2]~1_combout\);

-- Location: FF_X34_Y22_N3
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[2]~1_combout\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(5),
	sload => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(2));

-- Location: LCCOMB_X39_Y21_N2
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder_combout\);

-- Location: FF_X39_Y21_N3
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|DRsize.000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~q\);

-- Location: LCCOMB_X38_Y21_N24
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(1)))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~q\ & (\altera_internal_jtag~TDIUTAP\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(1),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~q\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5_combout\);

-- Location: LCCOMB_X39_Y21_N8
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~10_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(0))))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(0),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~10_combout\);

-- Location: FF_X38_Y21_N25
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5_combout\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~10_combout\,
	sload => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(0));

-- Location: FF_X35_Y20_N17
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(0),
	sload => VCC,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(0));

-- Location: LCCOMB_X35_Y22_N10
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~0_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(0) 
-- & ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(0),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~0_combout\);

-- Location: FF_X35_Y22_N11
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~0_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(0));

-- Location: LCCOMB_X34_Y21_N2
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~11_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(0)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(0),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~11_combout\);

-- Location: LCCOMB_X34_Y21_N24
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~12_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(2))))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~11_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~11_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(2),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~12_combout\);

-- Location: FF_X34_Y21_N25
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~12_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[5]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(1));

-- Location: LCCOMB_X37_Y21_N22
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder_combout\ = 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(1),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder_combout\);

-- Location: FF_X37_Y21_N23
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(1));

-- Location: LCCOMB_X36_Y21_N2
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~1_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(1) 
-- & ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(1),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~1_combout\);

-- Location: FF_X36_Y21_N3
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~1_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(1));

-- Location: LCCOMB_X35_Y21_N8
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~14_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(1)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(1),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(1),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~14_combout\);

-- Location: LCCOMB_X35_Y21_N24
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~15_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(3))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~14_combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~15_combout\);

-- Location: FF_X35_Y21_N25
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~15_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[5]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(2));

-- Location: LCCOMB_X34_Y21_N28
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder_combout\ = 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(2),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder_combout\);

-- Location: FF_X34_Y21_N29
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(2));

-- Location: LCCOMB_X36_Y21_N4
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~2_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(2) 
-- & ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(2),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~2_combout\);

-- Location: FF_X36_Y21_N5
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~2_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(2));

-- Location: LCCOMB_X35_Y21_N18
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~16_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(2)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(2),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(2),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~16_combout\);

-- Location: LCCOMB_X35_Y21_N6
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~17_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(4))))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~16_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~16_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(4),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~17_combout\);

-- Location: FF_X35_Y21_N7
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~17_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[5]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(3));

-- Location: LCCOMB_X37_Y21_N20
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]~feeder_combout\ = 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(3),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]~feeder_combout\);

-- Location: FF_X37_Y21_N21
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]~feeder_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(3));

-- Location: LCCOMB_X35_Y22_N30
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~3_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(3) 
-- & ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(3),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~3_combout\);

-- Location: FF_X35_Y22_N31
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~3_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(3));

-- Location: LCCOMB_X35_Y21_N10
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~18_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(3))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(3),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(3),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~18_combout\);

-- Location: LCCOMB_X35_Y21_N30
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(5))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(5),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~18_combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\);

-- Location: FF_X35_Y21_N31
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[5]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(4));

-- Location: FF_X35_Y20_N21
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(4),
	sload => VCC,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(4));

-- Location: LCCOMB_X36_Y21_N14
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~4_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(4) 
-- & ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(4),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~4_combout\);

-- Location: FF_X36_Y21_N15
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~4_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(4));

-- Location: LCCOMB_X35_Y21_N16
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~26_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(4)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(4),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~26_combout\);

-- Location: LCCOMB_X35_Y21_N4
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(6))))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~26_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~26_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(6),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\);

-- Location: FF_X35_Y21_N5
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[5]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(5));

-- Location: FF_X37_Y21_N27
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(5),
	sload => VCC,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(5));

-- Location: LCCOMB_X36_Y21_N10
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~6_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(5) 
-- & ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(5),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~6_combout\);

-- Location: FF_X36_Y21_N11
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~6_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(5));

-- Location: LCCOMB_X39_Y21_N18
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~33_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(5)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(5),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(5),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~33_combout\);

-- Location: LCCOMB_X35_Y21_N26
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~34_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(7))))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(7),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~33_combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~34_combout\);

-- Location: FF_X35_Y21_N27
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~34_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[5]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(6));

-- Location: FF_X37_Y21_N13
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(6),
	sload => VCC,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(6));

-- Location: LCCOMB_X35_Y22_N20
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~15_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(6) & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(6),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~15_combout\);

-- Location: FF_X35_Y22_N21
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~15_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(6));

-- Location: LCCOMB_X35_Y21_N12
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|Mux30~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|Mux30~0_combout\ = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & 
-- ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(6)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(6),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(6),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|Mux30~0_combout\);

-- Location: LCCOMB_X35_Y21_N0
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(7)))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|Mux30~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|Mux30~0_combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(7),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8_combout\);

-- Location: FF_X35_Y21_N1
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8_combout\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(8),
	sload => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(7));

-- Location: FF_X35_Y20_N1
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(7),
	sload => VCC,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(7));

-- Location: LCCOMB_X32_Y21_N18
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~13_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(7))))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(7),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~13_combout\);

-- Location: FF_X32_Y21_N19
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~13_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(4));

-- Location: FF_X32_Y22_N17
\nios2_qsys_0|d_writedata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(4));

-- Location: LCCOMB_X32_Y22_N30
\mm_interconnect_0|cmd_xbar_mux|src_payload~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~5_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(4),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~5_combout\);

-- Location: FF_X32_Y22_N31
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(4));

-- Location: LCCOMB_X32_Y22_N0
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~4_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(4))) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(4),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(4),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~4_combout\);

-- Location: LCCOMB_X34_Y22_N12
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[3]~2_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3)))) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[3]~2_combout\);

-- Location: FF_X34_Y22_N13
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[3]~2_combout\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(6),
	sload => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(3));

-- Location: LCCOMB_X32_Y22_N28
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~3_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(3)))) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(3),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(3),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~3_combout\);

-- Location: LCCOMB_X32_Y21_N4
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~16_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\) # ((!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~16_combout\);

-- Location: FF_X32_Y21_N5
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(24));

-- Location: FF_X28_Y25_N21
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(24),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(24));

-- Location: LCCOMB_X28_Y25_N20
\nios2_qsys_0|av_ld_byte3_data_nxt~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~20_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(24)) # ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(24) 
-- & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & (((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(24) & 
-- \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(24),
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(24),
	datad => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~20_combout\);

-- Location: LCCOMB_X27_Y28_N2
\nios2_qsys_0|av_ld_byte3_data_nxt~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~21_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & (((\nios2_qsys_0|av_fill_bit~1_combout\)))) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_ld_byte3_data_nxt~19_combout\) # 
-- ((\nios2_qsys_0|av_ld_byte3_data_nxt~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte3_data_nxt~19_combout\,
	datab => \nios2_qsys_0|av_ld_byte3_data_nxt~20_combout\,
	datac => \nios2_qsys_0|av_fill_bit~1_combout\,
	datad => \nios2_qsys_0|av_ld_aligning_data~q\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~21_combout\);

-- Location: FF_X27_Y28_N3
\nios2_qsys_0|av_ld_byte3_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte3_data_nxt~21_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte3_data\(0));

-- Location: LCCOMB_X27_Y28_N24
\nios2_qsys_0|W_rf_wr_data[24]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[24]~31_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte3_data\(0))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|W_alu_result\(24) & (!\nios2_qsys_0|E_alu_result~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(24),
	datab => \nios2_qsys_0|E_alu_result~36_combout\,
	datac => \nios2_qsys_0|av_ld_byte3_data\(0),
	datad => \nios2_qsys_0|R_ctrl_ld~q\,
	combout => \nios2_qsys_0|W_rf_wr_data[24]~31_combout\);

-- Location: LCCOMB_X36_Y28_N0
\nios2_qsys_0|R_src1[23]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[23]~53_combout\ = (!\nios2_qsys_0|R_src1~41_combout\ & (\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(23) & ((!\nios2_qsys_0|E_valid~q\) # (!\nios2_qsys_0|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src1~41_combout\,
	datab => \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(23),
	datac => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	datad => \nios2_qsys_0|E_valid~q\,
	combout => \nios2_qsys_0|R_src1[23]~53_combout\);

-- Location: FF_X36_Y28_N1
\nios2_qsys_0|E_src1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[23]~53_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(23));

-- Location: LCCOMB_X31_Y27_N20
\nios2_qsys_0|E_alu_result[23]~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[23]~63_combout\ = (\nios2_qsys_0|W_alu_result[21]~14_combout\ & (((\nios2_qsys_0|W_alu_result[21]~15_combout\)))) # (!\nios2_qsys_0|W_alu_result[21]~14_combout\ & ((\nios2_qsys_0|W_alu_result[21]~15_combout\ & 
-- ((\nios2_qsys_0|Add1~46_combout\))) # (!\nios2_qsys_0|W_alu_result[21]~15_combout\ & (\nios2_qsys_0|Add2~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[21]~14_combout\,
	datab => \nios2_qsys_0|Add2~46_combout\,
	datac => \nios2_qsys_0|W_alu_result[21]~15_combout\,
	datad => \nios2_qsys_0|Add1~46_combout\,
	combout => \nios2_qsys_0|E_alu_result[23]~63_combout\);

-- Location: LCCOMB_X31_Y27_N6
\nios2_qsys_0|E_alu_result[23]~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[23]~64_combout\ = (\nios2_qsys_0|W_alu_result[21]~14_combout\ & ((\nios2_qsys_0|E_alu_result[23]~63_combout\ & (\nios2_qsys_0|E_shift_rot_result\(23))) # (!\nios2_qsys_0|E_alu_result[23]~63_combout\ & 
-- ((\nios2_qsys_0|E_logic_result[23]~15_combout\))))) # (!\nios2_qsys_0|W_alu_result[21]~14_combout\ & (\nios2_qsys_0|E_alu_result[23]~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[21]~14_combout\,
	datab => \nios2_qsys_0|E_alu_result[23]~63_combout\,
	datac => \nios2_qsys_0|E_shift_rot_result\(23),
	datad => \nios2_qsys_0|E_logic_result[23]~15_combout\,
	combout => \nios2_qsys_0|E_alu_result[23]~64_combout\);

-- Location: LCCOMB_X26_Y27_N10
\nios2_qsys_0|E_alu_result[23]~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[23]~86_combout\ = (!\nios2_qsys_0|R_ctrl_br_cmp~q\ & (\nios2_qsys_0|E_alu_result[23]~64_combout\ & !\nios2_qsys_0|R_ctrl_rdctl_inst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	datab => \nios2_qsys_0|E_alu_result[23]~64_combout\,
	datac => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	combout => \nios2_qsys_0|E_alu_result[23]~86_combout\);

-- Location: FF_X26_Y27_N11
\nios2_qsys_0|W_alu_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_result[23]~86_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(23));

-- Location: LCCOMB_X32_Y24_N22
\mm_interconnect_0|rsp_xbar_mux_001|src_data[23]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[23]~30_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(23) & ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\) # 
-- ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(23) & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(23) & 
-- (((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(23) & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(23),
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(23),
	datad => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[23]~30_combout\);

-- Location: LCCOMB_X27_Y24_N4
\mm_interconnect_0|rsp_xbar_mux_001|src_data[23]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data\(23) = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[23]~30_combout\) # ((\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\ & 
-- (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(7),
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data[23]~30_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data\(23));

-- Location: LCCOMB_X26_Y27_N20
\nios2_qsys_0|av_ld_byte2_data[7]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte2_data[7]~3_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & (\nios2_qsys_0|av_fill_bit~1_combout\)) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & ((\mm_interconnect_0|rsp_xbar_mux_001|src_data\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_aligning_data~q\,
	datab => \nios2_qsys_0|av_fill_bit~1_combout\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data\(23),
	combout => \nios2_qsys_0|av_ld_byte2_data[7]~3_combout\);

-- Location: FF_X26_Y27_N21
\nios2_qsys_0|av_ld_byte2_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte2_data[7]~3_combout\,
	asdata => \nios2_qsys_0|av_ld_byte3_data\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte2_data\(7));

-- Location: LCCOMB_X26_Y27_N4
\nios2_qsys_0|W_rf_wr_data[23]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[23]~29_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte2_data\(7))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|W_alu_result\(23) & ((!\nios2_qsys_0|E_alu_result~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(23),
	datab => \nios2_qsys_0|av_ld_byte2_data\(7),
	datac => \nios2_qsys_0|E_alu_result~36_combout\,
	datad => \nios2_qsys_0|R_ctrl_ld~q\,
	combout => \nios2_qsys_0|W_rf_wr_data[23]~29_combout\);

-- Location: LCCOMB_X36_Y28_N18
\nios2_qsys_0|R_src1[22]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[22]~54_combout\ = (!\nios2_qsys_0|R_src1~41_combout\ & (\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(22) & ((!\nios2_qsys_0|E_valid~q\) # (!\nios2_qsys_0|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src1~41_combout\,
	datab => \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(22),
	datac => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	datad => \nios2_qsys_0|E_valid~q\,
	combout => \nios2_qsys_0|R_src1[22]~54_combout\);

-- Location: FF_X36_Y28_N19
\nios2_qsys_0|E_src1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[22]~54_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(22));

-- Location: LCCOMB_X36_Y27_N30
\nios2_qsys_0|E_alu_result[22]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[22]~59_combout\ = (\nios2_qsys_0|W_alu_result[21]~14_combout\ & ((\nios2_qsys_0|E_logic_result[22]~14_combout\) # ((\nios2_qsys_0|W_alu_result[21]~15_combout\)))) # (!\nios2_qsys_0|W_alu_result[21]~14_combout\ & 
-- (((\nios2_qsys_0|Add2~44_combout\ & !\nios2_qsys_0|W_alu_result[21]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[22]~14_combout\,
	datab => \nios2_qsys_0|Add2~44_combout\,
	datac => \nios2_qsys_0|W_alu_result[21]~14_combout\,
	datad => \nios2_qsys_0|W_alu_result[21]~15_combout\,
	combout => \nios2_qsys_0|E_alu_result[22]~59_combout\);

-- Location: LCCOMB_X36_Y27_N24
\nios2_qsys_0|E_alu_result[22]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[22]~60_combout\ = (\nios2_qsys_0|W_alu_result[21]~15_combout\ & ((\nios2_qsys_0|E_alu_result[22]~59_combout\ & ((\nios2_qsys_0|E_shift_rot_result\(22)))) # (!\nios2_qsys_0|E_alu_result[22]~59_combout\ & 
-- (\nios2_qsys_0|Add1~44_combout\)))) # (!\nios2_qsys_0|W_alu_result[21]~15_combout\ & (((\nios2_qsys_0|E_alu_result[22]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[21]~15_combout\,
	datab => \nios2_qsys_0|Add1~44_combout\,
	datac => \nios2_qsys_0|E_alu_result[22]~59_combout\,
	datad => \nios2_qsys_0|E_shift_rot_result\(22),
	combout => \nios2_qsys_0|E_alu_result[22]~60_combout\);

-- Location: LCCOMB_X26_Y27_N14
\nios2_qsys_0|E_alu_result[22]~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[22]~84_combout\ = (!\nios2_qsys_0|R_ctrl_br_cmp~q\ & (!\nios2_qsys_0|R_ctrl_rdctl_inst~q\ & \nios2_qsys_0|E_alu_result[22]~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	datac => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	datad => \nios2_qsys_0|E_alu_result[22]~60_combout\,
	combout => \nios2_qsys_0|E_alu_result[22]~84_combout\);

-- Location: FF_X26_Y27_N15
\nios2_qsys_0|W_alu_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_result[22]~84_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(22));

-- Location: LCCOMB_X26_Y27_N0
\nios2_qsys_0|W_rf_wr_data[22]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[22]~27_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|av_ld_byte2_data\(6))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|W_alu_result\(22) & !\nios2_qsys_0|E_alu_result~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte2_data\(6),
	datab => \nios2_qsys_0|W_alu_result\(22),
	datac => \nios2_qsys_0|E_alu_result~36_combout\,
	datad => \nios2_qsys_0|R_ctrl_ld~q\,
	combout => \nios2_qsys_0|W_rf_wr_data[22]~27_combout\);

-- Location: LCCOMB_X36_Y28_N4
\nios2_qsys_0|R_src1[21]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[21]~55_combout\ = (!\nios2_qsys_0|R_src1~41_combout\ & (\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(21) & ((!\nios2_qsys_0|E_valid~q\) # (!\nios2_qsys_0|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src1~41_combout\,
	datab => \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(21),
	datac => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	datad => \nios2_qsys_0|E_valid~q\,
	combout => \nios2_qsys_0|R_src1[21]~55_combout\);

-- Location: FF_X36_Y28_N5
\nios2_qsys_0|E_src1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[21]~55_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(21));

-- Location: LCCOMB_X36_Y27_N18
\nios2_qsys_0|E_alu_result[21]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[21]~53_combout\ = (\nios2_qsys_0|W_alu_result[21]~15_combout\ & ((\nios2_qsys_0|W_alu_result[21]~14_combout\) # ((\nios2_qsys_0|Add1~42_combout\)))) # (!\nios2_qsys_0|W_alu_result[21]~15_combout\ & 
-- (!\nios2_qsys_0|W_alu_result[21]~14_combout\ & ((\nios2_qsys_0|Add2~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[21]~15_combout\,
	datab => \nios2_qsys_0|W_alu_result[21]~14_combout\,
	datac => \nios2_qsys_0|Add1~42_combout\,
	datad => \nios2_qsys_0|Add2~42_combout\,
	combout => \nios2_qsys_0|E_alu_result[21]~53_combout\);

-- Location: LCCOMB_X36_Y27_N4
\nios2_qsys_0|E_alu_result[21]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[21]~54_combout\ = (\nios2_qsys_0|E_alu_result[21]~53_combout\ & ((\nios2_qsys_0|E_shift_rot_result\(21)) # ((!\nios2_qsys_0|W_alu_result[21]~14_combout\)))) # (!\nios2_qsys_0|E_alu_result[21]~53_combout\ & 
-- (((\nios2_qsys_0|W_alu_result[21]~14_combout\ & \nios2_qsys_0|E_logic_result[21]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(21),
	datab => \nios2_qsys_0|E_alu_result[21]~53_combout\,
	datac => \nios2_qsys_0|W_alu_result[21]~14_combout\,
	datad => \nios2_qsys_0|E_logic_result[21]~13_combout\,
	combout => \nios2_qsys_0|E_alu_result[21]~54_combout\);

-- Location: LCCOMB_X26_Y27_N12
\nios2_qsys_0|E_alu_result[21]~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[21]~81_combout\ = (!\nios2_qsys_0|R_ctrl_br_cmp~q\ & (!\nios2_qsys_0|R_ctrl_rdctl_inst~q\ & \nios2_qsys_0|E_alu_result[21]~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	datac => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	datad => \nios2_qsys_0|E_alu_result[21]~54_combout\,
	combout => \nios2_qsys_0|E_alu_result[21]~81_combout\);

-- Location: FF_X26_Y27_N13
\nios2_qsys_0|W_alu_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_result[21]~81_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(21));

-- Location: LCCOMB_X27_Y24_N20
\mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~29_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21) & ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\) # ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(21))))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21) & (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21),
	datab => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(21),
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~29_combout\);

-- Location: LCCOMB_X27_Y24_N10
\mm_interconnect_0|rsp_xbar_mux_001|src_data[21]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data\(21) = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~29_combout\) # ((\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\ & 
-- (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(5) & \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~29_combout\,
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(5),
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data\(21));

-- Location: LCCOMB_X26_Y27_N26
\nios2_qsys_0|av_ld_byte2_data[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte2_data[5]~6_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & (\nios2_qsys_0|av_fill_bit~1_combout\)) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & ((\mm_interconnect_0|rsp_xbar_mux_001|src_data\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_aligning_data~q\,
	datab => \nios2_qsys_0|av_fill_bit~1_combout\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data\(21),
	combout => \nios2_qsys_0|av_ld_byte2_data[5]~6_combout\);

-- Location: FF_X26_Y27_N27
\nios2_qsys_0|av_ld_byte2_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte2_data[5]~6_combout\,
	asdata => \nios2_qsys_0|av_ld_byte3_data\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte2_data\(5));

-- Location: LCCOMB_X26_Y27_N22
\nios2_qsys_0|W_rf_wr_data[21]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[21]~24_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte2_data\(5))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|W_alu_result\(21) & ((!\nios2_qsys_0|E_alu_result~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(21),
	datab => \nios2_qsys_0|av_ld_byte2_data\(5),
	datac => \nios2_qsys_0|E_alu_result~36_combout\,
	datad => \nios2_qsys_0|R_ctrl_ld~q\,
	combout => \nios2_qsys_0|W_rf_wr_data[21]~24_combout\);

-- Location: LCCOMB_X32_Y26_N24
\nios2_qsys_0|E_st_data[23]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_st_data[23]~6_combout\ = (\nios2_qsys_0|D_iw\(4) & (\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(23))) # (!\nios2_qsys_0|D_iw\(4) & 
-- ((\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	datad => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	combout => \nios2_qsys_0|E_st_data[23]~6_combout\);

-- Location: FF_X32_Y26_N25
\nios2_qsys_0|d_writedata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_st_data[23]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(23));

-- Location: LCCOMB_X27_Y27_N24
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~13_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(23),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~13_combout\);

-- Location: LCCOMB_X31_Y24_N20
\mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~31_combout\ = (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(20)) # 
-- ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20) & \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20) & 
-- ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20),
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(20),
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~31_combout\);

-- Location: LCCOMB_X26_Y25_N20
\mm_interconnect_0|rsp_xbar_mux_001|src_data[20]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data\(20) = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~31_combout\) # ((\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\ & \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(4),
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~31_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data\(20));

-- Location: LCCOMB_X27_Y28_N30
\nios2_qsys_0|av_ld_byte2_data[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte2_data[4]~4_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_fill_bit~1_combout\))) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_xbar_mux_001|src_data\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_data\(20),
	datab => \nios2_qsys_0|av_fill_bit~1_combout\,
	datad => \nios2_qsys_0|av_ld_aligning_data~q\,
	combout => \nios2_qsys_0|av_ld_byte2_data[4]~4_combout\);

-- Location: FF_X27_Y28_N31
\nios2_qsys_0|av_ld_byte2_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte2_data[4]~4_combout\,
	asdata => \nios2_qsys_0|av_ld_byte3_data\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte2_data\(4));

-- Location: LCCOMB_X36_Y27_N28
\nios2_qsys_0|E_alu_result[20]~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[20]~69_combout\ = (\nios2_qsys_0|W_alu_result[21]~14_combout\ & ((\nios2_qsys_0|E_logic_result[20]~28_combout\) # ((\nios2_qsys_0|W_alu_result[21]~15_combout\)))) # (!\nios2_qsys_0|W_alu_result[21]~14_combout\ & 
-- (((!\nios2_qsys_0|W_alu_result[21]~15_combout\ & \nios2_qsys_0|Add2~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[20]~28_combout\,
	datab => \nios2_qsys_0|W_alu_result[21]~14_combout\,
	datac => \nios2_qsys_0|W_alu_result[21]~15_combout\,
	datad => \nios2_qsys_0|Add2~40_combout\,
	combout => \nios2_qsys_0|E_alu_result[20]~69_combout\);

-- Location: LCCOMB_X36_Y27_N14
\nios2_qsys_0|E_alu_result[20]~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[20]~70_combout\ = (\nios2_qsys_0|E_alu_result[20]~69_combout\ & ((\nios2_qsys_0|E_shift_rot_result\(20)) # ((!\nios2_qsys_0|W_alu_result[21]~15_combout\)))) # (!\nios2_qsys_0|E_alu_result[20]~69_combout\ & 
-- (((\nios2_qsys_0|W_alu_result[21]~15_combout\ & \nios2_qsys_0|Add1~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(20),
	datab => \nios2_qsys_0|E_alu_result[20]~69_combout\,
	datac => \nios2_qsys_0|W_alu_result[21]~15_combout\,
	datad => \nios2_qsys_0|Add1~40_combout\,
	combout => \nios2_qsys_0|E_alu_result[20]~70_combout\);

-- Location: LCCOMB_X27_Y28_N0
\nios2_qsys_0|E_alu_result[20]~89\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[20]~89_combout\ = (!\nios2_qsys_0|R_ctrl_br_cmp~q\ & (!\nios2_qsys_0|R_ctrl_rdctl_inst~q\ & \nios2_qsys_0|E_alu_result[20]~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	datac => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	datad => \nios2_qsys_0|E_alu_result[20]~70_combout\,
	combout => \nios2_qsys_0|E_alu_result[20]~89_combout\);

-- Location: FF_X27_Y28_N1
\nios2_qsys_0|W_alu_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_result[20]~89_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(20));

-- Location: LCCOMB_X27_Y28_N28
\nios2_qsys_0|W_rf_wr_data[20]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[20]~32_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|av_ld_byte2_data\(4))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (((!\nios2_qsys_0|E_alu_result~36_combout\ & \nios2_qsys_0|W_alu_result\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte2_data\(4),
	datab => \nios2_qsys_0|E_alu_result~36_combout\,
	datac => \nios2_qsys_0|W_alu_result\(20),
	datad => \nios2_qsys_0|R_ctrl_ld~q\,
	combout => \nios2_qsys_0|W_rf_wr_data[20]~32_combout\);

-- Location: LCCOMB_X36_Y28_N16
\nios2_qsys_0|R_src1[19]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[19]~57_combout\ = (!\nios2_qsys_0|R_src1~41_combout\ & (\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(19) & ((!\nios2_qsys_0|E_valid~q\) # (!\nios2_qsys_0|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src1~41_combout\,
	datab => \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(19),
	datac => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	datad => \nios2_qsys_0|E_valid~q\,
	combout => \nios2_qsys_0|R_src1[19]~57_combout\);

-- Location: FF_X36_Y28_N17
\nios2_qsys_0|E_src1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[19]~57_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(19));

-- Location: LCCOMB_X31_Y27_N12
\nios2_qsys_0|E_alu_result[19]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[19]~47_combout\ = (\nios2_qsys_0|W_alu_result[21]~15_combout\ & ((\nios2_qsys_0|Add1~38_combout\) # ((\nios2_qsys_0|W_alu_result[21]~14_combout\)))) # (!\nios2_qsys_0|W_alu_result[21]~15_combout\ & 
-- (((\nios2_qsys_0|Add2~38_combout\ & !\nios2_qsys_0|W_alu_result[21]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[21]~15_combout\,
	datab => \nios2_qsys_0|Add1~38_combout\,
	datac => \nios2_qsys_0|Add2~38_combout\,
	datad => \nios2_qsys_0|W_alu_result[21]~14_combout\,
	combout => \nios2_qsys_0|E_alu_result[19]~47_combout\);

-- Location: LCCOMB_X31_Y27_N22
\nios2_qsys_0|E_alu_result[19]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[19]~48_combout\ = (\nios2_qsys_0|E_alu_result[19]~47_combout\ & ((\nios2_qsys_0|E_shift_rot_result\(19)) # ((!\nios2_qsys_0|W_alu_result[21]~14_combout\)))) # (!\nios2_qsys_0|E_alu_result[19]~47_combout\ & 
-- (((\nios2_qsys_0|E_logic_result[19]~27_combout\ & \nios2_qsys_0|W_alu_result[21]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result[19]~47_combout\,
	datab => \nios2_qsys_0|E_shift_rot_result\(19),
	datac => \nios2_qsys_0|E_logic_result[19]~27_combout\,
	datad => \nios2_qsys_0|W_alu_result[21]~14_combout\,
	combout => \nios2_qsys_0|E_alu_result[19]~48_combout\);

-- Location: LCCOMB_X31_Y27_N26
\nios2_qsys_0|E_alu_result[19]~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[19]~78_combout\ = (!\nios2_qsys_0|R_ctrl_br_cmp~q\ & (!\nios2_qsys_0|R_ctrl_rdctl_inst~q\ & \nios2_qsys_0|E_alu_result[19]~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	datab => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	datac => \nios2_qsys_0|E_alu_result[19]~48_combout\,
	combout => \nios2_qsys_0|E_alu_result[19]~78_combout\);

-- Location: FF_X31_Y27_N27
\nios2_qsys_0|W_alu_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_result[19]~78_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(19));

-- Location: LCCOMB_X21_Y17_N22
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[3]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[3]~7_combout\ = ((\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\) # ((!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[3]~6_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[0]~0_combout\))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[0]~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[3]~6_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[3]~7_combout\);

-- Location: LCCOMB_X21_Y17_N10
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(3) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[3]~7_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(3)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[3]~7_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[3]~7_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(3),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(3));

-- Location: LCCOMB_X21_Y17_N28
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(3) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(3)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(3),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(3),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(3));

-- Location: LCCOMB_X26_Y20_N10
\can_controller_0|Can_int|rx_data_id1_in[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_id1_in\(3) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(3))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_id1_in\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(3),
	datad => \can_controller_0|Can_int|rx_data_id1_in\(3),
	combout => \can_controller_0|Can_int|rx_data_id1_in\(3));

-- Location: LCCOMB_X26_Y20_N16
\can_controller_0|CAN_Msg|RXMSGID1|data_out[3]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGID1|data_out[3]~51_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_id1_in\(3))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[3]~51_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_id1_in\(3),
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datad => \can_controller_0|CAN_Msg|RXMSGID1|data_out[3]~51_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGID1|data_out[3]~51_combout\);

-- Location: LCCOMB_X26_Y20_N8
\can_controller_0|CAN_Msg|RXMSGID1|data_out[3]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGID1|data_out[3]~52_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|Can_int|rx_data_id1_in\(3))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[3]~51_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_id1_in\(3),
	datab => \can_controller_0|CAN_Msg|RXMSGID1|data_out[3]~51_combout\,
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datad => \rst_controller|r_sync_rst~q\,
	combout => \can_controller_0|CAN_Msg|RXMSGID1|data_out[3]~52_combout\);

-- Location: LCCOMB_X20_Y16_N18
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~20_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\ & 
-- !\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~20_combout\);

-- Location: LCCOMB_X20_Y16_N22
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[47]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[47]~41_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~20_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~20_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~21_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[47]~41_combout\);

-- Location: LCCOMB_X26_Y17_N26
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[51]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[51]~42_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~11_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[47]~41_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[47]~41_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~11_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[51]~42_combout\);

-- Location: LCCOMB_X26_Y17_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[51]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(51) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[51]~42_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(51)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[51]~42_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[51]~42_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(51),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(51));

-- Location: LCCOMB_X26_Y17_N22
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[51]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(51) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(51)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(51)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(51),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(51),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(51));

-- Location: LCCOMB_X26_Y20_N20
\can_controller_0|Can_int|rx_data_7_8_in[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_7_8_in\(3) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(51))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_7_8_in\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(51),
	datad => \can_controller_0|Can_int|rx_data_7_8_in\(3),
	combout => \can_controller_0|Can_int|rx_data_7_8_in\(3));

-- Location: LCCOMB_X26_Y20_N18
\can_controller_0|CAN_Msg|RXMSGD78|data_out[3]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD78|data_out[3]~51_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_7_8_in\(3))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD78|data_out[3]~51_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \can_controller_0|Can_int|rx_data_7_8_in\(3),
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datad => \can_controller_0|CAN_Msg|RXMSGD78|data_out[3]~51_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD78|data_out[3]~51_combout\);

-- Location: LCCOMB_X26_Y20_N30
\can_controller_0|CAN_Msg|RXMSGD78|data_out[3]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD78|data_out[3]~52_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|Can_int|rx_data_7_8_in\(3))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD78|data_out[3]~51_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \can_controller_0|Can_int|rx_data_7_8_in\(3),
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datad => \can_controller_0|CAN_Msg|RXMSGD78|data_out[3]~51_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD78|data_out[3]~52_combout\);

-- Location: LCCOMB_X20_Y16_N30
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~94_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\ & 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\ & (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\ & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~21_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~94_combout\);

-- Location: LCCOMB_X26_Y16_N4
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[3]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[3]~40_combout\ = ((\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\) # ((!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~94_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~10_combout\))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~11_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~10_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~94_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[3]~40_combout\);

-- Location: LCCOMB_X26_Y16_N2
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(3) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[3]~40_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(3)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[3]~40_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[3]~40_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(3),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(3));

-- Location: LCCOMB_X26_Y16_N28
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(3) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(3)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(3),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(3),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(3));

-- Location: LCCOMB_X26_Y16_N6
\can_controller_0|Can_int|rx_data_1_2_in[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_1_2_in\(3) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(3))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_1_2_in\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(3),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|rx_data_1_2_in\(3),
	combout => \can_controller_0|Can_int|rx_data_1_2_in\(3));

-- Location: LCCOMB_X26_Y16_N12
\can_controller_0|CAN_Msg|RXMSGD12|data_out[3]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD12|data_out[3]~51_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_1_2_in\(3))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD12|data_out[3]~51_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \can_controller_0|Can_int|rx_data_1_2_in\(3),
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datad => \can_controller_0|CAN_Msg|RXMSGD12|data_out[3]~51_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD12|data_out[3]~51_combout\);

-- Location: LCCOMB_X26_Y16_N8
\can_controller_0|CAN_Msg|RXMSGD12|data_out[3]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD12|data_out[3]~52_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|Can_int|rx_data_1_2_in\(3)))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|CAN_Msg|RXMSGD12|data_out[3]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGD12|data_out[3]~51_combout\,
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datad => \can_controller_0|Can_int|rx_data_1_2_in\(3),
	combout => \can_controller_0|CAN_Msg|RXMSGD12|data_out[3]~52_combout\);

-- Location: LCCOMB_X27_Y16_N2
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[19]~95\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[19]~95_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\) # 
-- (((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[16]~23_combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~11_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[16]~23_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[19]~95_combout\);

-- Location: LCCOMB_X27_Y16_N28
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[19]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(19) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[19]~95_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(19)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[19]~95_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[19]~95_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(19),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(19));

-- Location: LCCOMB_X27_Y16_N16
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[19]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(19) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(19)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(19),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(19),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(19));

-- Location: LCCOMB_X27_Y16_N30
\can_controller_0|Can_int|rx_data_3_4_in[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_3_4_in\(3) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(19))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_3_4_in\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(19),
	datac => \can_controller_0|Can_int|rx_data_3_4_in\(3),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	combout => \can_controller_0|Can_int|rx_data_3_4_in\(3));

-- Location: LCCOMB_X27_Y16_N12
\can_controller_0|CAN_Msg|RXMSGD34|data_out[3]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD34|data_out[3]~51_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_3_4_in\(3))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD34|data_out[3]~51_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_3_4_in\(3),
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datad => \can_controller_0|CAN_Msg|RXMSGD34|data_out[3]~51_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD34|data_out[3]~51_combout\);

-- Location: LCCOMB_X27_Y16_N26
\can_controller_0|CAN_Msg|RXMSGD34|data_out[3]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD34|data_out[3]~52_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|Can_int|rx_data_3_4_in\(3))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD34|data_out[3]~51_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|Can_int|rx_data_3_4_in\(3),
	datad => \can_controller_0|CAN_Msg|RXMSGD34|data_out[3]~51_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD34|data_out[3]~52_combout\);

-- Location: LCCOMB_X26_Y20_N26
\can_controller_0|CPU_INT|Mux244~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux244~1_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & (((\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\)))) # (!\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & 
-- ((\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD34|data_out[3]~52_combout\))) # (!\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ & 
-- (\can_controller_0|CAN_Msg|RXMSGD12|data_out[3]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\,
	datab => \can_controller_0|CAN_Msg|RXMSGD12|data_out[3]~52_combout\,
	datac => \mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\,
	datad => \can_controller_0|CAN_Msg|RXMSGD34|data_out[3]~52_combout\,
	combout => \can_controller_0|CPU_INT|Mux244~1_combout\);

-- Location: LCCOMB_X26_Y16_N26
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[35]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[35]~39_combout\ = ((!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~11_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~94_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~94_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~11_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[35]~39_combout\);

-- Location: LCCOMB_X26_Y16_N24
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[35]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(35) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[35]~39_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(35)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[35]~39_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[35]~39_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(35),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(35));

-- Location: LCCOMB_X26_Y16_N10
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[35]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(35) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(35)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(35)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(35),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(35),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(35));

-- Location: LCCOMB_X26_Y16_N18
\can_controller_0|Can_int|rx_data_5_6_in[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_5_6_in\(3) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(35))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_5_6_in\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(35),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|rx_data_5_6_in\(3),
	combout => \can_controller_0|Can_int|rx_data_5_6_in\(3));

-- Location: LCCOMB_X26_Y20_N0
\can_controller_0|CAN_Msg|RXMSGD56|data_out[3]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD56|data_out[3]~51_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_5_6_in\(3))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD56|data_out[3]~51_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \can_controller_0|Can_int|rx_data_5_6_in\(3),
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datad => \can_controller_0|CAN_Msg|RXMSGD56|data_out[3]~51_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD56|data_out[3]~51_combout\);

-- Location: LCCOMB_X26_Y20_N28
\can_controller_0|CAN_Msg|RXMSGD56|data_out[3]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD56|data_out[3]~52_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|Can_int|rx_data_5_6_in\(3)))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|CAN_Msg|RXMSGD56|data_out[3]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \can_controller_0|CAN_Msg|RXMSGD56|data_out[3]~51_combout\,
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datad => \can_controller_0|Can_int|rx_data_5_6_in\(3),
	combout => \can_controller_0|CAN_Msg|RXMSGD56|data_out[3]~52_combout\);

-- Location: LCCOMB_X26_Y20_N4
\can_controller_0|CPU_INT|Mux244~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux244~2_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & ((\can_controller_0|CPU_INT|Mux244~1_combout\ & (\can_controller_0|CAN_Msg|RXMSGD78|data_out[3]~52_combout\)) # 
-- (!\can_controller_0|CPU_INT|Mux244~1_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD56|data_out[3]~52_combout\))))) # (!\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & (((\can_controller_0|CPU_INT|Mux244~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGD78|data_out[3]~52_combout\,
	datab => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\,
	datac => \can_controller_0|CPU_INT|Mux244~1_combout\,
	datad => \can_controller_0|CAN_Msg|RXMSGD56|data_out[3]~52_combout\,
	combout => \can_controller_0|CPU_INT|Mux244~2_combout\);

-- Location: LCCOMB_X26_Y20_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_dlc[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_dlc\(3) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_dlc\(3)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(3),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_dlc\(3),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_dlc\(3));

-- Location: LCCOMB_X26_Y20_N22
\can_controller_0|Can_int|rx_data_conf_in[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_conf_in\(3) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_dlc\(3))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_conf_in\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_dlc\(3),
	datac => \can_controller_0|Can_int|rx_data_conf_in\(3),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	combout => \can_controller_0|Can_int|rx_data_conf_in\(3));

-- Location: LCCOMB_X26_Y20_N12
\can_controller_0|CAN_Msg|RXMSGCONF|data_out[3]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGCONF|data_out[3]~16_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_conf_in\(3))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGCONF|data_out[3]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_conf_in\(3),
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datad => \can_controller_0|CAN_Msg|RXMSGCONF|data_out[3]~16_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGCONF|data_out[3]~16_combout\);

-- Location: LCCOMB_X26_Y20_N2
\can_controller_0|CAN_Msg|RXMSGCONF|data_out[3]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGCONF|data_out[3]~17_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|Can_int|rx_data_conf_in\(3)))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|CAN_Msg|RXMSGCONF|data_out[3]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGCONF|data_out[3]~16_combout\,
	datab => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datac => \can_controller_0|Can_int|rx_data_conf_in\(3),
	datad => \rst_controller|r_sync_rst~q\,
	combout => \can_controller_0|CAN_Msg|RXMSGCONF|data_out[3]~17_combout\);

-- Location: LCCOMB_X21_Y21_N12
\can_controller_0|CPU_INT|Mux109~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux109~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & (\can_controller_0|CAN_CONT|TIMEREG|data_out\(3))) # (!\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & 
-- ((\mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\ & (\can_controller_0|CAN_CONT|TIMEREG|data_out\(3))) # (!\mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\ & ((\can_controller_0|CPU_INT|tx_data_id1_in_sig[3]~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_CONT|TIMEREG|data_out\(3),
	datab => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	datac => \can_controller_0|CPU_INT|tx_data_id1_in_sig[3]~7_combout\,
	datad => \mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\,
	combout => \can_controller_0|CPU_INT|Mux109~0_combout\);

-- Location: FF_X21_Y21_N13
\can_controller_0|CPU_INT|time_reg_in_sig[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux109~0_combout\,
	ena => \can_controller_0|CPU_INT|time_reg_in_sig[13]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|time_reg_in_sig\(3));

-- Location: FF_X26_Y20_N25
\can_controller_0|CAN_CONT|TIMEREG|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|time_reg_in_sig\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|time_reg_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_CONT|TIMEREG|data_out\(3));

-- Location: LCCOMB_X26_Y20_N24
\can_controller_0|CPU_INT|Mux244~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux244~0_combout\ = (\can_controller_0|CPU_INT|to_cpu_bus[0]~7_combout\ & (((!\can_controller_0|CPU_INT|Mux96~6_combout\)))) # (!\can_controller_0|CPU_INT|to_cpu_bus[0]~7_combout\ & ((\can_controller_0|CPU_INT|Mux96~6_combout\ & 
-- ((\can_controller_0|CAN_CONT|TIMEREG|data_out\(3)))) # (!\can_controller_0|CPU_INT|Mux96~6_combout\ & (\can_controller_0|CAN_Msg|RXMSGCONF|data_out[3]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|to_cpu_bus[0]~7_combout\,
	datab => \can_controller_0|CAN_Msg|RXMSGCONF|data_out[3]~17_combout\,
	datac => \can_controller_0|CAN_CONT|TIMEREG|data_out\(3),
	datad => \can_controller_0|CPU_INT|Mux96~6_combout\,
	combout => \can_controller_0|CPU_INT|Mux244~0_combout\);

-- Location: LCCOMB_X26_Y20_N14
\can_controller_0|CPU_INT|Mux244~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux244~3_combout\ = (\can_controller_0|CPU_INT|to_cpu_bus[0]~7_combout\ & ((\can_controller_0|CPU_INT|Mux244~0_combout\ & ((\can_controller_0|CPU_INT|Mux244~2_combout\))) # (!\can_controller_0|CPU_INT|Mux244~0_combout\ & 
-- (\can_controller_0|CAN_Msg|RXMSGID1|data_out[3]~52_combout\)))) # (!\can_controller_0|CPU_INT|to_cpu_bus[0]~7_combout\ & (((\can_controller_0|CPU_INT|Mux244~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|to_cpu_bus[0]~7_combout\,
	datab => \can_controller_0|CAN_Msg|RXMSGID1|data_out[3]~52_combout\,
	datac => \can_controller_0|CPU_INT|Mux244~2_combout\,
	datad => \can_controller_0|CPU_INT|Mux244~0_combout\,
	combout => \can_controller_0|CPU_INT|Mux244~3_combout\);

-- Location: FF_X28_Y22_N19
\can_controller_0|CPU_INT|tx_data_id1_in_sig[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|tx_data_id1_in_sig[3]~7_combout\,
	asdata => \can_controller_0|CAN_Msg|TXMSGID1|data_out[3]~37_combout\,
	sload => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_id1_in_sig[10]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_id1_in_sig\(3));

-- Location: LCCOMB_X28_Y22_N10
\can_controller_0|Can_int|tx_data_id1_in[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|tx_data_id1_in\(3) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~clkctrl_outclk\) & (\can_controller_0|CAN_Msg|TXMSGID1|data_out[3]~37_combout\)) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~clkctrl_outclk\) & ((\can_controller_0|Can_int|tx_data_id1_in\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGID1|data_out[3]~37_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|tx_data_id1_in\(3),
	combout => \can_controller_0|Can_int|tx_data_id1_in\(3));

-- Location: LCCOMB_X28_Y22_N2
\can_controller_0|sw7|data_out[3]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|sw7|data_out[3]~0_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~combout\ & (((\can_controller_0|Can_int|tx_data_id1_in\(3))))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~combout\ & 
-- (\can_controller_0|CPU_INT|tx_data_id1_we_sig~q\ & (\can_controller_0|CPU_INT|tx_data_id1_in_sig\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|tx_data_id1_we_sig~q\,
	datab => \can_controller_0|CPU_INT|tx_data_id1_in_sig\(3),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~combout\,
	datad => \can_controller_0|Can_int|tx_data_id1_in\(3),
	combout => \can_controller_0|sw7|data_out[3]~0_combout\);

-- Location: LCCOMB_X28_Y22_N6
\can_controller_0|CAN_Msg|TXMSGID1|data_out[3]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[3]~36_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89clkctrl_outclk\) & (\can_controller_0|sw7|data_out[3]~0_combout\)) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|TXMSGID1|data_out[3]~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \can_controller_0|sw7|data_out[3]~0_combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89clkctrl_outclk\,
	datad => \can_controller_0|CAN_Msg|TXMSGID1|data_out[3]~36_combout\,
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[3]~36_combout\);

-- Location: LCCOMB_X28_Y22_N12
\can_controller_0|CAN_Msg|TXMSGID1|data_out[3]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[3]~39_combout\ = \can_controller_0|CAN_Msg|TXMSGID1|data_out[3]~36_combout\ $ (\can_controller_0|sw7|data_out[3]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGID1|data_out[3]~36_combout\,
	datad => \can_controller_0|sw7|data_out[3]~0_combout\,
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[3]~39_combout\);

-- Location: FF_X28_Y22_N13
\can_controller_0|CAN_Msg|TXMSGID1|data_out[3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CAN_Msg|TXMSGID1|data_out[3]~39_combout\,
	clrn => \can_controller_0|CAN_Msg|TXMSGID1|ALT_INV_data_out[15]~88_combout\,
	ena => \can_controller_0|sw7|we_OUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGID1|data_out[3]~_emulated_q\);

-- Location: LCCOMB_X28_Y22_N30
\can_controller_0|CAN_Msg|TXMSGID1|data_out[3]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[3]~38_combout\ = \can_controller_0|CAN_Msg|TXMSGID1|data_out[3]~36_combout\ $ (\can_controller_0|CAN_Msg|TXMSGID1|data_out[3]~_emulated_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGID1|data_out[3]~36_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGID1|data_out[3]~_emulated_q\,
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[3]~38_combout\);

-- Location: LCCOMB_X28_Y22_N16
\can_controller_0|CAN_Msg|TXMSGID1|data_out[3]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[3]~37_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89_combout\ & ((\can_controller_0|sw7|data_out[3]~0_combout\))) # 
-- (!\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89_combout\ & (\can_controller_0|CAN_Msg|TXMSGID1|data_out[3]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGID1|data_out[3]~38_combout\,
	datab => \can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89_combout\,
	datac => \rst_controller|r_sync_rst~q\,
	datad => \can_controller_0|sw7|data_out[3]~0_combout\,
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[3]~37_combout\);

-- Location: LCCOMB_X26_Y22_N26
\can_controller_0|CPU_INT|Mux244~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux244~4_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\ & ((\can_controller_0|CAN_Msg|TXMSGID1|data_out[3]~37_combout\) # ((!\can_controller_0|CPU_INT|Mux245~4_combout\ & 
-- \can_controller_0|CPU_INT|Mux244~3_combout\)))) # (!\mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\ & (!\can_controller_0|CPU_INT|Mux245~4_combout\ & (\can_controller_0|CPU_INT|Mux244~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\,
	datab => \can_controller_0|CPU_INT|Mux245~4_combout\,
	datac => \can_controller_0|CPU_INT|Mux244~3_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGID1|data_out[3]~37_combout\,
	combout => \can_controller_0|CPU_INT|Mux244~4_combout\);

-- Location: FF_X26_Y22_N27
\can_controller_0|CPU_INT|to_cpu_bus[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux244~4_combout\,
	ena => \can_controller_0|CPU_INT|to_cpu_bus[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|to_cpu_bus\(3));

-- Location: FF_X29_Y24_N21
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|to_cpu_bus\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X29_Y24_N4
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~24_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\) # ((!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~24_combout\);

-- Location: FF_X29_Y24_N5
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(19));

-- Location: FF_X29_Y24_N13
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(19),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(19));

-- Location: LCCOMB_X29_Y24_N12
\mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~27_combout\ = (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(19)) # 
-- ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(19) & \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(19) & 
-- ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(19),
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(19),
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~27_combout\);

-- Location: LCCOMB_X29_Y24_N20
\mm_interconnect_0|rsp_xbar_mux_001|src_data[19]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data\(19) = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~27_combout\) # ((\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\ & \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(3),
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~27_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data\(19));

-- Location: LCCOMB_X27_Y28_N8
\nios2_qsys_0|av_ld_byte2_data[3]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte2_data[3]~7_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_fill_bit~1_combout\))) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_xbar_mux_001|src_data\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_data\(19),
	datab => \nios2_qsys_0|av_fill_bit~1_combout\,
	datad => \nios2_qsys_0|av_ld_aligning_data~q\,
	combout => \nios2_qsys_0|av_ld_byte2_data[3]~7_combout\);

-- Location: FF_X27_Y28_N9
\nios2_qsys_0|av_ld_byte2_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte2_data[3]~7_combout\,
	asdata => \nios2_qsys_0|av_ld_byte3_data\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte2_data\(3));

-- Location: LCCOMB_X27_Y27_N22
\nios2_qsys_0|W_rf_wr_data[19]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[19]~21_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte2_data\(3))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|W_alu_result\(19) & (!\nios2_qsys_0|E_alu_result~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(19),
	datab => \nios2_qsys_0|E_alu_result~36_combout\,
	datac => \nios2_qsys_0|R_ctrl_ld~q\,
	datad => \nios2_qsys_0|av_ld_byte2_data\(3),
	combout => \nios2_qsys_0|W_rf_wr_data[19]~21_combout\);

-- Location: LCCOMB_X31_Y23_N12
\nios2_qsys_0|E_st_data[22]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_st_data[22]~5_combout\ = (\nios2_qsys_0|D_iw\(4) & (\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(22))) # (!\nios2_qsys_0|D_iw\(4) & 
-- ((\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	datac => \nios2_qsys_0|D_iw\(4),
	datad => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	combout => \nios2_qsys_0|E_st_data[22]~5_combout\);

-- Location: FF_X31_Y23_N13
\nios2_qsys_0|d_writedata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_st_data[22]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(22));

-- Location: LCCOMB_X31_Y23_N4
\mm_interconnect_0|cmd_xbar_mux|src_payload~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~21_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(22),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~21_combout\);

-- Location: FF_X31_Y23_N5
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(22));

-- Location: LCCOMB_X31_Y23_N14
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~20_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(22)))) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(22),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(22),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~20_combout\);

-- Location: LCCOMB_X30_Y21_N18
\mm_interconnect_0|cmd_xbar_mux|src_payload~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~22_combout\ = (\nios2_qsys_0|d_writedata\(23) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|d_writedata\(23),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~22_combout\);

-- Location: FF_X30_Y21_N19
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(23));

-- Location: LCCOMB_X35_Y22_N4
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~32_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(26))))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(26),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~32_combout\);

-- Location: FF_X35_Y22_N5
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~32_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(23));

-- Location: LCCOMB_X30_Y21_N20
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~21_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(23)))) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(23),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(23),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~21_combout\);

-- Location: LCCOMB_X29_Y21_N2
\mm_interconnect_0|cmd_xbar_mux|src_data[34]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(34) = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)) # ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_byteenable\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_byteenable\(2),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(34));

-- Location: FF_X29_Y21_N3
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|byteenable[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(34),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|byteenable\(2));

-- Location: LCCOMB_X32_Y20_N18
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~3_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\) # 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|byteenable\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|byteenable\(2),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~3_combout\);

-- Location: M9K_X33_Y21_N0
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"158E1E652370FCB2114F2F4706346308EC182C80DF25861869165403A85223E13999001258ABDCAA46AA55F04F6E3500EE64515D6A9B352254EE42F37868444D",
	mem_init1 => X"31D604D52BA81C490B19D525F388F8D22A0AB0CB0FC073A9923706359FCA30C3483A42651684EC65A2297EEB5F26DFC173A890D26447A51D2371E254BE802984D76582A109E4D167111684F4317CA28B570D13E8D03A4D887137208CC4924A0C28285B1AD3865248DD04A46D3804658319951EDB25A3874363E2546E237BA1D56C64533DC6B12BBA8D89E1DB30F04D190A424A546B982E5E5521156C374114DEEC37B788A5F09A10D4CF362E9B2642F07522600D924D8C8153B56AB81F9411EC7582F430700520C447924B70AE141D3953E9A6C0D1328E5D1317C65472104C7A078B526E5040642052072BDDAE628B0908147325CF694061307E5C29971AC0E6",
	mem_init0 => X"FB5C70573F81946C00B18C0433579B48A283FA012070623685425089FC5C6A1E1D0DE55288010AE252018F8EA1FB997AA808B2408E27C8CCAEDB0C364F2CE25324665D4D3BC90EF240EDB8CF6911D560643275B6424D035D0B779B50CAC904AF808326E98C56C7482DC585C75185D27F273D1FA9828A8856B43F8915E3959A7550EC6D1D52EE57E9A5245A4A3DD504135B3512B5268A07C5172080F48169921E8FC45A6D98E658161E29970B98AC9A5D325724F009ACB2047A3B456D52A888A45D06A5128A34939CFC4B009099AD1763D0262924129B80A0F99028104B9B8C2B57BB4D46D8180509ADF0EAB516AE68239B23021B794CAA30A4DFA1455395327A",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "can_nios2_qsys_0_ociram_default_contents.mif",
	init_file_layout => "port_a",
	logical_ram_name => "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_ocimem:the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram_module:can_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_un81:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_en~1_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portabyteenamasks => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X35_Y23_N2
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~24_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(23))))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20) & ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(23),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~24_combout\);

-- Location: FF_X35_Y23_N3
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~24_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(20));

-- Location: FF_X37_Y22_N1
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(20),
	sload => VCC,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(20));

-- Location: LCCOMB_X36_Y21_N26
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~17_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(20) & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(20),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~17_combout\);

-- Location: FF_X36_Y21_N27
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~17_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(20));

-- Location: LCCOMB_X37_Y22_N22
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~52_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(20)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(20),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(20),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~52_combout\);

-- Location: LCCOMB_X37_Y22_N16
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~53_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~52_combout\ & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(22) & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\)) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~52_combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(22) & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~52_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(22),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~53_combout\);

-- Location: LCCOMB_X38_Y21_N22
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[33]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[33]~29_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\) # 
-- ((!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\) # 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[33]~29_combout\);

-- Location: FF_X37_Y22_N17
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~53_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[33]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(21));

-- Location: LCCOMB_X37_Y22_N8
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21]~feeder_combout\ = 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(21),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21]~feeder_combout\);

-- Location: FF_X37_Y22_N9
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21]~feeder_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(21));

-- Location: FF_X35_Y22_N9
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[18]~7_combout\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(21),
	sload => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(18));

-- Location: LCCOMB_X35_Y24_N6
\mm_interconnect_0|cmd_xbar_mux|src_payload~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~30_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(18),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~30_combout\);

-- Location: FF_X35_Y24_N7
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(18));

-- Location: LCCOMB_X35_Y24_N16
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~29_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(18))) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(18),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(18),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~29_combout\);

-- Location: LCCOMB_X34_Y22_N28
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~23_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(20))))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17) & (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(20),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~23_combout\);

-- Location: FF_X34_Y22_N29
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~23_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(17));

-- Location: LCCOMB_X31_Y22_N16
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~28_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(17)))) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(17),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(17),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~28_combout\);

-- Location: LCCOMB_X31_Y24_N4
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~26_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\) # ((!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~26_combout\);

-- Location: FF_X31_Y24_N5
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(18));

-- Location: FF_X31_Y24_N11
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(18),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(18));

-- Location: LCCOMB_X31_Y24_N10
\mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~24_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(18)) # ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(18))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(18),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(18),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~24_combout\);

-- Location: LCCOMB_X27_Y24_N2
\mm_interconnect_0|rsp_xbar_mux_001|src_data[18]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data\(18) = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~24_combout\) # ((\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\ & 
-- (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(2),
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~24_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data\(18));

-- Location: LCCOMB_X28_Y27_N20
\nios2_qsys_0|av_ld_byte2_data[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte2_data[2]~0_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_fill_bit~1_combout\))) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_xbar_mux_001|src_data\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_data\(18),
	datab => \nios2_qsys_0|av_ld_aligning_data~q\,
	datad => \nios2_qsys_0|av_fill_bit~1_combout\,
	combout => \nios2_qsys_0|av_ld_byte2_data[2]~0_combout\);

-- Location: FF_X28_Y27_N21
\nios2_qsys_0|av_ld_byte2_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte2_data[2]~0_combout\,
	asdata => \nios2_qsys_0|av_ld_byte3_data\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte2_data\(2));

-- Location: LCCOMB_X31_Y27_N8
\nios2_qsys_0|E_alu_result[18]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[18]~41_combout\ = (\nios2_qsys_0|W_alu_result[21]~15_combout\ & (((\nios2_qsys_0|W_alu_result[21]~14_combout\)))) # (!\nios2_qsys_0|W_alu_result[21]~15_combout\ & ((\nios2_qsys_0|W_alu_result[21]~14_combout\ & 
-- (\nios2_qsys_0|E_logic_result[18]~29_combout\)) # (!\nios2_qsys_0|W_alu_result[21]~14_combout\ & ((\nios2_qsys_0|Add2~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[21]~15_combout\,
	datab => \nios2_qsys_0|E_logic_result[18]~29_combout\,
	datac => \nios2_qsys_0|Add2~36_combout\,
	datad => \nios2_qsys_0|W_alu_result[21]~14_combout\,
	combout => \nios2_qsys_0|E_alu_result[18]~41_combout\);

-- Location: LCCOMB_X31_Y27_N2
\nios2_qsys_0|E_alu_result[18]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[18]~42_combout\ = (\nios2_qsys_0|W_alu_result[21]~15_combout\ & ((\nios2_qsys_0|E_alu_result[18]~41_combout\ & ((\nios2_qsys_0|E_shift_rot_result\(18)))) # (!\nios2_qsys_0|E_alu_result[18]~41_combout\ & 
-- (\nios2_qsys_0|Add1~36_combout\)))) # (!\nios2_qsys_0|W_alu_result[21]~15_combout\ & (\nios2_qsys_0|E_alu_result[18]~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[21]~15_combout\,
	datab => \nios2_qsys_0|E_alu_result[18]~41_combout\,
	datac => \nios2_qsys_0|Add1~36_combout\,
	datad => \nios2_qsys_0|E_shift_rot_result\(18),
	combout => \nios2_qsys_0|E_alu_result[18]~42_combout\);

-- Location: LCCOMB_X31_Y27_N18
\nios2_qsys_0|E_alu_result[18]~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[18]~75_combout\ = (!\nios2_qsys_0|R_ctrl_rdctl_inst~q\ & (!\nios2_qsys_0|R_ctrl_br_cmp~q\ & \nios2_qsys_0|E_alu_result[18]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	datac => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	datad => \nios2_qsys_0|E_alu_result[18]~42_combout\,
	combout => \nios2_qsys_0|E_alu_result[18]~75_combout\);

-- Location: FF_X31_Y27_N19
\nios2_qsys_0|W_alu_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_result[18]~75_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(18));

-- Location: LCCOMB_X27_Y27_N12
\nios2_qsys_0|W_rf_wr_data[18]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[18]~18_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|av_ld_byte2_data\(2))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (((!\nios2_qsys_0|E_alu_result~36_combout\ & \nios2_qsys_0|W_alu_result\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte2_data\(2),
	datab => \nios2_qsys_0|R_ctrl_ld~q\,
	datac => \nios2_qsys_0|E_alu_result~36_combout\,
	datad => \nios2_qsys_0|W_alu_result\(18),
	combout => \nios2_qsys_0|W_rf_wr_data[18]~18_combout\);

-- Location: LCCOMB_X32_Y23_N30
\nios2_qsys_0|E_st_data[21]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_st_data[21]~4_combout\ = (\nios2_qsys_0|D_iw\(4) & (\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(21))) # (!\nios2_qsys_0|D_iw\(4) & 
-- ((\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	datac => \nios2_qsys_0|D_iw\(4),
	datad => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	combout => \nios2_qsys_0|E_st_data[21]~4_combout\);

-- Location: FF_X32_Y23_N31
\nios2_qsys_0|d_writedata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_st_data[21]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(21));

-- Location: LCCOMB_X32_Y23_N8
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~25_combout\ = (\nios2_qsys_0|d_writedata\(21) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|d_writedata\(21),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~25_combout\);

-- Location: LCCOMB_X29_Y24_N26
\mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~26_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17) & ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\) # ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(17))))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17) & (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17),
	datab => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(17),
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~26_combout\);

-- Location: LCCOMB_X29_Y24_N8
\mm_interconnect_0|rsp_xbar_mux_001|src_data[17]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data\(17) = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~26_combout\) # ((\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\ & \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(1),
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~26_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data\(17));

-- Location: LCCOMB_X28_Y27_N26
\nios2_qsys_0|av_ld_byte2_data[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte2_data[1]~2_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & (\nios2_qsys_0|av_fill_bit~1_combout\)) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & ((\mm_interconnect_0|rsp_xbar_mux_001|src_data\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_fill_bit~1_combout\,
	datab => \mm_interconnect_0|rsp_xbar_mux_001|src_data\(17),
	datad => \nios2_qsys_0|av_ld_aligning_data~q\,
	combout => \nios2_qsys_0|av_ld_byte2_data[1]~2_combout\);

-- Location: FF_X28_Y27_N27
\nios2_qsys_0|av_ld_byte2_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte2_data[1]~2_combout\,
	asdata => \nios2_qsys_0|av_ld_byte3_data\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte2_data\(1));

-- Location: LCCOMB_X32_Y27_N28
\nios2_qsys_0|E_alu_result[17]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[17]~45_combout\ = (\nios2_qsys_0|W_alu_result[21]~15_combout\ & ((\nios2_qsys_0|W_alu_result[21]~14_combout\) # ((\nios2_qsys_0|Add1~34_combout\)))) # (!\nios2_qsys_0|W_alu_result[21]~15_combout\ & 
-- (!\nios2_qsys_0|W_alu_result[21]~14_combout\ & (\nios2_qsys_0|Add2~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[21]~15_combout\,
	datab => \nios2_qsys_0|W_alu_result[21]~14_combout\,
	datac => \nios2_qsys_0|Add2~34_combout\,
	datad => \nios2_qsys_0|Add1~34_combout\,
	combout => \nios2_qsys_0|E_alu_result[17]~45_combout\);

-- Location: LCCOMB_X32_Y27_N22
\nios2_qsys_0|E_alu_result[17]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[17]~46_combout\ = (\nios2_qsys_0|W_alu_result[21]~14_combout\ & ((\nios2_qsys_0|E_alu_result[17]~45_combout\ & ((\nios2_qsys_0|E_shift_rot_result\(17)))) # (!\nios2_qsys_0|E_alu_result[17]~45_combout\ & 
-- (\nios2_qsys_0|E_logic_result[17]~30_combout\)))) # (!\nios2_qsys_0|W_alu_result[21]~14_combout\ & (\nios2_qsys_0|E_alu_result[17]~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[21]~14_combout\,
	datab => \nios2_qsys_0|E_alu_result[17]~45_combout\,
	datac => \nios2_qsys_0|E_logic_result[17]~30_combout\,
	datad => \nios2_qsys_0|E_shift_rot_result\(17),
	combout => \nios2_qsys_0|E_alu_result[17]~46_combout\);

-- Location: LCCOMB_X28_Y27_N24
\nios2_qsys_0|E_alu_result[17]~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[17]~77_combout\ = (!\nios2_qsys_0|R_ctrl_rdctl_inst~q\ & (!\nios2_qsys_0|R_ctrl_br_cmp~q\ & \nios2_qsys_0|E_alu_result[17]~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	datac => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	datad => \nios2_qsys_0|E_alu_result[17]~46_combout\,
	combout => \nios2_qsys_0|E_alu_result[17]~77_combout\);

-- Location: FF_X28_Y27_N25
\nios2_qsys_0|W_alu_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_result[17]~77_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(17));

-- Location: LCCOMB_X28_Y27_N12
\nios2_qsys_0|W_rf_wr_data[17]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[17]~20_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|av_ld_byte2_data\(1))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (((!\nios2_qsys_0|E_alu_result~36_combout\ & \nios2_qsys_0|W_alu_result\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte2_data\(1),
	datab => \nios2_qsys_0|E_alu_result~36_combout\,
	datac => \nios2_qsys_0|R_ctrl_ld~q\,
	datad => \nios2_qsys_0|W_alu_result\(17),
	combout => \nios2_qsys_0|W_rf_wr_data[17]~20_combout\);

-- Location: LCCOMB_X36_Y28_N30
\nios2_qsys_0|R_src1[15]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[15]~61_combout\ = (!\nios2_qsys_0|R_src1~41_combout\ & (\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(15) & ((!\nios2_qsys_0|E_valid~q\) # (!\nios2_qsys_0|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src1~41_combout\,
	datab => \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(15),
	datac => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	datad => \nios2_qsys_0|E_valid~q\,
	combout => \nios2_qsys_0|R_src1[15]~61_combout\);

-- Location: FF_X36_Y28_N31
\nios2_qsys_0|E_src1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[15]~61_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(15));

-- Location: FF_X32_Y27_N3
\nios2_qsys_0|E_shift_rot_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[15]~15_combout\,
	asdata => \nios2_qsys_0|E_src1\(15),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(15));

-- Location: LCCOMB_X32_Y27_N0
\nios2_qsys_0|E_shift_rot_result_nxt[14]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[14]~13_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(15)))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(13),
	datab => \nios2_qsys_0|E_shift_rot_result\(15),
	datad => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[14]~13_combout\);

-- Location: FF_X32_Y27_N1
\nios2_qsys_0|E_shift_rot_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[14]~13_combout\,
	asdata => \nios2_qsys_0|E_src1\(14),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(14));

-- Location: LCCOMB_X32_Y28_N20
\nios2_qsys_0|E_shift_rot_result_nxt[13]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[13]~2_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(14)))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(12),
	datab => \nios2_qsys_0|E_shift_rot_result\(14),
	datad => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[13]~2_combout\);

-- Location: FF_X32_Y28_N21
\nios2_qsys_0|E_shift_rot_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[13]~2_combout\,
	asdata => \nios2_qsys_0|E_src1\(13),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(13));

-- Location: LCCOMB_X32_Y28_N22
\nios2_qsys_0|E_shift_rot_result_nxt[12]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[12]~3_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(13))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datab => \nios2_qsys_0|E_shift_rot_result\(13),
	datad => \nios2_qsys_0|E_shift_rot_result\(11),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[12]~3_combout\);

-- Location: FF_X32_Y28_N23
\nios2_qsys_0|E_shift_rot_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[12]~3_combout\,
	asdata => \nios2_qsys_0|E_src1\(12),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(12));

-- Location: LCCOMB_X32_Y28_N0
\nios2_qsys_0|E_shift_rot_result_nxt[11]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[11]~4_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(12))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(12),
	datab => \nios2_qsys_0|E_shift_rot_result\(10),
	datad => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[11]~4_combout\);

-- Location: FF_X32_Y28_N1
\nios2_qsys_0|E_shift_rot_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[11]~4_combout\,
	asdata => \nios2_qsys_0|E_src1\(11),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(11));

-- Location: LCCOMB_X32_Y28_N2
\nios2_qsys_0|E_shift_rot_result_nxt[10]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[10]~5_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(11)))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(9),
	datab => \nios2_qsys_0|E_shift_rot_result\(11),
	datad => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[10]~5_combout\);

-- Location: FF_X32_Y28_N3
\nios2_qsys_0|E_shift_rot_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[10]~5_combout\,
	asdata => \nios2_qsys_0|E_src1\(10),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(10));

-- Location: LCCOMB_X32_Y28_N12
\nios2_qsys_0|E_shift_rot_result_nxt[9]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[9]~6_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(10)))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(8),
	datab => \nios2_qsys_0|E_shift_rot_result\(10),
	datad => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[9]~6_combout\);

-- Location: FF_X32_Y28_N13
\nios2_qsys_0|E_shift_rot_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[9]~6_combout\,
	asdata => \nios2_qsys_0|E_src1\(9),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(9));

-- Location: LCCOMB_X32_Y28_N6
\nios2_qsys_0|E_shift_rot_result_nxt[8]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[8]~7_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(9))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(9),
	datab => \nios2_qsys_0|E_shift_rot_result\(7),
	datad => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[8]~7_combout\);

-- Location: FF_X32_Y28_N7
\nios2_qsys_0|E_shift_rot_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[8]~7_combout\,
	asdata => \nios2_qsys_0|E_src1\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(8));

-- Location: LCCOMB_X32_Y28_N16
\nios2_qsys_0|E_shift_rot_result_nxt[7]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[7]~8_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(8)))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(6),
	datab => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datad => \nios2_qsys_0|E_shift_rot_result\(8),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[7]~8_combout\);

-- Location: FF_X32_Y28_N17
\nios2_qsys_0|E_shift_rot_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[7]~8_combout\,
	asdata => \nios2_qsys_0|E_src1\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(7));

-- Location: LCCOMB_X32_Y28_N30
\nios2_qsys_0|E_shift_rot_result_nxt[6]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[6]~11_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(7)))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(5),
	datab => \nios2_qsys_0|E_shift_rot_result\(7),
	datad => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[6]~11_combout\);

-- Location: FF_X32_Y28_N31
\nios2_qsys_0|E_shift_rot_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[6]~11_combout\,
	asdata => \nios2_qsys_0|E_src1\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(6));

-- Location: LCCOMB_X32_Y28_N10
\nios2_qsys_0|E_shift_rot_result_nxt[5]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[5]~1_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(6))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(6),
	datab => \nios2_qsys_0|E_shift_rot_result\(4),
	datad => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[5]~1_combout\);

-- Location: FF_X32_Y28_N11
\nios2_qsys_0|E_shift_rot_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[5]~1_combout\,
	asdata => \nios2_qsys_0|E_src1\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(5));

-- Location: LCCOMB_X32_Y28_N4
\nios2_qsys_0|E_shift_rot_result_nxt[4]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[4]~10_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(5)))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(3),
	datab => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datad => \nios2_qsys_0|E_shift_rot_result\(5),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[4]~10_combout\);

-- Location: FF_X32_Y28_N5
\nios2_qsys_0|E_shift_rot_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[4]~10_combout\,
	asdata => \nios2_qsys_0|E_src1\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(4));

-- Location: LCCOMB_X32_Y28_N26
\nios2_qsys_0|E_shift_rot_result_nxt[3]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[3]~9_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(4)))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(2),
	datab => \nios2_qsys_0|E_shift_rot_result\(4),
	datad => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[3]~9_combout\);

-- Location: FF_X32_Y28_N27
\nios2_qsys_0|E_shift_rot_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[3]~9_combout\,
	asdata => \nios2_qsys_0|E_src1\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(3));

-- Location: LCCOMB_X32_Y28_N8
\nios2_qsys_0|E_shift_rot_result_nxt[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[2]~0_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(3))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(3),
	datab => \nios2_qsys_0|E_shift_rot_result\(1),
	datad => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[2]~0_combout\);

-- Location: FF_X32_Y28_N9
\nios2_qsys_0|E_shift_rot_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[2]~0_combout\,
	asdata => \nios2_qsys_0|E_src1\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(2));

-- Location: LCCOMB_X32_Y28_N24
\nios2_qsys_0|E_shift_rot_result_nxt[1]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[1]~12_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(2))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(2),
	datab => \nios2_qsys_0|E_shift_rot_result\(0),
	datad => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[1]~12_combout\);

-- Location: FF_X32_Y28_N25
\nios2_qsys_0|E_shift_rot_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[1]~12_combout\,
	asdata => \nios2_qsys_0|E_src1\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(1));

-- Location: LCCOMB_X32_Y28_N18
\nios2_qsys_0|E_shift_rot_result_nxt[0]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[0]~14_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(1)))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_fill_bit~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_fill_bit~0_combout\,
	datab => \nios2_qsys_0|E_shift_rot_result\(1),
	datad => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[0]~14_combout\);

-- Location: FF_X32_Y28_N19
\nios2_qsys_0|E_shift_rot_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[0]~14_combout\,
	asdata => \nios2_qsys_0|E_src1\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(0));

-- Location: LCCOMB_X32_Y28_N14
\nios2_qsys_0|E_shift_rot_fill_bit~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_fill_bit~0_combout\ = (!\nios2_qsys_0|R_ctrl_shift_logical~q\ & ((\nios2_qsys_0|R_ctrl_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(0)))) # (!\nios2_qsys_0|R_ctrl_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(31),
	datab => \nios2_qsys_0|R_ctrl_shift_logical~q\,
	datac => \nios2_qsys_0|R_ctrl_rot_right~q\,
	datad => \nios2_qsys_0|E_shift_rot_result\(0),
	combout => \nios2_qsys_0|E_shift_rot_fill_bit~0_combout\);

-- Location: LCCOMB_X36_Y26_N8
\nios2_qsys_0|E_shift_rot_result_nxt[31]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[31]~17_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_fill_bit~0_combout\)) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datab => \nios2_qsys_0|E_shift_rot_fill_bit~0_combout\,
	datad => \nios2_qsys_0|E_shift_rot_result\(30),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[31]~17_combout\);

-- Location: FF_X36_Y26_N9
\nios2_qsys_0|E_shift_rot_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[31]~17_combout\,
	asdata => \nios2_qsys_0|E_src1\(31),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(31));

-- Location: LCCOMB_X36_Y26_N2
\nios2_qsys_0|E_shift_rot_result_nxt[30]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[30]~21_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(31))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datab => \nios2_qsys_0|E_shift_rot_result\(31),
	datad => \nios2_qsys_0|E_shift_rot_result\(29),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[30]~21_combout\);

-- Location: FF_X36_Y26_N3
\nios2_qsys_0|E_shift_rot_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[30]~21_combout\,
	asdata => \nios2_qsys_0|E_src1\(30),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(30));

-- Location: LCCOMB_X36_Y26_N12
\nios2_qsys_0|E_shift_rot_result_nxt[29]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[29]~24_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(30))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datab => \nios2_qsys_0|E_shift_rot_result\(30),
	datad => \nios2_qsys_0|E_shift_rot_result\(28),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[29]~24_combout\);

-- Location: FF_X36_Y26_N13
\nios2_qsys_0|E_shift_rot_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[29]~24_combout\,
	asdata => \nios2_qsys_0|E_src1\(29),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(29));

-- Location: LCCOMB_X36_Y26_N6
\nios2_qsys_0|E_shift_rot_result_nxt[28]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[28]~31_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(29)))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datab => \nios2_qsys_0|E_shift_rot_result\(27),
	datad => \nios2_qsys_0|E_shift_rot_result\(29),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[28]~31_combout\);

-- Location: FF_X36_Y26_N7
\nios2_qsys_0|E_shift_rot_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[28]~31_combout\,
	asdata => \nios2_qsys_0|E_src1\(28),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(28));

-- Location: LCCOMB_X35_Y26_N20
\nios2_qsys_0|E_shift_rot_result_nxt[27]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[27]~27_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(28)))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(26),
	datab => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datad => \nios2_qsys_0|E_shift_rot_result\(28),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[27]~27_combout\);

-- Location: FF_X35_Y26_N21
\nios2_qsys_0|E_shift_rot_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[27]~27_combout\,
	asdata => \nios2_qsys_0|E_src1\(27),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(27));

-- Location: LCCOMB_X35_Y26_N18
\nios2_qsys_0|E_shift_rot_result_nxt[26]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[26]~25_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(27)))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(25),
	datab => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datad => \nios2_qsys_0|E_shift_rot_result\(27),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[26]~25_combout\);

-- Location: FF_X35_Y26_N19
\nios2_qsys_0|E_shift_rot_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[26]~25_combout\,
	asdata => \nios2_qsys_0|E_src1\(26),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(26));

-- Location: LCCOMB_X36_Y27_N16
\nios2_qsys_0|E_shift_rot_result_nxt[25]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[25]~22_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(26))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datab => \nios2_qsys_0|E_shift_rot_result\(26),
	datad => \nios2_qsys_0|E_shift_rot_result\(24),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[25]~22_combout\);

-- Location: FF_X36_Y27_N17
\nios2_qsys_0|E_shift_rot_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[25]~22_combout\,
	asdata => \nios2_qsys_0|E_src1\(25),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(25));

-- Location: LCCOMB_X36_Y27_N0
\nios2_qsys_0|E_shift_rot_result_nxt[24]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[24]~29_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(25))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datab => \nios2_qsys_0|E_shift_rot_result\(25),
	datad => \nios2_qsys_0|E_shift_rot_result\(23),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[24]~29_combout\);

-- Location: FF_X36_Y27_N1
\nios2_qsys_0|E_shift_rot_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[24]~29_combout\,
	asdata => \nios2_qsys_0|E_src1\(24),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(24));

-- Location: LCCOMB_X36_Y27_N6
\nios2_qsys_0|E_shift_rot_result_nxt[23]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[23]~28_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(24))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datab => \nios2_qsys_0|E_shift_rot_result\(24),
	datad => \nios2_qsys_0|E_shift_rot_result\(22),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[23]~28_combout\);

-- Location: FF_X36_Y27_N7
\nios2_qsys_0|E_shift_rot_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[23]~28_combout\,
	asdata => \nios2_qsys_0|E_src1\(23),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(23));

-- Location: LCCOMB_X36_Y27_N20
\nios2_qsys_0|E_shift_rot_result_nxt[22]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[22]~26_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(23)))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(21),
	datab => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datad => \nios2_qsys_0|E_shift_rot_result\(23),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[22]~26_combout\);

-- Location: FF_X36_Y27_N21
\nios2_qsys_0|E_shift_rot_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[22]~26_combout\,
	asdata => \nios2_qsys_0|E_src1\(22),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(22));

-- Location: LCCOMB_X36_Y27_N26
\nios2_qsys_0|E_shift_rot_result_nxt[21]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[21]~23_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(22))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datab => \nios2_qsys_0|E_shift_rot_result\(22),
	datad => \nios2_qsys_0|E_shift_rot_result\(20),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[21]~23_combout\);

-- Location: FF_X36_Y27_N27
\nios2_qsys_0|E_shift_rot_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[21]~23_combout\,
	asdata => \nios2_qsys_0|E_src1\(21),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(21));

-- Location: LCCOMB_X36_Y27_N10
\nios2_qsys_0|E_shift_rot_result_nxt[20]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[20]~30_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(21))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(21),
	datab => \nios2_qsys_0|E_shift_rot_result\(19),
	datad => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[20]~30_combout\);

-- Location: FF_X36_Y27_N11
\nios2_qsys_0|E_shift_rot_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[20]~30_combout\,
	asdata => \nios2_qsys_0|E_src1\(20),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(20));

-- Location: LCCOMB_X32_Y27_N18
\nios2_qsys_0|E_shift_rot_result_nxt[19]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[19]~20_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(20))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datab => \nios2_qsys_0|E_shift_rot_result\(20),
	datad => \nios2_qsys_0|E_shift_rot_result\(18),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[19]~20_combout\);

-- Location: FF_X32_Y27_N19
\nios2_qsys_0|E_shift_rot_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[19]~20_combout\,
	asdata => \nios2_qsys_0|E_src1\(19),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(19));

-- Location: LCCOMB_X32_Y27_N12
\nios2_qsys_0|E_shift_rot_result_nxt[18]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[18]~16_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(19))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(19),
	datab => \nios2_qsys_0|E_shift_rot_result\(17),
	datad => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[18]~16_combout\);

-- Location: FF_X32_Y27_N13
\nios2_qsys_0|E_shift_rot_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[18]~16_combout\,
	asdata => \nios2_qsys_0|E_src1\(18),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(18));

-- Location: LCCOMB_X32_Y27_N24
\nios2_qsys_0|E_shift_rot_result_nxt[17]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[17]~19_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(18))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(18),
	datab => \nios2_qsys_0|E_shift_rot_result\(16),
	datad => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[17]~19_combout\);

-- Location: FF_X32_Y27_N25
\nios2_qsys_0|E_shift_rot_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[17]~19_combout\,
	asdata => \nios2_qsys_0|E_src1\(17),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(17));

-- Location: LCCOMB_X32_Y27_N6
\nios2_qsys_0|E_shift_rot_result_nxt[16]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[16]~18_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(17))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datab => \nios2_qsys_0|E_shift_rot_result\(17),
	datad => \nios2_qsys_0|E_shift_rot_result\(15),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[16]~18_combout\);

-- Location: FF_X32_Y27_N7
\nios2_qsys_0|E_shift_rot_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[16]~18_combout\,
	asdata => \nios2_qsys_0|E_src1\(16),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(16));

-- Location: LCCOMB_X32_Y27_N8
\nios2_qsys_0|E_alu_result[16]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[16]~43_combout\ = (\nios2_qsys_0|W_alu_result[21]~14_combout\ & (((\nios2_qsys_0|E_logic_result[16]~31_combout\) # (\nios2_qsys_0|W_alu_result[21]~15_combout\)))) # (!\nios2_qsys_0|W_alu_result[21]~14_combout\ & 
-- (\nios2_qsys_0|Add2~32_combout\ & ((!\nios2_qsys_0|W_alu_result[21]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add2~32_combout\,
	datab => \nios2_qsys_0|W_alu_result[21]~14_combout\,
	datac => \nios2_qsys_0|E_logic_result[16]~31_combout\,
	datad => \nios2_qsys_0|W_alu_result[21]~15_combout\,
	combout => \nios2_qsys_0|E_alu_result[16]~43_combout\);

-- Location: LCCOMB_X32_Y27_N26
\nios2_qsys_0|E_alu_result[16]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[16]~44_combout\ = (\nios2_qsys_0|W_alu_result[21]~15_combout\ & ((\nios2_qsys_0|E_alu_result[16]~43_combout\ & (\nios2_qsys_0|E_shift_rot_result\(16))) # (!\nios2_qsys_0|E_alu_result[16]~43_combout\ & 
-- ((\nios2_qsys_0|Add1~32_combout\))))) # (!\nios2_qsys_0|W_alu_result[21]~15_combout\ & (((\nios2_qsys_0|E_alu_result[16]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(16),
	datab => \nios2_qsys_0|W_alu_result[21]~15_combout\,
	datac => \nios2_qsys_0|E_alu_result[16]~43_combout\,
	datad => \nios2_qsys_0|Add1~32_combout\,
	combout => \nios2_qsys_0|E_alu_result[16]~44_combout\);

-- Location: LCCOMB_X27_Y28_N6
\nios2_qsys_0|E_alu_result[16]~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[16]~76_combout\ = (!\nios2_qsys_0|R_ctrl_rdctl_inst~q\ & (!\nios2_qsys_0|R_ctrl_br_cmp~q\ & \nios2_qsys_0|E_alu_result[16]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	datab => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	datad => \nios2_qsys_0|E_alu_result[16]~44_combout\,
	combout => \nios2_qsys_0|E_alu_result[16]~76_combout\);

-- Location: FF_X27_Y28_N7
\nios2_qsys_0|W_alu_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_result[16]~76_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(16));

-- Location: LCCOMB_X30_Y23_N28
\mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~25_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(16)) # ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(16))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(16),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(16),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~25_combout\);

-- Location: LCCOMB_X28_Y22_N28
\can_controller_0|Can_int|tx_data_id1_in[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|tx_data_id1_in\(0) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~clkctrl_outclk\) & (\can_controller_0|CAN_Msg|TXMSGID1|data_out[0]~42_combout\)) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~clkctrl_outclk\) & ((\can_controller_0|Can_int|tx_data_id1_in\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGID1|data_out[0]~42_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|tx_data_id1_in\(0),
	combout => \can_controller_0|Can_int|tx_data_id1_in\(0));

-- Location: FF_X28_Y22_N1
\can_controller_0|CPU_INT|tx_data_id1_in_sig[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~8_combout\,
	asdata => \can_controller_0|CAN_Msg|TXMSGID1|data_out[0]~42_combout\,
	sload => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_id1_in_sig[10]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_id1_in_sig\(0));

-- Location: LCCOMB_X28_Y22_N4
\can_controller_0|sw7|data_out[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|sw7|data_out[0]~1_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~combout\ & (((\can_controller_0|Can_int|tx_data_id1_in\(0))))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~combout\ & 
-- (\can_controller_0|CPU_INT|tx_data_id1_we_sig~q\ & ((\can_controller_0|CPU_INT|tx_data_id1_in_sig\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|tx_data_id1_we_sig~q\,
	datab => \can_controller_0|Can_int|tx_data_id1_in\(0),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~combout\,
	datad => \can_controller_0|CPU_INT|tx_data_id1_in_sig\(0),
	combout => \can_controller_0|sw7|data_out[0]~1_combout\);

-- Location: LCCOMB_X28_Y22_N24
\can_controller_0|CAN_Msg|TXMSGID1|data_out[0]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[0]~41_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89clkctrl_outclk\) & (\can_controller_0|sw7|data_out[0]~1_combout\)) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|TXMSGID1|data_out[0]~41_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \can_controller_0|sw7|data_out[0]~1_combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89clkctrl_outclk\,
	datad => \can_controller_0|CAN_Msg|TXMSGID1|data_out[0]~41_combout\,
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[0]~41_combout\);

-- Location: LCCOMB_X28_Y22_N26
\can_controller_0|CAN_Msg|TXMSGID1|data_out[0]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[0]~44_combout\ = \can_controller_0|CAN_Msg|TXMSGID1|data_out[0]~41_combout\ $ (\can_controller_0|sw7|data_out[0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|CAN_Msg|TXMSGID1|data_out[0]~41_combout\,
	datac => \can_controller_0|sw7|data_out[0]~1_combout\,
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[0]~44_combout\);

-- Location: FF_X28_Y22_N27
\can_controller_0|CAN_Msg|TXMSGID1|data_out[0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CAN_Msg|TXMSGID1|data_out[0]~44_combout\,
	clrn => \can_controller_0|CAN_Msg|TXMSGID1|ALT_INV_data_out[15]~88_combout\,
	ena => \can_controller_0|sw7|we_OUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGID1|data_out[0]~_emulated_q\);

-- Location: LCCOMB_X28_Y22_N20
\can_controller_0|CAN_Msg|TXMSGID1|data_out[0]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[0]~43_combout\ = \can_controller_0|CAN_Msg|TXMSGID1|data_out[0]~41_combout\ $ (\can_controller_0|CAN_Msg|TXMSGID1|data_out[0]~_emulated_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|CAN_Msg|TXMSGID1|data_out[0]~41_combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGID1|data_out[0]~_emulated_q\,
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[0]~43_combout\);

-- Location: LCCOMB_X28_Y22_N22
\can_controller_0|CAN_Msg|TXMSGID1|data_out[0]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[0]~42_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89_combout\ & (\can_controller_0|sw7|data_out[0]~1_combout\)) # 
-- (!\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89_combout\ & ((\can_controller_0|CAN_Msg|TXMSGID1|data_out[0]~43_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89_combout\,
	datac => \can_controller_0|sw7|data_out[0]~1_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGID1|data_out[0]~43_combout\,
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[0]~42_combout\);

-- Location: LCCOMB_X21_Y17_N12
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[0]~4_combout\ = ((!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[0]~0_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[0]~2_combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[63]~27_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[63]~27_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[0]~2_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[0]~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[0]~4_combout\);

-- Location: LCCOMB_X21_Y17_N24
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(0) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[0]~4_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(0)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[0]~4_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[0]~4_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(0),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(0));

-- Location: LCCOMB_X21_Y17_N18
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(0) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(0)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(0),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(0),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(0));

-- Location: LCCOMB_X24_Y20_N16
\can_controller_0|Can_int|rx_data_id1_in[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_id1_in\(0) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(0))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_id1_in\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(0),
	datad => \can_controller_0|Can_int|rx_data_id1_in\(0),
	combout => \can_controller_0|Can_int|rx_data_id1_in\(0));

-- Location: LCCOMB_X24_Y20_N30
\can_controller_0|CAN_Msg|RXMSGID1|data_out[0]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGID1|data_out[0]~11_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_id1_in\(0))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[0]~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \can_controller_0|Can_int|rx_data_id1_in\(0),
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[0]~11_combout\,
	datad => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	combout => \can_controller_0|CAN_Msg|RXMSGID1|data_out[0]~11_combout\);

-- Location: LCCOMB_X24_Y20_N8
\can_controller_0|CAN_Msg|RXMSGID1|data_out[0]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGID1|data_out[0]~12_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|Can_int|rx_data_id1_in\(0)))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|CAN_Msg|RXMSGID1|data_out[0]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGID1|data_out[0]~11_combout\,
	datab => \can_controller_0|Can_int|rx_data_id1_in\(0),
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datad => \rst_controller|r_sync_rst~q\,
	combout => \can_controller_0|CAN_Msg|RXMSGID1|data_out[0]~12_combout\);

-- Location: LCCOMB_X25_Y17_N0
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[32]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[32]~29_combout\ = (((!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~11_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~28_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~11_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[32]~29_combout\);

-- Location: LCCOMB_X25_Y17_N10
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[32]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(32) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[32]~29_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(32)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[32]~29_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[32]~29_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(32),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(32));

-- Location: LCCOMB_X24_Y20_N10
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[32]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(32) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(32)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(32)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(32),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(32),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(32));

-- Location: LCCOMB_X24_Y20_N28
\can_controller_0|Can_int|rx_data_5_6_in[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_5_6_in\(0) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(32))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_5_6_in\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(32),
	datab => \can_controller_0|Can_int|rx_data_5_6_in\(0),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	combout => \can_controller_0|Can_int|rx_data_5_6_in\(0));

-- Location: LCCOMB_X24_Y20_N18
\can_controller_0|CAN_Msg|RXMSGD56|data_out[0]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD56|data_out[0]~11_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_5_6_in\(0))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD56|data_out[0]~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \can_controller_0|Can_int|rx_data_5_6_in\(0),
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datad => \can_controller_0|CAN_Msg|RXMSGD56|data_out[0]~11_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD56|data_out[0]~11_combout\);

-- Location: LCCOMB_X24_Y20_N26
\can_controller_0|CAN_Msg|RXMSGD56|data_out[0]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD56|data_out[0]~12_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|Can_int|rx_data_5_6_in\(0)))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|CAN_Msg|RXMSGD56|data_out[0]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \can_controller_0|CAN_Msg|RXMSGD56|data_out[0]~11_combout\,
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datad => \can_controller_0|Can_int|rx_data_5_6_in\(0),
	combout => \can_controller_0|CAN_Msg|RXMSGD56|data_out[0]~12_combout\);

-- Location: LCCOMB_X25_Y18_N14
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[16]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[16]~30_combout\ = (((!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[16]~23_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~11_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[16]~23_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[16]~30_combout\);

-- Location: LCCOMB_X25_Y18_N30
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[16]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(16) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[16]~30_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(16))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[16]~30_combout\ & ((\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[16]~30_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(16),
	datad => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(16));

-- Location: LCCOMB_X25_Y18_N24
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[16]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(16) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(16)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(16),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(16),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(16));

-- Location: LCCOMB_X25_Y18_N18
\can_controller_0|Can_int|rx_data_3_4_in[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_3_4_in\(0) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(16))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_3_4_in\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(16),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|rx_data_3_4_in\(0),
	combout => \can_controller_0|Can_int|rx_data_3_4_in\(0));

-- Location: LCCOMB_X26_Y19_N18
\can_controller_0|CAN_Msg|RXMSGD34|data_out[0]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD34|data_out[0]~11_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_3_4_in\(0))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD34|data_out[0]~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_3_4_in\(0),
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datad => \can_controller_0|CAN_Msg|RXMSGD34|data_out[0]~11_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD34|data_out[0]~11_combout\);

-- Location: LCCOMB_X26_Y19_N0
\can_controller_0|CAN_Msg|RXMSGD34|data_out[0]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD34|data_out[0]~12_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|Can_int|rx_data_3_4_in\(0)))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|CAN_Msg|RXMSGD34|data_out[0]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datab => \can_controller_0|CAN_Msg|RXMSGD34|data_out[0]~11_combout\,
	datac => \can_controller_0|Can_int|rx_data_3_4_in\(0),
	datad => \rst_controller|r_sync_rst~q\,
	combout => \can_controller_0|CAN_Msg|RXMSGD34|data_out[0]~12_combout\);

-- Location: LCCOMB_X27_Y17_N4
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[0]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[0]~32_combout\ = (((!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~11_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~10_combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~31_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~31_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~10_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~11_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[0]~32_combout\);

-- Location: LCCOMB_X27_Y17_N18
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(0) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[0]~32_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(0)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[0]~32_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[0]~32_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(0),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(0));

-- Location: LCCOMB_X27_Y17_N12
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(0) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(0)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(0),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(0),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(0));

-- Location: LCCOMB_X27_Y17_N20
\can_controller_0|Can_int|rx_data_1_2_in[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_1_2_in\(0) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(0))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_1_2_in\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(0),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|rx_data_1_2_in\(0),
	combout => \can_controller_0|Can_int|rx_data_1_2_in\(0));

-- Location: LCCOMB_X27_Y17_N2
\can_controller_0|CAN_Msg|RXMSGD12|data_out[0]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD12|data_out[0]~11_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_1_2_in\(0))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD12|data_out[0]~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|Can_int|rx_data_1_2_in\(0),
	datad => \can_controller_0|CAN_Msg|RXMSGD12|data_out[0]~11_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD12|data_out[0]~11_combout\);

-- Location: LCCOMB_X27_Y17_N8
\can_controller_0|CAN_Msg|RXMSGD12|data_out[0]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD12|data_out[0]~12_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|Can_int|rx_data_1_2_in\(0))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD12|data_out[0]~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|Can_int|rx_data_1_2_in\(0),
	datad => \can_controller_0|CAN_Msg|RXMSGD12|data_out[0]~11_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD12|data_out[0]~12_combout\);

-- Location: LCCOMB_X24_Y20_N2
\can_controller_0|CPU_INT|Mux247~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux247~1_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD34|data_out[0]~12_combout\) # ((\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\)))) # 
-- (!\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ & (((!\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & \can_controller_0|CAN_Msg|RXMSGD12|data_out[0]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\,
	datab => \can_controller_0|CAN_Msg|RXMSGD34|data_out[0]~12_combout\,
	datac => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\,
	datad => \can_controller_0|CAN_Msg|RXMSGD12|data_out[0]~12_combout\,
	combout => \can_controller_0|CPU_INT|Mux247~1_combout\);

-- Location: LCCOMB_X24_Y17_N26
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[48]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[48]~34_combout\ = ((!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[44]~33_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~11_combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~11_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[44]~33_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[48]~34_combout\);

-- Location: LCCOMB_X24_Y20_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[48]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(48) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[48]~34_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(48)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[48]~34_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[48]~34_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(48),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(48));

-- Location: LCCOMB_X24_Y20_N20
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[48]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(48) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(48)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(48)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(48),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(48),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(48));

-- Location: LCCOMB_X24_Y20_N24
\can_controller_0|Can_int|rx_data_7_8_in[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_7_8_in\(0) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(48))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_7_8_in\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(48),
	datad => \can_controller_0|Can_int|rx_data_7_8_in\(0),
	combout => \can_controller_0|Can_int|rx_data_7_8_in\(0));

-- Location: LCCOMB_X24_Y20_N22
\can_controller_0|CAN_Msg|RXMSGD78|data_out[0]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD78|data_out[0]~11_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_7_8_in\(0))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD78|data_out[0]~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \can_controller_0|Can_int|rx_data_7_8_in\(0),
	datac => \can_controller_0|CAN_Msg|RXMSGD78|data_out[0]~11_combout\,
	datad => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	combout => \can_controller_0|CAN_Msg|RXMSGD78|data_out[0]~11_combout\);

-- Location: LCCOMB_X24_Y20_N12
\can_controller_0|CAN_Msg|RXMSGD78|data_out[0]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD78|data_out[0]~12_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|Can_int|rx_data_7_8_in\(0)))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|CAN_Msg|RXMSGD78|data_out[0]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGD78|data_out[0]~11_combout\,
	datab => \can_controller_0|Can_int|rx_data_7_8_in\(0),
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datad => \rst_controller|r_sync_rst~q\,
	combout => \can_controller_0|CAN_Msg|RXMSGD78|data_out[0]~12_combout\);

-- Location: LCCOMB_X24_Y20_N4
\can_controller_0|CPU_INT|Mux247~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux247~2_combout\ = (\can_controller_0|CPU_INT|Mux247~1_combout\ & (((\can_controller_0|CAN_Msg|RXMSGD78|data_out[0]~12_combout\) # (!\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\)))) # 
-- (!\can_controller_0|CPU_INT|Mux247~1_combout\ & (\can_controller_0|CAN_Msg|RXMSGD56|data_out[0]~12_combout\ & (\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGD56|data_out[0]~12_combout\,
	datab => \can_controller_0|CPU_INT|Mux247~1_combout\,
	datac => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\,
	datad => \can_controller_0|CAN_Msg|RXMSGD78|data_out[0]~12_combout\,
	combout => \can_controller_0|CPU_INT|Mux247~2_combout\);

-- Location: LCCOMB_X20_Y17_N14
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_dlc[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_dlc\(0) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_dlc\(0)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(0),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_dlc\(0),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_dlc\(0));

-- Location: LCCOMB_X20_Y17_N28
\can_controller_0|Can_int|rx_data_conf_in[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_conf_in\(0) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_dlc\(0))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_conf_in\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_dlc\(0),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|rx_data_conf_in\(0),
	combout => \can_controller_0|Can_int|rx_data_conf_in\(0));

-- Location: LCCOMB_X20_Y17_N18
\can_controller_0|CAN_Msg|RXMSGCONF|data_out[0]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGCONF|data_out[0]~6_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_conf_in\(0))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGCONF|data_out[0]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \can_controller_0|Can_int|rx_data_conf_in\(0),
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datad => \can_controller_0|CAN_Msg|RXMSGCONF|data_out[0]~6_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGCONF|data_out[0]~6_combout\);

-- Location: LCCOMB_X20_Y17_N20
\can_controller_0|CAN_Msg|RXMSGCONF|data_out[0]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGCONF|data_out[0]~7_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|Can_int|rx_data_conf_in\(0))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|CAN_Msg|RXMSGCONF|data_out[0]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \can_controller_0|Can_int|rx_data_conf_in\(0),
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datad => \can_controller_0|CAN_Msg|RXMSGCONF|data_out[0]~6_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGCONF|data_out[0]~7_combout\);

-- Location: LCCOMB_X21_Y21_N28
\can_controller_0|CPU_INT|Mux112~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux112~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & (((\can_controller_0|CAN_CONT|TIMEREG|data_out\(0))))) # (!\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & 
-- ((\mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\ & ((\can_controller_0|CAN_CONT|TIMEREG|data_out\(0)))) # (!\mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\ & (\can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~8_combout\,
	datab => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	datac => \can_controller_0|CAN_CONT|TIMEREG|data_out\(0),
	datad => \mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\,
	combout => \can_controller_0|CPU_INT|Mux112~0_combout\);

-- Location: FF_X21_Y21_N29
\can_controller_0|CPU_INT|time_reg_in_sig[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux112~0_combout\,
	ena => \can_controller_0|CPU_INT|time_reg_in_sig[13]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|time_reg_in_sig\(0));

-- Location: FF_X24_Y20_N1
\can_controller_0|CAN_CONT|TIMEREG|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|time_reg_in_sig\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|time_reg_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_CONT|TIMEREG|data_out\(0));

-- Location: LCCOMB_X24_Y20_N0
\can_controller_0|CPU_INT|Mux247~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux247~0_combout\ = (\can_controller_0|CPU_INT|to_cpu_bus[0]~7_combout\ & (((!\can_controller_0|CPU_INT|Mux96~6_combout\)))) # (!\can_controller_0|CPU_INT|to_cpu_bus[0]~7_combout\ & ((\can_controller_0|CPU_INT|Mux96~6_combout\ & 
-- ((\can_controller_0|CAN_CONT|TIMEREG|data_out\(0)))) # (!\can_controller_0|CPU_INT|Mux96~6_combout\ & (\can_controller_0|CAN_Msg|RXMSGCONF|data_out[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGCONF|data_out[0]~7_combout\,
	datab => \can_controller_0|CPU_INT|to_cpu_bus[0]~7_combout\,
	datac => \can_controller_0|CAN_CONT|TIMEREG|data_out\(0),
	datad => \can_controller_0|CPU_INT|Mux96~6_combout\,
	combout => \can_controller_0|CPU_INT|Mux247~0_combout\);

-- Location: LCCOMB_X24_Y20_N14
\can_controller_0|CPU_INT|Mux247~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux247~3_combout\ = (\can_controller_0|CPU_INT|to_cpu_bus[0]~7_combout\ & ((\can_controller_0|CPU_INT|Mux247~0_combout\ & ((\can_controller_0|CPU_INT|Mux247~2_combout\))) # (!\can_controller_0|CPU_INT|Mux247~0_combout\ & 
-- (\can_controller_0|CAN_Msg|RXMSGID1|data_out[0]~12_combout\)))) # (!\can_controller_0|CPU_INT|to_cpu_bus[0]~7_combout\ & (((\can_controller_0|CPU_INT|Mux247~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGID1|data_out[0]~12_combout\,
	datab => \can_controller_0|CPU_INT|to_cpu_bus[0]~7_combout\,
	datac => \can_controller_0|CPU_INT|Mux247~2_combout\,
	datad => \can_controller_0|CPU_INT|Mux247~0_combout\,
	combout => \can_controller_0|CPU_INT|Mux247~3_combout\);

-- Location: LCCOMB_X26_Y22_N22
\can_controller_0|CPU_INT|Mux247~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux247~4_combout\ = (\can_controller_0|CAN_Msg|TXMSGID1|data_out[0]~42_combout\ & ((\mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\) # ((!\can_controller_0|CPU_INT|Mux245~4_combout\ & 
-- \can_controller_0|CPU_INT|Mux247~3_combout\)))) # (!\can_controller_0|CAN_Msg|TXMSGID1|data_out[0]~42_combout\ & (!\can_controller_0|CPU_INT|Mux245~4_combout\ & (\can_controller_0|CPU_INT|Mux247~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGID1|data_out[0]~42_combout\,
	datab => \can_controller_0|CPU_INT|Mux245~4_combout\,
	datac => \can_controller_0|CPU_INT|Mux247~3_combout\,
	datad => \mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\,
	combout => \can_controller_0|CPU_INT|Mux247~4_combout\);

-- Location: FF_X26_Y22_N23
\can_controller_0|CPU_INT|to_cpu_bus[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux247~4_combout\,
	ena => \can_controller_0|CPU_INT|to_cpu_bus[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|to_cpu_bus\(0));

-- Location: FF_X26_Y24_N29
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|to_cpu_bus\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X26_Y24_N28
\mm_interconnect_0|rsp_xbar_mux_001|src_data[16]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data\(16) = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~25_combout\) # ((\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(0) & \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~25_combout\,
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(0),
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data\(16));

-- Location: LCCOMB_X27_Y28_N18
\nios2_qsys_0|av_ld_byte2_data[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte2_data[0]~1_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_fill_bit~1_combout\))) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_xbar_mux_001|src_data\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_data\(16),
	datab => \nios2_qsys_0|av_fill_bit~1_combout\,
	datad => \nios2_qsys_0|av_ld_aligning_data~q\,
	combout => \nios2_qsys_0|av_ld_byte2_data[0]~1_combout\);

-- Location: FF_X27_Y28_N19
\nios2_qsys_0|av_ld_byte2_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte2_data[0]~1_combout\,
	asdata => \nios2_qsys_0|av_ld_byte3_data\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte2_data\(0));

-- Location: LCCOMB_X27_Y28_N26
\nios2_qsys_0|W_rf_wr_data[16]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[16]~19_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte2_data\(0))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|W_alu_result\(16) & (!\nios2_qsys_0|E_alu_result~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(16),
	datab => \nios2_qsys_0|E_alu_result~36_combout\,
	datac => \nios2_qsys_0|av_ld_byte2_data\(0),
	datad => \nios2_qsys_0|R_ctrl_ld~q\,
	combout => \nios2_qsys_0|W_rf_wr_data[16]~19_combout\);

-- Location: LCCOMB_X34_Y25_N12
\nios2_qsys_0|R_src2_lo[15]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[15]~15_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|D_iw\(21))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & 
-- ((\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_lo~0_combout\,
	datab => \nios2_qsys_0|D_iw\(21),
	datac => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	datad => \nios2_qsys_0|R_src2_use_imm~q\,
	combout => \nios2_qsys_0|R_src2_lo[15]~15_combout\);

-- Location: FF_X34_Y25_N13
\nios2_qsys_0|E_src2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src2_lo[15]~15_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(15));

-- Location: LCCOMB_X32_Y27_N20
\nios2_qsys_0|E_alu_result[15]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[15]~39_combout\ = (\nios2_qsys_0|W_alu_result[21]~15_combout\ & (\nios2_qsys_0|W_alu_result[21]~14_combout\)) # (!\nios2_qsys_0|W_alu_result[21]~15_combout\ & ((\nios2_qsys_0|W_alu_result[21]~14_combout\ & 
-- ((\nios2_qsys_0|E_logic_result[15]~32_combout\))) # (!\nios2_qsys_0|W_alu_result[21]~14_combout\ & (\nios2_qsys_0|Add2~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[21]~15_combout\,
	datab => \nios2_qsys_0|W_alu_result[21]~14_combout\,
	datac => \nios2_qsys_0|Add2~30_combout\,
	datad => \nios2_qsys_0|E_logic_result[15]~32_combout\,
	combout => \nios2_qsys_0|E_alu_result[15]~39_combout\);

-- Location: LCCOMB_X32_Y27_N30
\nios2_qsys_0|E_alu_result[15]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[15]~40_combout\ = (\nios2_qsys_0|E_alu_result[15]~39_combout\ & (((\nios2_qsys_0|E_shift_rot_result\(15)) # (!\nios2_qsys_0|W_alu_result[21]~15_combout\)))) # (!\nios2_qsys_0|E_alu_result[15]~39_combout\ & 
-- (\nios2_qsys_0|Add1~30_combout\ & ((\nios2_qsys_0|W_alu_result[21]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add1~30_combout\,
	datab => \nios2_qsys_0|E_alu_result[15]~39_combout\,
	datac => \nios2_qsys_0|E_shift_rot_result\(15),
	datad => \nios2_qsys_0|W_alu_result[21]~15_combout\,
	combout => \nios2_qsys_0|E_alu_result[15]~40_combout\);

-- Location: LCCOMB_X28_Y27_N6
\nios2_qsys_0|E_alu_result[15]~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[15]~74_combout\ = (!\nios2_qsys_0|R_ctrl_rdctl_inst~q\ & (!\nios2_qsys_0|R_ctrl_br_cmp~q\ & \nios2_qsys_0|E_alu_result[15]~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	datac => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	datad => \nios2_qsys_0|E_alu_result[15]~40_combout\,
	combout => \nios2_qsys_0|E_alu_result[15]~74_combout\);

-- Location: FF_X28_Y27_N7
\nios2_qsys_0|W_alu_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_result[15]~74_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(15));

-- Location: LCCOMB_X28_Y27_N0
\nios2_qsys_0|W_rf_wr_data[15]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[15]~14_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|av_ld_byte1_data\(7))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (((!\nios2_qsys_0|E_alu_result~36_combout\ & \nios2_qsys_0|W_alu_result\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte1_data\(7),
	datab => \nios2_qsys_0|E_alu_result~36_combout\,
	datac => \nios2_qsys_0|R_ctrl_ld~q\,
	datad => \nios2_qsys_0|W_alu_result\(15),
	combout => \nios2_qsys_0|W_rf_wr_data[15]~14_combout\);

-- Location: LCCOMB_X31_Y23_N8
\nios2_qsys_0|R_src2_lo[14]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[14]~16_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|D_iw\(20))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & 
-- ((\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~q\,
	datab => \nios2_qsys_0|D_iw\(20),
	datac => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	datad => \nios2_qsys_0|R_src2_lo~0_combout\,
	combout => \nios2_qsys_0|R_src2_lo[14]~16_combout\);

-- Location: FF_X31_Y23_N9
\nios2_qsys_0|E_src2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src2_lo[14]~16_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(14));

-- Location: LCCOMB_X31_Y27_N28
\nios2_qsys_0|E_logic_result[14]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[14]~20_combout\ = (\nios2_qsys_0|E_src2\(14) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src1\(14)))))) # (!\nios2_qsys_0|E_src2\(14) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src1\(14)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src1\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(1),
	datab => \nios2_qsys_0|E_src2\(14),
	datac => \nios2_qsys_0|R_logic_op\(0),
	datad => \nios2_qsys_0|E_src1\(14),
	combout => \nios2_qsys_0|E_logic_result[14]~20_combout\);

-- Location: LCCOMB_X31_Y27_N4
\nios2_qsys_0|E_alu_result[14]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[14]~37_combout\ = (\nios2_qsys_0|W_alu_result[21]~14_combout\ & (((\nios2_qsys_0|W_alu_result[21]~15_combout\)))) # (!\nios2_qsys_0|W_alu_result[21]~14_combout\ & ((\nios2_qsys_0|W_alu_result[21]~15_combout\ & 
-- ((\nios2_qsys_0|Add1~28_combout\))) # (!\nios2_qsys_0|W_alu_result[21]~15_combout\ & (\nios2_qsys_0|Add2~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[21]~14_combout\,
	datab => \nios2_qsys_0|Add2~28_combout\,
	datac => \nios2_qsys_0|W_alu_result[21]~15_combout\,
	datad => \nios2_qsys_0|Add1~28_combout\,
	combout => \nios2_qsys_0|E_alu_result[14]~37_combout\);

-- Location: LCCOMB_X31_Y27_N14
\nios2_qsys_0|E_alu_result[14]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[14]~38_combout\ = (\nios2_qsys_0|W_alu_result[21]~14_combout\ & ((\nios2_qsys_0|E_alu_result[14]~37_combout\ & ((\nios2_qsys_0|E_shift_rot_result\(14)))) # (!\nios2_qsys_0|E_alu_result[14]~37_combout\ & 
-- (\nios2_qsys_0|E_logic_result[14]~20_combout\)))) # (!\nios2_qsys_0|W_alu_result[21]~14_combout\ & (((\nios2_qsys_0|E_alu_result[14]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[21]~14_combout\,
	datab => \nios2_qsys_0|E_logic_result[14]~20_combout\,
	datac => \nios2_qsys_0|E_shift_rot_result\(14),
	datad => \nios2_qsys_0|E_alu_result[14]~37_combout\,
	combout => \nios2_qsys_0|E_alu_result[14]~38_combout\);

-- Location: LCCOMB_X31_Y27_N0
\nios2_qsys_0|E_alu_result[14]~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[14]~73_combout\ = (!\nios2_qsys_0|R_ctrl_br_cmp~q\ & (!\nios2_qsys_0|R_ctrl_rdctl_inst~q\ & \nios2_qsys_0|E_alu_result[14]~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	datab => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	datac => \nios2_qsys_0|E_alu_result[14]~38_combout\,
	combout => \nios2_qsys_0|E_alu_result[14]~73_combout\);

-- Location: FF_X31_Y27_N1
\nios2_qsys_0|W_alu_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_result[14]~73_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(14));

-- Location: LCCOMB_X30_Y23_N10
\mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~0_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14)) # ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(14))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(14),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~0_combout\);

-- Location: LCCOMB_X26_Y25_N24
\mm_interconnect_0|width_adapter|data_reg~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter|data_reg~5_combout\ = (!\mm_interconnect_0|width_adapter|always10~1_combout\ & ((\mm_interconnect_0|width_adapter|data_reg\(14)) # 
-- ((!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(14),
	datac => \mm_interconnect_0|width_adapter|data_reg\(14),
	datad => \mm_interconnect_0|width_adapter|always10~1_combout\,
	combout => \mm_interconnect_0|width_adapter|data_reg~5_combout\);

-- Location: FF_X26_Y25_N25
\mm_interconnect_0|width_adapter|data_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter|data_reg~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter|data_reg\(14));

-- Location: LCCOMB_X26_Y25_N4
\mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~1_combout\ = (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~q\ & ((\mm_interconnect_0|width_adapter|data_reg\(14)) # 
-- ((\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(14) & !\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\)))) # 
-- (!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~q\ & (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(14) & 
-- (!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~q\,
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(14),
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datad => \mm_interconnect_0|width_adapter|data_reg\(14),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~1_combout\);

-- Location: LCCOMB_X26_Y25_N22
\mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~2_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~0_combout\) # ((\mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~1_combout\ & \mm_interconnect_0|width_adapter|out_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~0_combout\,
	datac => \mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~1_combout\,
	datad => \mm_interconnect_0|width_adapter|out_valid~0_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~2_combout\);

-- Location: LCCOMB_X27_Y25_N24
\nios2_qsys_0|av_ld_byte1_data[6]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte1_data[6]~4_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & (\nios2_qsys_0|av_fill_bit~1_combout\)) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & ((\mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_aligning_data~q\,
	datab => \nios2_qsys_0|av_fill_bit~1_combout\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~2_combout\,
	combout => \nios2_qsys_0|av_ld_byte1_data[6]~4_combout\);

-- Location: LCCOMB_X29_Y27_N14
\nios2_qsys_0|av_ld_byte1_data_en~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte1_data_en~0_combout\ = (\nios2_qsys_0|D_iw\(4)) # ((\nios2_qsys_0|av_ld_rshift8~0_combout\) # ((!\nios2_qsys_0|av_ld_aligning_data~q\) # (!\nios2_qsys_0|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(4),
	datab => \nios2_qsys_0|av_ld_rshift8~0_combout\,
	datac => \nios2_qsys_0|D_iw\(3),
	datad => \nios2_qsys_0|av_ld_aligning_data~q\,
	combout => \nios2_qsys_0|av_ld_byte1_data_en~0_combout\);

-- Location: FF_X27_Y25_N25
\nios2_qsys_0|av_ld_byte1_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte1_data[6]~4_combout\,
	asdata => \nios2_qsys_0|av_ld_byte2_data\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	ena => \nios2_qsys_0|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte1_data\(6));

-- Location: LCCOMB_X31_Y28_N20
\nios2_qsys_0|W_rf_wr_data[14]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[14]~7_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte1_data\(6))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|W_alu_result\(14) & ((!\nios2_qsys_0|E_alu_result~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_ld~q\,
	datab => \nios2_qsys_0|W_alu_result\(14),
	datac => \nios2_qsys_0|av_ld_byte1_data\(6),
	datad => \nios2_qsys_0|E_alu_result~36_combout\,
	combout => \nios2_qsys_0|W_rf_wr_data[14]~7_combout\);

-- Location: LCCOMB_X34_Y25_N20
\nios2_qsys_0|R_src2_lo[13]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[13]~7_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(19)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & 
-- (\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~q\,
	datab => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	datac => \nios2_qsys_0|R_src2_lo~0_combout\,
	datad => \nios2_qsys_0|D_iw\(19),
	combout => \nios2_qsys_0|R_src2_lo[13]~7_combout\);

-- Location: FF_X34_Y25_N21
\nios2_qsys_0|E_src2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src2_lo[13]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(13));

-- Location: LCCOMB_X34_Y29_N28
\nios2_qsys_0|E_logic_result[13]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[13]~2_combout\ = (\nios2_qsys_0|E_src1\(13) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src2\(13)))))) # (!\nios2_qsys_0|E_src1\(13) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src2\(13)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src2\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(13),
	datab => \nios2_qsys_0|R_logic_op\(1),
	datac => \nios2_qsys_0|R_logic_op\(0),
	datad => \nios2_qsys_0|E_src2\(13),
	combout => \nios2_qsys_0|E_logic_result[13]~2_combout\);

-- Location: LCCOMB_X30_Y28_N24
\nios2_qsys_0|W_alu_result[13]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[13]~1_combout\ = (\nios2_qsys_0|R_ctrl_logic~q\ & ((\nios2_qsys_0|E_logic_result[13]~2_combout\))) # (!\nios2_qsys_0|R_ctrl_logic~q\ & (\nios2_qsys_0|E_arith_result[13]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_logic~q\,
	datab => \nios2_qsys_0|E_arith_result[13]~3_combout\,
	datad => \nios2_qsys_0|E_logic_result[13]~2_combout\,
	combout => \nios2_qsys_0|W_alu_result[13]~1_combout\);

-- Location: FF_X30_Y28_N25
\nios2_qsys_0|W_alu_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_alu_result[13]~1_combout\,
	asdata => \nios2_qsys_0|E_shift_rot_result\(13),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \nios2_qsys_0|E_alu_result~36_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(13));

-- Location: LCCOMB_X26_Y24_N24
\mm_interconnect_0|width_adapter|data_reg~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter|data_reg~8_combout\ = (!\mm_interconnect_0|width_adapter|always10~1_combout\ & ((\mm_interconnect_0|width_adapter|data_reg\(13)) # 
-- ((!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter|always10~1_combout\,
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \mm_interconnect_0|width_adapter|data_reg\(13),
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(13),
	combout => \mm_interconnect_0|width_adapter|data_reg~8_combout\);

-- Location: FF_X26_Y24_N25
\mm_interconnect_0|width_adapter|data_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter|data_reg~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter|data_reg\(13));

-- Location: LCCOMB_X26_Y24_N12
\mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~7_combout\ = (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(13) & (((\mm_interconnect_0|width_adapter|data_reg\(13) & 
-- \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~q\)) # 
-- (!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))) # (!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(13) & 
-- (\mm_interconnect_0|width_adapter|data_reg\(13) & (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(13),
	datab => \mm_interconnect_0|width_adapter|data_reg\(13),
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~q\,
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~7_combout\);

-- Location: LCCOMB_X31_Y24_N14
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~12_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\) # ((!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~12_combout\);

-- Location: FF_X31_Y24_N15
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(13));

-- Location: FF_X31_Y24_N29
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(13),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X31_Y24_N28
\mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~6_combout\ = (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(13)) # 
-- ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(13) & \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(13) & 
-- ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(13),
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(13),
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~6_combout\);

-- Location: LCCOMB_X31_Y24_N22
\mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~8_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~6_combout\) # ((\mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~7_combout\ & \mm_interconnect_0|width_adapter|out_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~7_combout\,
	datac => \mm_interconnect_0|width_adapter|out_valid~0_combout\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~6_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~8_combout\);

-- Location: LCCOMB_X27_Y25_N28
\nios2_qsys_0|av_ld_byte1_data[5]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte1_data[5]~3_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_fill_bit~1_combout\))) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~8_combout\,
	datab => \nios2_qsys_0|av_fill_bit~1_combout\,
	datad => \nios2_qsys_0|av_ld_aligning_data~q\,
	combout => \nios2_qsys_0|av_ld_byte1_data[5]~3_combout\);

-- Location: FF_X27_Y25_N29
\nios2_qsys_0|av_ld_byte1_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte1_data[5]~3_combout\,
	asdata => \nios2_qsys_0|av_ld_byte2_data\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	ena => \nios2_qsys_0|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte1_data\(5));

-- Location: LCCOMB_X31_Y28_N28
\nios2_qsys_0|W_rf_wr_data[13]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[13]~10_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte1_data\(5))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|W_alu_result\(13) & ((!\nios2_qsys_0|E_alu_result~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_ld~q\,
	datab => \nios2_qsys_0|W_alu_result\(13),
	datac => \nios2_qsys_0|av_ld_byte1_data\(5),
	datad => \nios2_qsys_0|E_alu_result~36_combout\,
	combout => \nios2_qsys_0|W_rf_wr_data[13]~10_combout\);

-- Location: LCCOMB_X32_Y25_N14
\nios2_qsys_0|E_st_data[20]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_st_data[20]~7_combout\ = (\nios2_qsys_0|D_iw\(4) & ((\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(20)))) # (!\nios2_qsys_0|D_iw\(4) & 
-- (\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datac => \nios2_qsys_0|D_iw\(4),
	datad => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	combout => \nios2_qsys_0|E_st_data[20]~7_combout\);

-- Location: FF_X32_Y25_N15
\nios2_qsys_0|d_writedata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_st_data[20]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(20));

-- Location: LCCOMB_X31_Y22_N6
\mm_interconnect_0|width_adapter_001|data_reg~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|data_reg~15_combout\ = (\nios2_qsys_0|d_writedata\(20) & !\mm_interconnect_0|width_adapter_001|use_reg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|d_writedata\(20),
	datac => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	combout => \mm_interconnect_0|width_adapter_001|data_reg~15_combout\);

-- Location: FF_X31_Y22_N7
\mm_interconnect_0|width_adapter_001|data_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|data_reg~15_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|data_reg\(4));

-- Location: LCCOMB_X27_Y22_N26
\can_controller_0|CPU_INT|tx_data_id1_in_sig[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_id1_in_sig[4]~4_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & (\mm_interconnect_0|width_adapter_001|data_reg\(4))) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\nios2_qsys_0|d_writedata\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|data_reg\(4),
	datab => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datad => \nios2_qsys_0|d_writedata\(4),
	combout => \can_controller_0|CPU_INT|tx_data_id1_in_sig[4]~4_combout\);

-- Location: LCCOMB_X35_Y25_N20
\mm_interconnect_0|width_adapter_001|data_reg~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|data_reg~16_combout\ = (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & \nios2_qsys_0|d_writedata\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datad => \nios2_qsys_0|d_writedata\(28),
	combout => \mm_interconnect_0|width_adapter_001|data_reg~16_combout\);

-- Location: FF_X35_Y25_N21
\mm_interconnect_0|width_adapter_001|data_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|data_reg~16_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|data_reg\(12));

-- Location: LCCOMB_X28_Y23_N22
\can_controller_0|CPU_INT|tx_data_id1_in_sig[12]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_id1_in_sig[12]~14_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & (\mm_interconnect_0|width_adapter_001|data_reg\(12))) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & 
-- ((\nios2_qsys_0|d_writedata\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datab => \mm_interconnect_0|width_adapter_001|data_reg\(12),
	datad => \nios2_qsys_0|d_writedata\(12),
	combout => \can_controller_0|CPU_INT|tx_data_id1_in_sig[12]~14_combout\);

-- Location: LCCOMB_X21_Y21_N8
\can_controller_0|CPU_INT|time_reg_in_sig[12]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|time_reg_in_sig[12]~5_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & (\can_controller_0|CPU_INT|tx_data_id1_in_sig[4]~4_combout\)) # (!\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & 
-- ((\can_controller_0|CPU_INT|tx_data_id1_in_sig[12]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|tx_data_id1_in_sig[4]~4_combout\,
	datab => \can_controller_0|CPU_INT|tx_data_id1_in_sig[12]~14_combout\,
	datad => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	combout => \can_controller_0|CPU_INT|time_reg_in_sig[12]~5_combout\);

-- Location: FF_X21_Y21_N9
\can_controller_0|CPU_INT|time_reg_in_sig[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|time_reg_in_sig[12]~5_combout\,
	asdata => \can_controller_0|CAN_CONT|TIMEREG|data_out\(12),
	sload => \can_controller_0|CPU_INT|time_reg_in_sig[12]~16_combout\,
	ena => \can_controller_0|CPU_INT|time_reg_in_sig[13]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|time_reg_in_sig\(12));

-- Location: FF_X23_Y19_N9
\can_controller_0|CAN_CONT|TIMEREG|data_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|time_reg_in_sig\(12),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|time_reg_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_CONT|TIMEREG|data_out\(12));

-- Location: LCCOMB_X23_Y19_N8
\can_controller_0|CPU_INT|Mux235~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux235~0_combout\ = (!\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & (\can_controller_0|CAN_CONT|TIMEREG|data_out\(12) & !\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\,
	datac => \can_controller_0|CAN_CONT|TIMEREG|data_out\(12),
	datad => \mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\,
	combout => \can_controller_0|CPU_INT|Mux235~0_combout\);

-- Location: LCCOMB_X23_Y23_N20
\can_controller_0|CPU_INT|to_cpu_bus[12]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|to_cpu_bus[12]~2_combout\ = (\can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~16_combout\ & (\can_controller_0|CPU_INT|Mux235~2_combout\)) # (!\can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~16_combout\ & 
-- ((\can_controller_0|CPU_INT|Mux235~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|Mux235~2_combout\,
	datab => \can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~16_combout\,
	datad => \can_controller_0|CPU_INT|Mux235~0_combout\,
	combout => \can_controller_0|CPU_INT|to_cpu_bus[12]~2_combout\);

-- Location: FF_X28_Y23_N23
\can_controller_0|CPU_INT|tx_data_id1_in_sig[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|tx_data_id1_in_sig[12]~14_combout\,
	asdata => \can_controller_0|CAN_Msg|TXMSGID1|data_out[12]~62_combout\,
	sload => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_id1_in_sig[10]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_id1_in_sig\(12));

-- Location: LCCOMB_X28_Y23_N24
\can_controller_0|Can_int|tx_data_id1_in[12]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|tx_data_id1_in\(12) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~clkctrl_outclk\) & (\can_controller_0|CAN_Msg|TXMSGID1|data_out[12]~62_combout\)) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~clkctrl_outclk\) & ((\can_controller_0|Can_int|tx_data_id1_in\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|CAN_Msg|TXMSGID1|data_out[12]~62_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|tx_data_id1_in\(12),
	combout => \can_controller_0|Can_int|tx_data_id1_in\(12));

-- Location: LCCOMB_X28_Y23_N8
\can_controller_0|sw7|data_out[12]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|sw7|data_out[12]~12_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~combout\ & (((\can_controller_0|Can_int|tx_data_id1_in\(12))))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~combout\ & 
-- (\can_controller_0|CPU_INT|tx_data_id1_in_sig\(12) & (\can_controller_0|CPU_INT|tx_data_id1_we_sig~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|tx_data_id1_in_sig\(12),
	datab => \can_controller_0|CPU_INT|tx_data_id1_we_sig~q\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~combout\,
	datad => \can_controller_0|Can_int|tx_data_id1_in\(12),
	combout => \can_controller_0|sw7|data_out[12]~12_combout\);

-- Location: LCCOMB_X26_Y23_N6
\can_controller_0|CAN_Msg|TXMSGID1|data_out[12]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[12]~61_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89clkctrl_outclk\) & (\can_controller_0|sw7|data_out[12]~12_combout\)) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|TXMSGID1|data_out[12]~61_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|sw7|data_out[12]~12_combout\,
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89clkctrl_outclk\,
	datad => \can_controller_0|CAN_Msg|TXMSGID1|data_out[12]~61_combout\,
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[12]~61_combout\);

-- Location: LCCOMB_X26_Y23_N2
\can_controller_0|CAN_Msg|TXMSGID1|data_out[12]~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[12]~64_combout\ = \can_controller_0|CAN_Msg|TXMSGID1|data_out[12]~61_combout\ $ (\can_controller_0|sw7|data_out[12]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGID1|data_out[12]~61_combout\,
	datad => \can_controller_0|sw7|data_out[12]~12_combout\,
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[12]~64_combout\);

-- Location: FF_X26_Y23_N3
\can_controller_0|CAN_Msg|TXMSGID1|data_out[12]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CAN_Msg|TXMSGID1|data_out[12]~64_combout\,
	clrn => \can_controller_0|CAN_Msg|TXMSGID1|ALT_INV_data_out[15]~88_combout\,
	ena => \can_controller_0|sw7|we_OUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGID1|data_out[12]~_emulated_q\);

-- Location: LCCOMB_X26_Y23_N20
\can_controller_0|CAN_Msg|TXMSGID1|data_out[12]~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[12]~63_combout\ = \can_controller_0|CAN_Msg|TXMSGID1|data_out[12]~61_combout\ $ (\can_controller_0|CAN_Msg|TXMSGID1|data_out[12]~_emulated_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGID1|data_out[12]~61_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGID1|data_out[12]~_emulated_q\,
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[12]~63_combout\);

-- Location: LCCOMB_X26_Y23_N14
\can_controller_0|CAN_Msg|TXMSGID1|data_out[12]~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[12]~62_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89_combout\ & (\can_controller_0|sw7|data_out[12]~12_combout\)) # 
-- (!\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89_combout\ & ((\can_controller_0|CAN_Msg|TXMSGID1|data_out[12]~63_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|sw7|data_out[12]~12_combout\,
	datab => \can_controller_0|CAN_Msg|TXMSGID1|data_out[12]~63_combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89_combout\,
	datad => \rst_controller|r_sync_rst~q\,
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[12]~62_combout\);

-- Location: FF_X23_Y23_N21
\can_controller_0|CPU_INT|to_cpu_bus[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|to_cpu_bus[12]~2_combout\,
	asdata => \can_controller_0|CAN_Msg|TXMSGID1|data_out[12]~62_combout\,
	sload => \mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\,
	ena => \can_controller_0|CPU_INT|to_cpu_bus[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|to_cpu_bus\(12));

-- Location: FF_X27_Y26_N13
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|to_cpu_bus\(12),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X26_Y24_N14
\mm_interconnect_0|width_adapter|data_reg~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter|data_reg~15_combout\ = (!\mm_interconnect_0|width_adapter|always10~1_combout\ & ((\mm_interconnect_0|width_adapter|data_reg\(12)) # ((\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(12) & 
-- !\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter|always10~1_combout\,
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(12),
	datac => \mm_interconnect_0|width_adapter|data_reg\(12),
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \mm_interconnect_0|width_adapter|data_reg~15_combout\);

-- Location: FF_X26_Y24_N15
\mm_interconnect_0|width_adapter|data_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter|data_reg~15_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter|data_reg\(12));

-- Location: LCCOMB_X27_Y26_N0
\mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~22_combout\ = (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(12) & (((\mm_interconnect_0|width_adapter|data_reg\(12) & 
-- \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~q\)) # 
-- (!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))) # (!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(12) & 
-- (\mm_interconnect_0|width_adapter|data_reg\(12) & (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(12),
	datab => \mm_interconnect_0|width_adapter|data_reg\(12),
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~q\,
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~22_combout\);

-- Location: LCCOMB_X27_Y26_N6
\mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~23_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~21_combout\) # ((\mm_interconnect_0|width_adapter|out_valid~0_combout\ & \mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~21_combout\,
	datac => \mm_interconnect_0|width_adapter|out_valid~0_combout\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~22_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~23_combout\);

-- Location: LCCOMB_X27_Y27_N0
\nios2_qsys_0|av_ld_byte1_data[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte1_data[4]~7_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_fill_bit~1_combout\))) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~23_combout\,
	datab => \nios2_qsys_0|av_ld_aligning_data~q\,
	datad => \nios2_qsys_0|av_fill_bit~1_combout\,
	combout => \nios2_qsys_0|av_ld_byte1_data[4]~7_combout\);

-- Location: FF_X27_Y27_N1
\nios2_qsys_0|av_ld_byte1_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte1_data[4]~7_combout\,
	asdata => \nios2_qsys_0|av_ld_byte2_data\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	ena => \nios2_qsys_0|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte1_data\(4));

-- Location: LCCOMB_X30_Y28_N2
\nios2_qsys_0|W_alu_result[12]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[12]~2_combout\ = (\nios2_qsys_0|R_ctrl_logic~q\ & (\nios2_qsys_0|E_logic_result[12]~3_combout\)) # (!\nios2_qsys_0|R_ctrl_logic~q\ & ((\nios2_qsys_0|E_arith_result[12]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[12]~3_combout\,
	datab => \nios2_qsys_0|E_arith_result[12]~4_combout\,
	datad => \nios2_qsys_0|R_ctrl_logic~q\,
	combout => \nios2_qsys_0|W_alu_result[12]~2_combout\);

-- Location: FF_X30_Y28_N3
\nios2_qsys_0|W_alu_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_alu_result[12]~2_combout\,
	asdata => \nios2_qsys_0|E_shift_rot_result\(12),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \nios2_qsys_0|E_alu_result~36_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(12));

-- Location: LCCOMB_X30_Y28_N4
\nios2_qsys_0|W_rf_wr_data[12]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[12]~17_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|av_ld_byte1_data\(4))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (((!\nios2_qsys_0|E_alu_result~36_combout\ & \nios2_qsys_0|W_alu_result\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte1_data\(4),
	datab => \nios2_qsys_0|E_alu_result~36_combout\,
	datac => \nios2_qsys_0|R_ctrl_ld~q\,
	datad => \nios2_qsys_0|W_alu_result\(12),
	combout => \nios2_qsys_0|W_rf_wr_data[12]~17_combout\);

-- Location: FF_X34_Y25_N23
\nios2_qsys_0|d_writedata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|d_writedata[26]~feeder_combout\,
	asdata => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(26));

-- Location: LCCOMB_X34_Y23_N24
\mm_interconnect_0|width_adapter_001|data_reg~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|data_reg~9_combout\ = (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & \nios2_qsys_0|d_writedata\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datad => \nios2_qsys_0|d_writedata\(26),
	combout => \mm_interconnect_0|width_adapter_001|data_reg~9_combout\);

-- Location: FF_X34_Y23_N25
\mm_interconnect_0|width_adapter_001|data_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|data_reg~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|data_reg\(10));

-- Location: LCCOMB_X28_Y23_N12
\can_controller_0|CPU_INT|tx_data_id1_in_sig[10]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_id1_in_sig[10]~0_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & (\mm_interconnect_0|width_adapter_001|data_reg\(10))) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & 
-- ((\nios2_qsys_0|d_writedata\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datab => \mm_interconnect_0|width_adapter_001|data_reg\(10),
	datad => \nios2_qsys_0|d_writedata\(10),
	combout => \can_controller_0|CPU_INT|tx_data_id1_in_sig[10]~0_combout\);

-- Location: FF_X28_Y23_N13
\can_controller_0|CPU_INT|tx_data_id1_in_sig[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|tx_data_id1_in_sig[10]~0_combout\,
	asdata => \can_controller_0|CAN_Msg|TXMSGID1|data_out[10]~2_combout\,
	sload => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_id1_in_sig[10]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_id1_in_sig\(10));

-- Location: LCCOMB_X28_Y23_N4
\can_controller_0|sw7|data_out[10]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|sw7|data_out[10]~9_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~combout\ & (\can_controller_0|Can_int|tx_data_id1_in\(10))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~combout\ & 
-- (((\can_controller_0|CPU_INT|tx_data_id1_we_sig~q\ & \can_controller_0|CPU_INT|tx_data_id1_in_sig\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|tx_data_id1_in\(10),
	datab => \can_controller_0|CPU_INT|tx_data_id1_we_sig~q\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~combout\,
	datad => \can_controller_0|CPU_INT|tx_data_id1_in_sig\(10),
	combout => \can_controller_0|sw7|data_out[10]~9_combout\);

-- Location: LCCOMB_X26_Y23_N12
\can_controller_0|CAN_Msg|TXMSGID1|data_out[10]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[10]~1_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89clkctrl_outclk\) & (\can_controller_0|sw7|data_out[10]~9_combout\)) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|TXMSGID1|data_out[10]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|sw7|data_out[10]~9_combout\,
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89clkctrl_outclk\,
	datad => \can_controller_0|CAN_Msg|TXMSGID1|data_out[10]~1_combout\,
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[10]~1_combout\);

-- Location: LCCOMB_X26_Y23_N28
\can_controller_0|CAN_Msg|TXMSGID1|data_out[10]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[10]~4_combout\ = \can_controller_0|CAN_Msg|TXMSGID1|data_out[10]~1_combout\ $ (\can_controller_0|sw7|data_out[10]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGID1|data_out[10]~1_combout\,
	datac => \can_controller_0|sw7|data_out[10]~9_combout\,
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[10]~4_combout\);

-- Location: FF_X26_Y23_N29
\can_controller_0|CAN_Msg|TXMSGID1|data_out[10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CAN_Msg|TXMSGID1|data_out[10]~4_combout\,
	clrn => \can_controller_0|CAN_Msg|TXMSGID1|ALT_INV_data_out[15]~88_combout\,
	ena => \can_controller_0|sw7|we_OUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGID1|data_out[10]~_emulated_q\);

-- Location: LCCOMB_X26_Y23_N30
\can_controller_0|CAN_Msg|TXMSGID1|data_out[10]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[10]~3_combout\ = \can_controller_0|CAN_Msg|TXMSGID1|data_out[10]~1_combout\ $ (\can_controller_0|CAN_Msg|TXMSGID1|data_out[10]~_emulated_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGID1|data_out[10]~1_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGID1|data_out[10]~_emulated_q\,
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[10]~3_combout\);

-- Location: LCCOMB_X26_Y23_N16
\can_controller_0|CAN_Msg|TXMSGID1|data_out[10]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[10]~2_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89_combout\ & (\can_controller_0|sw7|data_out[10]~9_combout\)) # 
-- (!\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89_combout\ & ((\can_controller_0|CAN_Msg|TXMSGID1|data_out[10]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|sw7|data_out[10]~9_combout\,
	datab => \can_controller_0|CAN_Msg|TXMSGID1|data_out[10]~3_combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89_combout\,
	datad => \rst_controller|r_sync_rst~q\,
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[10]~2_combout\);

-- Location: LCCOMB_X26_Y17_N28
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[58]~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[58]~65_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\) # ((!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~51_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[62]~92_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[62]~92_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~51_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[58]~65_combout\);

-- Location: LCCOMB_X26_Y17_N16
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[58]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(58) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[58]~65_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(58)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[58]~65_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[58]~65_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(58),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(58));

-- Location: LCCOMB_X26_Y17_N0
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[58]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(58) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(58)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(58)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(58),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(58),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(58));

-- Location: LCCOMB_X26_Y17_N2
\can_controller_0|Can_int|rx_data_7_8_in[10]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_7_8_in\(10) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(58))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_7_8_in\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(58),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|rx_data_7_8_in\(10),
	combout => \can_controller_0|Can_int|rx_data_7_8_in\(10));

-- Location: LCCOMB_X25_Y21_N6
\can_controller_0|CAN_Msg|RXMSGD78|data_out[10]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD78|data_out[10]~6_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_7_8_in\(10))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD78|data_out[10]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_7_8_in\(10),
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datad => \can_controller_0|CAN_Msg|RXMSGD78|data_out[10]~6_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD78|data_out[10]~6_combout\);

-- Location: LCCOMB_X25_Y21_N12
\can_controller_0|CAN_Msg|RXMSGD78|data_out[10]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD78|data_out[10]~7_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|Can_int|rx_data_7_8_in\(10))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD78|data_out[10]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_7_8_in\(10),
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datad => \can_controller_0|CAN_Msg|RXMSGD78|data_out[10]~6_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD78|data_out[10]~7_combout\);

-- Location: LCCOMB_X26_Y17_N14
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[26]~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[26]~66_combout\ = ((!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~51_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[62]~92_combout\)) 
-- # (!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[62]~92_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~51_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[26]~66_combout\);

-- Location: LCCOMB_X26_Y17_N18
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[26]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(26) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[26]~66_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(26)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[26]~66_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[26]~66_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(26),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(26));

-- Location: LCCOMB_X26_Y17_N10
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[26]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(26) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(26)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(26),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(26),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(26));

-- Location: LCCOMB_X25_Y21_N10
\can_controller_0|Can_int|rx_data_3_4_in[10]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_3_4_in\(10) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(26))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_3_4_in\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(26),
	datad => \can_controller_0|Can_int|rx_data_3_4_in\(10),
	combout => \can_controller_0|Can_int|rx_data_3_4_in\(10));

-- Location: LCCOMB_X25_Y21_N16
\can_controller_0|CAN_Msg|RXMSGD34|data_out[10]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD34|data_out[10]~6_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_3_4_in\(10))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD34|data_out[10]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_3_4_in\(10),
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datad => \can_controller_0|CAN_Msg|RXMSGD34|data_out[10]~6_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD34|data_out[10]~6_combout\);

-- Location: LCCOMB_X25_Y21_N14
\can_controller_0|CAN_Msg|RXMSGD34|data_out[10]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD34|data_out[10]~7_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|Can_int|rx_data_3_4_in\(10))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD34|data_out[10]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_3_4_in\(10),
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datad => \can_controller_0|CAN_Msg|RXMSGD34|data_out[10]~6_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD34|data_out[10]~7_combout\);

-- Location: LCCOMB_X19_Y16_N0
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[10]~96\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[10]~96_combout\ = (((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[16]~23_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~51_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~51_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[16]~23_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[10]~96_combout\);

-- Location: LCCOMB_X19_Y16_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[10]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(10) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[10]~96_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(10)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[10]~96_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[10]~96_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(10),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(10));

-- Location: LCCOMB_X19_Y16_N2
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[10]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(10) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(10)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(10),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(10),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(10));

-- Location: LCCOMB_X19_Y16_N12
\can_controller_0|Can_int|rx_data_1_2_in[10]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_1_2_in\(10) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(10))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_1_2_in\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(10),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|rx_data_1_2_in\(10),
	combout => \can_controller_0|Can_int|rx_data_1_2_in\(10));

-- Location: LCCOMB_X19_Y16_N10
\can_controller_0|CAN_Msg|RXMSGD12|data_out[10]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD12|data_out[10]~6_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_1_2_in\(10))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD12|data_out[10]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_1_2_in\(10),
	datab => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datac => \rst_controller|r_sync_rst~q\,
	datad => \can_controller_0|CAN_Msg|RXMSGD12|data_out[10]~6_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD12|data_out[10]~6_combout\);

-- Location: LCCOMB_X19_Y16_N18
\can_controller_0|CAN_Msg|RXMSGD12|data_out[10]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD12|data_out[10]~7_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|Can_int|rx_data_1_2_in\(10)))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|CAN_Msg|RXMSGD12|data_out[10]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGD12|data_out[10]~6_combout\,
	datab => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datac => \rst_controller|r_sync_rst~q\,
	datad => \can_controller_0|Can_int|rx_data_1_2_in\(10),
	combout => \can_controller_0|CAN_Msg|RXMSGD12|data_out[10]~7_combout\);

-- Location: LCCOMB_X25_Y21_N26
\can_controller_0|CPU_INT|Mux237~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux237~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ & ((\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\) # ((\can_controller_0|CAN_Msg|RXMSGD34|data_out[10]~7_combout\)))) # 
-- (!\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ & (!\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD12|data_out[10]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\,
	datab => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\,
	datac => \can_controller_0|CAN_Msg|RXMSGD34|data_out[10]~7_combout\,
	datad => \can_controller_0|CAN_Msg|RXMSGD12|data_out[10]~7_combout\,
	combout => \can_controller_0|CPU_INT|Mux237~0_combout\);

-- Location: LCCOMB_X24_Y17_N8
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[42]~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[42]~64_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[46]~25_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~51_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~51_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[46]~25_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[42]~64_combout\);

-- Location: LCCOMB_X24_Y17_N18
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[42]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(42) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[42]~64_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(42)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[42]~64_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[42]~64_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(42),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(42));

-- Location: LCCOMB_X24_Y17_N16
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[42]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(42) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(42)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(42)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(42),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(42),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(42));

-- Location: LCCOMB_X25_Y21_N28
\can_controller_0|Can_int|rx_data_5_6_in[10]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_5_6_in\(10) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(42))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_5_6_in\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(42),
	datad => \can_controller_0|Can_int|rx_data_5_6_in\(10),
	combout => \can_controller_0|Can_int|rx_data_5_6_in\(10));

-- Location: LCCOMB_X25_Y21_N18
\can_controller_0|CAN_Msg|RXMSGD56|data_out[10]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD56|data_out[10]~6_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_5_6_in\(10))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD56|data_out[10]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \can_controller_0|Can_int|rx_data_5_6_in\(10),
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datad => \can_controller_0|CAN_Msg|RXMSGD56|data_out[10]~6_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD56|data_out[10]~6_combout\);

-- Location: LCCOMB_X25_Y21_N2
\can_controller_0|CAN_Msg|RXMSGD56|data_out[10]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD56|data_out[10]~7_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|Can_int|rx_data_5_6_in\(10)))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|CAN_Msg|RXMSGD56|data_out[10]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGD56|data_out[10]~6_combout\,
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datad => \can_controller_0|Can_int|rx_data_5_6_in\(10),
	combout => \can_controller_0|CAN_Msg|RXMSGD56|data_out[10]~7_combout\);

-- Location: LCCOMB_X25_Y21_N20
\can_controller_0|CPU_INT|Mux237~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux237~1_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & ((\can_controller_0|CPU_INT|Mux237~0_combout\ & (\can_controller_0|CAN_Msg|RXMSGD78|data_out[10]~7_combout\)) # 
-- (!\can_controller_0|CPU_INT|Mux237~0_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD56|data_out[10]~7_combout\))))) # (!\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & (((\can_controller_0|CPU_INT|Mux237~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGD78|data_out[10]~7_combout\,
	datab => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\,
	datac => \can_controller_0|CPU_INT|Mux237~0_combout\,
	datad => \can_controller_0|CAN_Msg|RXMSGD56|data_out[10]~7_combout\,
	combout => \can_controller_0|CPU_INT|Mux237~1_combout\);

-- Location: LCCOMB_X25_Y21_N22
\can_controller_0|CPU_INT|Mux237~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux237~2_combout\ = (\can_controller_0|CPU_INT|to_cpu_bus[8]~11_combout\ & (\can_controller_0|CAN_Msg|TXMSGID1|data_out[10]~2_combout\)) # (!\can_controller_0|CPU_INT|to_cpu_bus[8]~11_combout\ & 
-- ((\can_controller_0|CPU_INT|Mux237~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGID1|data_out[10]~2_combout\,
	datac => \can_controller_0|CPU_INT|to_cpu_bus[8]~11_combout\,
	datad => \can_controller_0|CPU_INT|Mux237~1_combout\,
	combout => \can_controller_0|CPU_INT|Mux237~2_combout\);

-- Location: LCCOMB_X21_Y16_N0
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[10]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[10]~11_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\) # ((\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\) # 
-- ((!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[3]~6_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[1]~1_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[3]~6_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[10]~11_combout\);

-- Location: LCCOMB_X21_Y16_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[10]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(10) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[10]~11_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(10)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[10]~11_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[10]~11_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(10),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(10));

-- Location: LCCOMB_X21_Y16_N24
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(10) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(10)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(10),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(10),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(10));

-- Location: LCCOMB_X21_Y16_N18
\can_controller_0|Can_int|rx_data_id1_in[10]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_id1_in\(10) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(10))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_id1_in\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(10),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|rx_data_id1_in\(10),
	combout => \can_controller_0|Can_int|rx_data_id1_in\(10));

-- Location: LCCOMB_X24_Y21_N2
\can_controller_0|CAN_Msg|RXMSGID1|data_out[10]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGID1|data_out[10]~6_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_id1_in\(10))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[10]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \can_controller_0|Can_int|rx_data_id1_in\(10),
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datad => \can_controller_0|CAN_Msg|RXMSGID1|data_out[10]~6_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGID1|data_out[10]~6_combout\);

-- Location: LCCOMB_X24_Y21_N16
\can_controller_0|CAN_Msg|RXMSGID1|data_out[10]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGID1|data_out[10]~7_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|Can_int|rx_data_id1_in\(10))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[10]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datac => \can_controller_0|Can_int|rx_data_id1_in\(10),
	datad => \can_controller_0|CAN_Msg|RXMSGID1|data_out[10]~6_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGID1|data_out[10]~7_combout\);

-- Location: LCCOMB_X21_Y21_N6
\can_controller_0|CPU_INT|time_reg_in_sig[10]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|time_reg_in_sig[10]~3_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & (\can_controller_0|CPU_INT|tx_data_id1_in_sig[2]~9_combout\)) # (!\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & 
-- ((\can_controller_0|CPU_INT|tx_data_id1_in_sig[10]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|tx_data_id1_in_sig[2]~9_combout\,
	datab => \can_controller_0|CPU_INT|tx_data_id1_in_sig[10]~0_combout\,
	datad => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	combout => \can_controller_0|CPU_INT|time_reg_in_sig[10]~3_combout\);

-- Location: FF_X21_Y21_N7
\can_controller_0|CPU_INT|time_reg_in_sig[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|time_reg_in_sig[10]~3_combout\,
	asdata => \can_controller_0|CAN_CONT|TIMEREG|data_out\(10),
	sload => \can_controller_0|CPU_INT|time_reg_in_sig[12]~16_combout\,
	ena => \can_controller_0|CPU_INT|time_reg_in_sig[13]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|time_reg_in_sig\(10));

-- Location: FF_X24_Y21_N15
\can_controller_0|CAN_CONT|TIMEREG|data_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|time_reg_in_sig\(10),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|time_reg_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_CONT|TIMEREG|data_out\(10));

-- Location: LCCOMB_X24_Y21_N14
\can_controller_0|CPU_INT|Mux237~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux237~3_combout\ = (\can_controller_0|CPU_INT|to_cpu_bus[8]~11_combout\ & (\can_controller_0|CAN_Msg|RXMSGID1|data_out[10]~7_combout\)) # (!\can_controller_0|CPU_INT|to_cpu_bus[8]~11_combout\ & 
-- ((\can_controller_0|CAN_CONT|TIMEREG|data_out\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|CAN_Msg|RXMSGID1|data_out[10]~7_combout\,
	datac => \can_controller_0|CAN_CONT|TIMEREG|data_out\(10),
	datad => \can_controller_0|CPU_INT|to_cpu_bus[8]~11_combout\,
	combout => \can_controller_0|CPU_INT|Mux237~3_combout\);

-- Location: LCCOMB_X25_Y21_N24
\can_controller_0|CPU_INT|Mux237~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux237~4_combout\ = (\can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\ & (((\can_controller_0|CPU_INT|Mux237~2_combout\)))) # (!\can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\ & 
-- (!\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & ((\can_controller_0|CPU_INT|Mux237~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\,
	datab => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\,
	datac => \can_controller_0|CPU_INT|Mux237~2_combout\,
	datad => \can_controller_0|CPU_INT|Mux237~3_combout\,
	combout => \can_controller_0|CPU_INT|Mux237~4_combout\);

-- Location: FF_X25_Y21_N25
\can_controller_0|CPU_INT|to_cpu_bus[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux237~4_combout\,
	ena => \can_controller_0|CPU_INT|to_cpu_bus[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|to_cpu_bus\(10));

-- Location: FF_X26_Y24_N1
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|to_cpu_bus\(10),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X26_Y24_N30
\mm_interconnect_0|width_adapter|data_reg~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter|data_reg~9_combout\ = (!\mm_interconnect_0|width_adapter|always10~1_combout\ & ((\mm_interconnect_0|width_adapter|data_reg\(10)) # 
-- ((!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter|always10~1_combout\,
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \mm_interconnect_0|width_adapter|data_reg\(10),
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(10),
	combout => \mm_interconnect_0|width_adapter|data_reg~9_combout\);

-- Location: FF_X26_Y24_N31
\mm_interconnect_0|width_adapter|data_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter|data_reg~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter|data_reg\(10));

-- Location: LCCOMB_X26_Y24_N26
\mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~10_combout\ = (\mm_interconnect_0|width_adapter|data_reg\(10) & ((\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~q\) # 
-- ((\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(10) & !\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\)))) # 
-- (!\mm_interconnect_0|width_adapter|data_reg\(10) & (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(10) & 
-- (!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter|data_reg\(10),
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(10),
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~q\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~10_combout\);

-- Location: LCCOMB_X29_Y24_N0
\mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~11_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~9_combout\) # ((\mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~10_combout\ & \mm_interconnect_0|width_adapter|out_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~9_combout\,
	datab => \mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~10_combout\,
	datac => \mm_interconnect_0|width_adapter|out_valid~0_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~11_combout\);

-- Location: LCCOMB_X27_Y25_N6
\nios2_qsys_0|av_ld_byte1_data[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte1_data[2]~0_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_fill_bit~1_combout\))) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_aligning_data~q\,
	datab => \mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~11_combout\,
	datad => \nios2_qsys_0|av_fill_bit~1_combout\,
	combout => \nios2_qsys_0|av_ld_byte1_data[2]~0_combout\);

-- Location: FF_X27_Y25_N7
\nios2_qsys_0|av_ld_byte1_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte1_data[2]~0_combout\,
	asdata => \nios2_qsys_0|av_ld_byte2_data\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	ena => \nios2_qsys_0|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte1_data\(2));

-- Location: LCCOMB_X30_Y28_N14
\nios2_qsys_0|W_alu_result[10]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[10]~4_combout\ = (\nios2_qsys_0|R_ctrl_logic~q\ & ((\nios2_qsys_0|E_logic_result[10]~5_combout\))) # (!\nios2_qsys_0|R_ctrl_logic~q\ & (\nios2_qsys_0|F_pc[8]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_logic~q\,
	datab => \nios2_qsys_0|F_pc[8]~0_combout\,
	datad => \nios2_qsys_0|E_logic_result[10]~5_combout\,
	combout => \nios2_qsys_0|W_alu_result[10]~4_combout\);

-- Location: FF_X30_Y28_N15
\nios2_qsys_0|W_alu_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_alu_result[10]~4_combout\,
	asdata => \nios2_qsys_0|E_shift_rot_result\(10),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \nios2_qsys_0|E_alu_result~36_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(10));

-- Location: LCCOMB_X30_Y28_N6
\nios2_qsys_0|W_rf_wr_data[10]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[10]~11_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|av_ld_byte1_data\(2))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|W_alu_result\(10) & !\nios2_qsys_0|E_alu_result~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte1_data\(2),
	datab => \nios2_qsys_0|R_ctrl_ld~q\,
	datac => \nios2_qsys_0|W_alu_result\(10),
	datad => \nios2_qsys_0|E_alu_result~36_combout\,
	combout => \nios2_qsys_0|W_rf_wr_data[10]~11_combout\);

-- Location: LCCOMB_X34_Y25_N28
\nios2_qsys_0|d_writedata[26]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[26]~0_combout\ = (\nios2_qsys_0|Equal132~0_combout\ & ((\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2)))) # (!\nios2_qsys_0|Equal132~0_combout\ & 
-- (\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	datac => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datad => \nios2_qsys_0|Equal132~0_combout\,
	combout => \nios2_qsys_0|d_writedata[26]~0_combout\);

-- Location: FF_X34_Y25_N29
\nios2_qsys_0|d_writedata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|d_writedata[26]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(10));

-- Location: LCCOMB_X35_Y24_N20
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~21_combout\ = (\nios2_qsys_0|d_writedata\(10) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|d_writedata\(10),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~21_combout\);

-- Location: LCCOMB_X27_Y24_N14
\mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~3_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9) & ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\) # ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(9))))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9) & (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9),
	datab => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(9),
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~3_combout\);

-- Location: LCCOMB_X27_Y24_N0
\mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~5_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~3_combout\) # ((\mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~4_combout\ & \mm_interconnect_0|width_adapter|out_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~4_combout\,
	datac => \mm_interconnect_0|width_adapter|out_valid~0_combout\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~3_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~5_combout\);

-- Location: LCCOMB_X27_Y25_N2
\nios2_qsys_0|av_ld_byte1_data[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte1_data[1]~2_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_fill_bit~1_combout\))) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_aligning_data~q\,
	datab => \mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~5_combout\,
	datad => \nios2_qsys_0|av_fill_bit~1_combout\,
	combout => \nios2_qsys_0|av_ld_byte1_data[1]~2_combout\);

-- Location: FF_X27_Y25_N3
\nios2_qsys_0|av_ld_byte1_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte1_data[1]~2_combout\,
	asdata => \nios2_qsys_0|av_ld_byte2_data\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	ena => \nios2_qsys_0|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte1_data\(1));

-- Location: LCCOMB_X31_Y28_N6
\nios2_qsys_0|W_rf_wr_data[9]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[9]~8_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|av_ld_byte1_data\(1))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (((!\nios2_qsys_0|E_alu_result~36_combout\ & \nios2_qsys_0|W_alu_result\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte1_data\(1),
	datab => \nios2_qsys_0|E_alu_result~36_combout\,
	datac => \nios2_qsys_0|R_ctrl_ld~q\,
	datad => \nios2_qsys_0|W_alu_result\(9),
	combout => \nios2_qsys_0|W_rf_wr_data[9]~8_combout\);

-- Location: FF_X30_Y24_N11
\nios2_qsys_0|d_writedata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|d_writedata[31]~feeder_combout\,
	asdata => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(31));

-- Location: LCCOMB_X30_Y21_N12
\mm_interconnect_0|width_adapter_001|data_reg~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|data_reg~13_combout\ = (\nios2_qsys_0|d_writedata\(31) & !\mm_interconnect_0|width_adapter_001|use_reg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|d_writedata\(31),
	datac => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	combout => \mm_interconnect_0|width_adapter_001|data_reg~13_combout\);

-- Location: FF_X30_Y21_N13
\mm_interconnect_0|width_adapter_001|data_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|data_reg~13_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|data_reg\(15));

-- Location: LCCOMB_X30_Y21_N22
\mm_interconnect_0|width_adapter_001|out_data[15]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|out_data[15]~7_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\mm_interconnect_0|width_adapter_001|data_reg\(15)))) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & 
-- (\nios2_qsys_0|d_writedata\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|d_writedata\(15),
	datac => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datad => \mm_interconnect_0|width_adapter_001|data_reg\(15),
	combout => \mm_interconnect_0|width_adapter_001|out_data[15]~7_combout\);

-- Location: LCCOMB_X23_Y21_N16
\can_controller_0|CPU_INT|time_reg_in_sig[15]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|time_reg_in_sig[15]~6_combout\ = (\can_controller_0|CPU_INT|time_reg_in_sig[14]~11_combout\ & ((\can_controller_0|CAN_CONT|TIMEREG|data_out\(15)))) # (!\can_controller_0|CPU_INT|time_reg_in_sig[14]~11_combout\ & 
-- (\mm_interconnect_0|width_adapter_001|out_data[15]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[15]~7_combout\,
	datab => \can_controller_0|CAN_CONT|TIMEREG|data_out\(15),
	datad => \can_controller_0|CPU_INT|time_reg_in_sig[14]~11_combout\,
	combout => \can_controller_0|CPU_INT|time_reg_in_sig[15]~6_combout\);

-- Location: FF_X23_Y21_N17
\can_controller_0|CPU_INT|time_reg_in_sig[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|time_reg_in_sig[15]~6_combout\,
	asdata => \can_controller_0|CPU_INT|tx_data_id1_in_sig[2]~9_combout\,
	sload => \mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\,
	ena => \can_controller_0|CPU_INT|time_reg_in_sig[13]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|time_reg_in_sig\(15));

-- Location: FF_X24_Y21_N23
\can_controller_0|CAN_CONT|TIMEREG|data_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|time_reg_in_sig\(15),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|time_reg_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_CONT|TIMEREG|data_out\(15));

-- Location: LCCOMB_X24_Y21_N22
\can_controller_0|CPU_INT|Mux232~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux232~2_combout\ = (\can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\ & (((\can_controller_0|CPU_INT|to_cpu_bus[8]~11_combout\)))) # (!\can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\ & 
-- ((\can_controller_0|CPU_INT|to_cpu_bus[8]~11_combout\ & (\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~57_combout\)) # (!\can_controller_0|CPU_INT|to_cpu_bus[8]~11_combout\ & ((\can_controller_0|CAN_CONT|TIMEREG|data_out\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~57_combout\,
	datab => \can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\,
	datac => \can_controller_0|CAN_CONT|TIMEREG|data_out\(15),
	datad => \can_controller_0|CPU_INT|to_cpu_bus[8]~11_combout\,
	combout => \can_controller_0|CPU_INT|Mux232~2_combout\);

-- Location: LCCOMB_X20_Y16_N0
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[63]~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[63]~70_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\ & (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\ & 
-- !\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[63]~70_combout\);

-- Location: LCCOMB_X20_Y16_N4
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[63]~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[63]~74_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[63]~70_combout\ & (!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[63]~70_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~21_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[63]~74_combout\);

-- Location: LCCOMB_X23_Y18_N12
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[63]~101\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[63]~101_combout\ = ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\ & ((!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~1_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~2_combout\)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[63]~74_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~2_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[63]~74_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~1_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[63]~101_combout\);

-- Location: LCCOMB_X23_Y18_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[63]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(63) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[63]~101_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(63)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[63]~101_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[63]~101_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(63),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(63));

-- Location: LCCOMB_X23_Y18_N18
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[63]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(63) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(63)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(63)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(63),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(63),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(63));

-- Location: LCCOMB_X23_Y18_N22
\can_controller_0|Can_int|rx_data_7_8_in[15]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_7_8_in\(15) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(63))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_7_8_in\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(63),
	datac => \can_controller_0|Can_int|rx_data_7_8_in\(15),
	combout => \can_controller_0|Can_int|rx_data_7_8_in\(15));

-- Location: LCCOMB_X23_Y18_N28
\can_controller_0|CAN_Msg|RXMSGD78|data_out[15]~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD78|data_out[15]~71_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_7_8_in\(15))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD78|data_out[15]~71_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|Can_int|rx_data_7_8_in\(15),
	datad => \can_controller_0|CAN_Msg|RXMSGD78|data_out[15]~71_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD78|data_out[15]~71_combout\);

-- Location: LCCOMB_X23_Y18_N0
\can_controller_0|CAN_Msg|RXMSGD78|data_out[15]~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD78|data_out[15]~72_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|Can_int|rx_data_7_8_in\(15))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD78|data_out[15]~71_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_7_8_in\(15),
	datab => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datac => \rst_controller|r_sync_rst~q\,
	datad => \can_controller_0|CAN_Msg|RXMSGD78|data_out[15]~71_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD78|data_out[15]~72_combout\);

-- Location: LCCOMB_X24_Y16_N16
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[15]~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[15]~76_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\) # 
-- (((\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[63]~27_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[16]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[16]~23_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[63]~27_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[15]~76_combout\);

-- Location: LCCOMB_X24_Y15_N22
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[15]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(15) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[15]~76_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(15)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[15]~76_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[15]~76_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(15),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(15));

-- Location: LCCOMB_X24_Y15_N24
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[15]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(15) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(15)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(15),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(15),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(15));

-- Location: LCCOMB_X24_Y15_N2
\can_controller_0|Can_int|rx_data_1_2_in[15]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_1_2_in\(15) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(15))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_1_2_in\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(15),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|rx_data_1_2_in\(15),
	combout => \can_controller_0|Can_int|rx_data_1_2_in\(15));

-- Location: LCCOMB_X24_Y15_N0
\can_controller_0|CAN_Msg|RXMSGD12|data_out[15]~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD12|data_out[15]~71_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_1_2_in\(15))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD12|data_out[15]~71_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datab => \can_controller_0|Can_int|rx_data_1_2_in\(15),
	datac => \rst_controller|r_sync_rst~q\,
	datad => \can_controller_0|CAN_Msg|RXMSGD12|data_out[15]~71_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD12|data_out[15]~71_combout\);

-- Location: LCCOMB_X24_Y15_N14
\can_controller_0|CAN_Msg|RXMSGD12|data_out[15]~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD12|data_out[15]~72_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|Can_int|rx_data_1_2_in\(15))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD12|data_out[15]~71_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datab => \can_controller_0|Can_int|rx_data_1_2_in\(15),
	datac => \rst_controller|r_sync_rst~q\,
	datad => \can_controller_0|CAN_Msg|RXMSGD12|data_out[15]~71_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD12|data_out[15]~72_combout\);

-- Location: LCCOMB_X20_Y15_N14
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[47]~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[47]~75_combout\ = ((\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[47]~41_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[47]~41_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[47]~75_combout\);

-- Location: LCCOMB_X20_Y15_N20
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[47]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(47) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[47]~75_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(47)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[47]~75_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[47]~75_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(47),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(47));

-- Location: LCCOMB_X20_Y15_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[47]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(47) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(47)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(47)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(47),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(47),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(47));

-- Location: LCCOMB_X20_Y15_N16
\can_controller_0|Can_int|rx_data_5_6_in[15]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_5_6_in\(15) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(47))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_5_6_in\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(47),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|rx_data_5_6_in\(15),
	combout => \can_controller_0|Can_int|rx_data_5_6_in\(15));

-- Location: LCCOMB_X23_Y18_N10
\can_controller_0|CAN_Msg|RXMSGD56|data_out[15]~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD56|data_out[15]~71_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_5_6_in\(15))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD56|data_out[15]~71_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|Can_int|rx_data_5_6_in\(15),
	datad => \can_controller_0|CAN_Msg|RXMSGD56|data_out[15]~71_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD56|data_out[15]~71_combout\);

-- Location: LCCOMB_X23_Y18_N14
\can_controller_0|CAN_Msg|RXMSGD56|data_out[15]~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD56|data_out[15]~72_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|Can_int|rx_data_5_6_in\(15))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD56|data_out[15]~71_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_5_6_in\(15),
	datab => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datac => \rst_controller|r_sync_rst~q\,
	datad => \can_controller_0|CAN_Msg|RXMSGD56|data_out[15]~71_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD56|data_out[15]~72_combout\);

-- Location: LCCOMB_X23_Y18_N8
\can_controller_0|CPU_INT|Mux232~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux232~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & (((\can_controller_0|CAN_Msg|RXMSGD56|data_out[15]~72_combout\) # (\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\)))) # 
-- (!\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & (\can_controller_0|CAN_Msg|RXMSGD12|data_out[15]~72_combout\ & ((!\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGD12|data_out[15]~72_combout\,
	datab => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\,
	datac => \can_controller_0|CAN_Msg|RXMSGD56|data_out[15]~72_combout\,
	datad => \mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\,
	combout => \can_controller_0|CPU_INT|Mux232~0_combout\);

-- Location: LCCOMB_X23_Y18_N2
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[31]~100\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[31]~100_combout\ = (((\can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~2_combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~1_combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[63]~74_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~2_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[63]~74_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~1_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[31]~100_combout\);

-- Location: LCCOMB_X23_Y18_N20
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[31]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(31) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[31]~100_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(31)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[31]~100_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[31]~100_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(31),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(31));

-- Location: LCCOMB_X23_Y18_N24
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[31]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(31) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(31)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(31),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(31),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(31));

-- Location: LCCOMB_X23_Y18_N16
\can_controller_0|Can_int|rx_data_3_4_in[15]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_3_4_in\(15) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(31))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_3_4_in\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(31),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|rx_data_3_4_in\(15),
	combout => \can_controller_0|Can_int|rx_data_3_4_in\(15));

-- Location: LCCOMB_X23_Y18_N30
\can_controller_0|CAN_Msg|RXMSGD34|data_out[15]~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD34|data_out[15]~71_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_3_4_in\(15)))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|CAN_Msg|RXMSGD34|data_out[15]~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|RXMSGD34|data_out[15]~71_combout\,
	datad => \can_controller_0|Can_int|rx_data_3_4_in\(15),
	combout => \can_controller_0|CAN_Msg|RXMSGD34|data_out[15]~71_combout\);

-- Location: LCCOMB_X23_Y18_N4
\can_controller_0|CAN_Msg|RXMSGD34|data_out[15]~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD34|data_out[15]~72_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|Can_int|rx_data_3_4_in\(15)))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|CAN_Msg|RXMSGD34|data_out[15]~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGD34|data_out[15]~71_combout\,
	datab => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datac => \rst_controller|r_sync_rst~q\,
	datad => \can_controller_0|Can_int|rx_data_3_4_in\(15),
	combout => \can_controller_0|CAN_Msg|RXMSGD34|data_out[15]~72_combout\);

-- Location: LCCOMB_X23_Y18_N26
\can_controller_0|CPU_INT|Mux232~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux232~1_combout\ = (\can_controller_0|CPU_INT|Mux232~0_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD78|data_out[15]~72_combout\) # ((!\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\)))) # 
-- (!\can_controller_0|CPU_INT|Mux232~0_combout\ & (((\can_controller_0|CAN_Msg|RXMSGD34|data_out[15]~72_combout\ & \mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGD78|data_out[15]~72_combout\,
	datab => \can_controller_0|CPU_INT|Mux232~0_combout\,
	datac => \can_controller_0|CAN_Msg|RXMSGD34|data_out[15]~72_combout\,
	datad => \mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\,
	combout => \can_controller_0|CPU_INT|Mux232~1_combout\);

-- Location: LCCOMB_X23_Y26_N26
\can_controller_0|CPU_INT|Mux0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux0~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & (\can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~8_combout\ & (\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\))) # 
-- (!\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & (((!\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & \mm_interconnect_0|width_adapter_001|out_data[15]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\,
	datab => \can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~8_combout\,
	datac => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	datad => \mm_interconnect_0|width_adapter_001|out_data[15]~7_combout\,
	combout => \can_controller_0|CPU_INT|Mux0~0_combout\);

-- Location: LCCOMB_X25_Y22_N0
\can_controller_0|CPU_INT|Mux0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux0~1_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ & ((\can_controller_0|CAN_Msg|TXMSGID1|data_out\(15)))) # (!\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ & 
-- (\can_controller_0|CPU_INT|tx_data_id1_in_sig\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\,
	datac => \can_controller_0|CPU_INT|tx_data_id1_in_sig\(15),
	datad => \can_controller_0|CAN_Msg|TXMSGID1|data_out\(15),
	combout => \can_controller_0|CPU_INT|Mux0~1_combout\);

-- Location: LCCOMB_X25_Y22_N26
\can_controller_0|CPU_INT|Mux0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux0~2_combout\ = (\can_controller_0|CPU_INT|Mux0~0_combout\) # ((\can_controller_0|CPU_INT|Mux0~1_combout\ & (\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ $ 
-- (\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\,
	datab => \can_controller_0|CPU_INT|Mux0~0_combout\,
	datac => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	datad => \can_controller_0|CPU_INT|Mux0~1_combout\,
	combout => \can_controller_0|CPU_INT|Mux0~2_combout\);

-- Location: FF_X25_Y22_N27
\can_controller_0|CPU_INT|tx_data_id1_in_sig[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux0~2_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_id1_we_sig~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_id1_in_sig\(15));

-- Location: FF_X26_Y22_N21
\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|tx_data_id1_in_sig\(15),
	clrn => \can_controller_0|CAN_Msg|TXMSGID1|ALT_INV_data_out[15]~88_combout\,
	sload => VCC,
	ena => \can_controller_0|sw7|we_OUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGID1|data_out\(15));

-- Location: LCCOMB_X26_Y22_N20
\can_controller_0|CPU_INT|Mux232~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux232~3_combout\ = (\can_controller_0|CPU_INT|Mux232~2_combout\ & (((\can_controller_0|CAN_Msg|TXMSGID1|data_out\(15)) # (!\can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\)))) # (!\can_controller_0|CPU_INT|Mux232~2_combout\ & 
-- (\can_controller_0|CPU_INT|Mux232~1_combout\ & ((\can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|Mux232~2_combout\,
	datab => \can_controller_0|CPU_INT|Mux232~1_combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGID1|data_out\(15),
	datad => \can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\,
	combout => \can_controller_0|CPU_INT|Mux232~3_combout\);

-- Location: LCCOMB_X26_Y22_N30
\can_controller_0|CPU_INT|Mux232~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux232~4_combout\ = (\can_controller_0|CPU_INT|Mux232~3_combout\ & ((\can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\) # (!\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|CPU_INT|Mux232~3_combout\,
	datac => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\,
	datad => \can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\,
	combout => \can_controller_0|CPU_INT|Mux232~4_combout\);

-- Location: FF_X26_Y22_N31
\can_controller_0|CPU_INT|to_cpu_bus[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux232~4_combout\,
	ena => \can_controller_0|CPU_INT|to_cpu_bus[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|to_cpu_bus\(15));

-- Location: FF_X29_Y25_N3
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|to_cpu_bus\(15),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X26_Y24_N4
\mm_interconnect_0|width_adapter|data_reg~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter|data_reg~12_combout\ = (!\mm_interconnect_0|width_adapter|always10~1_combout\ & ((\mm_interconnect_0|width_adapter|data_reg\(15)) # 
-- ((!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter|always10~1_combout\,
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \mm_interconnect_0|width_adapter|data_reg\(15),
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(15),
	combout => \mm_interconnect_0|width_adapter|data_reg~12_combout\);

-- Location: FF_X26_Y24_N5
\mm_interconnect_0|width_adapter|data_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter|data_reg~12_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter|data_reg\(15));

-- Location: LCCOMB_X29_Y25_N12
\mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~16_combout\ = (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~q\ & ((\mm_interconnect_0|width_adapter|data_reg\(15)) # 
-- ((!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(15))))) # 
-- (!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~q\ & (!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- ((\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~q\,
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \mm_interconnect_0|width_adapter|data_reg\(15),
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(15),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~16_combout\);

-- Location: LCCOMB_X29_Y25_N28
\mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~15_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(15)) # 
-- ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(15) & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- (((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(15) & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(15),
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(15),
	datad => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~15_combout\);

-- Location: LCCOMB_X29_Y25_N14
\mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~17_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~15_combout\) # ((\mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~16_combout\ & \mm_interconnect_0|width_adapter|out_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~16_combout\,
	datab => \mm_interconnect_0|width_adapter|out_valid~0_combout\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~15_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~17_combout\);

-- Location: LCCOMB_X27_Y25_N10
\nios2_qsys_0|av_ld_byte1_data[7]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte1_data[7]~6_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_fill_bit~1_combout\))) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~17_combout\,
	datab => \nios2_qsys_0|av_fill_bit~1_combout\,
	datad => \nios2_qsys_0|av_ld_aligning_data~q\,
	combout => \nios2_qsys_0|av_ld_byte1_data[7]~6_combout\);

-- Location: FF_X27_Y25_N11
\nios2_qsys_0|av_ld_byte1_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte1_data[7]~6_combout\,
	asdata => \nios2_qsys_0|av_ld_byte2_data\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	ena => \nios2_qsys_0|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte1_data\(7));

-- Location: LCCOMB_X28_Y27_N10
\nios2_qsys_0|av_fill_bit~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_fill_bit~0_combout\ = (\nios2_qsys_0|D_iw\(3) & ((\nios2_qsys_0|D_iw\(4) & ((\nios2_qsys_0|av_ld_byte0_data\(7)))) # (!\nios2_qsys_0|D_iw\(4) & (\nios2_qsys_0|av_ld_byte1_data\(7))))) # (!\nios2_qsys_0|D_iw\(3) & 
-- (((\nios2_qsys_0|av_ld_byte0_data\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(3),
	datab => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|av_ld_byte1_data\(7),
	datad => \nios2_qsys_0|av_ld_byte0_data\(7),
	combout => \nios2_qsys_0|av_fill_bit~0_combout\);

-- Location: LCCOMB_X28_Y27_N30
\nios2_qsys_0|av_fill_bit~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_fill_bit~1_combout\ = (\nios2_qsys_0|R_ctrl_ld_signed~q\ & \nios2_qsys_0|av_fill_bit~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|R_ctrl_ld_signed~q\,
	datad => \nios2_qsys_0|av_fill_bit~0_combout\,
	combout => \nios2_qsys_0|av_fill_bit~1_combout\);

-- Location: LCCOMB_X26_Y25_N26
\mm_interconnect_0|width_adapter|data_reg~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter|data_reg~13_combout\ = (!\mm_interconnect_0|width_adapter|always10~1_combout\ & ((\mm_interconnect_0|width_adapter|data_reg\(8)) # 
-- ((!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \mm_interconnect_0|width_adapter|always10~1_combout\,
	datac => \mm_interconnect_0|width_adapter|data_reg\(8),
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(8),
	combout => \mm_interconnect_0|width_adapter|data_reg~13_combout\);

-- Location: FF_X26_Y25_N27
\mm_interconnect_0|width_adapter|data_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter|data_reg~13_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter|data_reg\(8));

-- Location: LCCOMB_X26_Y25_N6
\mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~19_combout\ = (\mm_interconnect_0|width_adapter|data_reg\(8) & ((\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~q\) # 
-- ((!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(8))))) # 
-- (!\mm_interconnect_0|width_adapter|data_reg\(8) & (((!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter|data_reg\(8),
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~q\,
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(8),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~19_combout\);

-- Location: LCCOMB_X29_Y25_N24
\mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~18_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8)) # ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(8))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(8),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~18_combout\);

-- Location: LCCOMB_X26_Y26_N28
\mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~20_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~18_combout\) # ((\mm_interconnect_0|width_adapter|out_valid~0_combout\ & \mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter|out_valid~0_combout\,
	datab => \mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~19_combout\,
	datac => \mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~18_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~20_combout\);

-- Location: LCCOMB_X27_Y25_N12
\nios2_qsys_0|av_ld_byte1_data[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte1_data[0]~1_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & (\nios2_qsys_0|av_fill_bit~1_combout\)) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & ((\mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_aligning_data~q\,
	datab => \nios2_qsys_0|av_fill_bit~1_combout\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~20_combout\,
	combout => \nios2_qsys_0|av_ld_byte1_data[0]~1_combout\);

-- Location: FF_X27_Y25_N13
\nios2_qsys_0|av_ld_byte1_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte1_data[0]~1_combout\,
	asdata => \nios2_qsys_0|av_ld_byte2_data\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	ena => \nios2_qsys_0|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte1_data\(0));

-- Location: LCCOMB_X30_Y28_N8
\nios2_qsys_0|W_alu_result[8]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[8]~6_combout\ = (\nios2_qsys_0|R_ctrl_logic~q\ & (\nios2_qsys_0|E_logic_result[8]~7_combout\)) # (!\nios2_qsys_0|R_ctrl_logic~q\ & ((\nios2_qsys_0|F_pc[6]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_logic~q\,
	datab => \nios2_qsys_0|E_logic_result[8]~7_combout\,
	datad => \nios2_qsys_0|F_pc[6]~2_combout\,
	combout => \nios2_qsys_0|W_alu_result[8]~6_combout\);

-- Location: FF_X30_Y28_N9
\nios2_qsys_0|W_alu_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_alu_result[8]~6_combout\,
	asdata => \nios2_qsys_0|E_shift_rot_result\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \nios2_qsys_0|E_alu_result~36_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(8));

-- Location: LCCOMB_X30_Y28_N18
\nios2_qsys_0|W_rf_wr_data[8]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[8]~15_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|av_ld_byte1_data\(0))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|W_alu_result\(8) & !\nios2_qsys_0|E_alu_result~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte1_data\(0),
	datab => \nios2_qsys_0|R_ctrl_ld~q\,
	datac => \nios2_qsys_0|W_alu_result\(8),
	datad => \nios2_qsys_0|E_alu_result~36_combout\,
	combout => \nios2_qsys_0|W_rf_wr_data[8]~15_combout\);

-- Location: FF_X30_Y24_N25
\nios2_qsys_0|d_writedata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|d_writedata[30]~feeder_combout\,
	asdata => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(30));

-- Location: LCCOMB_X31_Y23_N18
\mm_interconnect_0|width_adapter_001|data_reg~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|data_reg~5_combout\ = (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & \nios2_qsys_0|d_writedata\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datac => \nios2_qsys_0|d_writedata\(30),
	combout => \mm_interconnect_0|width_adapter_001|data_reg~5_combout\);

-- Location: FF_X31_Y23_N19
\mm_interconnect_0|width_adapter_001|data_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|data_reg~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|data_reg\(14));

-- Location: LCCOMB_X31_Y23_N28
\mm_interconnect_0|width_adapter_001|out_data[14]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|out_data[14]~5_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\mm_interconnect_0|width_adapter_001|data_reg\(14)))) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & 
-- (\nios2_qsys_0|d_writedata\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|d_writedata\(14),
	datac => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datad => \mm_interconnect_0|width_adapter_001|data_reg\(14),
	combout => \mm_interconnect_0|width_adapter_001|out_data[14]~5_combout\);

-- Location: LCCOMB_X21_Y27_N12
\can_controller_0|CPU_INT|Mux17~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux17~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & (\can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~8_combout\)) # (!\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & 
-- ((\mm_interconnect_0|width_adapter_001|out_data[14]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~8_combout\,
	datab => \mm_interconnect_0|width_adapter_001|out_data[14]~5_combout\,
	datac => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	combout => \can_controller_0|CPU_INT|Mux17~0_combout\);

-- Location: LCCOMB_X20_Y19_N16
\can_controller_0|CPU_INT|tx_data_conf_in_sig[14]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_conf_in_sig[14]~3_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & (!\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & ((\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(14))))) # 
-- (!\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & (((\can_controller_0|CPU_INT|Mux17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	datab => \can_controller_0|CPU_INT|Mux17~0_combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(14),
	datad => \mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\,
	combout => \can_controller_0|CPU_INT|tx_data_conf_in_sig[14]~3_combout\);

-- Location: LCCOMB_X20_Y19_N8
\can_controller_0|CPU_INT|tx_data_conf_in_sig[14]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_conf_in_sig[14]~4_combout\ = (\can_controller_0|CPU_INT|tx_data_conf_in_sig[3]~0_combout\ & ((\can_controller_0|CPU_INT|tx_data_conf_in_sig[14]~3_combout\) # ((\can_controller_0|CPU_INT|Mux147~3_combout\ & 
-- \can_controller_0|CPU_INT|tx_data_conf_in_sig\(14))))) # (!\can_controller_0|CPU_INT|tx_data_conf_in_sig[3]~0_combout\ & (((\can_controller_0|CPU_INT|tx_data_conf_in_sig\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|Mux147~3_combout\,
	datab => \can_controller_0|CPU_INT|tx_data_conf_in_sig[3]~0_combout\,
	datac => \can_controller_0|CPU_INT|tx_data_conf_in_sig\(14),
	datad => \can_controller_0|CPU_INT|tx_data_conf_in_sig[14]~3_combout\,
	combout => \can_controller_0|CPU_INT|tx_data_conf_in_sig[14]~4_combout\);

-- Location: FF_X20_Y19_N9
\can_controller_0|CPU_INT|tx_data_conf_in_sig[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|tx_data_conf_in_sig[14]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_conf_in_sig\(14));

-- Location: FF_X20_Y19_N17
\can_controller_0|CAN_Msg|TXMSGCONF|data_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|tx_data_conf_in_sig\(14),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|tx_data_conf_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(14));

-- Location: LCCOMB_X19_Y18_N8
\can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~0_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\ & (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[6]~combout\ 
-- & (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\ & !\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[6]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~0_combout\);

-- Location: LCCOMB_X20_Y22_N16
\can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~1_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~0_combout\ & 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~1_combout\);

-- Location: LCCOMB_X19_Y19_N18
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan27~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan27~1_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\ & (((!\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(2)) # 
-- (!\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(1))) # (!\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\,
	datab => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(3),
	datac => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(1),
	datad => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(2),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan27~1_combout\);

-- Location: LCCOMB_X19_Y19_N0
\can_controller_0|Can_int|CAN_bit_stream_processor|Add21~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add21~0_combout\ = \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(3) $ (((\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(1) & \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(3),
	datac => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(1),
	datad => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(2),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add21~0_combout\);

-- Location: LCCOMB_X18_Y19_N20
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan29~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan29~0_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\) # (!\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(0)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\ & 
-- (!\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(0) & \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\,
	datab => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(0),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan29~0_combout\);

-- Location: LCCOMB_X19_Y19_N12
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan27~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan27~2_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\ & ((\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(1)) # 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan29~0_combout\))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\ & (\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(1) & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan29~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(1),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan29~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan27~2_combout\);

-- Location: LCCOMB_X19_Y19_N30
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan27~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan27~3_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan27~2_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\) # 
-- (\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(1) $ (!\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(2))))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan27~2_combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\ & (\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(1) $ (!\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan27~2_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(1),
	datad => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(2),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan27~3_combout\);

-- Location: LCCOMB_X19_Y19_N2
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan27~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan27~4_combout\ = \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\ $ (((\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(3) & 
-- (\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(1) & \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\,
	datab => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(3),
	datac => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(1),
	datad => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(2),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan27~4_combout\);

-- Location: LCCOMB_X19_Y19_N4
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan27~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan27~5_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan27~4_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[6]~combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan27~3_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add21~0_combout\))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[6]~combout\ & 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add21~0_combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan27~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[6]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Add21~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan27~3_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan27~4_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan27~5_combout\);

-- Location: LCCOMB_X20_Y22_N24
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan27~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan27~6_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan27~1_combout\) # (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan27~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan27~1_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan27~5_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan27~6_combout\);

-- Location: LCCOMB_X19_Y22_N10
\can_controller_0|Can_int|CAN_bit_stream_processor|crc_input~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|crc_input~0_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~9_combout\ & (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~1_combout\ & 
-- ((\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(14)) # (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan27~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~9_combout\,
	datab => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(14),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~1_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan27~6_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_input~0_combout\);

-- Location: LCCOMB_X17_Y19_N22
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~0_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\ & (!\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(2) & 
-- (\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(3) $ (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[6]~combout\)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\ & 
-- (\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(2) & (\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(3) $ (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[6]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(3),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[6]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(2),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~0_combout\);

-- Location: LCCOMB_X18_Y19_N14
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan27~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan27~0_combout\ = \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(1) $ (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(1),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan27~0_combout\);

-- Location: LCCOMB_X18_Y19_N22
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan30~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan30~0_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan27~0_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan32~0_combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\) # (!\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(0)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan32~0_combout\ & 
-- (!\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(0) & \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan32~0_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan27~0_combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(0),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan30~0_combout\);

-- Location: LCCOMB_X18_Y19_N2
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~6_combout\ = (!\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(1) & \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(1),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~6_combout\);

-- Location: LCCOMB_X18_Y19_N8
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan30~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan30~1_combout\ = ((\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~0_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan30~0_combout\) # 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~6_combout\)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~3_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan30~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~6_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan30~1_combout\);

-- Location: LCCOMB_X19_Y19_N10
\can_controller_0|Can_int|CAN_bit_stream_processor|Add25~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add25~1_combout\ = (\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(3) & \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(3),
	datad => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(2),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add25~1_combout\);

-- Location: LCCOMB_X19_Y19_N28
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~4_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\ & \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(2),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~4_combout\);

-- Location: LCCOMB_X19_Y19_N14
\can_controller_0|Can_int|CAN_bit_stream_processor|Add25~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add25~0_combout\ = \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(3) $ (\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(3),
	datad => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(2),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add25~0_combout\);

-- Location: LCCOMB_X19_Y19_N24
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan31~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan31~0_combout\ = \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\ $ (\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(2),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan31~0_combout\);

-- Location: LCCOMB_X19_Y19_N20
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan29~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan29~1_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan31~0_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan29~0_combout\) # (!\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(1)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan29~0_combout\ & !\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan29~0_combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(1),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan31~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan29~1_combout\);

-- Location: LCCOMB_X19_Y19_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan29~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan29~2_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[6]~combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~4_combout\) # 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan29~1_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add25~0_combout\)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[6]~combout\ & 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add25~0_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~4_combout\) # (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[6]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~4_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Add25~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan29~1_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan29~2_combout\);

-- Location: LCCOMB_X19_Y19_N16
\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~10_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Add25~1_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan30~1_combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan29~2_combout\))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add25~1_combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\) # ((\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan30~1_combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan29~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan30~1_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Add25~1_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan29~2_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~10_combout\);

-- Location: LCCOMB_X19_Y22_N28
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~5_combout\ = (\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(14) & (((!\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~11_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~4_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~10_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~4_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~11_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(14),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~5_combout\);

-- Location: LCCOMB_X19_Y22_N30
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~6_combout\ = ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~2_combout\) # ((\can_controller_0|Can_int|CAN_bit_stream_processor|crc_input~0_combout\ & 
-- !\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~5_combout\))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~5_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~2_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_input~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~5_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~6_combout\);

-- Location: LCCOMB_X18_Y18_N18
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~2_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan26~0_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~0_combout\ & 
-- ((!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal17~0_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan26~0_combout\ & 
-- (((!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal17~0_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan26~0_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal17~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~2_combout\);

-- Location: LCCOMB_X21_Y24_N16
\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\ = \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\ $ (((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\) # (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\);

-- Location: LCCOMB_X20_Y22_N14
\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\ = \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\ $ (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\);

-- Location: LCCOMB_X21_Y24_N18
\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\ = \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\ $ (((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\) # 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\);

-- Location: LCCOMB_X30_Y21_N10
\mm_interconnect_0|width_adapter_001|data_reg~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|data_reg~12_combout\ = (\nios2_qsys_0|d_writedata\(23) & !\mm_interconnect_0|width_adapter_001|use_reg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|d_writedata\(23),
	datac => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	combout => \mm_interconnect_0|width_adapter_001|data_reg~12_combout\);

-- Location: FF_X30_Y21_N11
\mm_interconnect_0|width_adapter_001|data_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|data_reg~12_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|data_reg\(7));

-- Location: LCCOMB_X27_Y22_N0
\can_controller_0|CPU_INT|tx_data_id1_in_sig[7]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_id1_in_sig[7]~3_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & (\mm_interconnect_0|width_adapter_001|data_reg\(7))) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\nios2_qsys_0|d_writedata\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|data_reg\(7),
	datab => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datad => \nios2_qsys_0|d_writedata\(7),
	combout => \can_controller_0|CPU_INT|tx_data_id1_in_sig[7]~3_combout\);

-- Location: LCCOMB_X20_Y26_N18
\can_controller_0|CPU_INT|Mux190~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux190~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD34|data_out\(7)))) # (!\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & 
-- (\can_controller_0|CPU_INT|tx_data_id1_in_sig[7]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	datac => \can_controller_0|CPU_INT|tx_data_id1_in_sig[7]~3_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGD34|data_out\(7),
	combout => \can_controller_0|CPU_INT|Mux190~0_combout\);

-- Location: LCCOMB_X23_Y23_N6
\can_controller_0|CPU_INT|tx_data_3_4_in_sig[4]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_3_4_in_sig[4]~8_combout\ = (\can_controller_0|CPU_INT|tx_data_id1_in_sig[10]~15_combout\ & (\can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~16_combout\ & ((!\mm_interconnect_0|width_adapter_001|address_reg\(2)) # 
-- (!\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\,
	datab => \mm_interconnect_0|width_adapter_001|address_reg\(2),
	datac => \can_controller_0|CPU_INT|tx_data_id1_in_sig[10]~15_combout\,
	datad => \can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~16_combout\,
	combout => \can_controller_0|CPU_INT|tx_data_3_4_in_sig[4]~8_combout\);

-- Location: LCCOMB_X23_Y23_N14
\can_controller_0|CPU_INT|tx_data_3_4_in_sig[4]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_3_4_in_sig[4]~11_combout\ = (\can_controller_0|CPU_INT|tx_data_3_4_in_sig[4]~8_combout\ & (!\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & \mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|tx_data_3_4_in_sig[4]~8_combout\,
	datab => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\,
	datad => \mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\,
	combout => \can_controller_0|CPU_INT|tx_data_3_4_in_sig[4]~11_combout\);

-- Location: FF_X20_Y26_N19
\can_controller_0|CPU_INT|tx_data_3_4_in_sig[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux190~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_3_4_in_sig[4]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_3_4_in_sig\(7));

-- Location: LCCOMB_X25_Y22_N20
\can_controller_0|CPU_INT|Mux215~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux215~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ & (!\mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\ & ((!\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\) # 
-- (!\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\,
	datab => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	datac => \mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\,
	datad => \mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\,
	combout => \can_controller_0|CPU_INT|Mux215~0_combout\);

-- Location: LCCOMB_X25_Y22_N6
\can_controller_0|CPU_INT|Mux181~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux181~0_combout\ = (\can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~16_combout\ & (\can_controller_0|CPU_INT|Mux215~0_combout\ & \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_write~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~16_combout\,
	datac => \can_controller_0|CPU_INT|Mux215~0_combout\,
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_write~combout\,
	combout => \can_controller_0|CPU_INT|Mux181~0_combout\);

-- Location: LCCOMB_X25_Y22_N24
\can_controller_0|CPU_INT|Mux181~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux181~1_combout\ = (\can_controller_0|CPU_INT|Mux181~0_combout\ & (((!\can_controller_0|CPU_INT|DReady~q\ & \can_controller_0|CPU_INT|tx_data_3_4_we_sig~q\)) # (!\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\))) # 
-- (!\can_controller_0|CPU_INT|Mux181~0_combout\ & (!\can_controller_0|CPU_INT|DReady~q\ & (\can_controller_0|CPU_INT|tx_data_3_4_we_sig~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|Mux181~0_combout\,
	datab => \can_controller_0|CPU_INT|DReady~q\,
	datac => \can_controller_0|CPU_INT|tx_data_3_4_we_sig~q\,
	datad => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\,
	combout => \can_controller_0|CPU_INT|Mux181~1_combout\);

-- Location: FF_X25_Y22_N25
\can_controller_0|CPU_INT|tx_data_3_4_we_sig\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux181~1_combout\,
	ena => \can_controller_0|CPU_INT|DReady~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_3_4_we_sig~q\);

-- Location: FF_X21_Y26_N5
\can_controller_0|CAN_Msg|TXMSGD34|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|tx_data_3_4_in_sig\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|tx_data_3_4_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD34|data_out\(7));

-- Location: LCCOMB_X23_Y24_N24
\can_controller_0|CPU_INT|tx_data_3_4_in_sig[15]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_3_4_in_sig[15]~4_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & (\can_controller_0|CAN_Msg|TXMSGD34|data_out\(15))) # (!\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & 
-- ((\mm_interconnect_0|width_adapter_001|out_data[15]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGD34|data_out\(15),
	datab => \mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\,
	datad => \mm_interconnect_0|width_adapter_001|out_data[15]~7_combout\,
	combout => \can_controller_0|CPU_INT|tx_data_3_4_in_sig[15]~4_combout\);

-- Location: LCCOMB_X23_Y20_N28
\can_controller_0|CPU_INT|tx_data_conf_in_sig[3]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_conf_in_sig[3]~5_combout\ = (!\mm_interconnect_0|width_adapter_001|address_reg\(2)) # (!\mm_interconnect_0|width_adapter_001|address_reg\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|width_adapter_001|address_reg\(1),
	datad => \mm_interconnect_0|width_adapter_001|address_reg\(2),
	combout => \can_controller_0|CPU_INT|tx_data_conf_in_sig[3]~5_combout\);

-- Location: LCCOMB_X23_Y20_N12
\can_controller_0|CPU_INT|tx_data_3_4_in_sig[14]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_3_4_in_sig[14]~9_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & (((!\mm_interconnect_0|width_adapter_001|address_reg\(4)) # (!\can_controller_0|CPU_INT|tx_data_conf_in_sig[3]~5_combout\)))) # 
-- (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & (!\nios2_qsys_0|W_alu_result\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(4),
	datab => \can_controller_0|CPU_INT|tx_data_conf_in_sig[3]~5_combout\,
	datac => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datad => \mm_interconnect_0|width_adapter_001|address_reg\(4),
	combout => \can_controller_0|CPU_INT|tx_data_3_4_in_sig[14]~9_combout\);

-- Location: LCCOMB_X23_Y20_N14
\can_controller_0|CPU_INT|tx_data_3_4_in_sig[12]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_3_4_in_sig[12]~10_combout\ = (!\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & (\can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~16_combout\ & (\can_controller_0|CPU_INT|tx_data_id1_in_sig[10]~15_combout\ & 
-- !\can_controller_0|CPU_INT|tx_data_3_4_in_sig[14]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\,
	datab => \can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~16_combout\,
	datac => \can_controller_0|CPU_INT|tx_data_id1_in_sig[10]~15_combout\,
	datad => \can_controller_0|CPU_INT|tx_data_3_4_in_sig[14]~9_combout\,
	combout => \can_controller_0|CPU_INT|tx_data_3_4_in_sig[12]~10_combout\);

-- Location: FF_X23_Y24_N25
\can_controller_0|CPU_INT|tx_data_3_4_in_sig[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|tx_data_3_4_in_sig[15]~4_combout\,
	asdata => \can_controller_0|CPU_INT|tx_data_id1_in_sig[7]~3_combout\,
	sload => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_3_4_in_sig[12]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_3_4_in_sig\(15));

-- Location: LCCOMB_X21_Y26_N18
\can_controller_0|CAN_Msg|TXMSGD34|data_out[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGD34|data_out[15]~feeder_combout\ = \can_controller_0|CPU_INT|tx_data_3_4_in_sig\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \can_controller_0|CPU_INT|tx_data_3_4_in_sig\(15),
	combout => \can_controller_0|CAN_Msg|TXMSGD34|data_out[15]~feeder_combout\);

-- Location: FF_X21_Y26_N19
\can_controller_0|CAN_Msg|TXMSGD34|data_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CAN_Msg|TXMSGD34|data_out[15]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \can_controller_0|CPU_INT|tx_data_3_4_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD34|data_out\(15));

-- Location: LCCOMB_X21_Y26_N4
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~22_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\) # 
-- ((\can_controller_0|CAN_Msg|TXMSGD34|data_out\(15))))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\ & (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\ & (\can_controller_0|CAN_Msg|TXMSGD34|data_out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGD34|data_out\(7),
	datad => \can_controller_0|CAN_Msg|TXMSGD34|data_out\(15),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~22_combout\);

-- Location: LCCOMB_X23_Y26_N16
\can_controller_0|CPU_INT|tx_data_1_2_in_sig[15]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_1_2_in_sig[15]~4_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD12|data_out\(15)))) # (!\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & 
-- (\mm_interconnect_0|width_adapter_001|out_data[15]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\,
	datab => \mm_interconnect_0|width_adapter_001|out_data[15]~7_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGD12|data_out\(15),
	combout => \can_controller_0|CPU_INT|tx_data_1_2_in_sig[15]~4_combout\);

-- Location: LCCOMB_X23_Y20_N6
\can_controller_0|CPU_INT|tx_data_1_2_in_sig[8]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_1_2_in_sig[8]~8_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & (((\mm_interconnect_0|width_adapter_001|address_reg\(4)) # (!\can_controller_0|CPU_INT|tx_data_conf_in_sig[3]~5_combout\)))) # 
-- (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & (\nios2_qsys_0|W_alu_result\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(4),
	datab => \can_controller_0|CPU_INT|tx_data_conf_in_sig[3]~5_combout\,
	datac => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datad => \mm_interconnect_0|width_adapter_001|address_reg\(4),
	combout => \can_controller_0|CPU_INT|tx_data_1_2_in_sig[8]~8_combout\);

-- Location: LCCOMB_X23_Y20_N24
\can_controller_0|CPU_INT|tx_data_1_2_in_sig[12]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_1_2_in_sig[12]~9_combout\ = (!\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & (\can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~16_combout\ & (\can_controller_0|CPU_INT|tx_data_id1_in_sig[10]~15_combout\ & 
-- !\can_controller_0|CPU_INT|tx_data_1_2_in_sig[8]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\,
	datab => \can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~16_combout\,
	datac => \can_controller_0|CPU_INT|tx_data_id1_in_sig[10]~15_combout\,
	datad => \can_controller_0|CPU_INT|tx_data_1_2_in_sig[8]~8_combout\,
	combout => \can_controller_0|CPU_INT|tx_data_1_2_in_sig[12]~9_combout\);

-- Location: FF_X23_Y26_N17
\can_controller_0|CPU_INT|tx_data_1_2_in_sig[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|tx_data_1_2_in_sig[15]~4_combout\,
	asdata => \can_controller_0|CPU_INT|tx_data_id1_in_sig[7]~3_combout\,
	sload => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_1_2_in_sig[12]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_1_2_in_sig\(15));

-- Location: LCCOMB_X25_Y22_N8
\can_controller_0|CPU_INT|Mux198~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux198~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\) # ((\mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\) # ((\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & 
-- \mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\,
	datab => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	datac => \mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\,
	datad => \mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\,
	combout => \can_controller_0|CPU_INT|Mux198~0_combout\);

-- Location: LCCOMB_X25_Y22_N2
\can_controller_0|CPU_INT|Mux164~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux164~0_combout\ = (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_write~combout\ & (!\can_controller_0|CPU_INT|Mux198~0_combout\ & \can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_write~combout\,
	datac => \can_controller_0|CPU_INT|Mux198~0_combout\,
	datad => \can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~16_combout\,
	combout => \can_controller_0|CPU_INT|Mux164~0_combout\);

-- Location: LCCOMB_X25_Y22_N10
\can_controller_0|CPU_INT|Mux164~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux164~1_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & (!\can_controller_0|CPU_INT|DReady~q\ & (\can_controller_0|CPU_INT|tx_data_1_2_we_sig~q\))) # 
-- (!\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & ((\can_controller_0|CPU_INT|Mux164~0_combout\) # ((!\can_controller_0|CPU_INT|DReady~q\ & \can_controller_0|CPU_INT|tx_data_1_2_we_sig~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\,
	datab => \can_controller_0|CPU_INT|DReady~q\,
	datac => \can_controller_0|CPU_INT|tx_data_1_2_we_sig~q\,
	datad => \can_controller_0|CPU_INT|Mux164~0_combout\,
	combout => \can_controller_0|CPU_INT|Mux164~1_combout\);

-- Location: FF_X25_Y22_N11
\can_controller_0|CPU_INT|tx_data_1_2_we_sig\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux164~1_combout\,
	ena => \can_controller_0|CPU_INT|DReady~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_1_2_we_sig~q\);

-- Location: FF_X21_Y26_N15
\can_controller_0|CAN_Msg|TXMSGD12|data_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|tx_data_1_2_in_sig\(15),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|tx_data_1_2_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD12|data_out\(15));

-- Location: LCCOMB_X20_Y26_N8
\can_controller_0|CPU_INT|Mux173~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux173~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD12|data_out\(7)))) # (!\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & 
-- (\can_controller_0|CPU_INT|tx_data_id1_in_sig[7]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	datac => \can_controller_0|CPU_INT|tx_data_id1_in_sig[7]~3_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGD12|data_out\(7),
	combout => \can_controller_0|CPU_INT|Mux173~0_combout\);

-- Location: LCCOMB_X23_Y23_N2
\can_controller_0|CPU_INT|tx_data_1_2_in_sig[4]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_1_2_in_sig[4]~10_combout\ = (\can_controller_0|CPU_INT|tx_data_3_4_in_sig[4]~8_combout\ & (!\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & !\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|tx_data_3_4_in_sig[4]~8_combout\,
	datab => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\,
	datad => \mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\,
	combout => \can_controller_0|CPU_INT|tx_data_1_2_in_sig[4]~10_combout\);

-- Location: FF_X20_Y26_N9
\can_controller_0|CPU_INT|tx_data_1_2_in_sig[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux173~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_1_2_in_sig[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_1_2_in_sig\(7));

-- Location: LCCOMB_X21_Y26_N24
\can_controller_0|CAN_Msg|TXMSGD12|data_out[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGD12|data_out[7]~feeder_combout\ = \can_controller_0|CPU_INT|tx_data_1_2_in_sig\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \can_controller_0|CPU_INT|tx_data_1_2_in_sig\(7),
	combout => \can_controller_0|CAN_Msg|TXMSGD12|data_out[7]~feeder_combout\);

-- Location: FF_X21_Y26_N25
\can_controller_0|CAN_Msg|TXMSGD12|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CAN_Msg|TXMSGD12|data_out[7]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \can_controller_0|CPU_INT|tx_data_1_2_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD12|data_out\(7));

-- Location: LCCOMB_X21_Y26_N14
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~23_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~22_combout\ & (((\can_controller_0|CAN_Msg|TXMSGD12|data_out\(15))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~22_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\ & 
-- ((\can_controller_0|CAN_Msg|TXMSGD12|data_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~22_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGD12|data_out\(15),
	datad => \can_controller_0|CAN_Msg|TXMSGD12|data_out\(7),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~23_combout\);

-- Location: LCCOMB_X20_Y26_N4
\can_controller_0|CPU_INT|Mux177~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux177~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & (\can_controller_0|CAN_Msg|TXMSGD12|data_out\(3))) # (!\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & 
-- ((\can_controller_0|CPU_INT|tx_data_id1_in_sig[3]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|CAN_Msg|TXMSGD12|data_out\(3),
	datac => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	datad => \can_controller_0|CPU_INT|tx_data_id1_in_sig[3]~7_combout\,
	combout => \can_controller_0|CPU_INT|Mux177~0_combout\);

-- Location: FF_X20_Y26_N5
\can_controller_0|CPU_INT|tx_data_1_2_in_sig[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux177~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_1_2_in_sig[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_1_2_in_sig\(3));

-- Location: FF_X21_Y26_N1
\can_controller_0|CAN_Msg|TXMSGD12|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|tx_data_1_2_in_sig\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|tx_data_1_2_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD12|data_out\(3));

-- Location: LCCOMB_X20_Y26_N6
\can_controller_0|CPU_INT|Mux194~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux194~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD34|data_out\(3)))) # (!\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & 
-- (\can_controller_0|CPU_INT|tx_data_id1_in_sig[3]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|tx_data_id1_in_sig[3]~7_combout\,
	datac => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGD34|data_out\(3),
	combout => \can_controller_0|CPU_INT|Mux194~0_combout\);

-- Location: FF_X20_Y26_N7
\can_controller_0|CPU_INT|tx_data_3_4_in_sig[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux194~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_3_4_in_sig[4]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_3_4_in_sig\(3));

-- Location: FF_X21_Y26_N3
\can_controller_0|CAN_Msg|TXMSGD34|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|tx_data_3_4_in_sig\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|tx_data_3_4_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD34|data_out\(3));

-- Location: LCCOMB_X32_Y23_N16
\mm_interconnect_0|width_adapter_001|data_reg~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|data_reg~11_combout\ = (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & \nios2_qsys_0|d_writedata\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datad => \nios2_qsys_0|d_writedata\(27),
	combout => \mm_interconnect_0|width_adapter_001|data_reg~11_combout\);

-- Location: FF_X32_Y23_N17
\mm_interconnect_0|width_adapter_001|data_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|data_reg~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|data_reg\(11));

-- Location: LCCOMB_X24_Y23_N10
\can_controller_0|CPU_INT|tx_data_id1_in_sig[11]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_id1_in_sig[11]~13_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & (\mm_interconnect_0|width_adapter_001|data_reg\(11))) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & 
-- ((\nios2_qsys_0|d_writedata\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datab => \mm_interconnect_0|width_adapter_001|data_reg\(11),
	datad => \nios2_qsys_0|d_writedata\(11),
	combout => \can_controller_0|CPU_INT|tx_data_id1_in_sig[11]~13_combout\);

-- Location: LCCOMB_X23_Y26_N2
\can_controller_0|CPU_INT|tx_data_1_2_in_sig[11]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_1_2_in_sig[11]~5_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD12|data_out\(11)))) # (!\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & 
-- (\can_controller_0|CPU_INT|tx_data_id1_in_sig[11]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\,
	datab => \can_controller_0|CPU_INT|tx_data_id1_in_sig[11]~13_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGD12|data_out\(11),
	combout => \can_controller_0|CPU_INT|tx_data_1_2_in_sig[11]~5_combout\);

-- Location: FF_X23_Y26_N3
\can_controller_0|CPU_INT|tx_data_1_2_in_sig[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|tx_data_1_2_in_sig[11]~5_combout\,
	asdata => \can_controller_0|CPU_INT|tx_data_id1_in_sig[3]~7_combout\,
	sload => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_1_2_in_sig[12]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_1_2_in_sig\(11));

-- Location: LCCOMB_X23_Y26_N24
\can_controller_0|CAN_Msg|TXMSGD12|data_out[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGD12|data_out[11]~feeder_combout\ = \can_controller_0|CPU_INT|tx_data_1_2_in_sig\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \can_controller_0|CPU_INT|tx_data_1_2_in_sig\(11),
	combout => \can_controller_0|CAN_Msg|TXMSGD12|data_out[11]~feeder_combout\);

-- Location: FF_X23_Y26_N25
\can_controller_0|CAN_Msg|TXMSGD12|data_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CAN_Msg|TXMSGD12|data_out[11]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \can_controller_0|CPU_INT|tx_data_1_2_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD12|data_out\(11));

-- Location: LCCOMB_X23_Y24_N10
\can_controller_0|CPU_INT|tx_data_3_4_in_sig[11]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_3_4_in_sig[11]~5_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & (\can_controller_0|CAN_Msg|TXMSGD34|data_out\(11))) # (!\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & 
-- ((\can_controller_0|CPU_INT|tx_data_id1_in_sig[11]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGD34|data_out\(11),
	datab => \can_controller_0|CPU_INT|tx_data_id1_in_sig[11]~13_combout\,
	datad => \mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\,
	combout => \can_controller_0|CPU_INT|tx_data_3_4_in_sig[11]~5_combout\);

-- Location: FF_X23_Y24_N11
\can_controller_0|CPU_INT|tx_data_3_4_in_sig[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|tx_data_3_4_in_sig[11]~5_combout\,
	asdata => \can_controller_0|CPU_INT|tx_data_id1_in_sig[3]~7_combout\,
	sload => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_3_4_in_sig[12]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_3_4_in_sig\(11));

-- Location: FF_X21_Y26_N21
\can_controller_0|CAN_Msg|TXMSGD34|data_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|tx_data_3_4_in_sig\(11),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|tx_data_3_4_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD34|data_out\(11));

-- Location: LCCOMB_X21_Y26_N20
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~24_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD12|data_out\(11)) # 
-- ((!\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\ & (((\can_controller_0|CAN_Msg|TXMSGD34|data_out\(11) & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGD12|data_out\(11),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGD34|data_out\(11),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~24_combout\);

-- Location: LCCOMB_X21_Y26_N2
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~25_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\ & (((\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~24_combout\)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~24_combout\ & (\can_controller_0|CAN_Msg|TXMSGD12|data_out\(3))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~24_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD34|data_out\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\,
	datab => \can_controller_0|CAN_Msg|TXMSGD12|data_out\(3),
	datac => \can_controller_0|CAN_Msg|TXMSGD34|data_out\(3),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~24_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~25_combout\);

-- Location: LCCOMB_X21_Y26_N22
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~26_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\ & (((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~23_combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~23_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~25_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~26_combout\);

-- Location: LCCOMB_X19_Y27_N20
\can_controller_0|CPU_INT|Mux207~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux207~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & (\can_controller_0|CAN_Msg|TXMSGD56|data_out\(7))) # (!\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & 
-- ((\can_controller_0|CPU_INT|tx_data_id1_in_sig[7]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGD56|data_out\(7),
	datac => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	datad => \can_controller_0|CPU_INT|tx_data_id1_in_sig[7]~3_combout\,
	combout => \can_controller_0|CPU_INT|Mux207~0_combout\);

-- Location: LCCOMB_X23_Y23_N8
\can_controller_0|CPU_INT|tx_data_5_6_in_sig[4]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_5_6_in_sig[4]~8_combout\ = (\can_controller_0|CPU_INT|tx_data_3_4_in_sig[4]~8_combout\ & (\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & !\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|tx_data_3_4_in_sig[4]~8_combout\,
	datab => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\,
	datad => \mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\,
	combout => \can_controller_0|CPU_INT|tx_data_5_6_in_sig[4]~8_combout\);

-- Location: FF_X19_Y27_N21
\can_controller_0|CPU_INT|tx_data_5_6_in_sig[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux207~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_5_6_in_sig[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_5_6_in_sig\(7));

-- Location: LCCOMB_X25_Y22_N4
\can_controller_0|CPU_INT|Mux198~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux198~1_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & ((\can_controller_0|CPU_INT|Mux164~0_combout\) # ((!\can_controller_0|CPU_INT|DReady~q\ & \can_controller_0|CPU_INT|tx_data_5_6_we_sig~q\)))) # 
-- (!\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & (!\can_controller_0|CPU_INT|DReady~q\ & (\can_controller_0|CPU_INT|tx_data_5_6_we_sig~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\,
	datab => \can_controller_0|CPU_INT|DReady~q\,
	datac => \can_controller_0|CPU_INT|tx_data_5_6_we_sig~q\,
	datad => \can_controller_0|CPU_INT|Mux164~0_combout\,
	combout => \can_controller_0|CPU_INT|Mux198~1_combout\);

-- Location: FF_X25_Y22_N5
\can_controller_0|CPU_INT|tx_data_5_6_we_sig\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux198~1_combout\,
	ena => \can_controller_0|CPU_INT|DReady~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_5_6_we_sig~q\);

-- Location: FF_X18_Y27_N27
\can_controller_0|CAN_Msg|TXMSGD56|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|tx_data_5_6_in_sig\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|tx_data_5_6_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD56|data_out\(7));

-- Location: LCCOMB_X19_Y27_N22
\can_controller_0|CPU_INT|Mux224~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux224~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & (\can_controller_0|CAN_Msg|TXMSGD78|data_out\(7))) # (!\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & 
-- ((\can_controller_0|CPU_INT|tx_data_id1_in_sig[7]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|CAN_Msg|TXMSGD78|data_out\(7),
	datac => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	datad => \can_controller_0|CPU_INT|tx_data_id1_in_sig[7]~3_combout\,
	combout => \can_controller_0|CPU_INT|Mux224~0_combout\);

-- Location: LCCOMB_X23_Y23_N4
\can_controller_0|CPU_INT|tx_data_7_8_in_sig[4]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_7_8_in_sig[4]~8_combout\ = (\can_controller_0|CPU_INT|tx_data_3_4_in_sig[4]~8_combout\ & (\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & \mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|tx_data_3_4_in_sig[4]~8_combout\,
	datab => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\,
	datad => \mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\,
	combout => \can_controller_0|CPU_INT|tx_data_7_8_in_sig[4]~8_combout\);

-- Location: FF_X19_Y27_N23
\can_controller_0|CPU_INT|tx_data_7_8_in_sig[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux224~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_7_8_in_sig[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_7_8_in_sig\(7));

-- Location: LCCOMB_X25_Y22_N22
\can_controller_0|CPU_INT|Mux215~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux215~1_combout\ = (\can_controller_0|CPU_INT|Mux181~0_combout\ & ((\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\) # ((!\can_controller_0|CPU_INT|DReady~q\ & \can_controller_0|CPU_INT|tx_data_7_8_we_sig~q\)))) # 
-- (!\can_controller_0|CPU_INT|Mux181~0_combout\ & (!\can_controller_0|CPU_INT|DReady~q\ & (\can_controller_0|CPU_INT|tx_data_7_8_we_sig~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|Mux181~0_combout\,
	datab => \can_controller_0|CPU_INT|DReady~q\,
	datac => \can_controller_0|CPU_INT|tx_data_7_8_we_sig~q\,
	datad => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\,
	combout => \can_controller_0|CPU_INT|Mux215~1_combout\);

-- Location: FF_X25_Y22_N23
\can_controller_0|CPU_INT|tx_data_7_8_we_sig\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux215~1_combout\,
	ena => \can_controller_0|CPU_INT|DReady~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_7_8_we_sig~q\);

-- Location: FF_X18_Y27_N5
\can_controller_0|CAN_Msg|TXMSGD78|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|tx_data_7_8_in_sig\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|tx_data_7_8_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD78|data_out\(7));

-- Location: LCCOMB_X18_Y27_N4
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~27_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD56|data_out\(7)) # 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\ & (((\can_controller_0|CAN_Msg|TXMSGD78|data_out\(7) & 
-- !\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGD56|data_out\(7),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGD78|data_out\(7),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~27_combout\);

-- Location: LCCOMB_X21_Y27_N4
\can_controller_0|CPU_INT|tx_data_7_8_in_sig[15]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_7_8_in_sig[15]~5_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD78|data_out\(15)))) # (!\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & 
-- (\mm_interconnect_0|width_adapter_001|out_data[15]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[15]~7_combout\,
	datab => \can_controller_0|CAN_Msg|TXMSGD78|data_out\(15),
	datad => \mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\,
	combout => \can_controller_0|CPU_INT|tx_data_7_8_in_sig[15]~5_combout\);

-- Location: LCCOMB_X23_Y20_N16
\can_controller_0|CPU_INT|tx_data_7_8_in_sig[12]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_7_8_in_sig[12]~9_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & (\can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~16_combout\ & (\can_controller_0|CPU_INT|tx_data_id1_in_sig[10]~15_combout\ & 
-- !\can_controller_0|CPU_INT|tx_data_3_4_in_sig[14]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\,
	datab => \can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~16_combout\,
	datac => \can_controller_0|CPU_INT|tx_data_id1_in_sig[10]~15_combout\,
	datad => \can_controller_0|CPU_INT|tx_data_3_4_in_sig[14]~9_combout\,
	combout => \can_controller_0|CPU_INT|tx_data_7_8_in_sig[12]~9_combout\);

-- Location: FF_X21_Y27_N5
\can_controller_0|CPU_INT|tx_data_7_8_in_sig[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|tx_data_7_8_in_sig[15]~5_combout\,
	asdata => \can_controller_0|CPU_INT|tx_data_id1_in_sig[7]~3_combout\,
	sload => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_7_8_in_sig[12]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_7_8_in_sig\(15));

-- Location: LCCOMB_X18_Y27_N24
\can_controller_0|CAN_Msg|TXMSGD78|data_out[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGD78|data_out[15]~feeder_combout\ = \can_controller_0|CPU_INT|tx_data_7_8_in_sig\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \can_controller_0|CPU_INT|tx_data_7_8_in_sig\(15),
	combout => \can_controller_0|CAN_Msg|TXMSGD78|data_out[15]~feeder_combout\);

-- Location: FF_X18_Y27_N25
\can_controller_0|CAN_Msg|TXMSGD78|data_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CAN_Msg|TXMSGD78|data_out[15]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \can_controller_0|CPU_INT|tx_data_7_8_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD78|data_out\(15));

-- Location: LCCOMB_X21_Y27_N22
\can_controller_0|CPU_INT|tx_data_5_6_in_sig[15]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_5_6_in_sig[15]~5_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD56|data_out\(15)))) # (!\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & 
-- (\mm_interconnect_0|width_adapter_001|out_data[15]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[15]~7_combout\,
	datab => \can_controller_0|CAN_Msg|TXMSGD56|data_out\(15),
	datad => \mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\,
	combout => \can_controller_0|CPU_INT|tx_data_5_6_in_sig[15]~5_combout\);

-- Location: LCCOMB_X23_Y20_N26
\can_controller_0|CPU_INT|tx_data_5_6_in_sig[12]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_5_6_in_sig[12]~9_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & (\can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~16_combout\ & (\can_controller_0|CPU_INT|tx_data_id1_in_sig[10]~15_combout\ & 
-- !\can_controller_0|CPU_INT|tx_data_1_2_in_sig[8]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\,
	datab => \can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~16_combout\,
	datac => \can_controller_0|CPU_INT|tx_data_id1_in_sig[10]~15_combout\,
	datad => \can_controller_0|CPU_INT|tx_data_1_2_in_sig[8]~8_combout\,
	combout => \can_controller_0|CPU_INT|tx_data_5_6_in_sig[12]~9_combout\);

-- Location: FF_X21_Y27_N23
\can_controller_0|CPU_INT|tx_data_5_6_in_sig[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|tx_data_5_6_in_sig[15]~5_combout\,
	asdata => \can_controller_0|CPU_INT|tx_data_id1_in_sig[7]~3_combout\,
	sload => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_5_6_in_sig[12]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_5_6_in_sig\(15));

-- Location: FF_X18_Y27_N23
\can_controller_0|CAN_Msg|TXMSGD56|data_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|tx_data_5_6_in_sig\(15),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|tx_data_5_6_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD56|data_out\(15));

-- Location: LCCOMB_X18_Y27_N22
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~28_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~27_combout\ & (((\can_controller_0|CAN_Msg|TXMSGD56|data_out\(15)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~27_combout\ & (\can_controller_0|CAN_Msg|TXMSGD78|data_out\(15) & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~27_combout\,
	datab => \can_controller_0|CAN_Msg|TXMSGD78|data_out\(15),
	datac => \can_controller_0|CAN_Msg|TXMSGD56|data_out\(15),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~28_combout\);

-- Location: LCCOMB_X21_Y27_N24
\can_controller_0|CPU_INT|tx_data_7_8_in_sig[11]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_7_8_in_sig[11]~4_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & (\can_controller_0|CAN_Msg|TXMSGD78|data_out\(11))) # (!\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & 
-- ((\can_controller_0|CPU_INT|tx_data_id1_in_sig[11]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGD78|data_out\(11),
	datab => \can_controller_0|CPU_INT|tx_data_id1_in_sig[11]~13_combout\,
	datad => \mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\,
	combout => \can_controller_0|CPU_INT|tx_data_7_8_in_sig[11]~4_combout\);

-- Location: FF_X21_Y27_N25
\can_controller_0|CPU_INT|tx_data_7_8_in_sig[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|tx_data_7_8_in_sig[11]~4_combout\,
	asdata => \can_controller_0|CPU_INT|tx_data_id1_in_sig[3]~7_combout\,
	sload => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_7_8_in_sig[12]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_7_8_in_sig\(11));

-- Location: LCCOMB_X18_Y27_N0
\can_controller_0|CAN_Msg|TXMSGD78|data_out[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGD78|data_out[11]~feeder_combout\ = \can_controller_0|CPU_INT|tx_data_7_8_in_sig\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \can_controller_0|CPU_INT|tx_data_7_8_in_sig\(11),
	combout => \can_controller_0|CAN_Msg|TXMSGD78|data_out[11]~feeder_combout\);

-- Location: FF_X18_Y27_N1
\can_controller_0|CAN_Msg|TXMSGD78|data_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CAN_Msg|TXMSGD78|data_out[11]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \can_controller_0|CPU_INT|tx_data_7_8_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD78|data_out\(11));

-- Location: LCCOMB_X21_Y27_N26
\can_controller_0|CPU_INT|tx_data_5_6_in_sig[11]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_5_6_in_sig[11]~4_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & (\can_controller_0|CAN_Msg|TXMSGD56|data_out\(11))) # (!\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & 
-- ((\can_controller_0|CPU_INT|tx_data_id1_in_sig[11]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGD56|data_out\(11),
	datab => \can_controller_0|CPU_INT|tx_data_id1_in_sig[11]~13_combout\,
	datad => \mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\,
	combout => \can_controller_0|CPU_INT|tx_data_5_6_in_sig[11]~4_combout\);

-- Location: FF_X21_Y27_N27
\can_controller_0|CPU_INT|tx_data_5_6_in_sig[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|tx_data_5_6_in_sig[11]~4_combout\,
	asdata => \can_controller_0|CPU_INT|tx_data_id1_in_sig[3]~7_combout\,
	sload => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_5_6_in_sig[12]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_5_6_in_sig\(11));

-- Location: FF_X18_Y27_N7
\can_controller_0|CAN_Msg|TXMSGD56|data_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|tx_data_5_6_in_sig\(11),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|tx_data_5_6_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD56|data_out\(11));

-- Location: LCCOMB_X19_Y27_N24
\can_controller_0|CPU_INT|Mux211~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux211~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD56|data_out\(3)))) # (!\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & 
-- (\can_controller_0|CPU_INT|tx_data_id1_in_sig[3]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|tx_data_id1_in_sig[3]~7_combout\,
	datac => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGD56|data_out\(3),
	combout => \can_controller_0|CPU_INT|Mux211~0_combout\);

-- Location: FF_X19_Y27_N25
\can_controller_0|CPU_INT|tx_data_5_6_in_sig[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux211~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_5_6_in_sig[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_5_6_in_sig\(3));

-- Location: LCCOMB_X18_Y27_N2
\can_controller_0|CAN_Msg|TXMSGD56|data_out[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGD56|data_out[3]~feeder_combout\ = \can_controller_0|CPU_INT|tx_data_5_6_in_sig\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \can_controller_0|CPU_INT|tx_data_5_6_in_sig\(3),
	combout => \can_controller_0|CAN_Msg|TXMSGD56|data_out[3]~feeder_combout\);

-- Location: FF_X18_Y27_N3
\can_controller_0|CAN_Msg|TXMSGD56|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CAN_Msg|TXMSGD56|data_out[3]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \can_controller_0|CPU_INT|tx_data_5_6_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD56|data_out\(3));

-- Location: LCCOMB_X19_Y27_N2
\can_controller_0|CPU_INT|Mux228~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux228~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD78|data_out\(3)))) # (!\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & 
-- (\can_controller_0|CPU_INT|tx_data_id1_in_sig[3]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|tx_data_id1_in_sig[3]~7_combout\,
	datac => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGD78|data_out\(3),
	combout => \can_controller_0|CPU_INT|Mux228~0_combout\);

-- Location: FF_X19_Y27_N3
\can_controller_0|CPU_INT|tx_data_7_8_in_sig[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux228~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_7_8_in_sig[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_7_8_in_sig\(3));

-- Location: FF_X18_Y27_N13
\can_controller_0|CAN_Msg|TXMSGD78|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|tx_data_7_8_in_sig\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|tx_data_7_8_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD78|data_out\(3));

-- Location: LCCOMB_X18_Y27_N12
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~20_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\ & (((\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\ & (\can_controller_0|CAN_Msg|TXMSGD56|data_out\(3))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD78|data_out\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\,
	datab => \can_controller_0|CAN_Msg|TXMSGD56|data_out\(3),
	datac => \can_controller_0|CAN_Msg|TXMSGD78|data_out\(3),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~20_combout\);

-- Location: LCCOMB_X18_Y27_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~21_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~20_combout\ & 
-- ((\can_controller_0|CAN_Msg|TXMSGD56|data_out\(11)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~20_combout\ & (\can_controller_0|CAN_Msg|TXMSGD78|data_out\(11))))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\ & 
-- (((\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\,
	datab => \can_controller_0|CAN_Msg|TXMSGD78|data_out\(11),
	datac => \can_controller_0|CAN_Msg|TXMSGD56|data_out\(11),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~20_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~21_combout\);

-- Location: LCCOMB_X19_Y26_N12
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~29_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~26_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~28_combout\) # 
-- ((!\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~26_combout\ & (((\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~21_combout\ & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~26_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~28_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~21_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~29_combout\);

-- Location: LCCOMB_X19_Y27_N14
\can_controller_0|CPU_INT|Mux208~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux208~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD56|data_out\(6)))) # (!\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & 
-- (\can_controller_0|CPU_INT|tx_data_id1_in_sig[6]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|tx_data_id1_in_sig[6]~5_combout\,
	datab => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGD56|data_out\(6),
	combout => \can_controller_0|CPU_INT|Mux208~0_combout\);

-- Location: FF_X19_Y27_N15
\can_controller_0|CPU_INT|tx_data_5_6_in_sig[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux208~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_5_6_in_sig[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_5_6_in_sig\(6));

-- Location: LCCOMB_X20_Y27_N12
\can_controller_0|CAN_Msg|TXMSGD56|data_out[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGD56|data_out[6]~feeder_combout\ = \can_controller_0|CPU_INT|tx_data_5_6_in_sig\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \can_controller_0|CPU_INT|tx_data_5_6_in_sig\(6),
	combout => \can_controller_0|CAN_Msg|TXMSGD56|data_out[6]~feeder_combout\);

-- Location: FF_X20_Y27_N13
\can_controller_0|CAN_Msg|TXMSGD56|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CAN_Msg|TXMSGD56|data_out[6]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \can_controller_0|CPU_INT|tx_data_5_6_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD56|data_out\(6));

-- Location: LCCOMB_X20_Y26_N30
\can_controller_0|CPU_INT|Mux174~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux174~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & (\can_controller_0|CAN_Msg|TXMSGD12|data_out\(6))) # (!\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & 
-- ((\can_controller_0|CPU_INT|tx_data_id1_in_sig[6]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	datab => \can_controller_0|CAN_Msg|TXMSGD12|data_out\(6),
	datac => \can_controller_0|CPU_INT|tx_data_id1_in_sig[6]~5_combout\,
	combout => \can_controller_0|CPU_INT|Mux174~0_combout\);

-- Location: FF_X20_Y26_N31
\can_controller_0|CPU_INT|tx_data_1_2_in_sig[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux174~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_1_2_in_sig[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_1_2_in_sig\(6));

-- Location: FF_X21_Y24_N7
\can_controller_0|CAN_Msg|TXMSGD12|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|tx_data_1_2_in_sig\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|tx_data_1_2_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD12|data_out\(6));

-- Location: LCCOMB_X21_Y24_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~14_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD56|data_out\(6)) # 
-- ((!\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\ & (((\can_controller_0|CAN_Msg|TXMSGD12|data_out\(6) & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\,
	datab => \can_controller_0|CAN_Msg|TXMSGD56|data_out\(6),
	datac => \can_controller_0|CAN_Msg|TXMSGD12|data_out\(6),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~14_combout\);

-- Location: LCCOMB_X19_Y27_N4
\can_controller_0|CPU_INT|Mux225~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux225~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD78|data_out\(6)))) # (!\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & 
-- (\can_controller_0|CPU_INT|tx_data_id1_in_sig[6]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	datac => \can_controller_0|CPU_INT|tx_data_id1_in_sig[6]~5_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGD78|data_out\(6),
	combout => \can_controller_0|CPU_INT|Mux225~0_combout\);

-- Location: FF_X19_Y27_N5
\can_controller_0|CPU_INT|tx_data_7_8_in_sig[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux225~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_7_8_in_sig[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_7_8_in_sig\(6));

-- Location: FF_X20_Y24_N19
\can_controller_0|CAN_Msg|TXMSGD78|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|tx_data_7_8_in_sig\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|tx_data_7_8_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD78|data_out\(6));

-- Location: LCCOMB_X20_Y26_N28
\can_controller_0|CPU_INT|Mux191~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux191~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD34|data_out\(6)))) # (!\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & 
-- (\can_controller_0|CPU_INT|tx_data_id1_in_sig[6]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	datac => \can_controller_0|CPU_INT|tx_data_id1_in_sig[6]~5_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGD34|data_out\(6),
	combout => \can_controller_0|CPU_INT|Mux191~0_combout\);

-- Location: FF_X20_Y26_N29
\can_controller_0|CPU_INT|tx_data_3_4_in_sig[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux191~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_3_4_in_sig[4]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_3_4_in_sig\(6));

-- Location: FF_X21_Y24_N13
\can_controller_0|CAN_Msg|TXMSGD34|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|tx_data_3_4_in_sig\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|tx_data_3_4_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD34|data_out\(6));

-- Location: LCCOMB_X21_Y24_N12
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~15_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~14_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD78|data_out\(6)) # 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~14_combout\ & (((\can_controller_0|CAN_Msg|TXMSGD34|data_out\(6) & 
-- !\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~14_combout\,
	datab => \can_controller_0|CAN_Msg|TXMSGD78|data_out\(6),
	datac => \can_controller_0|CAN_Msg|TXMSGD34|data_out\(6),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~15_combout\);

-- Location: LCCOMB_X19_Y27_N16
\can_controller_0|CPU_INT|Mux229~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux229~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD78|data_out\(2)))) # (!\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & 
-- (\can_controller_0|CPU_INT|tx_data_id1_in_sig[2]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	datac => \can_controller_0|CPU_INT|tx_data_id1_in_sig[2]~9_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGD78|data_out\(2),
	combout => \can_controller_0|CPU_INT|Mux229~0_combout\);

-- Location: FF_X19_Y27_N17
\can_controller_0|CPU_INT|tx_data_7_8_in_sig[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux229~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_7_8_in_sig[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_7_8_in_sig\(2));

-- Location: FF_X20_Y24_N7
\can_controller_0|CAN_Msg|TXMSGD78|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|tx_data_7_8_in_sig\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|tx_data_7_8_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD78|data_out\(2));

-- Location: LCCOMB_X19_Y27_N26
\can_controller_0|CPU_INT|Mux212~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux212~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD56|data_out\(2)))) # (!\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & 
-- (\can_controller_0|CPU_INT|tx_data_id1_in_sig[2]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	datac => \can_controller_0|CPU_INT|tx_data_id1_in_sig[2]~9_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGD56|data_out\(2),
	combout => \can_controller_0|CPU_INT|Mux212~0_combout\);

-- Location: FF_X19_Y27_N27
\can_controller_0|CPU_INT|tx_data_5_6_in_sig[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux212~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_5_6_in_sig[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_5_6_in_sig\(2));

-- Location: FF_X20_Y27_N3
\can_controller_0|CAN_Msg|TXMSGD56|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|tx_data_5_6_in_sig\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|tx_data_5_6_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD56|data_out\(2));

-- Location: LCCOMB_X20_Y26_N0
\can_controller_0|CPU_INT|Mux178~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux178~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & (\can_controller_0|CAN_Msg|TXMSGD12|data_out\(2))) # (!\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & 
-- ((\can_controller_0|CPU_INT|tx_data_id1_in_sig[2]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGD12|data_out\(2),
	datab => \can_controller_0|CPU_INT|tx_data_id1_in_sig[2]~9_combout\,
	datac => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	combout => \can_controller_0|CPU_INT|Mux178~0_combout\);

-- Location: FF_X20_Y26_N1
\can_controller_0|CPU_INT|tx_data_1_2_in_sig[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux178~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_1_2_in_sig[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_1_2_in_sig\(2));

-- Location: LCCOMB_X20_Y27_N0
\can_controller_0|CAN_Msg|TXMSGD12|data_out[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGD12|data_out[2]~feeder_combout\ = \can_controller_0|CPU_INT|tx_data_1_2_in_sig\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \can_controller_0|CPU_INT|tx_data_1_2_in_sig\(2),
	combout => \can_controller_0|CAN_Msg|TXMSGD12|data_out[2]~feeder_combout\);

-- Location: FF_X20_Y27_N1
\can_controller_0|CAN_Msg|TXMSGD12|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CAN_Msg|TXMSGD12|data_out[2]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \can_controller_0|CPU_INT|tx_data_1_2_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD12|data_out\(2));

-- Location: LCCOMB_X20_Y26_N2
\can_controller_0|CPU_INT|Mux195~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux195~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD34|data_out\(2)))) # (!\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & 
-- (\can_controller_0|CPU_INT|tx_data_id1_in_sig[2]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|CPU_INT|tx_data_id1_in_sig[2]~9_combout\,
	datac => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGD34|data_out\(2),
	combout => \can_controller_0|CPU_INT|Mux195~0_combout\);

-- Location: FF_X20_Y26_N3
\can_controller_0|CPU_INT|tx_data_3_4_in_sig[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux195~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_3_4_in_sig[4]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_3_4_in_sig\(2));

-- Location: FF_X20_Y24_N25
\can_controller_0|CAN_Msg|TXMSGD34|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|tx_data_3_4_in_sig\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|tx_data_3_4_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD34|data_out\(2));

-- Location: LCCOMB_X20_Y24_N24
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~12_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD12|data_out\(2)) # 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\ & (((\can_controller_0|CAN_Msg|TXMSGD34|data_out\(2) & 
-- !\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGD12|data_out\(2),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGD34|data_out\(2),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~12_combout\);

-- Location: LCCOMB_X20_Y27_N2
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~13_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~12_combout\ & 
-- ((\can_controller_0|CAN_Msg|TXMSGD56|data_out\(2)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~12_combout\ & (\can_controller_0|CAN_Msg|TXMSGD78|data_out\(2))))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\ & 
-- (((\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\,
	datab => \can_controller_0|CAN_Msg|TXMSGD78|data_out\(2),
	datac => \can_controller_0|CAN_Msg|TXMSGD56|data_out\(2),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~12_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~13_combout\);

-- Location: LCCOMB_X20_Y27_N30
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~16_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\ & (((\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~15_combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\ & 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~15_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~13_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~16_combout\);

-- Location: LCCOMB_X21_Y27_N28
\can_controller_0|CPU_INT|tx_data_7_8_in_sig[14]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_7_8_in_sig[14]~3_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD78|data_out\(14)))) # (!\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & 
-- (\mm_interconnect_0|width_adapter_001|out_data[14]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[14]~5_combout\,
	datab => \can_controller_0|CAN_Msg|TXMSGD78|data_out\(14),
	datad => \mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\,
	combout => \can_controller_0|CPU_INT|tx_data_7_8_in_sig[14]~3_combout\);

-- Location: FF_X21_Y27_N29
\can_controller_0|CPU_INT|tx_data_7_8_in_sig[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|tx_data_7_8_in_sig[14]~3_combout\,
	asdata => \can_controller_0|CPU_INT|tx_data_id1_in_sig[6]~5_combout\,
	sload => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_7_8_in_sig[12]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_7_8_in_sig\(14));

-- Location: LCCOMB_X20_Y24_N28
\can_controller_0|CAN_Msg|TXMSGD78|data_out[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGD78|data_out[14]~feeder_combout\ = \can_controller_0|CPU_INT|tx_data_7_8_in_sig\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \can_controller_0|CPU_INT|tx_data_7_8_in_sig\(14),
	combout => \can_controller_0|CAN_Msg|TXMSGD78|data_out[14]~feeder_combout\);

-- Location: FF_X20_Y24_N29
\can_controller_0|CAN_Msg|TXMSGD78|data_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CAN_Msg|TXMSGD78|data_out[14]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \can_controller_0|CPU_INT|tx_data_7_8_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD78|data_out\(14));

-- Location: LCCOMB_X21_Y27_N14
\can_controller_0|CPU_INT|tx_data_5_6_in_sig[14]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_5_6_in_sig[14]~3_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & (\can_controller_0|CAN_Msg|TXMSGD56|data_out\(14))) # (!\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & 
-- ((\mm_interconnect_0|width_adapter_001|out_data[14]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGD56|data_out\(14),
	datab => \mm_interconnect_0|width_adapter_001|out_data[14]~5_combout\,
	datad => \mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\,
	combout => \can_controller_0|CPU_INT|tx_data_5_6_in_sig[14]~3_combout\);

-- Location: FF_X21_Y27_N15
\can_controller_0|CPU_INT|tx_data_5_6_in_sig[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|tx_data_5_6_in_sig[14]~3_combout\,
	asdata => \can_controller_0|CPU_INT|tx_data_id1_in_sig[6]~5_combout\,
	sload => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_5_6_in_sig[12]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_5_6_in_sig\(14));

-- Location: FF_X20_Y27_N17
\can_controller_0|CAN_Msg|TXMSGD56|data_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|tx_data_5_6_in_sig\(14),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|tx_data_5_6_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD56|data_out\(14));

-- Location: LCCOMB_X23_Y26_N22
\can_controller_0|CPU_INT|tx_data_1_2_in_sig[14]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_1_2_in_sig[14]~3_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & (\can_controller_0|CAN_Msg|TXMSGD12|data_out\(14))) # (!\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & 
-- ((\mm_interconnect_0|width_adapter_001|out_data[14]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGD12|data_out\(14),
	datab => \mm_interconnect_0|width_adapter_001|out_data[14]~5_combout\,
	datad => \mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\,
	combout => \can_controller_0|CPU_INT|tx_data_1_2_in_sig[14]~3_combout\);

-- Location: FF_X23_Y26_N23
\can_controller_0|CPU_INT|tx_data_1_2_in_sig[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|tx_data_1_2_in_sig[14]~3_combout\,
	asdata => \can_controller_0|CPU_INT|tx_data_id1_in_sig[6]~5_combout\,
	sload => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_1_2_in_sig[12]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_1_2_in_sig\(14));

-- Location: LCCOMB_X23_Y26_N30
\can_controller_0|CAN_Msg|TXMSGD12|data_out[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGD12|data_out[14]~feeder_combout\ = \can_controller_0|CPU_INT|tx_data_1_2_in_sig\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \can_controller_0|CPU_INT|tx_data_1_2_in_sig\(14),
	combout => \can_controller_0|CAN_Msg|TXMSGD12|data_out[14]~feeder_combout\);

-- Location: FF_X23_Y26_N31
\can_controller_0|CAN_Msg|TXMSGD12|data_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CAN_Msg|TXMSGD12|data_out[14]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \can_controller_0|CPU_INT|tx_data_1_2_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD12|data_out\(14));

-- Location: LCCOMB_X23_Y24_N6
\can_controller_0|CPU_INT|tx_data_3_4_in_sig[14]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_3_4_in_sig[14]~3_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD34|data_out\(14)))) # (!\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & 
-- (\mm_interconnect_0|width_adapter_001|out_data[14]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[14]~5_combout\,
	datab => \mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGD34|data_out\(14),
	combout => \can_controller_0|CPU_INT|tx_data_3_4_in_sig[14]~3_combout\);

-- Location: FF_X23_Y24_N7
\can_controller_0|CPU_INT|tx_data_3_4_in_sig[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|tx_data_3_4_in_sig[14]~3_combout\,
	asdata => \can_controller_0|CPU_INT|tx_data_id1_in_sig[6]~5_combout\,
	sload => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_3_4_in_sig[12]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_3_4_in_sig\(14));

-- Location: FF_X20_Y24_N15
\can_controller_0|CAN_Msg|TXMSGD34|data_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|tx_data_3_4_in_sig\(14),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|tx_data_3_4_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD34|data_out\(14));

-- Location: LCCOMB_X20_Y24_N14
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~17_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD12|data_out\(14)) # 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\ & (((\can_controller_0|CAN_Msg|TXMSGD34|data_out\(14) & 
-- !\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGD12|data_out\(14),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGD34|data_out\(14),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~17_combout\);

-- Location: LCCOMB_X20_Y27_N16
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~18_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~17_combout\ & 
-- ((\can_controller_0|CAN_Msg|TXMSGD56|data_out\(14)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~17_combout\ & (\can_controller_0|CAN_Msg|TXMSGD78|data_out\(14))))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\ & 
-- (((\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGD78|data_out\(14),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGD56|data_out\(14),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~17_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~18_combout\);

-- Location: LCCOMB_X23_Y26_N28
\can_controller_0|CPU_INT|tx_data_1_2_in_sig[10]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_1_2_in_sig[10]~2_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD12|data_out\(10)))) # (!\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & 
-- (\can_controller_0|CPU_INT|tx_data_id1_in_sig[10]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\,
	datab => \can_controller_0|CPU_INT|tx_data_id1_in_sig[10]~0_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGD12|data_out\(10),
	combout => \can_controller_0|CPU_INT|tx_data_1_2_in_sig[10]~2_combout\);

-- Location: FF_X23_Y26_N29
\can_controller_0|CPU_INT|tx_data_1_2_in_sig[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|tx_data_1_2_in_sig[10]~2_combout\,
	asdata => \can_controller_0|CPU_INT|tx_data_id1_in_sig[2]~9_combout\,
	sload => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_1_2_in_sig[12]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_1_2_in_sig\(10));

-- Location: LCCOMB_X23_Y26_N4
\can_controller_0|CAN_Msg|TXMSGD12|data_out[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGD12|data_out[10]~feeder_combout\ = \can_controller_0|CPU_INT|tx_data_1_2_in_sig\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \can_controller_0|CPU_INT|tx_data_1_2_in_sig\(10),
	combout => \can_controller_0|CAN_Msg|TXMSGD12|data_out[10]~feeder_combout\);

-- Location: FF_X23_Y26_N5
\can_controller_0|CAN_Msg|TXMSGD12|data_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CAN_Msg|TXMSGD12|data_out[10]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \can_controller_0|CPU_INT|tx_data_1_2_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD12|data_out\(10));

-- Location: LCCOMB_X23_Y24_N4
\can_controller_0|CPU_INT|tx_data_3_4_in_sig[10]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_3_4_in_sig[10]~2_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD34|data_out\(10)))) # (!\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & 
-- (\can_controller_0|CPU_INT|tx_data_id1_in_sig[10]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\,
	datab => \can_controller_0|CPU_INT|tx_data_id1_in_sig[10]~0_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGD34|data_out\(10),
	combout => \can_controller_0|CPU_INT|tx_data_3_4_in_sig[10]~2_combout\);

-- Location: FF_X23_Y24_N5
\can_controller_0|CPU_INT|tx_data_3_4_in_sig[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|tx_data_3_4_in_sig[10]~2_combout\,
	asdata => \can_controller_0|CPU_INT|tx_data_id1_in_sig[2]~9_combout\,
	sload => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_3_4_in_sig[12]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_3_4_in_sig\(10));

-- Location: FF_X20_Y24_N5
\can_controller_0|CAN_Msg|TXMSGD34|data_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|tx_data_3_4_in_sig\(10),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|tx_data_3_4_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD34|data_out\(10));

-- Location: LCCOMB_X20_Y24_N4
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~10_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD12|data_out\(10)) # 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\ & (((\can_controller_0|CAN_Msg|TXMSGD34|data_out\(10) & 
-- !\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGD12|data_out\(10),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGD34|data_out\(10),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~10_combout\);

-- Location: LCCOMB_X21_Y27_N16
\can_controller_0|CPU_INT|tx_data_7_8_in_sig[10]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_7_8_in_sig[10]~2_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & (\can_controller_0|CAN_Msg|TXMSGD78|data_out\(10))) # (!\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & 
-- ((\can_controller_0|CPU_INT|tx_data_id1_in_sig[10]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGD78|data_out\(10),
	datab => \can_controller_0|CPU_INT|tx_data_id1_in_sig[10]~0_combout\,
	datad => \mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\,
	combout => \can_controller_0|CPU_INT|tx_data_7_8_in_sig[10]~2_combout\);

-- Location: FF_X21_Y27_N17
\can_controller_0|CPU_INT|tx_data_7_8_in_sig[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|tx_data_7_8_in_sig[10]~2_combout\,
	asdata => \can_controller_0|CPU_INT|tx_data_id1_in_sig[2]~9_combout\,
	sload => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_7_8_in_sig[12]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_7_8_in_sig\(10));

-- Location: LCCOMB_X20_Y24_N2
\can_controller_0|CAN_Msg|TXMSGD78|data_out[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGD78|data_out[10]~feeder_combout\ = \can_controller_0|CPU_INT|tx_data_7_8_in_sig\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \can_controller_0|CPU_INT|tx_data_7_8_in_sig\(10),
	combout => \can_controller_0|CAN_Msg|TXMSGD78|data_out[10]~feeder_combout\);

-- Location: FF_X20_Y24_N3
\can_controller_0|CAN_Msg|TXMSGD78|data_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CAN_Msg|TXMSGD78|data_out[10]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \can_controller_0|CPU_INT|tx_data_7_8_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD78|data_out\(10));

-- Location: LCCOMB_X21_Y27_N10
\can_controller_0|CPU_INT|tx_data_5_6_in_sig[10]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_5_6_in_sig[10]~2_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & (\can_controller_0|CAN_Msg|TXMSGD56|data_out\(10))) # (!\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & 
-- ((\can_controller_0|CPU_INT|tx_data_id1_in_sig[10]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGD56|data_out\(10),
	datab => \can_controller_0|CPU_INT|tx_data_id1_in_sig[10]~0_combout\,
	datad => \mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\,
	combout => \can_controller_0|CPU_INT|tx_data_5_6_in_sig[10]~2_combout\);

-- Location: FF_X21_Y27_N11
\can_controller_0|CPU_INT|tx_data_5_6_in_sig[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|tx_data_5_6_in_sig[10]~2_combout\,
	asdata => \can_controller_0|CPU_INT|tx_data_id1_in_sig[2]~9_combout\,
	sload => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_5_6_in_sig[12]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_5_6_in_sig\(10));

-- Location: FF_X20_Y27_N15
\can_controller_0|CAN_Msg|TXMSGD56|data_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|tx_data_5_6_in_sig\(10),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|tx_data_5_6_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD56|data_out\(10));

-- Location: LCCOMB_X20_Y27_N14
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~11_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~10_combout\ & (((\can_controller_0|CAN_Msg|TXMSGD56|data_out\(10)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~10_combout\ & (\can_controller_0|CAN_Msg|TXMSGD78|data_out\(10) & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~10_combout\,
	datab => \can_controller_0|CAN_Msg|TXMSGD78|data_out\(10),
	datac => \can_controller_0|CAN_Msg|TXMSGD56|data_out\(10),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~11_combout\);

-- Location: LCCOMB_X20_Y27_N26
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~19_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~16_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~18_combout\) # 
-- ((!\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~16_combout\ & (((\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~11_combout\ & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~16_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~18_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~11_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~19_combout\);

-- Location: LCCOMB_X19_Y26_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~30_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\ & 
-- (((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~19_combout\))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~29_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~19_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~30_combout\);

-- Location: LCCOMB_X19_Y27_N0
\can_controller_0|CPU_INT|Mux214~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux214~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD56|data_out\(0)))) # (!\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & 
-- (\can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	datac => \can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~8_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGD56|data_out\(0),
	combout => \can_controller_0|CPU_INT|Mux214~0_combout\);

-- Location: FF_X19_Y27_N1
\can_controller_0|CPU_INT|tx_data_5_6_in_sig[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux214~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_5_6_in_sig[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_5_6_in_sig\(0));

-- Location: FF_X18_Y27_N9
\can_controller_0|CAN_Msg|TXMSGD56|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|tx_data_5_6_in_sig\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|tx_data_5_6_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD56|data_out\(0));

-- Location: LCCOMB_X21_Y27_N0
\can_controller_0|CPU_INT|tx_data_7_8_in_sig[8]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_7_8_in_sig[8]~6_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & (\can_controller_0|CAN_Msg|TXMSGD78|data_out\(8))) # (!\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & 
-- ((\can_controller_0|CPU_INT|tx_data_id1_in_sig[8]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGD78|data_out\(8),
	datab => \can_controller_0|CPU_INT|tx_data_id1_in_sig[8]~1_combout\,
	datad => \mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\,
	combout => \can_controller_0|CPU_INT|tx_data_7_8_in_sig[8]~6_combout\);

-- Location: FF_X21_Y27_N1
\can_controller_0|CPU_INT|tx_data_7_8_in_sig[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|tx_data_7_8_in_sig[8]~6_combout\,
	asdata => \can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~8_combout\,
	sload => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_7_8_in_sig[12]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_7_8_in_sig\(8));

-- Location: FF_X18_Y27_N11
\can_controller_0|CAN_Msg|TXMSGD78|data_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|tx_data_7_8_in_sig\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|tx_data_7_8_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD78|data_out\(8));

-- Location: LCCOMB_X19_Y27_N10
\can_controller_0|CPU_INT|Mux231~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux231~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD78|data_out\(0)))) # (!\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & 
-- (\can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	datac => \can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~8_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGD78|data_out\(0),
	combout => \can_controller_0|CPU_INT|Mux231~0_combout\);

-- Location: FF_X19_Y27_N11
\can_controller_0|CPU_INT|tx_data_7_8_in_sig[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux231~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_7_8_in_sig[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_7_8_in_sig\(0));

-- Location: FF_X18_Y27_N29
\can_controller_0|CAN_Msg|TXMSGD78|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|tx_data_7_8_in_sig\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|tx_data_7_8_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD78|data_out\(0));

-- Location: LCCOMB_X18_Y27_N28
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~31_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\ & (((\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\ & (\can_controller_0|CAN_Msg|TXMSGD78|data_out\(8))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD78|data_out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGD78|data_out\(8),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGD78|data_out\(0),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~31_combout\);

-- Location: LCCOMB_X21_Y27_N2
\can_controller_0|CPU_INT|tx_data_5_6_in_sig[8]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_5_6_in_sig[8]~6_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & (\can_controller_0|CAN_Msg|TXMSGD56|data_out\(8))) # (!\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & 
-- ((\can_controller_0|CPU_INT|tx_data_id1_in_sig[8]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGD56|data_out\(8),
	datab => \can_controller_0|CPU_INT|tx_data_id1_in_sig[8]~1_combout\,
	datad => \mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\,
	combout => \can_controller_0|CPU_INT|tx_data_5_6_in_sig[8]~6_combout\);

-- Location: FF_X21_Y27_N3
\can_controller_0|CPU_INT|tx_data_5_6_in_sig[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|tx_data_5_6_in_sig[8]~6_combout\,
	asdata => \can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~8_combout\,
	sload => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_5_6_in_sig[12]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_5_6_in_sig\(8));

-- Location: FF_X18_Y27_N15
\can_controller_0|CAN_Msg|TXMSGD56|data_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|tx_data_5_6_in_sig\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|tx_data_5_6_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD56|data_out\(8));

-- Location: LCCOMB_X18_Y27_N14
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~32_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~31_combout\ & (((\can_controller_0|CAN_Msg|TXMSGD56|data_out\(8)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~31_combout\ & (\can_controller_0|CAN_Msg|TXMSGD56|data_out\(0) & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGD56|data_out\(0),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~31_combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGD56|data_out\(8),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~32_combout\);

-- Location: LCCOMB_X19_Y27_N28
\can_controller_0|CPU_INT|Mux210~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux210~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD56|data_out\(4)))) # (!\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & 
-- (\can_controller_0|CPU_INT|tx_data_id1_in_sig[4]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	datac => \can_controller_0|CPU_INT|tx_data_id1_in_sig[4]~4_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGD56|data_out\(4),
	combout => \can_controller_0|CPU_INT|Mux210~0_combout\);

-- Location: FF_X19_Y27_N29
\can_controller_0|CPU_INT|tx_data_5_6_in_sig[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux210~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_5_6_in_sig[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_5_6_in_sig\(4));

-- Location: LCCOMB_X18_Y27_N18
\can_controller_0|CAN_Msg|TXMSGD56|data_out[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGD56|data_out[4]~feeder_combout\ = \can_controller_0|CPU_INT|tx_data_5_6_in_sig\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \can_controller_0|CPU_INT|tx_data_5_6_in_sig\(4),
	combout => \can_controller_0|CAN_Msg|TXMSGD56|data_out[4]~feeder_combout\);

-- Location: FF_X18_Y27_N19
\can_controller_0|CAN_Msg|TXMSGD56|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CAN_Msg|TXMSGD56|data_out[4]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \can_controller_0|CPU_INT|tx_data_5_6_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD56|data_out\(4));

-- Location: LCCOMB_X19_Y27_N30
\can_controller_0|CPU_INT|Mux227~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux227~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD78|data_out\(4)))) # (!\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & 
-- (\can_controller_0|CPU_INT|tx_data_id1_in_sig[4]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	datac => \can_controller_0|CPU_INT|tx_data_id1_in_sig[4]~4_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGD78|data_out\(4),
	combout => \can_controller_0|CPU_INT|Mux227~0_combout\);

-- Location: FF_X19_Y27_N31
\can_controller_0|CPU_INT|tx_data_7_8_in_sig[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux227~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_7_8_in_sig[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_7_8_in_sig\(4));

-- Location: FF_X18_Y27_N21
\can_controller_0|CAN_Msg|TXMSGD78|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|tx_data_7_8_in_sig\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|tx_data_7_8_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD78|data_out\(4));

-- Location: LCCOMB_X18_Y27_N20
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~38_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\ & (((\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\ & (\can_controller_0|CAN_Msg|TXMSGD56|data_out\(4))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD78|data_out\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\,
	datab => \can_controller_0|CAN_Msg|TXMSGD56|data_out\(4),
	datac => \can_controller_0|CAN_Msg|TXMSGD78|data_out\(4),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~38_combout\);

-- Location: LCCOMB_X23_Y27_N2
\can_controller_0|CPU_INT|tx_data_5_6_in_sig[12]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_5_6_in_sig[12]~7_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD56|data_out\(12)))) # (!\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & 
-- (\can_controller_0|CPU_INT|tx_data_id1_in_sig[12]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|tx_data_id1_in_sig[12]~14_combout\,
	datab => \mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGD56|data_out\(12),
	combout => \can_controller_0|CPU_INT|tx_data_5_6_in_sig[12]~7_combout\);

-- Location: FF_X23_Y27_N3
\can_controller_0|CPU_INT|tx_data_5_6_in_sig[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|tx_data_5_6_in_sig[12]~7_combout\,
	asdata => \can_controller_0|CPU_INT|tx_data_id1_in_sig[4]~4_combout\,
	sload => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_5_6_in_sig[12]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_5_6_in_sig\(12));

-- Location: FF_X18_Y27_N31
\can_controller_0|CAN_Msg|TXMSGD56|data_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|tx_data_5_6_in_sig\(12),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|tx_data_5_6_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD56|data_out\(12));

-- Location: LCCOMB_X23_Y27_N0
\can_controller_0|CPU_INT|tx_data_7_8_in_sig[12]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_7_8_in_sig[12]~7_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & (\can_controller_0|CAN_Msg|TXMSGD78|data_out\(12))) # (!\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & 
-- ((\can_controller_0|CPU_INT|tx_data_id1_in_sig[12]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGD78|data_out\(12),
	datab => \mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\,
	datad => \can_controller_0|CPU_INT|tx_data_id1_in_sig[12]~14_combout\,
	combout => \can_controller_0|CPU_INT|tx_data_7_8_in_sig[12]~7_combout\);

-- Location: FF_X23_Y27_N1
\can_controller_0|CPU_INT|tx_data_7_8_in_sig[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|tx_data_7_8_in_sig[12]~7_combout\,
	asdata => \can_controller_0|CPU_INT|tx_data_id1_in_sig[4]~4_combout\,
	sload => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_7_8_in_sig[12]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_7_8_in_sig\(12));

-- Location: LCCOMB_X18_Y27_N16
\can_controller_0|CAN_Msg|TXMSGD78|data_out[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGD78|data_out[12]~feeder_combout\ = \can_controller_0|CPU_INT|tx_data_7_8_in_sig\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \can_controller_0|CPU_INT|tx_data_7_8_in_sig\(12),
	combout => \can_controller_0|CAN_Msg|TXMSGD78|data_out[12]~feeder_combout\);

-- Location: FF_X18_Y27_N17
\can_controller_0|CAN_Msg|TXMSGD78|data_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CAN_Msg|TXMSGD78|data_out[12]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \can_controller_0|CPU_INT|tx_data_7_8_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD78|data_out\(12));

-- Location: LCCOMB_X18_Y27_N30
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~39_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~38_combout\ & 
-- (\can_controller_0|CAN_Msg|TXMSGD56|data_out\(12))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~38_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD78|data_out\(12)))))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~38_combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGD56|data_out\(12),
	datad => \can_controller_0|CAN_Msg|TXMSGD78|data_out\(12),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~39_combout\);

-- Location: LCCOMB_X20_Y26_N12
\can_controller_0|CPU_INT|Mux180~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux180~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD12|data_out\(0)))) # (!\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & 
-- (\can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	datac => \can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~8_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGD12|data_out\(0),
	combout => \can_controller_0|CPU_INT|Mux180~0_combout\);

-- Location: FF_X20_Y26_N13
\can_controller_0|CPU_INT|tx_data_1_2_in_sig[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux180~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_1_2_in_sig[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_1_2_in_sig\(0));

-- Location: LCCOMB_X21_Y26_N16
\can_controller_0|CAN_Msg|TXMSGD12|data_out[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGD12|data_out[0]~feeder_combout\ = \can_controller_0|CPU_INT|tx_data_1_2_in_sig\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \can_controller_0|CPU_INT|tx_data_1_2_in_sig\(0),
	combout => \can_controller_0|CAN_Msg|TXMSGD12|data_out[0]~feeder_combout\);

-- Location: FF_X21_Y26_N17
\can_controller_0|CAN_Msg|TXMSGD12|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CAN_Msg|TXMSGD12|data_out[0]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \can_controller_0|CPU_INT|tx_data_1_2_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD12|data_out\(0));

-- Location: LCCOMB_X23_Y26_N14
\can_controller_0|CPU_INT|tx_data_1_2_in_sig[8]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_1_2_in_sig[8]~7_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD12|data_out\(8)))) # (!\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & 
-- (\can_controller_0|CPU_INT|tx_data_id1_in_sig[8]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\,
	datab => \can_controller_0|CPU_INT|tx_data_id1_in_sig[8]~1_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGD12|data_out\(8),
	combout => \can_controller_0|CPU_INT|tx_data_1_2_in_sig[8]~7_combout\);

-- Location: FF_X23_Y26_N15
\can_controller_0|CPU_INT|tx_data_1_2_in_sig[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|tx_data_1_2_in_sig[8]~7_combout\,
	asdata => \can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~8_combout\,
	sload => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_1_2_in_sig[12]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_1_2_in_sig\(8));

-- Location: FF_X21_Y26_N13
\can_controller_0|CAN_Msg|TXMSGD12|data_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|tx_data_1_2_in_sig\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|tx_data_1_2_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD12|data_out\(8));

-- Location: LCCOMB_X23_Y24_N22
\can_controller_0|CPU_INT|tx_data_3_4_in_sig[8]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_3_4_in_sig[8]~7_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD34|data_out\(8)))) # (!\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & 
-- (\can_controller_0|CPU_INT|tx_data_id1_in_sig[8]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|tx_data_id1_in_sig[8]~1_combout\,
	datab => \mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGD34|data_out\(8),
	combout => \can_controller_0|CPU_INT|tx_data_3_4_in_sig[8]~7_combout\);

-- Location: FF_X23_Y24_N23
\can_controller_0|CPU_INT|tx_data_3_4_in_sig[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|tx_data_3_4_in_sig[8]~7_combout\,
	asdata => \can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~8_combout\,
	sload => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_3_4_in_sig[12]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_3_4_in_sig\(8));

-- Location: LCCOMB_X24_Y25_N0
\can_controller_0|CAN_Msg|TXMSGD34|data_out[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGD34|data_out[8]~feeder_combout\ = \can_controller_0|CPU_INT|tx_data_3_4_in_sig\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \can_controller_0|CPU_INT|tx_data_3_4_in_sig\(8),
	combout => \can_controller_0|CAN_Msg|TXMSGD34|data_out[8]~feeder_combout\);

-- Location: FF_X24_Y25_N1
\can_controller_0|CAN_Msg|TXMSGD34|data_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CAN_Msg|TXMSGD34|data_out[8]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \can_controller_0|CPU_INT|tx_data_3_4_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD34|data_out\(8));

-- Location: LCCOMB_X20_Y26_N14
\can_controller_0|CPU_INT|Mux197~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux197~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD34|data_out\(0)))) # (!\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & 
-- (\can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	datac => \can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~8_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGD34|data_out\(0),
	combout => \can_controller_0|CPU_INT|Mux197~0_combout\);

-- Location: FF_X20_Y26_N15
\can_controller_0|CPU_INT|tx_data_3_4_in_sig[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux197~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_3_4_in_sig[4]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_3_4_in_sig\(0));

-- Location: FF_X21_Y26_N27
\can_controller_0|CAN_Msg|TXMSGD34|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|tx_data_3_4_in_sig\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|tx_data_3_4_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD34|data_out\(0));

-- Location: LCCOMB_X21_Y26_N26
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~35_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\ & (((\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\ & (\can_controller_0|CAN_Msg|TXMSGD34|data_out\(8))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD34|data_out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGD34|data_out\(8),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGD34|data_out\(0),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~35_combout\);

-- Location: LCCOMB_X21_Y26_N12
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~36_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~35_combout\ & 
-- ((\can_controller_0|CAN_Msg|TXMSGD12|data_out\(8)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~35_combout\ & (\can_controller_0|CAN_Msg|TXMSGD12|data_out\(0))))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\ & 
-- (((\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGD12|data_out\(0),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGD12|data_out\(8),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~35_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~36_combout\);

-- Location: LCCOMB_X20_Y26_N24
\can_controller_0|CPU_INT|Mux176~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux176~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD12|data_out\(4)))) # (!\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & 
-- (\can_controller_0|CPU_INT|tx_data_id1_in_sig[4]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|CPU_INT|tx_data_id1_in_sig[4]~4_combout\,
	datac => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGD12|data_out\(4),
	combout => \can_controller_0|CPU_INT|Mux176~0_combout\);

-- Location: FF_X20_Y26_N25
\can_controller_0|CPU_INT|tx_data_1_2_in_sig[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux176~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_1_2_in_sig[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_1_2_in_sig\(4));

-- Location: LCCOMB_X21_Y26_N8
\can_controller_0|CAN_Msg|TXMSGD12|data_out[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGD12|data_out[4]~feeder_combout\ = \can_controller_0|CPU_INT|tx_data_1_2_in_sig\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \can_controller_0|CPU_INT|tx_data_1_2_in_sig\(4),
	combout => \can_controller_0|CAN_Msg|TXMSGD12|data_out[4]~feeder_combout\);

-- Location: FF_X21_Y26_N9
\can_controller_0|CAN_Msg|TXMSGD12|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CAN_Msg|TXMSGD12|data_out[4]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \can_controller_0|CPU_INT|tx_data_1_2_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD12|data_out\(4));

-- Location: LCCOMB_X23_Y26_N12
\can_controller_0|CPU_INT|tx_data_1_2_in_sig[12]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_1_2_in_sig[12]~6_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD12|data_out\(12)))) # (!\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & 
-- (\can_controller_0|CPU_INT|tx_data_id1_in_sig[12]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\,
	datab => \can_controller_0|CPU_INT|tx_data_id1_in_sig[12]~14_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGD12|data_out\(12),
	combout => \can_controller_0|CPU_INT|tx_data_1_2_in_sig[12]~6_combout\);

-- Location: FF_X23_Y26_N13
\can_controller_0|CPU_INT|tx_data_1_2_in_sig[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|tx_data_1_2_in_sig[12]~6_combout\,
	asdata => \can_controller_0|CPU_INT|tx_data_id1_in_sig[4]~4_combout\,
	sload => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_1_2_in_sig[12]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_1_2_in_sig\(12));

-- Location: FF_X21_Y26_N7
\can_controller_0|CAN_Msg|TXMSGD12|data_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|tx_data_1_2_in_sig\(12),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|tx_data_1_2_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD12|data_out\(12));

-- Location: LCCOMB_X20_Y26_N26
\can_controller_0|CPU_INT|Mux193~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux193~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD34|data_out\(4)))) # (!\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & 
-- (\can_controller_0|CPU_INT|tx_data_id1_in_sig[4]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|CPU_INT|tx_data_id1_in_sig[4]~4_combout\,
	datac => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGD34|data_out\(4),
	combout => \can_controller_0|CPU_INT|Mux193~0_combout\);

-- Location: FF_X20_Y26_N27
\can_controller_0|CPU_INT|tx_data_3_4_in_sig[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux193~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_3_4_in_sig[4]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_3_4_in_sig\(4));

-- Location: FF_X21_Y26_N29
\can_controller_0|CAN_Msg|TXMSGD34|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|tx_data_3_4_in_sig\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|tx_data_3_4_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD34|data_out\(4));

-- Location: LCCOMB_X23_Y24_N12
\can_controller_0|CPU_INT|tx_data_3_4_in_sig[12]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_3_4_in_sig[12]~6_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD34|data_out\(12)))) # (!\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & 
-- (\can_controller_0|CPU_INT|tx_data_id1_in_sig[12]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|tx_data_id1_in_sig[12]~14_combout\,
	datab => \mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGD34|data_out\(12),
	combout => \can_controller_0|CPU_INT|tx_data_3_4_in_sig[12]~6_combout\);

-- Location: FF_X23_Y24_N13
\can_controller_0|CPU_INT|tx_data_3_4_in_sig[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|tx_data_3_4_in_sig[12]~6_combout\,
	asdata => \can_controller_0|CPU_INT|tx_data_id1_in_sig[4]~4_combout\,
	sload => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_3_4_in_sig[12]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_3_4_in_sig\(12));

-- Location: LCCOMB_X21_Y26_N10
\can_controller_0|CAN_Msg|TXMSGD34|data_out[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGD34|data_out[12]~feeder_combout\ = \can_controller_0|CPU_INT|tx_data_3_4_in_sig\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \can_controller_0|CPU_INT|tx_data_3_4_in_sig\(12),
	combout => \can_controller_0|CAN_Msg|TXMSGD34|data_out[12]~feeder_combout\);

-- Location: FF_X21_Y26_N11
\can_controller_0|CAN_Msg|TXMSGD34|data_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CAN_Msg|TXMSGD34|data_out[12]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \can_controller_0|CPU_INT|tx_data_3_4_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD34|data_out\(12));

-- Location: LCCOMB_X21_Y26_N28
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~33_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\) # 
-- ((\can_controller_0|CAN_Msg|TXMSGD34|data_out\(12))))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\ & (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\ & (\can_controller_0|CAN_Msg|TXMSGD34|data_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGD34|data_out\(4),
	datad => \can_controller_0|CAN_Msg|TXMSGD34|data_out\(12),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~33_combout\);

-- Location: LCCOMB_X21_Y26_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~34_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~33_combout\ & 
-- ((\can_controller_0|CAN_Msg|TXMSGD12|data_out\(12)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~33_combout\ & (\can_controller_0|CAN_Msg|TXMSGD12|data_out\(4))))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\ & 
-- (((\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGD12|data_out\(4),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGD12|data_out\(12),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~33_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~34_combout\);

-- Location: LCCOMB_X21_Y26_N30
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~37_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\ & (((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~34_combout\))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~36_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~34_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~37_combout\);

-- Location: LCCOMB_X19_Y26_N0
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~40_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~37_combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~39_combout\))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~37_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~32_combout\)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\ & (((\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~32_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~39_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~37_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~40_combout\);

-- Location: LCCOMB_X23_Y24_N8
\can_controller_0|CPU_INT|tx_data_3_4_in_sig[13]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_3_4_in_sig[13]~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & (\can_controller_0|CAN_Msg|TXMSGD34|data_out\(13))) # (!\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & 
-- ((\mm_interconnect_0|width_adapter_001|out_data[13]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGD34|data_out\(13),
	datab => \mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\,
	datad => \mm_interconnect_0|width_adapter_001|out_data[13]~6_combout\,
	combout => \can_controller_0|CPU_INT|tx_data_3_4_in_sig[13]~0_combout\);

-- Location: LCCOMB_X32_Y23_N6
\mm_interconnect_0|width_adapter_001|data_reg~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|data_reg~7_combout\ = (\nios2_qsys_0|d_writedata\(21) & !\mm_interconnect_0|width_adapter_001|use_reg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_writedata\(21),
	datac => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	combout => \mm_interconnect_0|width_adapter_001|data_reg~7_combout\);

-- Location: FF_X32_Y23_N7
\mm_interconnect_0|width_adapter_001|data_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|data_reg~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|data_reg\(5));

-- Location: LCCOMB_X28_Y23_N0
\can_controller_0|CPU_INT|tx_data_id1_in_sig[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_id1_in_sig[5]~6_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\mm_interconnect_0|width_adapter_001|data_reg\(5)))) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & (\nios2_qsys_0|d_writedata\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datab => \nios2_qsys_0|d_writedata\(5),
	datad => \mm_interconnect_0|width_adapter_001|data_reg\(5),
	combout => \can_controller_0|CPU_INT|tx_data_id1_in_sig[5]~6_combout\);

-- Location: FF_X23_Y24_N9
\can_controller_0|CPU_INT|tx_data_3_4_in_sig[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|tx_data_3_4_in_sig[13]~0_combout\,
	asdata => \can_controller_0|CPU_INT|tx_data_id1_in_sig[5]~6_combout\,
	sload => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_3_4_in_sig[12]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_3_4_in_sig\(13));

-- Location: LCCOMB_X20_Y24_N10
\can_controller_0|CAN_Msg|TXMSGD34|data_out[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGD34|data_out[13]~feeder_combout\ = \can_controller_0|CPU_INT|tx_data_3_4_in_sig\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \can_controller_0|CPU_INT|tx_data_3_4_in_sig\(13),
	combout => \can_controller_0|CAN_Msg|TXMSGD34|data_out[13]~feeder_combout\);

-- Location: FF_X20_Y24_N11
\can_controller_0|CAN_Msg|TXMSGD34|data_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CAN_Msg|TXMSGD34|data_out[13]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \can_controller_0|CPU_INT|tx_data_3_4_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD34|data_out\(13));

-- Location: LCCOMB_X20_Y26_N10
\can_controller_0|CPU_INT|Mux192~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux192~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD34|data_out\(5)))) # (!\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & 
-- (\can_controller_0|CPU_INT|tx_data_id1_in_sig[5]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|CPU_INT|tx_data_id1_in_sig[5]~6_combout\,
	datac => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGD34|data_out\(5),
	combout => \can_controller_0|CPU_INT|Mux192~0_combout\);

-- Location: FF_X20_Y26_N11
\can_controller_0|CPU_INT|tx_data_3_4_in_sig[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux192~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_3_4_in_sig[4]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_3_4_in_sig\(5));

-- Location: FF_X20_Y24_N13
\can_controller_0|CAN_Msg|TXMSGD34|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|tx_data_3_4_in_sig\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|tx_data_3_4_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD34|data_out\(5));

-- Location: LCCOMB_X20_Y24_N12
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~2_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD34|data_out\(13)) # 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\ & (((\can_controller_0|CAN_Msg|TXMSGD34|data_out\(5) & 
-- !\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGD34|data_out\(13),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGD34|data_out\(5),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~2_combout\);

-- Location: LCCOMB_X19_Y27_N18
\can_controller_0|CPU_INT|Mux226~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux226~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & (\can_controller_0|CAN_Msg|TXMSGD78|data_out\(5))) # (!\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & 
-- ((\can_controller_0|CPU_INT|tx_data_id1_in_sig[5]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGD78|data_out\(5),
	datad => \can_controller_0|CPU_INT|tx_data_id1_in_sig[5]~6_combout\,
	combout => \can_controller_0|CPU_INT|Mux226~0_combout\);

-- Location: FF_X19_Y27_N19
\can_controller_0|CPU_INT|tx_data_7_8_in_sig[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux226~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_7_8_in_sig[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_7_8_in_sig\(5));

-- Location: LCCOMB_X20_Y24_N8
\can_controller_0|CAN_Msg|TXMSGD78|data_out[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGD78|data_out[5]~feeder_combout\ = \can_controller_0|CPU_INT|tx_data_7_8_in_sig\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \can_controller_0|CPU_INT|tx_data_7_8_in_sig\(5),
	combout => \can_controller_0|CAN_Msg|TXMSGD78|data_out[5]~feeder_combout\);

-- Location: FF_X20_Y24_N9
\can_controller_0|CAN_Msg|TXMSGD78|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CAN_Msg|TXMSGD78|data_out[5]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \can_controller_0|CPU_INT|tx_data_7_8_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD78|data_out\(5));

-- Location: LCCOMB_X21_Y27_N18
\can_controller_0|CPU_INT|tx_data_7_8_in_sig[13]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_7_8_in_sig[13]~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD78|data_out\(13)))) # (!\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & 
-- (\mm_interconnect_0|width_adapter_001|out_data[13]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[13]~6_combout\,
	datab => \can_controller_0|CAN_Msg|TXMSGD78|data_out\(13),
	datad => \mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\,
	combout => \can_controller_0|CPU_INT|tx_data_7_8_in_sig[13]~0_combout\);

-- Location: FF_X21_Y27_N19
\can_controller_0|CPU_INT|tx_data_7_8_in_sig[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|tx_data_7_8_in_sig[13]~0_combout\,
	asdata => \can_controller_0|CPU_INT|tx_data_id1_in_sig[5]~6_combout\,
	sload => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_7_8_in_sig[12]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_7_8_in_sig\(13));

-- Location: FF_X20_Y24_N31
\can_controller_0|CAN_Msg|TXMSGD78|data_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|tx_data_7_8_in_sig\(13),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|tx_data_7_8_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD78|data_out\(13));

-- Location: LCCOMB_X20_Y24_N30
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~3_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~2_combout\ & (((\can_controller_0|CAN_Msg|TXMSGD78|data_out\(13)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~2_combout\ & (\can_controller_0|CAN_Msg|TXMSGD78|data_out\(5) & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~2_combout\,
	datab => \can_controller_0|CAN_Msg|TXMSGD78|data_out\(5),
	datac => \can_controller_0|CAN_Msg|TXMSGD78|data_out\(13),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~3_combout\);

-- Location: LCCOMB_X19_Y27_N12
\can_controller_0|CPU_INT|Mux230~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux230~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & (\can_controller_0|CAN_Msg|TXMSGD78|data_out\(1))) # (!\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & 
-- ((\can_controller_0|CPU_INT|tx_data_id1_in_sig[1]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGD78|data_out\(1),
	datab => \can_controller_0|CPU_INT|tx_data_id1_in_sig[1]~10_combout\,
	datac => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	combout => \can_controller_0|CPU_INT|Mux230~0_combout\);

-- Location: FF_X19_Y27_N13
\can_controller_0|CPU_INT|tx_data_7_8_in_sig[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux230~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_7_8_in_sig[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_7_8_in_sig\(1));

-- Location: LCCOMB_X20_Y24_N0
\can_controller_0|CAN_Msg|TXMSGD78|data_out[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGD78|data_out[1]~feeder_combout\ = \can_controller_0|CPU_INT|tx_data_7_8_in_sig\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \can_controller_0|CPU_INT|tx_data_7_8_in_sig\(1),
	combout => \can_controller_0|CAN_Msg|TXMSGD78|data_out[1]~feeder_combout\);

-- Location: FF_X20_Y24_N1
\can_controller_0|CAN_Msg|TXMSGD78|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CAN_Msg|TXMSGD78|data_out[1]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \can_controller_0|CPU_INT|tx_data_7_8_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD78|data_out\(1));

-- Location: LCCOMB_X23_Y24_N2
\can_controller_0|CPU_INT|tx_data_3_4_in_sig[9]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_3_4_in_sig[9]~1_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD34|data_out\(9)))) # (!\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & 
-- (\can_controller_0|CPU_INT|tx_data_id1_in_sig[9]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|tx_data_id1_in_sig[9]~2_combout\,
	datab => \mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGD34|data_out\(9),
	combout => \can_controller_0|CPU_INT|tx_data_3_4_in_sig[9]~1_combout\);

-- Location: FF_X23_Y24_N3
\can_controller_0|CPU_INT|tx_data_3_4_in_sig[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|tx_data_3_4_in_sig[9]~1_combout\,
	asdata => \can_controller_0|CPU_INT|tx_data_id1_in_sig[1]~10_combout\,
	sload => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_3_4_in_sig[12]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_3_4_in_sig\(9));

-- Location: FF_X20_Y24_N27
\can_controller_0|CAN_Msg|TXMSGD34|data_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|tx_data_3_4_in_sig\(9),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|tx_data_3_4_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD34|data_out\(9));

-- Location: LCCOMB_X20_Y26_N20
\can_controller_0|CPU_INT|Mux196~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux196~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD34|data_out\(1)))) # (!\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & 
-- (\can_controller_0|CPU_INT|tx_data_id1_in_sig[1]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|tx_data_id1_in_sig[1]~10_combout\,
	datab => \can_controller_0|CAN_Msg|TXMSGD34|data_out\(1),
	datac => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	combout => \can_controller_0|CPU_INT|Mux196~0_combout\);

-- Location: FF_X20_Y26_N21
\can_controller_0|CPU_INT|tx_data_3_4_in_sig[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux196~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_3_4_in_sig[4]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_3_4_in_sig\(1));

-- Location: FF_X20_Y24_N21
\can_controller_0|CAN_Msg|TXMSGD34|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|tx_data_3_4_in_sig\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|tx_data_3_4_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD34|data_out\(1));

-- Location: LCCOMB_X20_Y24_N20
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~4_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD34|data_out\(9)) # 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\ & (((\can_controller_0|CAN_Msg|TXMSGD34|data_out\(1) & 
-- !\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGD34|data_out\(9),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGD34|data_out\(1),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~4_combout\);

-- Location: LCCOMB_X21_Y27_N20
\can_controller_0|CPU_INT|tx_data_7_8_in_sig[9]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_7_8_in_sig[9]~1_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD78|data_out\(9)))) # (!\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & 
-- (\can_controller_0|CPU_INT|tx_data_id1_in_sig[9]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|tx_data_id1_in_sig[9]~2_combout\,
	datab => \can_controller_0|CAN_Msg|TXMSGD78|data_out\(9),
	datad => \mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\,
	combout => \can_controller_0|CPU_INT|tx_data_7_8_in_sig[9]~1_combout\);

-- Location: FF_X21_Y27_N21
\can_controller_0|CPU_INT|tx_data_7_8_in_sig[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|tx_data_7_8_in_sig[9]~1_combout\,
	asdata => \can_controller_0|CPU_INT|tx_data_id1_in_sig[1]~10_combout\,
	sload => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_7_8_in_sig[12]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_7_8_in_sig\(9));

-- Location: FF_X20_Y24_N23
\can_controller_0|CAN_Msg|TXMSGD78|data_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|tx_data_7_8_in_sig\(9),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|tx_data_7_8_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD78|data_out\(9));

-- Location: LCCOMB_X20_Y24_N22
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~5_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~4_combout\ & (((\can_controller_0|CAN_Msg|TXMSGD78|data_out\(9)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~4_combout\ & (\can_controller_0|CAN_Msg|TXMSGD78|data_out\(1) & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGD78|data_out\(1),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~4_combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGD78|data_out\(9),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~5_combout\);

-- Location: LCCOMB_X20_Y24_N16
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~6_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~3_combout\) # 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\ & (((\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~5_combout\ & 
-- !\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~3_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~5_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~6_combout\);

-- Location: LCCOMB_X19_Y27_N8
\can_controller_0|CPU_INT|Mux213~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux213~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD56|data_out\(1)))) # (!\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & 
-- (\can_controller_0|CPU_INT|tx_data_id1_in_sig[1]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	datac => \can_controller_0|CPU_INT|tx_data_id1_in_sig[1]~10_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGD56|data_out\(1),
	combout => \can_controller_0|CPU_INT|Mux213~0_combout\);

-- Location: FF_X19_Y27_N9
\can_controller_0|CPU_INT|tx_data_5_6_in_sig[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux213~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_5_6_in_sig[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_5_6_in_sig\(1));

-- Location: LCCOMB_X20_Y27_N24
\can_controller_0|CAN_Msg|TXMSGD56|data_out[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGD56|data_out[1]~feeder_combout\ = \can_controller_0|CPU_INT|tx_data_5_6_in_sig\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \can_controller_0|CPU_INT|tx_data_5_6_in_sig\(1),
	combout => \can_controller_0|CAN_Msg|TXMSGD56|data_out[1]~feeder_combout\);

-- Location: FF_X20_Y27_N25
\can_controller_0|CAN_Msg|TXMSGD56|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CAN_Msg|TXMSGD56|data_out[1]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \can_controller_0|CPU_INT|tx_data_5_6_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD56|data_out\(1));

-- Location: LCCOMB_X20_Y26_N16
\can_controller_0|CPU_INT|Mux179~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux179~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD12|data_out\(1)))) # (!\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & 
-- (\can_controller_0|CPU_INT|tx_data_id1_in_sig[1]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|tx_data_id1_in_sig[1]~10_combout\,
	datab => \can_controller_0|CAN_Msg|TXMSGD12|data_out\(1),
	datac => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	combout => \can_controller_0|CPU_INT|Mux179~0_combout\);

-- Location: FF_X20_Y26_N17
\can_controller_0|CPU_INT|tx_data_1_2_in_sig[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux179~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_1_2_in_sig[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_1_2_in_sig\(1));

-- Location: FF_X20_Y27_N19
\can_controller_0|CAN_Msg|TXMSGD12|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|tx_data_1_2_in_sig\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|tx_data_1_2_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD12|data_out\(1));

-- Location: LCCOMB_X20_Y27_N18
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~0_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\ & (((\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\ & (\can_controller_0|CAN_Msg|TXMSGD56|data_out\(1))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD12|data_out\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\,
	datab => \can_controller_0|CAN_Msg|TXMSGD56|data_out\(1),
	datac => \can_controller_0|CAN_Msg|TXMSGD12|data_out\(1),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~0_combout\);

-- Location: LCCOMB_X21_Y27_N8
\can_controller_0|CPU_INT|tx_data_5_6_in_sig[9]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_5_6_in_sig[9]~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD56|data_out\(9)))) # (!\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & 
-- (\can_controller_0|CPU_INT|tx_data_id1_in_sig[9]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|tx_data_id1_in_sig[9]~2_combout\,
	datab => \can_controller_0|CAN_Msg|TXMSGD56|data_out\(9),
	datad => \mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\,
	combout => \can_controller_0|CPU_INT|tx_data_5_6_in_sig[9]~0_combout\);

-- Location: FF_X21_Y27_N9
\can_controller_0|CPU_INT|tx_data_5_6_in_sig[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|tx_data_5_6_in_sig[9]~0_combout\,
	asdata => \can_controller_0|CPU_INT|tx_data_id1_in_sig[1]~10_combout\,
	sload => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_5_6_in_sig[12]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_5_6_in_sig\(9));

-- Location: FF_X20_Y27_N21
\can_controller_0|CAN_Msg|TXMSGD56|data_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|tx_data_5_6_in_sig\(9),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|tx_data_5_6_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD56|data_out\(9));

-- Location: LCCOMB_X23_Y26_N8
\can_controller_0|CPU_INT|tx_data_1_2_in_sig[9]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_1_2_in_sig[9]~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD12|data_out\(9)))) # (!\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & 
-- (\can_controller_0|CPU_INT|tx_data_id1_in_sig[9]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\,
	datab => \can_controller_0|CPU_INT|tx_data_id1_in_sig[9]~2_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGD12|data_out\(9),
	combout => \can_controller_0|CPU_INT|tx_data_1_2_in_sig[9]~0_combout\);

-- Location: FF_X23_Y26_N9
\can_controller_0|CPU_INT|tx_data_1_2_in_sig[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|tx_data_1_2_in_sig[9]~0_combout\,
	asdata => \can_controller_0|CPU_INT|tx_data_id1_in_sig[1]~10_combout\,
	sload => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_1_2_in_sig[12]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_1_2_in_sig\(9));

-- Location: LCCOMB_X23_Y26_N0
\can_controller_0|CAN_Msg|TXMSGD12|data_out[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGD12|data_out[9]~feeder_combout\ = \can_controller_0|CPU_INT|tx_data_1_2_in_sig\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \can_controller_0|CPU_INT|tx_data_1_2_in_sig\(9),
	combout => \can_controller_0|CAN_Msg|TXMSGD12|data_out[9]~feeder_combout\);

-- Location: FF_X23_Y26_N1
\can_controller_0|CAN_Msg|TXMSGD12|data_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CAN_Msg|TXMSGD12|data_out[9]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \can_controller_0|CPU_INT|tx_data_1_2_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD12|data_out\(9));

-- Location: LCCOMB_X20_Y27_N20
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~1_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~0_combout\ & 
-- (\can_controller_0|CAN_Msg|TXMSGD56|data_out\(9))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~0_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD12|data_out\(9)))))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~0_combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGD56|data_out\(9),
	datad => \can_controller_0|CAN_Msg|TXMSGD12|data_out\(9),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~1_combout\);

-- Location: LCCOMB_X19_Y27_N6
\can_controller_0|CPU_INT|Mux209~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux209~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD56|data_out\(5)))) # (!\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & 
-- (\can_controller_0|CPU_INT|tx_data_id1_in_sig[5]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|tx_data_id1_in_sig[5]~6_combout\,
	datac => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGD56|data_out\(5),
	combout => \can_controller_0|CPU_INT|Mux209~0_combout\);

-- Location: FF_X19_Y27_N7
\can_controller_0|CPU_INT|tx_data_5_6_in_sig[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux209~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_5_6_in_sig[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_5_6_in_sig\(5));

-- Location: LCCOMB_X20_Y27_N22
\can_controller_0|CAN_Msg|TXMSGD56|data_out[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGD56|data_out[5]~feeder_combout\ = \can_controller_0|CPU_INT|tx_data_5_6_in_sig\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \can_controller_0|CPU_INT|tx_data_5_6_in_sig\(5),
	combout => \can_controller_0|CAN_Msg|TXMSGD56|data_out[5]~feeder_combout\);

-- Location: FF_X20_Y27_N23
\can_controller_0|CAN_Msg|TXMSGD56|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CAN_Msg|TXMSGD56|data_out[5]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \can_controller_0|CPU_INT|tx_data_5_6_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD56|data_out\(5));

-- Location: LCCOMB_X20_Y26_N22
\can_controller_0|CPU_INT|Mux175~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux175~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD12|data_out\(5)))) # (!\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & 
-- (\can_controller_0|CPU_INT|tx_data_id1_in_sig[5]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	datab => \can_controller_0|CPU_INT|tx_data_id1_in_sig[5]~6_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGD12|data_out\(5),
	combout => \can_controller_0|CPU_INT|Mux175~0_combout\);

-- Location: FF_X20_Y26_N23
\can_controller_0|CPU_INT|tx_data_1_2_in_sig[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux175~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_1_2_in_sig[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_1_2_in_sig\(5));

-- Location: FF_X20_Y27_N9
\can_controller_0|CAN_Msg|TXMSGD12|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|tx_data_1_2_in_sig\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|tx_data_1_2_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD12|data_out\(5));

-- Location: LCCOMB_X20_Y27_N8
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~7_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD56|data_out\(5)) # 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\ & (((\can_controller_0|CAN_Msg|TXMSGD12|data_out\(5) & 
-- !\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGD56|data_out\(5),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~2_combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGD12|data_out\(5),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~7_combout\);

-- Location: LCCOMB_X21_Y27_N30
\can_controller_0|CPU_INT|tx_data_5_6_in_sig[13]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_5_6_in_sig[13]~1_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & (\can_controller_0|CAN_Msg|TXMSGD56|data_out\(13))) # (!\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & 
-- ((\mm_interconnect_0|width_adapter_001|out_data[13]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGD56|data_out\(13),
	datab => \mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\,
	datad => \mm_interconnect_0|width_adapter_001|out_data[13]~6_combout\,
	combout => \can_controller_0|CPU_INT|tx_data_5_6_in_sig[13]~1_combout\);

-- Location: FF_X21_Y27_N31
\can_controller_0|CPU_INT|tx_data_5_6_in_sig[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|tx_data_5_6_in_sig[13]~1_combout\,
	asdata => \can_controller_0|CPU_INT|tx_data_id1_in_sig[5]~6_combout\,
	sload => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_5_6_in_sig[12]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_5_6_in_sig\(13));

-- Location: FF_X20_Y27_N11
\can_controller_0|CAN_Msg|TXMSGD56|data_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|tx_data_5_6_in_sig\(13),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|tx_data_5_6_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD56|data_out\(13));

-- Location: LCCOMB_X23_Y26_N18
\can_controller_0|CPU_INT|tx_data_1_2_in_sig[13]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_1_2_in_sig[13]~1_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD12|data_out\(13)))) # (!\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & 
-- (\mm_interconnect_0|width_adapter_001|out_data[13]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\,
	datab => \mm_interconnect_0|width_adapter_001|out_data[13]~6_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGD12|data_out\(13),
	combout => \can_controller_0|CPU_INT|tx_data_1_2_in_sig[13]~1_combout\);

-- Location: FF_X23_Y26_N19
\can_controller_0|CPU_INT|tx_data_1_2_in_sig[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|tx_data_1_2_in_sig[13]~1_combout\,
	asdata => \can_controller_0|CPU_INT|tx_data_id1_in_sig[5]~6_combout\,
	sload => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_1_2_in_sig[12]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_1_2_in_sig\(13));

-- Location: LCCOMB_X23_Y26_N10
\can_controller_0|CAN_Msg|TXMSGD12|data_out[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGD12|data_out[13]~feeder_combout\ = \can_controller_0|CPU_INT|tx_data_1_2_in_sig\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \can_controller_0|CPU_INT|tx_data_1_2_in_sig\(13),
	combout => \can_controller_0|CAN_Msg|TXMSGD12|data_out[13]~feeder_combout\);

-- Location: FF_X23_Y26_N11
\can_controller_0|CAN_Msg|TXMSGD12|data_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CAN_Msg|TXMSGD12|data_out[13]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \can_controller_0|CPU_INT|tx_data_1_2_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGD12|data_out\(13));

-- Location: LCCOMB_X20_Y27_N10
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~8_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~7_combout\ & 
-- (\can_controller_0|CAN_Msg|TXMSGD56|data_out\(13))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~7_combout\ & ((\can_controller_0|CAN_Msg|TXMSGD12|data_out\(13)))))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~1_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~7_combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGD56|data_out\(13),
	datad => \can_controller_0|CAN_Msg|TXMSGD12|data_out\(13),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~8_combout\);

-- Location: LCCOMB_X20_Y27_N28
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~9_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~6_combout\ & (((\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~8_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~6_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~1_combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~6_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~1_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~3_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~8_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~9_combout\);

-- Location: LCCOMB_X19_Y26_N18
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~41_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~30_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~40_combout\) # 
-- ((!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~30_combout\ & 
-- (((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~30_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~40_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~9_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~41_combout\);

-- Location: LCCOMB_X19_Y22_N26
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector104~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector104~2_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~9_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\ & 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~1_combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~9_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~1_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~41_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector104~2_combout\);

-- Location: LCCOMB_X20_Y22_N2
\can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~2_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\ & !\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~2_combout\);

-- Location: LCCOMB_X20_Y22_N20
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector104~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector104~0_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\ & (((!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~2_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~0_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~0_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~2_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector104~0_combout\);

-- Location: LCCOMB_X17_Y19_N10
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux1~0_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\ & ((\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(2)) # 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\ & (((\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(0) & 
-- !\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\,
	datab => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(2),
	datac => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(0),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux1~0_combout\);

-- Location: LCCOMB_X17_Y19_N4
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux1~1_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Mux1~0_combout\ & (((\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(3)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Mux1~0_combout\ & (\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(1) & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux1~0_combout\,
	datab => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(1),
	datac => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(3),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux1~1_combout\);

-- Location: LCCOMB_X18_Y18_N16
\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~7_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan26~0_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|Mux1~1_combout\ & 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~0_combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan26~0_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux1~1_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~6_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~7_combout\);

-- Location: LCCOMB_X20_Y22_N30
\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~2_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\ & ((\can_controller_0|CAN_Msg|TXMSGID1|data_out[8]~7_combout\))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\ & 
-- (\can_controller_0|CAN_Msg|TXMSGID1|data_out[10]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGID1|data_out[10]~2_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGID1|data_out[8]~7_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~2_combout\);

-- Location: LCCOMB_X20_Y22_N10
\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~17_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~2_combout\) # ((\can_controller_0|CAN_Msg|TXMSGID1|data_out[9]~12_combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGID1|data_out[9]~12_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~2_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~17_combout\);

-- Location: LCCOMB_X20_Y22_N0
\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~4_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\ 
-- $ (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~4_combout\);

-- Location: LCCOMB_X26_Y22_N0
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux0~0_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\ & 
-- (((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\ & ((\can_controller_0|CAN_Msg|TXMSGID1|data_out[0]~42_combout\))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\ & 
-- (\can_controller_0|CAN_Msg|TXMSGID1|data_out[2]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datab => \can_controller_0|CAN_Msg|TXMSGID1|data_out[2]~47_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGID1|data_out[0]~42_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux0~0_combout\);

-- Location: LCCOMB_X26_Y22_N2
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux0~1_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|Mux0~0_combout\ & 
-- (\can_controller_0|CAN_Msg|TXMSGID1|data_out[1]~52_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Mux0~0_combout\ & ((\can_controller_0|CAN_Msg|TXMSGID1|data_out[3]~37_combout\))))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|Mux0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux0~0_combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGID1|data_out[1]~52_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGID1|data_out[3]~37_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux0~1_combout\);

-- Location: LCCOMB_X27_Y22_N28
\can_controller_0|Can_int|tx_data_id1_in[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|tx_data_id1_in\(7) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~clkctrl_outclk\) & (\can_controller_0|CAN_Msg|TXMSGID1|data_out[7]~17_combout\)) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~clkctrl_outclk\) & ((\can_controller_0|Can_int|tx_data_id1_in\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|CAN_Msg|TXMSGID1|data_out[7]~17_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|tx_data_id1_in\(7),
	combout => \can_controller_0|Can_int|tx_data_id1_in\(7));

-- Location: FF_X27_Y22_N1
\can_controller_0|CPU_INT|tx_data_id1_in_sig[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|tx_data_id1_in_sig[7]~3_combout\,
	asdata => \can_controller_0|CAN_Msg|TXMSGID1|data_out[7]~17_combout\,
	sload => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_id1_in_sig[10]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_id1_in_sig\(7));

-- Location: LCCOMB_X27_Y22_N2
\can_controller_0|sw7|data_out[7]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|sw7|data_out[7]~4_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~combout\ & (\can_controller_0|Can_int|tx_data_id1_in\(7))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~combout\ & 
-- (((\can_controller_0|CPU_INT|tx_data_id1_we_sig~q\ & \can_controller_0|CPU_INT|tx_data_id1_in_sig\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~combout\,
	datab => \can_controller_0|Can_int|tx_data_id1_in\(7),
	datac => \can_controller_0|CPU_INT|tx_data_id1_we_sig~q\,
	datad => \can_controller_0|CPU_INT|tx_data_id1_in_sig\(7),
	combout => \can_controller_0|sw7|data_out[7]~4_combout\);

-- Location: LCCOMB_X27_Y22_N30
\can_controller_0|CAN_Msg|TXMSGID1|data_out[7]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[7]~16_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89clkctrl_outclk\) & ((\can_controller_0|sw7|data_out[7]~4_combout\))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89clkctrl_outclk\) & (\can_controller_0|CAN_Msg|TXMSGID1|data_out[7]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89clkctrl_outclk\,
	datac => \can_controller_0|CAN_Msg|TXMSGID1|data_out[7]~16_combout\,
	datad => \can_controller_0|sw7|data_out[7]~4_combout\,
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[7]~16_combout\);

-- Location: LCCOMB_X27_Y22_N12
\can_controller_0|CAN_Msg|TXMSGID1|data_out[7]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[7]~19_combout\ = \can_controller_0|CAN_Msg|TXMSGID1|data_out[7]~16_combout\ $ (\can_controller_0|sw7|data_out[7]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \can_controller_0|CAN_Msg|TXMSGID1|data_out[7]~16_combout\,
	datad => \can_controller_0|sw7|data_out[7]~4_combout\,
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[7]~19_combout\);

-- Location: FF_X27_Y22_N13
\can_controller_0|CAN_Msg|TXMSGID1|data_out[7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CAN_Msg|TXMSGID1|data_out[7]~19_combout\,
	clrn => \can_controller_0|CAN_Msg|TXMSGID1|ALT_INV_data_out[15]~88_combout\,
	ena => \can_controller_0|sw7|we_OUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGID1|data_out[7]~_emulated_q\);

-- Location: LCCOMB_X27_Y22_N22
\can_controller_0|CAN_Msg|TXMSGID1|data_out[7]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[7]~18_combout\ = \can_controller_0|CAN_Msg|TXMSGID1|data_out[7]~16_combout\ $ (\can_controller_0|CAN_Msg|TXMSGID1|data_out[7]~_emulated_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \can_controller_0|CAN_Msg|TXMSGID1|data_out[7]~16_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGID1|data_out[7]~_emulated_q\,
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[7]~18_combout\);

-- Location: LCCOMB_X27_Y22_N8
\can_controller_0|CAN_Msg|TXMSGID1|data_out[7]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[7]~17_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89_combout\ & ((\can_controller_0|sw7|data_out[7]~4_combout\))) # 
-- (!\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89_combout\ & (\can_controller_0|CAN_Msg|TXMSGID1|data_out[7]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89_combout\,
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|TXMSGID1|data_out[7]~18_combout\,
	datad => \can_controller_0|sw7|data_out[7]~4_combout\,
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[7]~17_combout\);

-- Location: FF_X27_Y22_N27
\can_controller_0|CPU_INT|tx_data_id1_in_sig[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|tx_data_id1_in_sig[4]~4_combout\,
	asdata => \can_controller_0|CAN_Msg|TXMSGID1|data_out[4]~22_combout\,
	sload => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_id1_in_sig[10]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_id1_in_sig\(4));

-- Location: LCCOMB_X27_Y22_N6
\can_controller_0|Can_int|tx_data_id1_in[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|tx_data_id1_in\(4) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~clkctrl_outclk\) & (\can_controller_0|CAN_Msg|TXMSGID1|data_out[4]~22_combout\)) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~clkctrl_outclk\) & ((\can_controller_0|Can_int|tx_data_id1_in\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|CAN_Msg|TXMSGID1|data_out[4]~22_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|tx_data_id1_in\(4),
	combout => \can_controller_0|Can_int|tx_data_id1_in\(4));

-- Location: LCCOMB_X27_Y22_N4
\can_controller_0|sw7|data_out[4]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|sw7|data_out[4]~5_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~combout\ & (((\can_controller_0|Can_int|tx_data_id1_in\(4))))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~combout\ & 
-- (\can_controller_0|CPU_INT|tx_data_id1_we_sig~q\ & (\can_controller_0|CPU_INT|tx_data_id1_in_sig\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|tx_data_id1_we_sig~q\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~combout\,
	datac => \can_controller_0|CPU_INT|tx_data_id1_in_sig\(4),
	datad => \can_controller_0|Can_int|tx_data_id1_in\(4),
	combout => \can_controller_0|sw7|data_out[4]~5_combout\);

-- Location: LCCOMB_X27_Y22_N24
\can_controller_0|CAN_Msg|TXMSGID1|data_out[4]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[4]~21_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89clkctrl_outclk\) & (\can_controller_0|sw7|data_out[4]~5_combout\)) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|TXMSGID1|data_out[4]~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|sw7|data_out[4]~5_combout\,
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89clkctrl_outclk\,
	datad => \can_controller_0|CAN_Msg|TXMSGID1|data_out[4]~21_combout\,
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[4]~21_combout\);

-- Location: LCCOMB_X27_Y22_N18
\can_controller_0|CAN_Msg|TXMSGID1|data_out[4]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[4]~24_combout\ = \can_controller_0|CAN_Msg|TXMSGID1|data_out[4]~21_combout\ $ (\can_controller_0|sw7|data_out[4]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|CAN_Msg|TXMSGID1|data_out[4]~21_combout\,
	datac => \can_controller_0|sw7|data_out[4]~5_combout\,
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[4]~24_combout\);

-- Location: FF_X27_Y22_N19
\can_controller_0|CAN_Msg|TXMSGID1|data_out[4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CAN_Msg|TXMSGID1|data_out[4]~24_combout\,
	clrn => \can_controller_0|CAN_Msg|TXMSGID1|ALT_INV_data_out[15]~88_combout\,
	ena => \can_controller_0|sw7|we_OUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGID1|data_out[4]~_emulated_q\);

-- Location: LCCOMB_X27_Y22_N20
\can_controller_0|CAN_Msg|TXMSGID1|data_out[4]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[4]~23_combout\ = \can_controller_0|CAN_Msg|TXMSGID1|data_out[4]~21_combout\ $ (\can_controller_0|CAN_Msg|TXMSGID1|data_out[4]~_emulated_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|CAN_Msg|TXMSGID1|data_out[4]~21_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGID1|data_out[4]~_emulated_q\,
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[4]~23_combout\);

-- Location: LCCOMB_X27_Y22_N14
\can_controller_0|CAN_Msg|TXMSGID1|data_out[4]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[4]~22_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89_combout\ & (\can_controller_0|sw7|data_out[4]~5_combout\)) # 
-- (!\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89_combout\ & ((\can_controller_0|CAN_Msg|TXMSGID1|data_out[4]~23_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89_combout\,
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|sw7|data_out[4]~5_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGID1|data_out[4]~23_combout\,
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[4]~22_combout\);

-- Location: LCCOMB_X20_Y22_N18
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux0~2_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\ & ((\can_controller_0|CAN_Msg|TXMSGID1|data_out[4]~22_combout\) # 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\ & (((\can_controller_0|CAN_Msg|TXMSGID1|data_out[6]~27_combout\ & 
-- !\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGID1|data_out[4]~22_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGID1|data_out[6]~27_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux0~2_combout\);

-- Location: LCCOMB_X20_Y22_N28
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux0~3_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|Mux0~2_combout\ & 
-- ((\can_controller_0|CAN_Msg|TXMSGID1|data_out[5]~32_combout\))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Mux0~2_combout\ & (\can_controller_0|CAN_Msg|TXMSGID1|data_out[7]~17_combout\)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\ & (((\can_controller_0|Can_int|CAN_bit_stream_processor|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGID1|data_out[7]~17_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGID1|data_out[5]~32_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux0~2_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux0~3_combout\);

-- Location: LCCOMB_X20_Y22_N12
\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~18_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Mux0~1_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|Mux0~3_combout\) # 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\ $ (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Mux0~1_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|Mux0~3_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\ $ 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux0~1_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux0~3_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~18_combout\);

-- Location: LCCOMB_X20_Y22_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~19_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~18_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\ $ 
-- (((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\) # (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~18_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~19_combout\);

-- Location: LCCOMB_X20_Y22_N26
\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~5_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan25~0_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~19_combout\) # 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~17_combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~17_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~4_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan25~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~19_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~5_combout\);

-- Location: LCCOMB_X19_Y22_N20
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector104~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector104~3_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector104~2_combout\) # ((\can_controller_0|Can_int|CAN_bit_stream_processor|Selector104~0_combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~7_combout\) # (\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector104~2_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector104~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~7_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~5_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector104~3_combout\);

-- Location: LCCOMB_X19_Y22_N0
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~0_combout\ = (\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(14) & (((\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan32~0_combout\ & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~0_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan32~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(14),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~0_combout\);

-- Location: LCCOMB_X20_Y22_N4
\can_controller_0|Can_int|CAN_bit_stream_processor|Equal17~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Equal17~1_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~0_combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal17~1_combout\);

-- Location: LCCOMB_X19_Y22_N8
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector104~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector104~1_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~0_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector104~0_combout\ & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Equal17~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector104~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal17~1_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector104~1_combout\);

-- Location: LCCOMB_X19_Y21_N24
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector104~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector104~4_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector104~3_combout\) # ((\can_controller_0|Can_int|CAN_bit_stream_processor|Selector104~1_combout\) # 
-- ((\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\ & !\can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector104~3_combout\,
	datab => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector104~1_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector104~4_combout\);

-- Location: LCCOMB_X19_Y26_N16
\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~3_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~3_combout\);

-- Location: LCCOMB_X19_Y18_N12
\can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~4_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[6]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[6]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~4_combout\);

-- Location: LCCOMB_X19_Y18_N22
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan19~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan19~0_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~4_combout\ & (((\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~3_combout\) # 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~11_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~3_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~4_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan19~0_combout\);

-- Location: LCCOMB_X19_Y18_N24
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector56~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector56~2_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~2_combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~1_combout\)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\ & (((\can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~2_combout\ & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~1_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan19~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~2_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan19~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~1_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector56~2_combout\);

-- Location: LCCOMB_X19_Y21_N10
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector56~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector56~3_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~6_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector56~2_combout\ & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector90~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~6_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector56~2_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector90~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector56~3_combout\);

-- Location: LCCOMB_X20_Y20_N24
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector56~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector56~1_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal14~0_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector56~0_combout\ & 
-- !\can_controller_0|Can_int|CAN_bit_stream_processor|Equal15~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal14~0_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector56~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal15~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector56~1_combout\);

-- Location: LCCOMB_X19_Y21_N4
\can_controller_0|Can_int|CAN_bit_stream_processor|crc_input~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|crc_input~1_combout\ = ((!\can_controller_0|Can_int|CAN_bit_stream_processor|Selector56~3_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|crc_input~0_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Selector56~1_combout\)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector56~3_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_input~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector56~1_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_input~1_combout\);

-- Location: LCCOMB_X19_Y21_N20
\can_controller_0|Can_int|CAN_bit_stream_processor|crc_input\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|crc_input~combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|crc_input~1_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|crc_input~combout\))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|crc_input~1_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector104~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector104~4_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_input~1_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_input~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_input~combout\);

-- Location: LCCOMB_X17_Y22_N12
\can_controller_0|Can_int|CAN_bit_stream_processor|comb~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|comb~0_combout\ = (!\rst_controller|r_sync_rst~q\ & \clk_clk~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datac => \clk_clk~input_o\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|comb~0_combout\);

-- Location: LCCOMB_X17_Y24_N28
\can_controller_0|Can_int|CAN_bit_stream_processor|crc_init\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|crc_init~combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|comb~0_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\) # 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|crc_init~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|comb~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_init~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_init~combout\);

-- Location: LCCOMB_X18_Y20_N12
\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~11_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|crc_init~combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_init~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(4),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~11_combout\);

-- Location: LCCOMB_X20_Y22_N22
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector112~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector112~0_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan27~1_combout\ & (((!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~2_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~20_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~0_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~20_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan27~1_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~2_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector112~0_combout\);

-- Location: LCCOMB_X18_Y19_N28
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~1_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\ & 
-- (((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\) # (\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~3_combout\)) # (!\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(0)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\ & (!\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(0) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\) # 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\,
	datab => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(0),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~3_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~1_combout\);

-- Location: LCCOMB_X20_Y19_N12
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan23~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan23~0_combout\ = (\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(1) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\) # 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~1_combout\))) # (!\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(1) & (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\ & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(1),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~1_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan23~0_combout\);

-- Location: LCCOMB_X20_Y19_N4
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan23~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan23~1_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan23~0_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\) # 
-- (\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(1) $ (!\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(2))))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan23~0_combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\ & (\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(1) $ (!\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan23~0_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(1),
	datad => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(2),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan23~1_combout\);

-- Location: LCCOMB_X19_Y19_N22
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan23~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan23~2_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan27~4_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan23~1_combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[6]~combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add21~0_combout\))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan23~1_combout\ & 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add21~0_combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[6]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan23~1_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Add21~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[6]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan27~4_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan23~2_combout\);

-- Location: LCCOMB_X20_Y22_N8
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector112~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector112~1_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector112~0_combout\ & 
-- ((!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan23~2_combout\)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\ & (((\can_controller_0|Can_int|CAN_bit_stream_processor|Selector56~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector112~0_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector56~2_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan23~2_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector112~1_combout\);

-- Location: LCCOMB_X17_Y22_N14
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector112~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector112~2_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector112~1_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\ & 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~2_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector112~1_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~2_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~6_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector112~2_combout\);

-- Location: LCCOMB_X17_Y22_N30
\can_controller_0|Can_int|CAN_bit_stream_processor|crc_enable~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|crc_enable~2_combout\ = (\can_controller_0|Can_int|CAN_BTL|Sample_point_i~q\ & (\clk_clk~input_o\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|Selector56~0_combout\) # 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector90~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|Sample_point_i~q\,
	datab => \clk_clk~input_o\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector56~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector90~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_enable~2_combout\);

-- Location: LCCOMB_X17_Y22_N20
\can_controller_0|Can_int|CAN_bit_stream_processor|crc_enable\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|crc_enable~combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|crc_enable~2_combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector112~2_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|crc_enable~2_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|crc_enable~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector112~2_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_enable~2_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_enable~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_enable~combout\);

-- Location: LCCOMB_X18_Y20_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc[9]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc[9]~1_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|crc_init~combout\) # (\can_controller_0|Can_int|CAN_bit_stream_processor|crc_enable~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_init~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_enable~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc[9]~1_combout\);

-- Location: FF_X18_Y20_N13
\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~11_combout\,
	ena => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(5));

-- Location: LCCOMB_X18_Y20_N22
\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~3_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|crc_init~combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_init~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(5),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~3_combout\);

-- Location: FF_X18_Y20_N23
\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~3_combout\,
	ena => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(6));

-- Location: LCCOMB_X18_Y20_N30
\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~13_combout\ = \can_controller_0|Can_int|CAN_bit_stream_processor|crc_input~combout\ $ (\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(6) $ 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_input~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(6),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(14),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~13_combout\);

-- Location: FF_X18_Y20_N31
\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~13_combout\,
	sclr => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_init~combout\,
	ena => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(7));

-- Location: LCCOMB_X18_Y20_N4
\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~8_combout\ = \can_controller_0|Can_int|CAN_bit_stream_processor|crc_input~combout\ $ (\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(7) $ 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_input~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(7),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(14),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~8_combout\);

-- Location: FF_X18_Y20_N5
\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~8_combout\,
	sclr => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_init~combout\,
	ena => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(8));

-- Location: LCCOMB_X19_Y20_N28
\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~4_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|crc_init~combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_init~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(8),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~4_combout\);

-- Location: FF_X19_Y20_N29
\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~4_combout\,
	ena => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(9));

-- Location: LCCOMB_X19_Y20_N2
\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~10_combout\ = \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(9) $ (\can_controller_0|Can_int|CAN_bit_stream_processor|crc_input~combout\ $ 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(9),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_input~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(14),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~10_combout\);

-- Location: FF_X19_Y20_N3
\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~10_combout\,
	sclr => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_init~combout\,
	ena => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(10));

-- Location: LCCOMB_X19_Y20_N10
\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~6_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|crc_init~combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_init~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(10),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~6_combout\);

-- Location: FF_X19_Y20_N11
\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~6_combout\,
	ena => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(11));

-- Location: LCCOMB_X19_Y20_N16
\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~7_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|crc_init~combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_init~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(11),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~7_combout\);

-- Location: FF_X19_Y20_N17
\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~7_combout\,
	ena => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(12));

-- Location: LCCOMB_X19_Y20_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~5_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|crc_init~combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_init~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(12),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~5_combout\);

-- Location: FF_X19_Y20_N7
\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~5_combout\,
	ena => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(13));

-- Location: LCCOMB_X19_Y20_N24
\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~9_combout\ = \can_controller_0|Can_int|CAN_bit_stream_processor|crc_input~combout\ $ (\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(14) $ 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_input~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(14),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(13),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~9_combout\);

-- Location: FF_X19_Y20_N25
\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~9_combout\,
	sclr => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_init~combout\,
	ena => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(14));

-- Location: LCCOMB_X18_Y20_N18
\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc_next~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc_next~0_combout\ = \can_controller_0|Can_int|CAN_bit_stream_processor|crc_input~combout\ $ (\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_input~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(14),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc_next~0_combout\);

-- Location: FF_X18_Y20_N19
\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc_next~0_combout\,
	sclr => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_init~combout\,
	ena => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(0));

-- Location: LCCOMB_X18_Y20_N14
\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~12_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|crc_init~combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_init~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(0),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~12_combout\);

-- Location: FF_X18_Y20_N15
\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~12_combout\,
	ena => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(1));

-- Location: LCCOMB_X18_Y20_N28
\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~2_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(1) & !\can_controller_0|Can_int|CAN_bit_stream_processor|crc_init~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(1),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_init~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~2_combout\);

-- Location: FF_X18_Y20_N29
\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~2_combout\,
	ena => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(2));

-- Location: LCCOMB_X18_Y20_N24
\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~14_combout\ = \can_controller_0|Can_int|CAN_bit_stream_processor|crc_input~combout\ $ (\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(2) $ 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_input~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(2),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(14),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~14_combout\);

-- Location: FF_X18_Y20_N25
\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~14_combout\,
	sclr => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_init~combout\,
	ena => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(3));

-- Location: LCCOMB_X18_Y20_N16
\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~0_combout\ = \can_controller_0|Can_int|CAN_bit_stream_processor|crc_input~combout\ $ (\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(3) $ 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_input~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(3),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(14),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~0_combout\);

-- Location: FF_X18_Y20_N17
\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc~0_combout\,
	sclr => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_init~combout\,
	ena => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(4));

-- Location: LCCOMB_X18_Y20_N10
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~0_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(4))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(4),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(0),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~0_combout\);

-- Location: LCCOMB_X18_Y20_N8
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~1_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(6) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(2)) # 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\ $ (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(6) & (\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(2) & (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\ $ 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(6),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(2),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~1_combout\);

-- Location: LCCOMB_X18_Y20_N2
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~2_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~0_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~1_combout\) # 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\ $ (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~0_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~1_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\ $ 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~0_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~1_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~2_combout\);

-- Location: LCCOMB_X18_Y20_N26
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~11_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(7) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(3)) # 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\ $ (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(7) & (\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(3) & (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\ $ 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(7),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(3),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~11_combout\);

-- Location: LCCOMB_X18_Y20_N0
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~10_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(5))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(5),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(1),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~10_combout\);

-- Location: LCCOMB_X18_Y20_N20
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~12_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~11_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~10_combout\) # 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\ $ (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~11_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~10_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\ $ 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~11_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~10_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~12_combout\);

-- Location: LCCOMB_X19_Y20_N8
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~3_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(13))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(13),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(9),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~3_combout\);

-- Location: LCCOMB_X19_Y20_N20
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~4_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(11) & (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\ $ 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(11),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~4_combout\);

-- Location: LCCOMB_X19_Y20_N14
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~5_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~4_combout\))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~3_combout\)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~3_combout\)) 
-- # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~3_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~4_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~5_combout\);

-- Location: LCCOMB_X19_Y20_N18
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~6_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(12)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(8),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(12),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~6_combout\);

-- Location: LCCOMB_X19_Y20_N12
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~7_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(10))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(14)))))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(14)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(10),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|crc_generator|crc\(14),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~7_combout\);

-- Location: LCCOMB_X19_Y20_N22
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~8_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~7_combout\))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~6_combout\)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~6_combout\)) 
-- # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~6_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~7_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~8_combout\);

-- Location: LCCOMB_X18_Y19_N4
\can_controller_0|Can_int|CAN_bit_stream_processor|Add24~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add24~0_combout\ = \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\ $ (\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(0) $ 
-- (((!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\ & !\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\,
	datab => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(0),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~3_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add24~0_combout\);

-- Location: LCCOMB_X19_Y20_N0
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~9_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~5_combout\) # 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|Add24~0_combout\)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\ & (((\can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~8_combout\ & 
-- !\can_controller_0|Can_int|CAN_bit_stream_processor|Add24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~5_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~8_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Add24~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~9_combout\);

-- Location: LCCOMB_X19_Y20_N26
\can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~13_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~9_combout\ & (((\can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~12_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add24~0_combout\)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~9_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~2_combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|Add24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~2_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~12_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~9_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Add24~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~13_combout\);

-- Location: LCCOMB_X19_Y22_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~3_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Equal17~1_combout\) # ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~2_combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~4_combout\) # (\can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~2_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~4_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~13_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal17~1_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~3_combout\);

-- Location: LCCOMB_X19_Y22_N2
\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~16_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~7_combout\ & !\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~7_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~5_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~16_combout\);

-- Location: LCCOMB_X19_Y22_N4
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~1_combout\ = ((\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~9_combout\ & (!\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(14) & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~41_combout\))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~9_combout\,
	datab => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(14),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~16_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~41_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~1_combout\);

-- Location: LCCOMB_X19_Y22_N16
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~4_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~1_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~1_combout\) # 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~3_combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~3_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~1_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~1_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~4_combout\);

-- Location: LCCOMB_X19_Y22_N22
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~6_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~combout\))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~6_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~6_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~4_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~combout\);

-- Location: LCCOMB_X19_Y21_N26
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~0_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~3_combout\) # ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~6_combout\) # 
-- (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\ $ (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~3_combout\,
	datab => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~6_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~0_combout\);

-- Location: LCCOMB_X19_Y21_N28
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~1_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_first_dominant~4_combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|Selector56~1_combout\) # ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~0_combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|Selector90~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~0_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector90~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_first_dominant~4_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector56~1_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~1_combout\);

-- Location: CLKCTRL_G16
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~1clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~1clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~1clkctrl_outclk\);

-- Location: LCCOMB_X19_Y18_N10
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\ & 
-- ((GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~23_combout\)) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~23_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\);

-- Location: LCCOMB_X17_Y19_N24
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan26~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan26~0_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\ & 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\ & !\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[6]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[6]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan26~0_combout\);

-- Location: LCCOMB_X18_Y18_N30
\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~0_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan25~0_combout\ & (\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(14) & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|Add22~0_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan26~0_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan25~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Add22~0_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(14),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~0_combout\);

-- Location: LCCOMB_X18_Y18_N26
\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~2_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~0_combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~2_combout\);

-- Location: LCCOMB_X18_Y18_N12
\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~3_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~4_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~11_combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~2_combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~4_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~11_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~2_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~10_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~3_combout\);

-- Location: LCCOMB_X17_Y18_N0
\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~7_combout\ = (((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\) # (\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~6_combout\)))
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~8\ = CARRY((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\) # (\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~6_combout\,
	datad => VCC,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~7_combout\,
	cout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~8\);

-- Location: LCCOMB_X17_Y18_N2
\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~9_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~8\ & (((\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~3_combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~8\ & (((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\ & 
-- !\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~3_combout\)) # (GND)))
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~10\ = CARRY(((\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~3_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~8\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~3_combout\,
	datad => VCC,
	cin => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~8\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~9_combout\,
	cout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~10\);

-- Location: LCCOMB_X17_Y18_N4
\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~11_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~10\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~4_combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\ & VCC))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~10\ & ((((\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~4_combout\ & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\)))))
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~12\ = CARRY((\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~4_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\ & 
-- !\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011100001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~4_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\,
	datad => VCC,
	cin => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~10\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~11_combout\,
	cout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~12\);

-- Location: LCCOMB_X17_Y18_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~13_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~12\ & (((!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~4_combout\))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~12\ & (((\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~4_combout\ & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\)) # (GND)))
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~14\ = CARRY(((!\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~12\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~4_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\,
	datad => VCC,
	cin => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~12\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~13_combout\,
	cout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~14\);

-- Location: LCCOMB_X17_Y18_N8
\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~15_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~14\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\ & 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~3_combout\ & VCC))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~14\ & ((((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\ & 
-- !\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~3_combout\)))))
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~16\ = CARRY((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\ & (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~3_combout\ & 
-- !\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~14\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100000010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~3_combout\,
	datad => VCC,
	cin => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~14\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~15_combout\,
	cout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~16\);

-- Location: LCCOMB_X17_Y18_N26
\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~26_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~15_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\) # 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~15_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~6_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~26_combout\);

-- Location: LCCOMB_X17_Y18_N18
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\ & 
-- ((GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~26_combout\)) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~26_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\);

-- Location: LCCOMB_X17_Y18_N10
\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~17_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~16\ & (((!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~4_combout\))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~16\ & (((\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~4_combout\ & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\)) # (GND)))
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~18\ = CARRY(((!\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~16\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~4_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\,
	datad => VCC,
	cin => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~16\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~17_combout\,
	cout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~18\);

-- Location: LCCOMB_X17_Y18_N16
\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~25_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~17_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~6_combout\) # 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~6_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~17_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~25_combout\);

-- Location: LCCOMB_X17_Y18_N24
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\ & 
-- ((GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~25_combout\)) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~25_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\);

-- Location: LCCOMB_X19_Y18_N2
\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~24_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~19_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\) # 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~6_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~19_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~24_combout\);

-- Location: LCCOMB_X19_Y18_N28
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[6]~combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\ & 
-- ((GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~24_combout\)) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[6]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~24_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[6]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[6]~combout\);

-- Location: LCCOMB_X19_Y18_N30
\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~0_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[6]~combout\ & ((!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~2_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~1_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[6]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~2_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~0_combout\);

-- Location: LCCOMB_X20_Y17_N26
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan18~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan18~0_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(0)) # 
-- ((!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~20_combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\ & 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~20_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~20_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(0),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan18~0_combout\);

-- Location: LCCOMB_X20_Y17_N12
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan18~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan18~1_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan18~0_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\) # 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(0) $ (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(1))))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan18~0_combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(0) $ (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(0),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(1),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan18~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan18~1_combout\);

-- Location: LCCOMB_X20_Y17_N0
\can_controller_0|Can_int|CAN_bit_stream_processor|Add13~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add13~1_combout\ = \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(2) $ (((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(0) & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(0),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(2),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(1),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add13~1_combout\);

-- Location: LCCOMB_X20_Y17_N30
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan18~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan18~2_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan18~1_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\) # 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|Add13~1_combout\))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan18~1_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\ & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add13~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan18~1_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Add13~1_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan18~2_combout\);

-- Location: LCCOMB_X19_Y17_N18
\can_controller_0|Can_int|CAN_bit_stream_processor|Add13~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add13~2_combout\ = \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(3) $ (((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(2)) # 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(1) & \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(1),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(2),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(0),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(3),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add13~2_combout\);

-- Location: LCCOMB_X19_Y17_N12
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan18~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan18~3_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~0_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan18~2_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add13~2_combout\))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~0_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan18~2_combout\ & 
-- !\can_controller_0|Can_int|CAN_bit_stream_processor|Add13~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan18~2_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Add13~2_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan18~3_combout\);

-- Location: LCCOMB_X20_Y17_N2
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan17~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan17~1_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan15~0_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(1)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\ & (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(1) & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan15~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(1),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan15~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan17~1_combout\);

-- Location: LCCOMB_X19_Y17_N30
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan17~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan17~2_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan17~1_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(2)) # 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan17~0_combout\))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan17~1_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(2) & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan17~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan17~1_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(2),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan17~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan17~2_combout\);

-- Location: LCCOMB_X19_Y17_N8
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan17~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan17~3_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan17~2_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~0_combout\) # 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(3) $ (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(2))))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan17~2_combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~0_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(3) $ (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan17~2_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(3),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(2),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan17~3_combout\);

-- Location: LCCOMB_X19_Y17_N2
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan17~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan17~4_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\ & (((\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan17~3_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(3))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(2)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan17~3_combout\ & ((!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(3)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(2),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan17~3_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(3),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan17~4_combout\);

-- Location: LCCOMB_X19_Y17_N0
\can_controller_0|Can_int|CAN_bit_stream_processor|Add13~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add13~0_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(3) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(2)) # 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(1) & \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(1),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(2),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(0),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(3),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add13~0_combout\);

-- Location: LCCOMB_X19_Y17_N4
\can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION~1_combout\ = ((\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan18~3_combout\ & 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|Add13~0_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan18~3_combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|Add13~0_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan17~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan18~3_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan17~4_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Add13~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION~1_combout\);

-- Location: LCCOMB_X16_Y23_N26
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~13_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~12_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(0) $ 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(0),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(1),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~12_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~13_combout\);

-- Location: LCCOMB_X16_Y23_N20
\can_controller_0|Can_int|CAN_bit_stream_processor|Equal10~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Equal10~1_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(0) & \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(0),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(1),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal10~1_combout\);

-- Location: LCCOMB_X16_Y23_N4
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector10~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector10~0_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~12_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(3) $ 
-- (((\can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(2) & \can_controller_0|Can_int|CAN_bit_stream_processor|Equal10~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~12_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(2),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(3),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal10~1_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector10~0_combout\);

-- Location: LCCOMB_X16_Y23_N28
\can_controller_0|Can_int|CAN_bit_stream_processor|general_counter[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(3) = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\ & ((GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|general_counter[0]~0clkctrl_outclk\) & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector10~0_combout\)) # (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|general_counter[0]~0clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector10~0_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter[0]~0clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(3),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(3));

-- Location: LCCOMB_X18_Y21_N26
\can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[3]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[3]~0_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(3) & !\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(3),
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[3]~0_combout\);

-- Location: LCCOMB_X21_Y21_N20
\can_controller_0|CPU_INT|time_reg_in_sig[11]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|time_reg_in_sig[11]~4_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & ((\can_controller_0|CPU_INT|tx_data_id1_in_sig[3]~7_combout\))) # (!\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & 
-- (\can_controller_0|CPU_INT|tx_data_id1_in_sig[11]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|tx_data_id1_in_sig[11]~13_combout\,
	datab => \can_controller_0|CPU_INT|tx_data_id1_in_sig[3]~7_combout\,
	datad => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	combout => \can_controller_0|CPU_INT|time_reg_in_sig[11]~4_combout\);

-- Location: FF_X21_Y21_N21
\can_controller_0|CPU_INT|time_reg_in_sig[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|time_reg_in_sig[11]~4_combout\,
	asdata => \can_controller_0|CAN_CONT|TIMEREG|data_out\(11),
	sload => \can_controller_0|CPU_INT|time_reg_in_sig[12]~16_combout\,
	ena => \can_controller_0|CPU_INT|time_reg_in_sig[13]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|time_reg_in_sig\(11));

-- Location: FF_X24_Y21_N29
\can_controller_0|CAN_CONT|TIMEREG|data_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|time_reg_in_sig\(11),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|time_reg_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_CONT|TIMEREG|data_out\(11));

-- Location: LCCOMB_X21_Y25_N10
\can_controller_0|Can_int|CAN_BTL|Add3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|Add3~0_combout\ = \can_controller_0|Can_int|CAN_BTL|counter\(0) $ (VCC)
-- \can_controller_0|Can_int|CAN_BTL|Add3~1\ = CARRY(\can_controller_0|Can_int|CAN_BTL|counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_BTL|counter\(0),
	datad => VCC,
	combout => \can_controller_0|Can_int|CAN_BTL|Add3~0_combout\,
	cout => \can_controller_0|Can_int|CAN_BTL|Add3~1\);

-- Location: LCCOMB_X17_Y25_N20
\can_controller_0|Can_int|CAN_BTL|counter[0]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|counter[0]~12_combout\ = (\can_controller_0|Can_int|CAN_BTL|Sample_point_i~q\ & (((\can_controller_0|Can_int|CAN_BTL|counter\(0))))) # (!\can_controller_0|Can_int|CAN_BTL|Sample_point_i~q\ & 
-- ((\can_controller_0|Can_int|CAN_BTL|TRANSMIT_POINT~q\ & ((\can_controller_0|Can_int|CAN_BTL|counter\(0)))) # (!\can_controller_0|Can_int|CAN_BTL|TRANSMIT_POINT~q\ & (\can_controller_0|Can_int|CAN_BTL|Add3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|Add3~0_combout\,
	datab => \can_controller_0|Can_int|CAN_BTL|counter\(0),
	datac => \can_controller_0|Can_int|CAN_BTL|Sample_point_i~q\,
	datad => \can_controller_0|Can_int|CAN_BTL|TRANSMIT_POINT~q\,
	combout => \can_controller_0|Can_int|CAN_BTL|counter[0]~12_combout\);

-- Location: LCCOMB_X21_Y25_N8
\can_controller_0|Can_int|CAN_BTL|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|Equal0~0_combout\ = (\can_controller_0|CAN_CONT|TIMEREG|data_out\(8) & (\can_controller_0|Can_int|CAN_BTL|counter\(0) & (\can_controller_0|CAN_CONT|TIMEREG|data_out\(9) $ (\can_controller_0|Can_int|CAN_BTL|counter\(1))))) 
-- # (!\can_controller_0|CAN_CONT|TIMEREG|data_out\(8) & (!\can_controller_0|Can_int|CAN_BTL|counter\(0) & (\can_controller_0|CAN_CONT|TIMEREG|data_out\(9) $ (\can_controller_0|Can_int|CAN_BTL|counter\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_CONT|TIMEREG|data_out\(8),
	datab => \can_controller_0|Can_int|CAN_BTL|counter\(0),
	datac => \can_controller_0|CAN_CONT|TIMEREG|data_out\(9),
	datad => \can_controller_0|Can_int|CAN_BTL|counter\(1),
	combout => \can_controller_0|Can_int|CAN_BTL|Equal0~0_combout\);

-- Location: LCCOMB_X17_Y25_N28
\can_controller_0|Can_int|CAN_BTL|counter[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|counter[0]~3_combout\ = (\can_controller_0|Can_int|CAN_BTL|counter[0]~12_combout\) # (((\can_controller_0|Can_int|CAN_BTL|Equal0~2_combout\ & \can_controller_0|Can_int|CAN_BTL|Equal0~0_combout\)) # 
-- (!\can_controller_0|Can_int|CAN_BTL|counter[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|Equal0~2_combout\,
	datab => \can_controller_0|Can_int|CAN_BTL|counter[0]~12_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|counter[0]~2_combout\,
	datad => \can_controller_0|Can_int|CAN_BTL|Equal0~0_combout\,
	combout => \can_controller_0|Can_int|CAN_BTL|counter[0]~3_combout\);

-- Location: FF_X17_Y25_N29
\can_controller_0|Can_int|CAN_BTL|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \can_controller_0|Can_int|CAN_BRP|clk_eQ~clkctrl_outclk\,
	d => \can_controller_0|Can_int|CAN_BTL|counter[0]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|Can_int|CAN_BTL|counter\(0));

-- Location: LCCOMB_X21_Y25_N12
\can_controller_0|Can_int|CAN_BTL|Add3~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|Add3~2_combout\ = (\can_controller_0|Can_int|CAN_BTL|counter\(1) & ((\can_controller_0|Can_int|CAN_BTL|Add3~1\) # (GND))) # (!\can_controller_0|Can_int|CAN_BTL|counter\(1) & (!\can_controller_0|Can_int|CAN_BTL|Add3~1\))
-- \can_controller_0|Can_int|CAN_BTL|Add3~3\ = CARRY((\can_controller_0|Can_int|CAN_BTL|counter\(1)) # (!\can_controller_0|Can_int|CAN_BTL|Add3~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_BTL|counter\(1),
	datad => VCC,
	cin => \can_controller_0|Can_int|CAN_BTL|Add3~1\,
	combout => \can_controller_0|Can_int|CAN_BTL|Add3~2_combout\,
	cout => \can_controller_0|Can_int|CAN_BTL|Add3~3\);

-- Location: LCCOMB_X21_Y25_N0
\can_controller_0|Can_int|CAN_BTL|counter~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|counter~4_combout\ = (\can_controller_0|Can_int|CAN_BTL|Equal0~2_combout\ & (!\can_controller_0|Can_int|CAN_BTL|Equal0~0_combout\ & ((!\can_controller_0|Can_int|CAN_BTL|BIT_TIMING~7_combout\) # 
-- (!\can_controller_0|Can_int|CAN_BTL|counter\(1))))) # (!\can_controller_0|Can_int|CAN_BTL|Equal0~2_combout\ & (((!\can_controller_0|Can_int|CAN_BTL|BIT_TIMING~7_combout\)) # (!\can_controller_0|Can_int|CAN_BTL|counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|Equal0~2_combout\,
	datab => \can_controller_0|Can_int|CAN_BTL|counter\(1),
	datac => \can_controller_0|Can_int|CAN_BTL|Equal0~0_combout\,
	datad => \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~7_combout\,
	combout => \can_controller_0|Can_int|CAN_BTL|counter~4_combout\);

-- Location: LCCOMB_X21_Y25_N24
\can_controller_0|Can_int|CAN_BTL|counter~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|counter~5_combout\ = (((!\can_controller_0|Can_int|CAN_BTL|Add3~2_combout\ & !\can_controller_0|Can_int|CAN_BTL|BIT_TIMING~7_combout\)) # (!\can_controller_0|Can_int|CAN_BTL|counter[0]~2_combout\)) # 
-- (!\can_controller_0|Can_int|CAN_BTL|counter~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|Add3~2_combout\,
	datab => \can_controller_0|Can_int|CAN_BTL|counter~4_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|counter[0]~2_combout\,
	datad => \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~7_combout\,
	combout => \can_controller_0|Can_int|CAN_BTL|counter~5_combout\);

-- Location: FF_X21_Y25_N25
\can_controller_0|Can_int|CAN_BTL|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \can_controller_0|Can_int|CAN_BRP|clk_eQ~clkctrl_outclk\,
	d => \can_controller_0|Can_int|CAN_BTL|counter~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|Can_int|CAN_BTL|counter\(1));

-- Location: LCCOMB_X21_Y25_N14
\can_controller_0|Can_int|CAN_BTL|Add3~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|Add3~4_combout\ = (\can_controller_0|Can_int|CAN_BTL|counter\(2) & (\can_controller_0|Can_int|CAN_BTL|Add3~3\ $ (GND))) # (!\can_controller_0|Can_int|CAN_BTL|counter\(2) & (!\can_controller_0|Can_int|CAN_BTL|Add3~3\ & 
-- VCC))
-- \can_controller_0|Can_int|CAN_BTL|Add3~5\ = CARRY((\can_controller_0|Can_int|CAN_BTL|counter\(2) & !\can_controller_0|Can_int|CAN_BTL|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_BTL|counter\(2),
	datad => VCC,
	cin => \can_controller_0|Can_int|CAN_BTL|Add3~3\,
	combout => \can_controller_0|Can_int|CAN_BTL|Add3~4_combout\,
	cout => \can_controller_0|Can_int|CAN_BTL|Add3~5\);

-- Location: LCCOMB_X21_Y25_N26
\can_controller_0|Can_int|CAN_BTL|counter[2]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|counter[2]~6_combout\ = (\can_controller_0|Can_int|CAN_BTL|Equal0~2_combout\ & (!\can_controller_0|Can_int|CAN_BTL|Equal0~0_combout\ & ((\can_controller_0|Can_int|CAN_BTL|counter\(2)) # 
-- (!\can_controller_0|Can_int|CAN_BTL|BIT_TIMING~7_combout\)))) # (!\can_controller_0|Can_int|CAN_BTL|Equal0~2_combout\ & ((\can_controller_0|Can_int|CAN_BTL|counter\(2)) # ((!\can_controller_0|Can_int|CAN_BTL|BIT_TIMING~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|Equal0~2_combout\,
	datab => \can_controller_0|Can_int|CAN_BTL|counter\(2),
	datac => \can_controller_0|Can_int|CAN_BTL|Equal0~0_combout\,
	datad => \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~7_combout\,
	combout => \can_controller_0|Can_int|CAN_BTL|counter[2]~6_combout\);

-- Location: LCCOMB_X21_Y25_N2
\can_controller_0|Can_int|CAN_BTL|counter[2]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|counter[2]~7_combout\ = (\can_controller_0|Can_int|CAN_BTL|counter[0]~2_combout\ & (\can_controller_0|Can_int|CAN_BTL|counter[2]~6_combout\ & ((\can_controller_0|Can_int|CAN_BTL|Add3~4_combout\) # 
-- (\can_controller_0|Can_int|CAN_BTL|BIT_TIMING~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|counter[0]~2_combout\,
	datab => \can_controller_0|Can_int|CAN_BTL|Add3~4_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|counter[2]~6_combout\,
	datad => \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~7_combout\,
	combout => \can_controller_0|Can_int|CAN_BTL|counter[2]~7_combout\);

-- Location: FF_X21_Y25_N3
\can_controller_0|Can_int|CAN_BTL|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \can_controller_0|Can_int|CAN_BRP|clk_eQ~clkctrl_outclk\,
	d => \can_controller_0|Can_int|CAN_BTL|counter[2]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|Can_int|CAN_BTL|counter\(2));

-- Location: LCCOMB_X21_Y25_N28
\can_controller_0|Can_int|CAN_BTL|Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|Equal0~1_combout\ = (\can_controller_0|CAN_CONT|TIMEREG|data_out\(11) & (\can_controller_0|Can_int|CAN_BTL|counter\(3) & (\can_controller_0|CAN_CONT|TIMEREG|data_out\(10) $ 
-- (!\can_controller_0|Can_int|CAN_BTL|counter\(2))))) # (!\can_controller_0|CAN_CONT|TIMEREG|data_out\(11) & (!\can_controller_0|Can_int|CAN_BTL|counter\(3) & (\can_controller_0|CAN_CONT|TIMEREG|data_out\(10) $ 
-- (!\can_controller_0|Can_int|CAN_BTL|counter\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_CONT|TIMEREG|data_out\(11),
	datab => \can_controller_0|CAN_CONT|TIMEREG|data_out\(10),
	datac => \can_controller_0|Can_int|CAN_BTL|counter\(3),
	datad => \can_controller_0|Can_int|CAN_BTL|counter\(2),
	combout => \can_controller_0|Can_int|CAN_BTL|Equal0~1_combout\);

-- Location: LCCOMB_X21_Y25_N30
\can_controller_0|Can_int|CAN_BTL|counter[4]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|counter[4]~10_combout\ = (\can_controller_0|Can_int|CAN_BTL|Equal0~2_combout\ & (!\can_controller_0|Can_int|CAN_BTL|Equal0~0_combout\ & ((\can_controller_0|Can_int|CAN_BTL|counter\(4)) # 
-- (!\can_controller_0|Can_int|CAN_BTL|BIT_TIMING~7_combout\)))) # (!\can_controller_0|Can_int|CAN_BTL|Equal0~2_combout\ & ((\can_controller_0|Can_int|CAN_BTL|counter\(4)) # ((!\can_controller_0|Can_int|CAN_BTL|BIT_TIMING~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|Equal0~2_combout\,
	datab => \can_controller_0|Can_int|CAN_BTL|counter\(4),
	datac => \can_controller_0|Can_int|CAN_BTL|Equal0~0_combout\,
	datad => \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~7_combout\,
	combout => \can_controller_0|Can_int|CAN_BTL|counter[4]~10_combout\);

-- Location: LCCOMB_X21_Y25_N16
\can_controller_0|Can_int|CAN_BTL|Add3~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|Add3~6_combout\ = (\can_controller_0|Can_int|CAN_BTL|counter\(3) & (!\can_controller_0|Can_int|CAN_BTL|Add3~5\)) # (!\can_controller_0|Can_int|CAN_BTL|counter\(3) & ((\can_controller_0|Can_int|CAN_BTL|Add3~5\) # (GND)))
-- \can_controller_0|Can_int|CAN_BTL|Add3~7\ = CARRY((!\can_controller_0|Can_int|CAN_BTL|Add3~5\) # (!\can_controller_0|Can_int|CAN_BTL|counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|counter\(3),
	datad => VCC,
	cin => \can_controller_0|Can_int|CAN_BTL|Add3~5\,
	combout => \can_controller_0|Can_int|CAN_BTL|Add3~6_combout\,
	cout => \can_controller_0|Can_int|CAN_BTL|Add3~7\);

-- Location: LCCOMB_X21_Y25_N18
\can_controller_0|Can_int|CAN_BTL|Add3~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|Add3~8_combout\ = \can_controller_0|Can_int|CAN_BTL|Add3~7\ $ (!\can_controller_0|Can_int|CAN_BTL|counter\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \can_controller_0|Can_int|CAN_BTL|counter\(4),
	cin => \can_controller_0|Can_int|CAN_BTL|Add3~7\,
	combout => \can_controller_0|Can_int|CAN_BTL|Add3~8_combout\);

-- Location: LCCOMB_X21_Y25_N6
\can_controller_0|Can_int|CAN_BTL|counter[4]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|counter[4]~11_combout\ = (\can_controller_0|Can_int|CAN_BTL|counter[4]~10_combout\ & (\can_controller_0|Can_int|CAN_BTL|counter[0]~2_combout\ & ((\can_controller_0|Can_int|CAN_BTL|Add3~8_combout\) # 
-- (\can_controller_0|Can_int|CAN_BTL|BIT_TIMING~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|counter[4]~10_combout\,
	datab => \can_controller_0|Can_int|CAN_BTL|Add3~8_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|counter[0]~2_combout\,
	datad => \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~7_combout\,
	combout => \can_controller_0|Can_int|CAN_BTL|counter[4]~11_combout\);

-- Location: FF_X21_Y25_N7
\can_controller_0|Can_int|CAN_BTL|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \can_controller_0|Can_int|CAN_BRP|clk_eQ~clkctrl_outclk\,
	d => \can_controller_0|Can_int|CAN_BTL|counter[4]~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|Can_int|CAN_BTL|counter\(4));

-- Location: LCCOMB_X21_Y25_N22
\can_controller_0|Can_int|CAN_BTL|Equal0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|Equal0~2_combout\ = (\can_controller_0|Can_int|CAN_BTL|Equal0~1_combout\ & (!\can_controller_0|CAN_CONT|TIMEREG|data_out\(13) & (\can_controller_0|CAN_CONT|TIMEREG|data_out\(12) $ 
-- (!\can_controller_0|Can_int|CAN_BTL|counter\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_CONT|TIMEREG|data_out\(12),
	datab => \can_controller_0|Can_int|CAN_BTL|Equal0~1_combout\,
	datac => \can_controller_0|CAN_CONT|TIMEREG|data_out\(13),
	datad => \can_controller_0|Can_int|CAN_BTL|counter\(4),
	combout => \can_controller_0|Can_int|CAN_BTL|Equal0~2_combout\);

-- Location: LCCOMB_X20_Y25_N10
\can_controller_0|Can_int|CAN_BTL|LessThan1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|LessThan1~1_combout\ = (!\can_controller_0|Can_int|CAN_BTL|counter\(4) & (\can_controller_0|Can_int|CAN_BTL|counter\(1) & (!\can_controller_0|Can_int|CAN_BTL|counter\(3) & !\can_controller_0|Can_int|CAN_BTL|counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|counter\(4),
	datab => \can_controller_0|Can_int|CAN_BTL|counter\(1),
	datac => \can_controller_0|Can_int|CAN_BTL|counter\(3),
	datad => \can_controller_0|Can_int|CAN_BTL|counter\(2),
	combout => \can_controller_0|Can_int|CAN_BTL|LessThan1~1_combout\);

-- Location: LCCOMB_X21_Y21_N26
\can_controller_0|CPU_INT|Mux108~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux108~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & (\can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~8_combout\)) # (!\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & 
-- ((\can_controller_0|CPU_INT|tx_data_id1_in_sig[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~8_combout\,
	datac => \can_controller_0|CPU_INT|tx_data_id1_in_sig[4]~4_combout\,
	datad => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	combout => \can_controller_0|CPU_INT|Mux108~0_combout\);

-- Location: LCCOMB_X21_Y21_N10
\can_controller_0|CPU_INT|Mux108~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux108~1_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\ & (((\can_controller_0|CAN_CONT|TIMEREG|data_out\(4))))) # (!\mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\ & 
-- ((\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & ((\can_controller_0|CAN_CONT|TIMEREG|data_out\(4)))) # (!\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & (\can_controller_0|CPU_INT|Mux108~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|Mux108~0_combout\,
	datab => \mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\,
	datac => \mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\,
	datad => \can_controller_0|CAN_CONT|TIMEREG|data_out\(4),
	combout => \can_controller_0|CPU_INT|Mux108~1_combout\);

-- Location: FF_X21_Y21_N11
\can_controller_0|CPU_INT|time_reg_in_sig[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux108~1_combout\,
	ena => \can_controller_0|CPU_INT|time_reg_in_sig[13]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|time_reg_in_sig\(4));

-- Location: FF_X25_Y19_N27
\can_controller_0|CAN_CONT|TIMEREG|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|time_reg_in_sig\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|time_reg_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_CONT|TIMEREG|data_out\(4));

-- Location: LCCOMB_X23_Y22_N4
\can_controller_0|Can_int|CAN_BTL|LessThan1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|LessThan1~2_combout\ = (\can_controller_0|CAN_CONT|TIMEREG|data_out\(14) & (\can_controller_0|CAN_CONT|TIMEREG|data_out\(0) $ (\can_controller_0|CAN_CONT|TIMEREG|data_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|CAN_CONT|TIMEREG|data_out\(0),
	datac => \can_controller_0|CAN_CONT|TIMEREG|data_out\(14),
	datad => \can_controller_0|CAN_CONT|TIMEREG|data_out\(4),
	combout => \can_controller_0|Can_int|CAN_BTL|LessThan1~2_combout\);

-- Location: LCCOMB_X23_Y21_N18
\can_controller_0|CPU_INT|Mux107~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux107~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & (\can_controller_0|CPU_INT|tx_data_id1_in_sig[1]~10_combout\)) # (!\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & 
-- ((\can_controller_0|CPU_INT|tx_data_id1_in_sig[5]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	datab => \can_controller_0|CPU_INT|tx_data_id1_in_sig[1]~10_combout\,
	datad => \can_controller_0|CPU_INT|tx_data_id1_in_sig[5]~6_combout\,
	combout => \can_controller_0|CPU_INT|Mux107~0_combout\);

-- Location: LCCOMB_X23_Y21_N4
\can_controller_0|CPU_INT|Mux107~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux107~1_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\ & (((\can_controller_0|CAN_CONT|TIMEREG|data_out\(5))))) # (!\mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\ & 
-- ((\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & ((\can_controller_0|CAN_CONT|TIMEREG|data_out\(5)))) # (!\mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\ & (\can_controller_0|CPU_INT|Mux107~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\,
	datab => \mm_interconnect_0|width_adapter_001|out_data[19]~4_combout\,
	datac => \can_controller_0|CPU_INT|Mux107~0_combout\,
	datad => \can_controller_0|CAN_CONT|TIMEREG|data_out\(5),
	combout => \can_controller_0|CPU_INT|Mux107~1_combout\);

-- Location: FF_X23_Y21_N5
\can_controller_0|CPU_INT|time_reg_in_sig[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux107~1_combout\,
	ena => \can_controller_0|CPU_INT|time_reg_in_sig[13]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|time_reg_in_sig\(5));

-- Location: FF_X23_Y22_N9
\can_controller_0|CAN_CONT|TIMEREG|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|time_reg_in_sig\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|time_reg_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_CONT|TIMEREG|data_out\(5));

-- Location: LCCOMB_X23_Y22_N30
\can_controller_0|Can_int|CAN_BTL|Add0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|Add0~1_combout\ = \can_controller_0|CAN_CONT|TIMEREG|data_out\(1) $ (\can_controller_0|CAN_CONT|TIMEREG|data_out\(5) $ (((\can_controller_0|CAN_CONT|TIMEREG|data_out\(0)) # 
-- (\can_controller_0|CAN_CONT|TIMEREG|data_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_CONT|TIMEREG|data_out\(1),
	datab => \can_controller_0|CAN_CONT|TIMEREG|data_out\(5),
	datac => \can_controller_0|CAN_CONT|TIMEREG|data_out\(0),
	datad => \can_controller_0|CAN_CONT|TIMEREG|data_out\(4),
	combout => \can_controller_0|Can_int|CAN_BTL|Add0~1_combout\);

-- Location: LCCOMB_X20_Y25_N4
\can_controller_0|Can_int|CAN_BTL|LessThan1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|LessThan1~3_combout\ = (\can_controller_0|Can_int|CAN_BTL|LessThan1~1_combout\ & ((\can_controller_0|CAN_CONT|TIMEREG|data_out\(15) & ((\can_controller_0|Can_int|CAN_BTL|LessThan1~2_combout\) # 
-- (!\can_controller_0|Can_int|CAN_BTL|Add0~1_combout\))) # (!\can_controller_0|CAN_CONT|TIMEREG|data_out\(15) & (\can_controller_0|Can_int|CAN_BTL|LessThan1~2_combout\ & !\can_controller_0|Can_int|CAN_BTL|Add0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|LessThan1~1_combout\,
	datab => \can_controller_0|CAN_CONT|TIMEREG|data_out\(15),
	datac => \can_controller_0|Can_int|CAN_BTL|LessThan1~2_combout\,
	datad => \can_controller_0|Can_int|CAN_BTL|Add0~1_combout\,
	combout => \can_controller_0|Can_int|CAN_BTL|LessThan1~3_combout\);

-- Location: LCCOMB_X17_Y22_N4
\can_controller_0|Can_int|CAN_bit_stream_processor|hard_sync_en~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|hard_sync_en~2_combout\ = (\rst_controller|r_sync_rst~q\) # (((!\can_controller_0|Can_int|CAN_BTL|Sample_point_i~q\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Selector89~0_combout\)) # 
-- (!\clk_clk~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \clk_clk~input_o\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector89~0_combout\,
	datad => \can_controller_0|Can_int|CAN_BTL|Sample_point_i~q\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|hard_sync_en~2_combout\);

-- Location: LCCOMB_X26_Y22_N10
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~8_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|ps.I_16645~combout\ & (((\can_controller_0|CAN_Msg|TXMSGID1|data_out\(15)) # 
-- (\can_controller_0|CAN_Msg|TXMSGID1|data_out\(14))) # (!\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datab => \can_controller_0|CAN_Msg|TXMSGID1|data_out\(15),
	datac => \can_controller_0|CAN_Msg|TXMSGID1|data_out\(14),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.I_16645~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~8_combout\);

-- Location: LCCOMB_X18_Y24_N10
\can_controller_0|Can_int|CAN_bit_stream_processor|hard_sync_en\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|hard_sync_en~combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|hard_sync_en~2_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|hard_sync_en~combout\))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|hard_sync_en~2_combout\ & (!\can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|hard_sync_en~2_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~8_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|hard_sync_en~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|hard_sync_en~combout\);

-- Location: LCCOMB_X23_Y22_N2
\can_controller_0|Can_int|CAN_BTL|Add0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|Add0~0_combout\ = (\can_controller_0|CAN_CONT|TIMEREG|data_out\(1) & ((\can_controller_0|CAN_CONT|TIMEREG|data_out\(5)) # ((\can_controller_0|CAN_CONT|TIMEREG|data_out\(0)) # 
-- (\can_controller_0|CAN_CONT|TIMEREG|data_out\(4))))) # (!\can_controller_0|CAN_CONT|TIMEREG|data_out\(1) & (\can_controller_0|CAN_CONT|TIMEREG|data_out\(5) & ((\can_controller_0|CAN_CONT|TIMEREG|data_out\(0)) # 
-- (\can_controller_0|CAN_CONT|TIMEREG|data_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_CONT|TIMEREG|data_out\(1),
	datab => \can_controller_0|CAN_CONT|TIMEREG|data_out\(5),
	datac => \can_controller_0|CAN_CONT|TIMEREG|data_out\(0),
	datad => \can_controller_0|CAN_CONT|TIMEREG|data_out\(4),
	combout => \can_controller_0|Can_int|CAN_BTL|Add0~0_combout\);

-- Location: LCCOMB_X20_Y25_N26
\can_controller_0|Can_int|CAN_BTL|Equal4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|Equal4~0_combout\ = \can_controller_0|Can_int|CAN_BTL|counter\(3) $ (((\can_controller_0|CAN_CONT|TIMEREG|data_out\(6) & ((\can_controller_0|Can_int|CAN_BTL|Add0~0_combout\) # 
-- (\can_controller_0|CAN_CONT|TIMEREG|data_out\(2)))) # (!\can_controller_0|CAN_CONT|TIMEREG|data_out\(6) & (\can_controller_0|Can_int|CAN_BTL|Add0~0_combout\ & \can_controller_0|CAN_CONT|TIMEREG|data_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|counter\(3),
	datab => \can_controller_0|CAN_CONT|TIMEREG|data_out\(6),
	datac => \can_controller_0|Can_int|CAN_BTL|Add0~0_combout\,
	datad => \can_controller_0|CAN_CONT|TIMEREG|data_out\(2),
	combout => \can_controller_0|Can_int|CAN_BTL|Equal4~0_combout\);

-- Location: LCCOMB_X20_Y25_N20
\can_controller_0|Can_int|CAN_BTL|Equal4~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|Equal4~1_combout\ = \can_controller_0|Can_int|CAN_BTL|counter\(2) $ (\can_controller_0|Can_int|CAN_BTL|Add0~0_combout\ $ (\can_controller_0|CAN_CONT|TIMEREG|data_out\(6) $ 
-- (\can_controller_0|CAN_CONT|TIMEREG|data_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|counter\(2),
	datab => \can_controller_0|Can_int|CAN_BTL|Add0~0_combout\,
	datac => \can_controller_0|CAN_CONT|TIMEREG|data_out\(6),
	datad => \can_controller_0|CAN_CONT|TIMEREG|data_out\(2),
	combout => \can_controller_0|Can_int|CAN_BTL|Equal4~1_combout\);

-- Location: LCCOMB_X17_Y25_N22
\can_controller_0|Can_int|CAN_BTL|BIT_TIMING~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~0_combout\ = (!\can_controller_0|Can_int|CAN_BTL|Sample_point_i~q\ & (\can_controller_0|CAN_CONT|TIMEREG|data_out\(0) $ (\can_controller_0|CAN_CONT|TIMEREG|data_out\(4) $ 
-- (\can_controller_0|Can_int|CAN_BTL|counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_CONT|TIMEREG|data_out\(0),
	datab => \can_controller_0|CAN_CONT|TIMEREG|data_out\(4),
	datac => \can_controller_0|Can_int|CAN_BTL|Sample_point_i~q\,
	datad => \can_controller_0|Can_int|CAN_BTL|counter\(0),
	combout => \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~0_combout\);

-- Location: LCCOMB_X20_Y25_N16
\can_controller_0|Can_int|CAN_BTL|BIT_TIMING~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~1_combout\ = (!\can_controller_0|Can_int|CAN_BTL|counter\(4) & (\can_controller_0|Can_int|CAN_BTL|counter\(1) $ (\can_controller_0|Can_int|CAN_BTL|Add0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|counter\(4),
	datab => \can_controller_0|Can_int|CAN_BTL|counter\(1),
	datad => \can_controller_0|Can_int|CAN_BTL|Add0~1_combout\,
	combout => \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~1_combout\);

-- Location: LCCOMB_X17_Y25_N6
\can_controller_0|Can_int|CAN_BTL|BIT_TIMING~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~2_combout\ = (!\can_controller_0|Can_int|CAN_BTL|Equal4~0_combout\ & (!\can_controller_0|Can_int|CAN_BTL|Equal4~1_combout\ & (\can_controller_0|Can_int|CAN_BTL|BIT_TIMING~0_combout\ & 
-- \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|Equal4~0_combout\,
	datab => \can_controller_0|Can_int|CAN_BTL|Equal4~1_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~0_combout\,
	datad => \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~1_combout\,
	combout => \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~2_combout\);

-- Location: LCCOMB_X17_Y25_N0
\can_controller_0|Can_int|CAN_BTL|SYNC_ENABLE~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|SYNC_ENABLE~0_combout\ = (\can_controller_0|Can_int|CAN_BTL|SYNC_ENABLE~q\ & ((\rx_export~input_o\) # ((!\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\)))) # (!\can_controller_0|Can_int|CAN_BTL|SYNC_ENABLE~q\ & 
-- (((\can_controller_0|Can_int|CAN_BTL|BIT_TIMING~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_export~input_o\,
	datab => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|SYNC_ENABLE~q\,
	datad => \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~2_combout\,
	combout => \can_controller_0|Can_int|CAN_BTL|SYNC_ENABLE~0_combout\);

-- Location: FF_X17_Y25_N1
\can_controller_0|Can_int|CAN_BTL|SYNC_ENABLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \can_controller_0|Can_int|CAN_BRP|clk_eQ~clkctrl_outclk\,
	d => \can_controller_0|Can_int|CAN_BTL|SYNC_ENABLE~0_combout\,
	ena => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|Can_int|CAN_BTL|SYNC_ENABLE~q\);

-- Location: LCCOMB_X17_Y25_N2
\can_controller_0|Can_int|CAN_BTL|TRANSMIT_POINT~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|TRANSMIT_POINT~0_combout\ = (!\rx_export~input_o\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|hard_sync_en~combout\ & 
-- \can_controller_0|Can_int|CAN_BTL|SYNC_ENABLE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rx_export~input_o\,
	datab => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|hard_sync_en~combout\,
	datad => \can_controller_0|Can_int|CAN_BTL|SYNC_ENABLE~q\,
	combout => \can_controller_0|Can_int|CAN_BTL|TRANSMIT_POINT~0_combout\);

-- Location: LCCOMB_X20_Y25_N24
\can_controller_0|Can_int|CAN_BTL|LessThan1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|LessThan1~0_combout\ = (!\can_controller_0|CAN_CONT|TIMEREG|data_out\(2) & (!\can_controller_0|Can_int|CAN_BTL|Add0~0_combout\ & !\can_controller_0|CAN_CONT|TIMEREG|data_out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_CONT|TIMEREG|data_out\(2),
	datab => \can_controller_0|Can_int|CAN_BTL|Add0~0_combout\,
	datad => \can_controller_0|CAN_CONT|TIMEREG|data_out\(6),
	combout => \can_controller_0|Can_int|CAN_BTL|LessThan1~0_combout\);

-- Location: LCCOMB_X20_Y25_N6
\can_controller_0|Can_int|CAN_BTL|TRANSMIT_POINT~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|TRANSMIT_POINT~1_combout\ = (\can_controller_0|Can_int|CAN_BTL|TRANSMIT_POINT~0_combout\ & ((\can_controller_0|Can_int|CAN_BTL|counter\(0)) # ((!\can_controller_0|Can_int|CAN_BTL|LessThan1~0_combout\) # 
-- (!\can_controller_0|Can_int|CAN_BTL|LessThan1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|counter\(0),
	datab => \can_controller_0|Can_int|CAN_BTL|LessThan1~3_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|TRANSMIT_POINT~0_combout\,
	datad => \can_controller_0|Can_int|CAN_BTL|LessThan1~0_combout\,
	combout => \can_controller_0|Can_int|CAN_BTL|TRANSMIT_POINT~1_combout\);

-- Location: LCCOMB_X17_Y25_N16
\can_controller_0|Can_int|CAN_BTL|TRANSMIT_POINT~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|TRANSMIT_POINT~2_combout\ = (\can_controller_0|Can_int|CAN_BTL|TRANSMIT_POINT~1_combout\) # ((\can_controller_0|Can_int|CAN_BTL|Equal0~2_combout\ & (!\can_controller_0|Can_int|CAN_BTL|TRANSMIT_POINT~q\ & 
-- \can_controller_0|Can_int|CAN_BTL|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|Equal0~2_combout\,
	datab => \can_controller_0|Can_int|CAN_BTL|TRANSMIT_POINT~1_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|TRANSMIT_POINT~q\,
	datad => \can_controller_0|Can_int|CAN_BTL|Equal0~0_combout\,
	combout => \can_controller_0|Can_int|CAN_BTL|TRANSMIT_POINT~2_combout\);

-- Location: FF_X17_Y25_N17
\can_controller_0|Can_int|CAN_BTL|TRANSMIT_POINT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \can_controller_0|Can_int|CAN_BRP|clk_eQ~clkctrl_outclk\,
	d => \can_controller_0|Can_int|CAN_BTL|TRANSMIT_POINT~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|Can_int|CAN_BTL|TRANSMIT_POINT~q\);

-- Location: LCCOMB_X17_Y25_N8
\can_controller_0|Can_int|CAN_BTL|BIT_TIMING~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~7_combout\ = (\can_controller_0|Can_int|CAN_BTL|Sample_point_i~q\) # (\can_controller_0|Can_int|CAN_BTL|TRANSMIT_POINT~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \can_controller_0|Can_int|CAN_BTL|Sample_point_i~q\,
	datad => \can_controller_0|Can_int|CAN_BTL|TRANSMIT_POINT~q\,
	combout => \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~7_combout\);

-- Location: LCCOMB_X21_Y25_N4
\can_controller_0|Can_int|CAN_BTL|counter[4]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|counter[4]~8_combout\ = (\can_controller_0|Can_int|CAN_BTL|counter[0]~2_combout\ & ((!\can_controller_0|Can_int|CAN_BTL|Equal0~0_combout\) # (!\can_controller_0|Can_int|CAN_BTL|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|Equal0~2_combout\,
	datab => \can_controller_0|Can_int|CAN_BTL|Equal0~0_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|counter[0]~2_combout\,
	combout => \can_controller_0|Can_int|CAN_BTL|counter[4]~8_combout\);

-- Location: LCCOMB_X21_Y25_N20
\can_controller_0|Can_int|CAN_BTL|counter[3]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|counter[3]~9_combout\ = (\can_controller_0|Can_int|CAN_BTL|counter[4]~8_combout\ & ((\can_controller_0|Can_int|CAN_BTL|BIT_TIMING~7_combout\ & (\can_controller_0|Can_int|CAN_BTL|counter\(3))) # 
-- (!\can_controller_0|Can_int|CAN_BTL|BIT_TIMING~7_combout\ & ((\can_controller_0|Can_int|CAN_BTL|Add3~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~7_combout\,
	datab => \can_controller_0|Can_int|CAN_BTL|counter[4]~8_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|counter\(3),
	datad => \can_controller_0|Can_int|CAN_BTL|Add3~6_combout\,
	combout => \can_controller_0|Can_int|CAN_BTL|counter[3]~9_combout\);

-- Location: FF_X21_Y25_N21
\can_controller_0|Can_int|CAN_BTL|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \can_controller_0|Can_int|CAN_BRP|clk_eQ~clkctrl_outclk\,
	d => \can_controller_0|Can_int|CAN_BTL|counter[3]~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|Can_int|CAN_BTL|counter\(3));

-- Location: LCCOMB_X20_Y25_N12
\can_controller_0|Can_int|CAN_BTL|LessThan0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|LessThan0~0_combout\ = (\can_controller_0|Can_int|CAN_BTL|counter\(3) & ((\can_controller_0|CAN_CONT|TIMEREG|data_out\(6) & (!\can_controller_0|Can_int|CAN_BTL|Add0~0_combout\ & 
-- !\can_controller_0|CAN_CONT|TIMEREG|data_out\(2))) # (!\can_controller_0|CAN_CONT|TIMEREG|data_out\(6) & ((!\can_controller_0|CAN_CONT|TIMEREG|data_out\(2)) # (!\can_controller_0|Can_int|CAN_BTL|Add0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|counter\(3),
	datab => \can_controller_0|CAN_CONT|TIMEREG|data_out\(6),
	datac => \can_controller_0|Can_int|CAN_BTL|Add0~0_combout\,
	datad => \can_controller_0|CAN_CONT|TIMEREG|data_out\(2),
	combout => \can_controller_0|Can_int|CAN_BTL|LessThan0~0_combout\);

-- Location: LCCOMB_X26_Y22_N8
\can_controller_0|Can_int|CAN_bit_stream_processor|bus_drive~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bus_drive~0_combout\ = (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|ps.I_16645~combout\ & ((\can_controller_0|CAN_Msg|TXMSGID1|data_out\(15)) 
-- # (\can_controller_0|CAN_Msg|TXMSGID1|data_out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datab => \can_controller_0|CAN_Msg|TXMSGID1|data_out\(15),
	datac => \can_controller_0|CAN_Msg|TXMSGID1|data_out\(14),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.I_16645~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bus_drive~0_combout\);

-- Location: LCCOMB_X18_Y22_N24
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector101~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector101~2_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|field.INTERMISSION_11083~combout\ & 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|field.PASSIVE_ERROR_FLAG_11751~combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\) # (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector101~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|field.INTERMISSION_11083~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector101~3_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|field.PASSIVE_ERROR_FLAG_11751~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector101~2_combout\);

-- Location: LCCOMB_X17_Y22_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|bus_drive~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bus_drive~1_combout\ = ((!\can_controller_0|Can_int|CAN_bit_stream_processor|Selector101~2_combout\ & ((!\can_controller_0|Can_int|CAN_bit_stream_processor|bus_drive~0_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Selector89~0_combout\)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector89~0_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bus_drive~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector101~2_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bus_drive~1_combout\);

-- Location: LCCOMB_X20_Y20_N28
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~2_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal14~0_combout\ & (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal15~0_combout\ & 
-- !\can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal14~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal15~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~1_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~2_combout\);

-- Location: LCCOMB_X18_Y21_N24
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector88~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector88~1_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(3) & (\can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\ & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION_10916~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(3),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION_10916~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector88~1_combout\);

-- Location: LCCOMB_X18_Y23_N26
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector88~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector88~2_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|ps.RCV_16641~combout\ & (((!\can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~0_combout\ & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|field.ERROR_DELIMITER_11584~combout\))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|ps.RCV_16641~combout\ & 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~0_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.RCV_16641~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|field.ERROR_DELIMITER_11584~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector88~2_combout\);

-- Location: LCCOMB_X18_Y23_N0
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector88~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector88~0_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Equal6~0_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|field.ERROR_DELIMITER_11584~combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|ps.RCV_16641~combout\) # (\can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.RCV_16641~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal6~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|field.ERROR_DELIMITER_11584~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector88~0_combout\);

-- Location: LCCOMB_X18_Y23_N28
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector88~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector88~3_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector88~1_combout\) # ((\can_controller_0|Can_int|CAN_bit_stream_processor|Selector88~0_combout\) # 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter\(0) & \can_controller_0|Can_int|CAN_bit_stream_processor|Selector88~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter\(0),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector88~1_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector88~2_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector88~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector88~3_combout\);

-- Location: LCCOMB_X17_Y22_N8
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector88~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector88~4_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector88~3_combout\) # ((\can_controller_0|Can_int|CAN_bit_stream_processor|Selector56~0_combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~2_combout\ & !\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector56~0_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector88~3_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~2_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector88~4_combout\);

-- Location: LCCOMB_X19_Y22_N18
\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~8_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~7_combout\) # ((\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~5_combout\) # 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|Equal17~1_combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal17~1_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~7_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~5_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~8_combout\);

-- Location: LCCOMB_X19_Y22_N14
\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~14_combout\ = (!\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(14) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan27~6_combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~combout\))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan27~6_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux2~41_combout\,
	datab => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(14),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan27~6_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~14_combout\);

-- Location: LCCOMB_X18_Y18_N4
\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~12_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~4_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~combout\) # 
-- ((!\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~10_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~4_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~11_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~10_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~12_combout\);

-- Location: LCCOMB_X19_Y22_N12
\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~13_combout\ = (\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(14) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~12_combout\) # 
-- ((!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~4_combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~12_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~4_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Mux3~13_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(14),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~13_combout\);

-- Location: LCCOMB_X19_Y22_N24
\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~15_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~8_combout\) # ((\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~9_combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~14_combout\) # (\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~9_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~8_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~14_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~13_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~15_combout\);

-- Location: LCCOMB_X17_Y22_N2
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector88~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector88~5_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector88~4_combout\) # ((\can_controller_0|Can_int|CAN_bit_stream_processor|Selector56~0_combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~2_combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector56~0_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~2_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector88~4_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~15_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector88~5_combout\);

-- Location: LCCOMB_X17_Y22_N18
\can_controller_0|Can_int|CAN_bit_stream_processor|bus_drive\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bus_drive~combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bus_drive~1_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|bus_drive~combout\))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bus_drive~1_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector88~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bus_drive~1_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector88~5_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bus_drive~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bus_drive~combout\);

-- Location: LCCOMB_X20_Y25_N14
\can_controller_0|Can_int|CAN_BTL|BIT_TIMING~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~6_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bus_drive~combout\) # (\can_controller_0|Can_int|CAN_BTL|counter\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bus_drive~combout\,
	datad => \can_controller_0|Can_int|CAN_BTL|counter\(4),
	combout => \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~6_combout\);

-- Location: LCCOMB_X23_Y22_N12
\can_controller_0|Can_int|CAN_BTL|Add0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|Add0~2_combout\ = \can_controller_0|CAN_CONT|TIMEREG|data_out\(0) $ (\can_controller_0|CAN_CONT|TIMEREG|data_out\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \can_controller_0|CAN_CONT|TIMEREG|data_out\(0),
	datad => \can_controller_0|CAN_CONT|TIMEREG|data_out\(4),
	combout => \can_controller_0|Can_int|CAN_BTL|Add0~2_combout\);

-- Location: LCCOMB_X20_Y25_N8
\can_controller_0|Can_int|CAN_BTL|BIT_TIMING~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~4_combout\ = (\can_controller_0|Can_int|CAN_BTL|counter\(1) & (\can_controller_0|Can_int|CAN_BTL|counter\(0) & (\can_controller_0|Can_int|CAN_BTL|Add0~2_combout\ & 
-- !\can_controller_0|Can_int|CAN_BTL|Add0~1_combout\))) # (!\can_controller_0|Can_int|CAN_BTL|counter\(1) & (((\can_controller_0|Can_int|CAN_BTL|counter\(0) & \can_controller_0|Can_int|CAN_BTL|Add0~2_combout\)) # 
-- (!\can_controller_0|Can_int|CAN_BTL|Add0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|counter\(0),
	datab => \can_controller_0|Can_int|CAN_BTL|counter\(1),
	datac => \can_controller_0|Can_int|CAN_BTL|Add0~2_combout\,
	datad => \can_controller_0|Can_int|CAN_BTL|Add0~1_combout\,
	combout => \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~4_combout\);

-- Location: LCCOMB_X20_Y25_N30
\can_controller_0|Can_int|CAN_BTL|BIT_TIMING~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~3_combout\ = (\can_controller_0|Can_int|CAN_BTL|counter\(2) & (\can_controller_0|Can_int|CAN_BTL|Add0~0_combout\ $ (\can_controller_0|CAN_CONT|TIMEREG|data_out\(6) $ 
-- (!\can_controller_0|CAN_CONT|TIMEREG|data_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|counter\(2),
	datab => \can_controller_0|Can_int|CAN_BTL|Add0~0_combout\,
	datac => \can_controller_0|CAN_CONT|TIMEREG|data_out\(6),
	datad => \can_controller_0|CAN_CONT|TIMEREG|data_out\(2),
	combout => \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~3_combout\);

-- Location: LCCOMB_X20_Y25_N18
\can_controller_0|Can_int|CAN_BTL|BIT_TIMING~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~5_combout\ = (!\can_controller_0|Can_int|CAN_BTL|Equal4~0_combout\ & ((\can_controller_0|Can_int|CAN_BTL|BIT_TIMING~3_combout\) # ((\can_controller_0|Can_int|CAN_BTL|BIT_TIMING~4_combout\ & 
-- !\can_controller_0|Can_int|CAN_BTL|Equal4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|Equal4~0_combout\,
	datab => \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~4_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~3_combout\,
	datad => \can_controller_0|Can_int|CAN_BTL|Equal4~1_combout\,
	combout => \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~5_combout\);

-- Location: LCCOMB_X20_Y25_N0
\can_controller_0|Can_int|CAN_BTL|counter[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|counter[0]~2_combout\ = ((!\can_controller_0|Can_int|CAN_BTL|LessThan0~0_combout\ & (!\can_controller_0|Can_int|CAN_BTL|BIT_TIMING~6_combout\ & !\can_controller_0|Can_int|CAN_BTL|BIT_TIMING~5_combout\))) # 
-- (!\can_controller_0|Can_int|CAN_BTL|TRANSMIT_POINT~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|LessThan0~0_combout\,
	datab => \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~6_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|TRANSMIT_POINT~0_combout\,
	datad => \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~5_combout\,
	combout => \can_controller_0|Can_int|CAN_BTL|counter[0]~2_combout\);

-- Location: LCCOMB_X19_Y25_N26
\can_controller_0|Can_int|CAN_BTL|Qcounter[4]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|Qcounter[4]~11_combout\ = (!\can_controller_0|Can_int|CAN_BTL|BIT_TIMING~14_combout\ & (\can_controller_0|Can_int|CAN_BTL|seg1~0_combout\ & \can_controller_0|Can_int|CAN_BTL|counter[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~14_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|seg1~0_combout\,
	datad => \can_controller_0|Can_int|CAN_BTL|counter[0]~2_combout\,
	combout => \can_controller_0|Can_int|CAN_BTL|Qcounter[4]~11_combout\);

-- Location: LCCOMB_X18_Y25_N0
\can_controller_0|Can_int|CAN_BTL|Add5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|Add5~0_combout\ = \can_controller_0|Can_int|CAN_BTL|Qcounter\(0) $ (GND)
-- \can_controller_0|Can_int|CAN_BTL|Add5~1\ = CARRY(!\can_controller_0|Can_int|CAN_BTL|Qcounter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_BTL|Qcounter\(0),
	datad => VCC,
	combout => \can_controller_0|Can_int|CAN_BTL|Add5~0_combout\,
	cout => \can_controller_0|Can_int|CAN_BTL|Add5~1\);

-- Location: LCCOMB_X18_Y25_N2
\can_controller_0|Can_int|CAN_BTL|Add5~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|Add5~2_combout\ = (\can_controller_0|Can_int|CAN_BTL|Qcounter\(1) & (!\can_controller_0|Can_int|CAN_BTL|Add5~1\)) # (!\can_controller_0|Can_int|CAN_BTL|Qcounter\(1) & ((\can_controller_0|Can_int|CAN_BTL|Add5~1\) # (GND)))
-- \can_controller_0|Can_int|CAN_BTL|Add5~3\ = CARRY((!\can_controller_0|Can_int|CAN_BTL|Add5~1\) # (!\can_controller_0|Can_int|CAN_BTL|Qcounter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|Qcounter\(1),
	datad => VCC,
	cin => \can_controller_0|Can_int|CAN_BTL|Add5~1\,
	combout => \can_controller_0|Can_int|CAN_BTL|Add5~2_combout\,
	cout => \can_controller_0|Can_int|CAN_BTL|Add5~3\);

-- Location: LCCOMB_X18_Y25_N18
\can_controller_0|Can_int|CAN_BTL|Qcounter[1]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|Qcounter[1]~17_combout\ = (\can_controller_0|Can_int|CAN_BTL|Sample_point_i~q\ & (((\can_controller_0|Can_int|CAN_BTL|Qcounter\(1))))) # (!\can_controller_0|Can_int|CAN_BTL|Sample_point_i~q\ & 
-- ((\can_controller_0|Can_int|CAN_BTL|TRANSMIT_POINT~q\ & ((\can_controller_0|Can_int|CAN_BTL|Qcounter\(1)))) # (!\can_controller_0|Can_int|CAN_BTL|TRANSMIT_POINT~q\ & (\can_controller_0|Can_int|CAN_BTL|Add5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|Sample_point_i~q\,
	datab => \can_controller_0|Can_int|CAN_BTL|Add5~2_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|TRANSMIT_POINT~q\,
	datad => \can_controller_0|Can_int|CAN_BTL|Qcounter\(1),
	combout => \can_controller_0|Can_int|CAN_BTL|Qcounter[1]~17_combout\);

-- Location: LCCOMB_X18_Y25_N10
\can_controller_0|Can_int|CAN_BTL|Qcounter[1]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|Qcounter[1]~13_combout\ = (!\can_controller_0|Can_int|CAN_BTL|BIT_TIMING~14_combout\ & (\can_controller_0|Can_int|CAN_BTL|seg1~0_combout\ & (\can_controller_0|Can_int|CAN_BTL|counter[0]~2_combout\ & 
-- \can_controller_0|Can_int|CAN_BTL|Qcounter[1]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~14_combout\,
	datab => \can_controller_0|Can_int|CAN_BTL|seg1~0_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|counter[0]~2_combout\,
	datad => \can_controller_0|Can_int|CAN_BTL|Qcounter[1]~17_combout\,
	combout => \can_controller_0|Can_int|CAN_BTL|Qcounter[1]~13_combout\);

-- Location: FF_X18_Y25_N11
\can_controller_0|Can_int|CAN_BTL|Qcounter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \can_controller_0|Can_int|CAN_BRP|clk_eQ~clkctrl_outclk\,
	d => \can_controller_0|Can_int|CAN_BTL|Qcounter[1]~13_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|Can_int|CAN_BTL|Qcounter\(1));

-- Location: LCCOMB_X18_Y25_N4
\can_controller_0|Can_int|CAN_BTL|Add5~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|Add5~4_combout\ = (\can_controller_0|Can_int|CAN_BTL|Qcounter\(2) & (\can_controller_0|Can_int|CAN_BTL|Add5~3\ $ (GND))) # (!\can_controller_0|Can_int|CAN_BTL|Qcounter\(2) & (!\can_controller_0|Can_int|CAN_BTL|Add5~3\ & 
-- VCC))
-- \can_controller_0|Can_int|CAN_BTL|Add5~5\ = CARRY((\can_controller_0|Can_int|CAN_BTL|Qcounter\(2) & !\can_controller_0|Can_int|CAN_BTL|Add5~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|Qcounter\(2),
	datad => VCC,
	cin => \can_controller_0|Can_int|CAN_BTL|Add5~3\,
	combout => \can_controller_0|Can_int|CAN_BTL|Add5~4_combout\,
	cout => \can_controller_0|Can_int|CAN_BTL|Add5~5\);

-- Location: LCCOMB_X18_Y25_N6
\can_controller_0|Can_int|CAN_BTL|Add5~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|Add5~6_combout\ = (\can_controller_0|Can_int|CAN_BTL|Qcounter\(3) & (!\can_controller_0|Can_int|CAN_BTL|Add5~5\)) # (!\can_controller_0|Can_int|CAN_BTL|Qcounter\(3) & ((\can_controller_0|Can_int|CAN_BTL|Add5~5\) # (GND)))
-- \can_controller_0|Can_int|CAN_BTL|Add5~7\ = CARRY((!\can_controller_0|Can_int|CAN_BTL|Add5~5\) # (!\can_controller_0|Can_int|CAN_BTL|Qcounter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_BTL|Qcounter\(3),
	datad => VCC,
	cin => \can_controller_0|Can_int|CAN_BTL|Add5~5\,
	combout => \can_controller_0|Can_int|CAN_BTL|Add5~6_combout\,
	cout => \can_controller_0|Can_int|CAN_BTL|Add5~7\);

-- Location: LCCOMB_X18_Y25_N22
\can_controller_0|Can_int|CAN_BTL|Qcounter[3]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|Qcounter[3]~15_combout\ = (\can_controller_0|Can_int|CAN_BTL|Sample_point_i~q\ & (((\can_controller_0|Can_int|CAN_BTL|Qcounter\(3))))) # (!\can_controller_0|Can_int|CAN_BTL|Sample_point_i~q\ & 
-- ((\can_controller_0|Can_int|CAN_BTL|TRANSMIT_POINT~q\ & ((\can_controller_0|Can_int|CAN_BTL|Qcounter\(3)))) # (!\can_controller_0|Can_int|CAN_BTL|TRANSMIT_POINT~q\ & (\can_controller_0|Can_int|CAN_BTL|Add5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|Sample_point_i~q\,
	datab => \can_controller_0|Can_int|CAN_BTL|Add5~6_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|TRANSMIT_POINT~q\,
	datad => \can_controller_0|Can_int|CAN_BTL|Qcounter\(3),
	combout => \can_controller_0|Can_int|CAN_BTL|Qcounter[3]~15_combout\);

-- Location: LCCOMB_X18_Y25_N20
\can_controller_0|Can_int|CAN_BTL|Qcounter[3]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|Qcounter[3]~9_combout\ = (\can_controller_0|Can_int|CAN_BTL|Qcounter[3]~15_combout\ & (\can_controller_0|Can_int|CAN_BTL|seg1~0_combout\ & (\can_controller_0|Can_int|CAN_BTL|counter[0]~2_combout\ & 
-- !\can_controller_0|Can_int|CAN_BTL|BIT_TIMING~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|Qcounter[3]~15_combout\,
	datab => \can_controller_0|Can_int|CAN_BTL|seg1~0_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|counter[0]~2_combout\,
	datad => \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~14_combout\,
	combout => \can_controller_0|Can_int|CAN_BTL|Qcounter[3]~9_combout\);

-- Location: FF_X18_Y25_N21
\can_controller_0|Can_int|CAN_BTL|Qcounter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \can_controller_0|Can_int|CAN_BRP|clk_eQ~clkctrl_outclk\,
	d => \can_controller_0|Can_int|CAN_BTL|Qcounter[3]~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|Can_int|CAN_BTL|Qcounter\(3));

-- Location: LCCOMB_X18_Y25_N8
\can_controller_0|Can_int|CAN_BTL|Add5~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|Add5~8_combout\ = \can_controller_0|Can_int|CAN_BTL|Qcounter\(4) $ (!\can_controller_0|Can_int|CAN_BTL|Add5~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_BTL|Qcounter\(4),
	cin => \can_controller_0|Can_int|CAN_BTL|Add5~7\,
	combout => \can_controller_0|Can_int|CAN_BTL|Add5~8_combout\);

-- Location: LCCOMB_X19_Y25_N12
\can_controller_0|Can_int|CAN_BTL|Qcounter[4]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|Qcounter[4]~12_combout\ = (\can_controller_0|Can_int|CAN_BTL|Qcounter[4]~11_combout\ & ((\can_controller_0|Can_int|CAN_BTL|BIT_TIMING~7_combout\ & ((\can_controller_0|Can_int|CAN_BTL|Qcounter\(4)))) # 
-- (!\can_controller_0|Can_int|CAN_BTL|BIT_TIMING~7_combout\ & (\can_controller_0|Can_int|CAN_BTL|Add5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|Qcounter[4]~11_combout\,
	datab => \can_controller_0|Can_int|CAN_BTL|Add5~8_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|Qcounter\(4),
	datad => \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~7_combout\,
	combout => \can_controller_0|Can_int|CAN_BTL|Qcounter[4]~12_combout\);

-- Location: FF_X19_Y25_N13
\can_controller_0|Can_int|CAN_BTL|Qcounter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \can_controller_0|Can_int|CAN_BRP|clk_eQ~clkctrl_outclk\,
	d => \can_controller_0|Can_int|CAN_BTL|Qcounter[4]~12_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|Can_int|CAN_BTL|Qcounter\(4));

-- Location: LCCOMB_X19_Y25_N20
\can_controller_0|Can_int|CAN_BTL|BIT_TIMING~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~11_combout\ = (\can_controller_0|Can_int|CAN_BTL|Qcounter\(4)) # ((\can_controller_0|Can_int|CAN_BTL|Qcounter\(3)) # ((!\can_controller_0|Can_int|CAN_BTL|seg2~q\) # 
-- (!\can_controller_0|Can_int|CAN_BTL|TRANSMIT_POINT~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|Qcounter\(4),
	datab => \can_controller_0|Can_int|CAN_BTL|Qcounter\(3),
	datac => \can_controller_0|Can_int|CAN_BTL|TRANSMIT_POINT~q\,
	datad => \can_controller_0|Can_int|CAN_BTL|seg2~q\,
	combout => \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~11_combout\);

-- Location: LCCOMB_X23_Y22_N10
\can_controller_0|Can_int|CAN_BTL|Add1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|Add1~1_combout\ = \can_controller_0|CAN_CONT|TIMEREG|data_out\(9) $ (\can_controller_0|Can_int|CAN_BTL|Add0~1_combout\ $ (((\can_controller_0|Can_int|CAN_BTL|Add0~2_combout\) # 
-- (\can_controller_0|CAN_CONT|TIMEREG|data_out\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|Add0~2_combout\,
	datab => \can_controller_0|CAN_CONT|TIMEREG|data_out\(8),
	datac => \can_controller_0|CAN_CONT|TIMEREG|data_out\(9),
	datad => \can_controller_0|Can_int|CAN_BTL|Add0~1_combout\,
	combout => \can_controller_0|Can_int|CAN_BTL|Add1~1_combout\);

-- Location: LCCOMB_X23_Y22_N0
\can_controller_0|Can_int|CAN_BTL|Add1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|Add1~0_combout\ = \can_controller_0|CAN_CONT|TIMEREG|data_out\(8) $ (\can_controller_0|CAN_CONT|TIMEREG|data_out\(0) $ (\can_controller_0|CAN_CONT|TIMEREG|data_out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|CAN_CONT|TIMEREG|data_out\(8),
	datac => \can_controller_0|CAN_CONT|TIMEREG|data_out\(0),
	datad => \can_controller_0|CAN_CONT|TIMEREG|data_out\(4),
	combout => \can_controller_0|Can_int|CAN_BTL|Add1~0_combout\);

-- Location: LCCOMB_X19_Y25_N14
\can_controller_0|Can_int|CAN_BTL|BIT_TIMING~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~12_combout\ = (\can_controller_0|Can_int|CAN_BTL|Add1~0_combout\ & ((\can_controller_0|Can_int|CAN_BTL|Qcounter\(0)) # (\can_controller_0|Can_int|CAN_BTL|Qcounter\(1) $ 
-- (!\can_controller_0|Can_int|CAN_BTL|Add1~1_combout\)))) # (!\can_controller_0|Can_int|CAN_BTL|Add1~0_combout\ & ((\can_controller_0|Can_int|CAN_BTL|Qcounter\(1) $ (\can_controller_0|Can_int|CAN_BTL|Add1~1_combout\)) # 
-- (!\can_controller_0|Can_int|CAN_BTL|Qcounter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|Qcounter\(1),
	datab => \can_controller_0|Can_int|CAN_BTL|Add1~1_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|Add1~0_combout\,
	datad => \can_controller_0|Can_int|CAN_BTL|Qcounter\(0),
	combout => \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~12_combout\);

-- Location: LCCOMB_X23_Y22_N14
\can_controller_0|Can_int|CAN_BTL|Equal3~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|Equal3~1_combout\ = (\can_controller_0|CAN_CONT|TIMEREG|data_out\(9) & (((\can_controller_0|Can_int|CAN_BTL|Add0~1_combout\) # (!\can_controller_0|CAN_CONT|TIMEREG|data_out\(8))) # 
-- (!\can_controller_0|Can_int|CAN_BTL|Add0~2_combout\))) # (!\can_controller_0|CAN_CONT|TIMEREG|data_out\(9) & (((\can_controller_0|Can_int|CAN_BTL|Add0~2_combout\ & \can_controller_0|CAN_CONT|TIMEREG|data_out\(8))) # 
-- (!\can_controller_0|Can_int|CAN_BTL|Add0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|Add0~2_combout\,
	datab => \can_controller_0|CAN_CONT|TIMEREG|data_out\(8),
	datac => \can_controller_0|CAN_CONT|TIMEREG|data_out\(9),
	datad => \can_controller_0|Can_int|CAN_BTL|Add0~1_combout\,
	combout => \can_controller_0|Can_int|CAN_BTL|Equal3~1_combout\);

-- Location: LCCOMB_X20_Y25_N28
\can_controller_0|Can_int|CAN_BTL|Equal3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|Equal3~0_combout\ = \can_controller_0|Can_int|CAN_BTL|Qcounter\(2) $ (\can_controller_0|CAN_CONT|TIMEREG|data_out\(6) $ (\can_controller_0|CAN_CONT|TIMEREG|data_out\(10) $ 
-- (!\can_controller_0|CAN_CONT|TIMEREG|data_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|Qcounter\(2),
	datab => \can_controller_0|CAN_CONT|TIMEREG|data_out\(6),
	datac => \can_controller_0|CAN_CONT|TIMEREG|data_out\(10),
	datad => \can_controller_0|CAN_CONT|TIMEREG|data_out\(2),
	combout => \can_controller_0|Can_int|CAN_BTL|Equal3~0_combout\);

-- Location: LCCOMB_X20_Y25_N22
\can_controller_0|Can_int|CAN_BTL|Equal3~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|Equal3~2_combout\ = \can_controller_0|Can_int|CAN_BTL|Equal3~1_combout\ $ (\can_controller_0|Can_int|CAN_BTL|Equal3~0_combout\ $ (\can_controller_0|Can_int|CAN_BTL|Add0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|Equal3~1_combout\,
	datab => \can_controller_0|Can_int|CAN_BTL|Equal3~0_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|Add0~0_combout\,
	combout => \can_controller_0|Can_int|CAN_BTL|Equal3~2_combout\);

-- Location: LCCOMB_X19_Y25_N8
\can_controller_0|Can_int|CAN_BTL|seg1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|seg1~0_combout\ = (\can_controller_0|Can_int|CAN_BTL|BIT_TIMING~10_combout\ & ((\can_controller_0|Can_int|CAN_BTL|BIT_TIMING~11_combout\) # ((\can_controller_0|Can_int|CAN_BTL|BIT_TIMING~12_combout\) # 
-- (\can_controller_0|Can_int|CAN_BTL|Equal3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~10_combout\,
	datab => \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~11_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~12_combout\,
	datad => \can_controller_0|Can_int|CAN_BTL|Equal3~2_combout\,
	combout => \can_controller_0|Can_int|CAN_BTL|seg1~0_combout\);

-- Location: LCCOMB_X18_Y25_N24
\can_controller_0|Can_int|CAN_BTL|Qcounter~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|Qcounter~16_combout\ = (\can_controller_0|Can_int|CAN_BTL|TRANSMIT_POINT~q\ & (((!\can_controller_0|Can_int|CAN_BTL|Qcounter\(0))))) # (!\can_controller_0|Can_int|CAN_BTL|TRANSMIT_POINT~q\ & 
-- ((\can_controller_0|Can_int|CAN_BTL|Sample_point_i~q\ & ((!\can_controller_0|Can_int|CAN_BTL|Qcounter\(0)))) # (!\can_controller_0|Can_int|CAN_BTL|Sample_point_i~q\ & (\can_controller_0|Can_int|CAN_BTL|Add5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|TRANSMIT_POINT~q\,
	datab => \can_controller_0|Can_int|CAN_BTL|Add5~0_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|Qcounter\(0),
	datad => \can_controller_0|Can_int|CAN_BTL|Sample_point_i~q\,
	combout => \can_controller_0|Can_int|CAN_BTL|Qcounter~16_combout\);

-- Location: LCCOMB_X18_Y25_N14
\can_controller_0|Can_int|CAN_BTL|Qcounter~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|Qcounter~10_combout\ = (!\can_controller_0|Can_int|CAN_BTL|BIT_TIMING~14_combout\ & (\can_controller_0|Can_int|CAN_BTL|seg1~0_combout\ & (\can_controller_0|Can_int|CAN_BTL|counter[0]~2_combout\ & 
-- !\can_controller_0|Can_int|CAN_BTL|Qcounter~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~14_combout\,
	datab => \can_controller_0|Can_int|CAN_BTL|seg1~0_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|counter[0]~2_combout\,
	datad => \can_controller_0|Can_int|CAN_BTL|Qcounter~16_combout\,
	combout => \can_controller_0|Can_int|CAN_BTL|Qcounter~10_combout\);

-- Location: FF_X18_Y25_N15
\can_controller_0|Can_int|CAN_BTL|Qcounter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \can_controller_0|Can_int|CAN_BRP|clk_eQ~clkctrl_outclk\,
	d => \can_controller_0|Can_int|CAN_BTL|Qcounter~10_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|Can_int|CAN_BTL|Qcounter\(0));

-- Location: LCCOMB_X19_Y25_N18
\can_controller_0|Can_int|CAN_BTL|BIT_TIMING~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~13_combout\ = (!\can_controller_0|Can_int|CAN_BTL|Qcounter\(1) & (!\can_controller_0|Can_int|CAN_BTL|Qcounter\(3) & (!\can_controller_0|Can_int|CAN_BTL|Qcounter\(2) & 
-- !\can_controller_0|Can_int|CAN_BTL|Qcounter\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|Qcounter\(1),
	datab => \can_controller_0|Can_int|CAN_BTL|Qcounter\(3),
	datac => \can_controller_0|Can_int|CAN_BTL|Qcounter\(2),
	datad => \can_controller_0|Can_int|CAN_BTL|Qcounter\(4),
	combout => \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~13_combout\);

-- Location: LCCOMB_X19_Y25_N28
\can_controller_0|Can_int|CAN_BTL|sync~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|sync~3_combout\ = (\can_controller_0|Can_int|CAN_BTL|BIT_TIMING~10_combout\ & (((\can_controller_0|Can_int|CAN_BTL|Qcounter\(0)) # (!\can_controller_0|Can_int|CAN_BTL|sync~q\)) # 
-- (!\can_controller_0|Can_int|CAN_BTL|BIT_TIMING~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~10_combout\,
	datab => \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~13_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|sync~q\,
	datad => \can_controller_0|Can_int|CAN_BTL|Qcounter\(0),
	combout => \can_controller_0|Can_int|CAN_BTL|sync~3_combout\);

-- Location: LCCOMB_X19_Y25_N4
\can_controller_0|Can_int|CAN_BTL|sync~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|sync~2_combout\ = (\can_controller_0|Can_int|CAN_BTL|Qcounter[4]~11_combout\ & (((\can_controller_0|Can_int|CAN_BTL|sync~q\)))) # (!\can_controller_0|Can_int|CAN_BTL|Qcounter[4]~11_combout\ & 
-- ((\can_controller_0|Can_int|CAN_BTL|sync~3_combout\) # ((!\can_controller_0|Can_int|CAN_BTL|counter[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|Qcounter[4]~11_combout\,
	datab => \can_controller_0|Can_int|CAN_BTL|sync~3_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|sync~q\,
	datad => \can_controller_0|Can_int|CAN_BTL|counter[0]~2_combout\,
	combout => \can_controller_0|Can_int|CAN_BTL|sync~2_combout\);

-- Location: FF_X19_Y25_N5
\can_controller_0|Can_int|CAN_BTL|sync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \can_controller_0|Can_int|CAN_BRP|clk_eQ~clkctrl_outclk\,
	d => \can_controller_0|Can_int|CAN_BTL|sync~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|Can_int|CAN_BTL|sync~q\);

-- Location: LCCOMB_X19_Y25_N6
\can_controller_0|Can_int|CAN_BTL|BIT_TIMING~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~14_combout\ = (!\can_controller_0|Can_int|CAN_BTL|Qcounter\(0) & (\can_controller_0|Can_int|CAN_BTL|BIT_TIMING~13_combout\ & \can_controller_0|Can_int|CAN_BTL|sync~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|Qcounter\(0),
	datab => \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~13_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|sync~q\,
	combout => \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~14_combout\);

-- Location: LCCOMB_X18_Y25_N28
\can_controller_0|Can_int|CAN_BTL|Qcounter[2]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|Qcounter[2]~14_combout\ = (\can_controller_0|Can_int|CAN_BTL|TRANSMIT_POINT~q\ & (((\can_controller_0|Can_int|CAN_BTL|Qcounter\(2))))) # (!\can_controller_0|Can_int|CAN_BTL|TRANSMIT_POINT~q\ & 
-- ((\can_controller_0|Can_int|CAN_BTL|Sample_point_i~q\ & ((\can_controller_0|Can_int|CAN_BTL|Qcounter\(2)))) # (!\can_controller_0|Can_int|CAN_BTL|Sample_point_i~q\ & (\can_controller_0|Can_int|CAN_BTL|Add5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|TRANSMIT_POINT~q\,
	datab => \can_controller_0|Can_int|CAN_BTL|Add5~4_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|Qcounter\(2),
	datad => \can_controller_0|Can_int|CAN_BTL|Sample_point_i~q\,
	combout => \can_controller_0|Can_int|CAN_BTL|Qcounter[2]~14_combout\);

-- Location: LCCOMB_X18_Y25_N26
\can_controller_0|Can_int|CAN_BTL|Qcounter[2]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|Qcounter[2]~8_combout\ = (!\can_controller_0|Can_int|CAN_BTL|BIT_TIMING~14_combout\ & (\can_controller_0|Can_int|CAN_BTL|seg1~0_combout\ & (\can_controller_0|Can_int|CAN_BTL|counter[0]~2_combout\ & 
-- \can_controller_0|Can_int|CAN_BTL|Qcounter[2]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~14_combout\,
	datab => \can_controller_0|Can_int|CAN_BTL|seg1~0_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|counter[0]~2_combout\,
	datad => \can_controller_0|Can_int|CAN_BTL|Qcounter[2]~14_combout\,
	combout => \can_controller_0|Can_int|CAN_BTL|Qcounter[2]~8_combout\);

-- Location: FF_X18_Y25_N27
\can_controller_0|Can_int|CAN_BTL|Qcounter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \can_controller_0|Can_int|CAN_BRP|clk_eQ~clkctrl_outclk\,
	d => \can_controller_0|Can_int|CAN_BTL|Qcounter[2]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|Can_int|CAN_BTL|Qcounter\(2));

-- Location: LCCOMB_X20_Y25_N2
\can_controller_0|Can_int|CAN_BTL|Equal2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|Equal2~0_combout\ = \can_controller_0|Can_int|CAN_BTL|Qcounter\(2) $ (\can_controller_0|CAN_CONT|TIMEREG|data_out\(6) $ (\can_controller_0|Can_int|CAN_BTL|Add0~0_combout\ $ 
-- (\can_controller_0|CAN_CONT|TIMEREG|data_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|Qcounter\(2),
	datab => \can_controller_0|CAN_CONT|TIMEREG|data_out\(6),
	datac => \can_controller_0|Can_int|CAN_BTL|Add0~0_combout\,
	datad => \can_controller_0|CAN_CONT|TIMEREG|data_out\(2),
	combout => \can_controller_0|Can_int|CAN_BTL|Equal2~0_combout\);

-- Location: LCCOMB_X19_Y25_N22
\can_controller_0|Can_int|CAN_BTL|seg1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|seg1~1_combout\ = ((!\can_controller_0|Can_int|CAN_BTL|BIT_TIMING~14_combout\ & ((\can_controller_0|Can_int|CAN_BTL|seg1~q\) # (!\can_controller_0|Can_int|CAN_BTL|seg1~0_combout\)))) # 
-- (!\can_controller_0|Can_int|CAN_BTL|counter[0]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~14_combout\,
	datab => \can_controller_0|Can_int|CAN_BTL|seg1~0_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|seg1~q\,
	datad => \can_controller_0|Can_int|CAN_BTL|counter[0]~2_combout\,
	combout => \can_controller_0|Can_int|CAN_BTL|seg1~1_combout\);

-- Location: FF_X19_Y25_N23
\can_controller_0|Can_int|CAN_BTL|seg1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \can_controller_0|Can_int|CAN_BRP|clk_eQ~clkctrl_outclk\,
	d => \can_controller_0|Can_int|CAN_BTL|seg1~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|Can_int|CAN_BTL|seg1~q\);

-- Location: LCCOMB_X19_Y25_N16
\can_controller_0|Can_int|CAN_BTL|BIT_TIMING~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~9_combout\ = (\can_controller_0|Can_int|CAN_BTL|seg1~q\) # ((\can_controller_0|Can_int|CAN_BTL|Qcounter\(4)) # (\can_controller_0|Can_int|CAN_BTL|Add0~1_combout\ $ 
-- (\can_controller_0|Can_int|CAN_BTL|Qcounter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|seg1~q\,
	datab => \can_controller_0|Can_int|CAN_BTL|Qcounter\(4),
	datac => \can_controller_0|Can_int|CAN_BTL|Add0~1_combout\,
	datad => \can_controller_0|Can_int|CAN_BTL|Qcounter\(1),
	combout => \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~9_combout\);

-- Location: LCCOMB_X18_Y25_N16
\can_controller_0|Can_int|CAN_BTL|BIT_TIMING~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~8_combout\ = (\can_controller_0|CAN_CONT|TIMEREG|data_out\(4) $ (\can_controller_0|Can_int|CAN_BTL|Qcounter\(0) $ (\can_controller_0|CAN_CONT|TIMEREG|data_out\(0)))) # 
-- (!\can_controller_0|Can_int|CAN_BTL|Sample_point_i~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011101111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|Sample_point_i~q\,
	datab => \can_controller_0|CAN_CONT|TIMEREG|data_out\(4),
	datac => \can_controller_0|Can_int|CAN_BTL|Qcounter\(0),
	datad => \can_controller_0|CAN_CONT|TIMEREG|data_out\(0),
	combout => \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~8_combout\);

-- Location: LCCOMB_X19_Y25_N2
\can_controller_0|Can_int|CAN_BTL|Equal2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|Equal2~1_combout\ = \can_controller_0|Can_int|CAN_BTL|Qcounter\(3) $ (((\can_controller_0|Can_int|CAN_BTL|Add0~0_combout\ & ((\can_controller_0|CAN_CONT|TIMEREG|data_out\(6)) # 
-- (\can_controller_0|CAN_CONT|TIMEREG|data_out\(2)))) # (!\can_controller_0|Can_int|CAN_BTL|Add0~0_combout\ & (\can_controller_0|CAN_CONT|TIMEREG|data_out\(6) & \can_controller_0|CAN_CONT|TIMEREG|data_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|Add0~0_combout\,
	datab => \can_controller_0|CAN_CONT|TIMEREG|data_out\(6),
	datac => \can_controller_0|CAN_CONT|TIMEREG|data_out\(2),
	datad => \can_controller_0|Can_int|CAN_BTL|Qcounter\(3),
	combout => \can_controller_0|Can_int|CAN_BTL|Equal2~1_combout\);

-- Location: LCCOMB_X19_Y25_N10
\can_controller_0|Can_int|CAN_BTL|BIT_TIMING~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~10_combout\ = (\can_controller_0|Can_int|CAN_BTL|Equal2~0_combout\) # ((\can_controller_0|Can_int|CAN_BTL|BIT_TIMING~9_combout\) # ((\can_controller_0|Can_int|CAN_BTL|BIT_TIMING~8_combout\) # 
-- (\can_controller_0|Can_int|CAN_BTL|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|Equal2~0_combout\,
	datab => \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~9_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~8_combout\,
	datad => \can_controller_0|Can_int|CAN_BTL|Equal2~1_combout\,
	combout => \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~10_combout\);

-- Location: LCCOMB_X19_Y25_N0
\can_controller_0|Can_int|CAN_BTL|seg2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|seg2~0_combout\ = (!\can_controller_0|Can_int|CAN_BTL|BIT_TIMING~14_combout\ & ((\can_controller_0|Can_int|CAN_BTL|seg2~q\) # (!\can_controller_0|Can_int|CAN_BTL|BIT_TIMING~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~10_combout\,
	datab => \can_controller_0|Can_int|CAN_BTL|seg2~q\,
	datad => \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~14_combout\,
	combout => \can_controller_0|Can_int|CAN_BTL|seg2~0_combout\);

-- Location: LCCOMB_X19_Y25_N24
\can_controller_0|Can_int|CAN_BTL|seg2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|seg2~1_combout\ = (\can_controller_0|Can_int|CAN_BTL|seg2~0_combout\ & (\can_controller_0|Can_int|CAN_BTL|counter[0]~2_combout\ & ((\can_controller_0|Can_int|CAN_BTL|seg1~0_combout\) # 
-- (!\can_controller_0|Can_int|CAN_BTL|BIT_TIMING~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~10_combout\,
	datab => \can_controller_0|Can_int|CAN_BTL|seg2~0_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|seg1~0_combout\,
	datad => \can_controller_0|Can_int|CAN_BTL|counter[0]~2_combout\,
	combout => \can_controller_0|Can_int|CAN_BTL|seg2~1_combout\);

-- Location: FF_X19_Y25_N25
\can_controller_0|Can_int|CAN_BTL|seg2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \can_controller_0|Can_int|CAN_BRP|clk_eQ~clkctrl_outclk\,
	d => \can_controller_0|Can_int|CAN_BTL|seg2~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|Can_int|CAN_BTL|seg2~q\);

-- Location: LCCOMB_X17_Y25_N26
\can_controller_0|Can_int|CAN_BTL|bit_err~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|bit_err~0_combout\ = \can_controller_0|Can_int|CAN_BTL|TxCan_i~combout\ $ (\rx_export~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \can_controller_0|Can_int|CAN_BTL|TxCan_i~combout\,
	datad => \rx_export~input_o\,
	combout => \can_controller_0|Can_int|CAN_BTL|bit_err~0_combout\);

-- Location: LCCOMB_X17_Y25_N10
\can_controller_0|Can_int|CAN_BTL|bit_err\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|bit_err~combout\ = (\can_controller_0|Can_int|CAN_BTL|seg2~q\ & (\can_controller_0|Can_int|CAN_BTL|bit_err~0_combout\)) # (!\can_controller_0|Can_int|CAN_BTL|seg2~q\ & 
-- ((\can_controller_0|Can_int|CAN_BTL|bit_err~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_BTL|seg2~q\,
	datac => \can_controller_0|Can_int|CAN_BTL|bit_err~0_combout\,
	datad => \can_controller_0|Can_int|CAN_BTL|bit_err~combout\,
	combout => \can_controller_0|Can_int|CAN_BTL|bit_err~combout\);

-- Location: LCCOMB_X18_Y22_N0
\can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter[0]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter[0]~5_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION_10916~combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|field.OVERLOAD_FLAG_11417~combout\) # ((\can_controller_0|Can_int|CAN_bit_stream_processor|field.ACTIVE_ERROR_FLAG_11918~combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|field.OVERLOAD_FLAG_11417~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION_10916~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|field.ACTIVE_ERROR_FLAG_11918~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter[0]~2_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter[0]~5_combout\);

-- Location: LCCOMB_X18_Y22_N4
\can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter[0]~3_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector101~3_combout\) # ((\can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\ & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter[0]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector101~3_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter[0]~5_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter[0]~3_combout\);

-- Location: LCCOMB_X20_Y23_N24
\can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter[0]~4_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter[0]~3_combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_first_dominant~4_combout\ & (!\can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter\(0) & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter[0]~3_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_first_dominant~4_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter\(0),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter[0]~2_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter[0]~4_combout\);

-- Location: LCCOMB_X20_Y23_N14
\can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter\(0) = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter[0]~4_combout\ & 
-- (!\can_controller_0|Can_int|CAN_BTL|bit_err~combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter[0]~4_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|bit_err~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter\(0),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter[0]~4_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter\(0));

-- Location: LCCOMB_X21_Y23_N8
\can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[3]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[3]~1_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|field.OVERLOAD_FLAG_11417~combout\ & (!\can_controller_0|Can_int|CAN_bit_stream_processor|Selector89~0_combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[3]~0_combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|field.OVERLOAD_FLAG_11417~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector89~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[3]~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter\(0),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[3]~1_combout\);

-- Location: LCCOMB_X17_Y21_N8
\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[0]~4_combout\ = ((\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive\(0)) # ((\can_controller_0|Can_int|CAN_bit_stream_processor|Equal3~0_combout\) # 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|Equal4~0_combout\))) # (!\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive\(0),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal3~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal4~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[0]~4_combout\);

-- Location: LCCOMB_X17_Y21_N4
\can_controller_0|Can_int|CAN_bit_stream_processor|Add6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add6~0_combout\ = \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive\(2) $ (((\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive\(1) & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive\(2),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive\(1),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive\(0),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add6~0_combout\);

-- Location: LCCOMB_X17_Y21_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[2]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[2]~3_combout\ = (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\ & (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal3~0_combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|Add6~0_combout\ & !\can_controller_0|Can_int|CAN_bit_stream_processor|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal3~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Add6~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal4~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[2]~3_combout\);

-- Location: LCCOMB_X17_Y21_N18
\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive\(2) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[0]~2clkctrl_outclk\) & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive\(2)))) # (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[0]~2clkctrl_outclk\) & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[2]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[2]~3_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[0]~2clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive\(2),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive\(2));

-- Location: LCCOMB_X17_Y21_N2
\can_controller_0|Can_int|CAN_bit_stream_processor|Add6~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add6~1_combout\ = \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive\(3) $ (((\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive\(1) & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive\(2) & \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive\(1),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive\(2),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive\(3),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive\(0),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add6~1_combout\);

-- Location: LCCOMB_X17_Y21_N20
\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[3]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[3]~5_combout\ = (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|Add6~1_combout\ & 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal3~0_combout\ & !\can_controller_0|Can_int|CAN_bit_stream_processor|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Add6~1_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal3~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal4~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[3]~5_combout\);

-- Location: LCCOMB_X17_Y21_N14
\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive\(3) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[0]~2clkctrl_outclk\) & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive\(3)))) # (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[0]~2clkctrl_outclk\) & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[3]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[0]~2clkctrl_outclk\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[3]~5_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive\(3),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive\(3));

-- Location: LCCOMB_X17_Y21_N22
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector114~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector114~0_combout\ = ((!\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive\(3) & ((!\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive\(2)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive\(1))))) # (!\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive\(1),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive\(3),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive\(2),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector114~0_combout\);

-- Location: LCCOMB_X17_Y21_N0
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector114~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector114~1_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector114~0_combout\ & (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal4~0_combout\ & 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal3~0_combout\ & !\can_controller_0|Can_int|CAN_bit_stream_processor|Selector89~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector114~0_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal4~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal3~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector89~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector114~1_combout\);

-- Location: LCCOMB_X16_Y23_N14
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~12_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(2) & (!\can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(3) & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter\(7) & \can_controller_0|Can_int|CAN_bit_stream_processor|Equal10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(2),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(3),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter\(7),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal10~1_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~12_combout\);

-- Location: LCCOMB_X19_Y23_N8
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector115~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector115~4_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(7) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\) # 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|ps.RCV_16641~combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~12_combout\)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(7) & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|ps.RCV_16641~combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(7),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.RCV_16641~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~12_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector115~4_combout\);

-- Location: LCCOMB_X17_Y21_N30
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector115~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector115~5_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector115~4_combout\ & (!\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|Equal3~0_combout\) # (\can_controller_0|Can_int|CAN_bit_stream_processor|Equal4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector115~4_combout\,
	datab => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal3~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal4~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector115~5_combout\);

-- Location: LCCOMB_X17_Y21_N10
\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[0]~2_combout\ = (((!\can_controller_0|Can_int|CAN_bit_stream_processor|Selector114~1_combout\ & !\can_controller_0|Can_int|CAN_bit_stream_processor|Selector115~5_combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|field.PASSIVE_ERROR_FLAG_11751~combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~0_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector114~1_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector115~5_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|field.PASSIVE_ERROR_FLAG_11751~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[0]~2_combout\);

-- Location: CLKCTRL_G3
\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[0]~2clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[0]~2clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[0]~2clkctrl_outclk\);

-- Location: LCCOMB_X17_Y21_N28
\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive\(0) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[0]~2clkctrl_outclk\) & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive\(0)))) # (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[0]~2clkctrl_outclk\) & 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[0]~4_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[0]~2clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive\(0),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive\(0));

-- Location: LCCOMB_X17_Y21_N26
\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[1]~0_combout\ = \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive\(1) $ 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive\(1),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive\(0),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[1]~0_combout\);

-- Location: LCCOMB_X17_Y21_N12
\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[1]~1_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[1]~0_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\ & 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal3~0_combout\ & !\can_controller_0|Can_int|CAN_bit_stream_processor|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[1]~0_combout\,
	datab => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal3~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal4~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[1]~1_combout\);

-- Location: LCCOMB_X17_Y21_N24
\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive\(1) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[0]~2clkctrl_outclk\) & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive\(1)))) # (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[0]~2clkctrl_outclk\) & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[1]~1_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive[0]~2clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive\(1),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive\(1));

-- Location: LCCOMB_X17_Y21_N16
\can_controller_0|Can_int|CAN_bit_stream_processor|Equal4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Equal4~0_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive\(1) & (\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive\(2) & 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive\(3) & !\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive\(1),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive\(2),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive\(3),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_recessive\(0),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal4~0_combout\);

-- Location: LCCOMB_X17_Y20_N18
\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[0]~4_combout\ = (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\) # ((\can_controller_0|Can_int|CAN_bit_stream_processor|Equal3~0_combout\) # 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|Equal4~0_combout\) # (\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal3~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal4~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant\(0),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[0]~4_combout\);

-- Location: LCCOMB_X17_Y20_N20
\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[1]~0_combout\ = \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant\(0) $ (\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant\(0),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant\(1),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[1]~0_combout\);

-- Location: LCCOMB_X17_Y20_N14
\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[1]~1_combout\ = (!\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\ & (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal3~0_combout\ & 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal4~0_combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal3~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal4~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[1]~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[1]~1_combout\);

-- Location: LCCOMB_X17_Y20_N24
\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant\(1) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[0]~2clkctrl_outclk\) & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant\(1)))) # (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[0]~2clkctrl_outclk\) & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[1]~1_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[0]~2clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant\(1),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant\(1));

-- Location: LCCOMB_X17_Y20_N4
\can_controller_0|Can_int|CAN_bit_stream_processor|Add7~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add7~1_combout\ = \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant\(3) $ (((\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant\(2) & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant\(0) & \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant\(2),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant\(0),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant\(3),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant\(1),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add7~1_combout\);

-- Location: LCCOMB_X17_Y20_N30
\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[3]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[3]~5_combout\ = (!\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\ & (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal4~0_combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|Add7~1_combout\ & !\can_controller_0|Can_int|CAN_bit_stream_processor|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal4~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Add7~1_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal3~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[3]~5_combout\);

-- Location: LCCOMB_X17_Y20_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant\(3) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[0]~2clkctrl_outclk\) & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant\(3)))) # (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[0]~2clkctrl_outclk\) & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[3]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[3]~5_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[0]~2clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant\(3),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant\(3));

-- Location: LCCOMB_X17_Y20_N8
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector115~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector115~2_combout\ = (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\) # ((!\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant\(3) & 
-- ((!\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant\(1)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant\(2),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant\(1),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant\(3),
	datad => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector115~2_combout\);

-- Location: LCCOMB_X17_Y20_N2
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector115~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector115~3_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|Selector89~0_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector115~2_combout\ & 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal4~0_combout\ & !\can_controller_0|Can_int|CAN_bit_stream_processor|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector89~0_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector115~2_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal4~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal3~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector115~3_combout\);

-- Location: LCCOMB_X17_Y20_N12
\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[0]~2_combout\ = (((!\can_controller_0|Can_int|CAN_bit_stream_processor|Selector115~5_combout\ & !\can_controller_0|Can_int|CAN_bit_stream_processor|Selector115~3_combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~0_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|field.PASSIVE_ERROR_FLAG_11751~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|field.PASSIVE_ERROR_FLAG_11751~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector115~5_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector115~3_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[0]~2_combout\);

-- Location: CLKCTRL_G0
\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[0]~2clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[0]~2clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[0]~2clkctrl_outclk\);

-- Location: LCCOMB_X17_Y20_N28
\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant\(0) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[0]~2clkctrl_outclk\) & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant\(0)))) # (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[0]~2clkctrl_outclk\) & 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[0]~4_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[0]~2clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant\(0),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant\(0));

-- Location: LCCOMB_X17_Y20_N22
\can_controller_0|Can_int|CAN_bit_stream_processor|Add7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add7~0_combout\ = \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant\(2) $ (((\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant\(0) & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant\(2),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant\(0),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant\(1),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add7~0_combout\);

-- Location: LCCOMB_X17_Y20_N0
\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[2]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[2]~3_combout\ = (!\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\ & (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal3~0_combout\ & 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal4~0_combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|Add7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal3~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal4~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Add7~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[2]~3_combout\);

-- Location: LCCOMB_X17_Y20_N10
\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant\(2) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[0]~2clkctrl_outclk\) & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant\(2)))) # (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[0]~2clkctrl_outclk\) & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[2]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[2]~3_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant[0]~2clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant\(2),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant\(2));

-- Location: LCCOMB_X17_Y20_N16
\can_controller_0|Can_int|CAN_bit_stream_processor|Equal3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Equal3~0_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant\(2) & (!\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant\(0) & 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant\(3) & \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant\(2),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant\(0),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant\(3),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|six_consecutive_dominant\(1),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal3~0_combout\);

-- Location: LCCOMB_X17_Y20_N26
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~3_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Equal3~0_combout\) # (\can_controller_0|Can_int|CAN_bit_stream_processor|Equal4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal3~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal4~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~3_combout\);

-- Location: LCCOMB_X17_Y24_N14
\can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_first_dominant~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_first_dominant~6_combout\ = (\clk_clk~input_o\ & (\can_controller_0|Can_int|CAN_BTL|Sample_point_i~q\ & (!\can_controller_0|Can_int|CAN_bit_stream_processor|Selector89~0_combout\ & 
-- !\can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_first_dominant~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clk_clk~input_o\,
	datab => \can_controller_0|Can_int|CAN_BTL|Sample_point_i~q\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector89~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_first_dominant~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_first_dominant~6_combout\);

-- Location: LCCOMB_X17_Y24_N12
\can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_first_dominant~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_first_dominant~5_combout\ = (!\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~3_combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_first_dominant~6_combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|field.PASSIVE_ERROR_FLAG_11751~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~3_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_first_dominant~6_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|field.PASSIVE_ERROR_FLAG_11751~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_first_dominant~5_combout\);

-- Location: LCCOMB_X17_Y24_N30
\can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_first_dominant\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_first_dominant~combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_first_dominant~combout\) # (\can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_first_dominant~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_first_dominant~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_first_dominant~5_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_first_dominant~combout\);

-- Location: LCCOMB_X17_Y23_N10
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector153~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector153~0_combout\ = ((\can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(2) & (!\can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(3) & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Equal10~1_combout\))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_first_dominant~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(2),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(3),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_first_dominant~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal10~1_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector153~0_combout\);

-- Location: LCCOMB_X20_Y23_N12
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector153~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector153~1_combout\ = (!\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|field.PASSIVE_ERROR_FLAG_11751~combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~3_combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|Selector153~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|field.PASSIVE_ERROR_FLAG_11751~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~3_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector153~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector153~1_combout\);

-- Location: LCCOMB_X20_Y23_N22
\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]~2_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter\(0) & ((!\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter\(0) & (\can_controller_0|Can_int|CAN_BTL|bit_err~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|bit_err~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter\(0),
	datad => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]~2_combout\);

-- Location: LCCOMB_X20_Y23_N2
\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]~0_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|field.OVERLOAD_FLAG_11417~combout\ & 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter\(0) & \can_controller_0|Can_int|CAN_BTL|bit_err~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|field.OVERLOAD_FLAG_11417~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter\(0),
	datac => \can_controller_0|Can_int|CAN_BTL|bit_err~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]~0_combout\);

-- Location: LCCOMB_X20_Y23_N20
\can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[3]~2_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector153~1_combout\) # 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]~0_combout\) # ((\can_controller_0|Can_int|CAN_bit_stream_processor|field.ACTIVE_ERROR_FLAG_11918~combout\ & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector153~1_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|field.ACTIVE_ERROR_FLAG_11918~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]~2_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[3]~2_combout\);

-- Location: LCCOMB_X21_Y23_N10
\can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[3]~3_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_first_dominant~4_combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[3]~1_combout\) # ((\can_controller_0|Can_int|CAN_bit_stream_processor|ps.RCV_16641~combout\ & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.RCV_16641~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_first_dominant~4_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[3]~1_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[3]~2_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[3]~3_combout\);

-- Location: CLKCTRL_G10
\can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[3]~3clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[3]~3clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[3]~3clkctrl_outclk\);

-- Location: LCCOMB_X16_Y24_N18
\can_controller_0|Can_int|CAN_bit_stream_processor|Add5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~0_combout\ = \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter\(3) $ (VCC)
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~1\ = CARRY(\can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter\(3),
	datad => VCC,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~0_combout\,
	cout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~1\);

-- Location: LCCOMB_X16_Y24_N10
\can_controller_0|Can_int|CAN_bit_stream_processor|Add5~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~14_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Add5~0_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|field.OVERLOAD_FLAG_11417~combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|field.OVERLOAD_FLAG_11417~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~14_combout\);

-- Location: LCCOMB_X16_Y24_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter\(3) = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\ & 
-- ((GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[3]~3clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|Add5~14_combout\)) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[3]~3clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~14_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[3]~3clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter\(3),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter\(3));

-- Location: LCCOMB_X16_Y24_N20
\can_controller_0|Can_int|CAN_bit_stream_processor|Add5~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~2_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter\(4) & (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add5~1\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter\(4) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|Add5~1\) # (GND)))
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~3\ = CARRY((!\can_controller_0|Can_int|CAN_bit_stream_processor|Add5~1\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter\(4),
	datad => VCC,
	cin => \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~1\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~2_combout\,
	cout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~3\);

-- Location: LCCOMB_X16_Y24_N0
\can_controller_0|Can_int|CAN_bit_stream_processor|Add5~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~13_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Add5~2_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|field.OVERLOAD_FLAG_11417~combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|field.OVERLOAD_FLAG_11417~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~2_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~13_combout\);

-- Location: LCCOMB_X16_Y24_N12
\can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter\(4) = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\ & 
-- ((GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[3]~3clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|Add5~13_combout\)) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[3]~3clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~13_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[3]~3clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter\(4),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter\(4));

-- Location: LCCOMB_X16_Y24_N22
\can_controller_0|Can_int|CAN_bit_stream_processor|Add5~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~4_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter\(5) & (\can_controller_0|Can_int|CAN_bit_stream_processor|Add5~3\ $ (GND))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter\(5) & (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add5~3\ & VCC))
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~5\ = CARRY((\can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter\(5) & !\can_controller_0|Can_int|CAN_bit_stream_processor|Add5~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter\(5),
	datad => VCC,
	cin => \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~3\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~4_combout\,
	cout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~5\);

-- Location: LCCOMB_X16_Y24_N14
\can_controller_0|Can_int|CAN_bit_stream_processor|Add5~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~12_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Add5~4_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|field.OVERLOAD_FLAG_11417~combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~4_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|field.OVERLOAD_FLAG_11417~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~12_combout\);

-- Location: LCCOMB_X16_Y24_N16
\can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter\(5) = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\ & 
-- ((GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[3]~3clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|Add5~12_combout\)) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[3]~3clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[3]~3clkctrl_outclk\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~12_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter\(5),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter\(5));

-- Location: LCCOMB_X16_Y24_N24
\can_controller_0|Can_int|CAN_bit_stream_processor|Add5~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~6_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter\(6) & (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add5~5\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter\(6) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|Add5~5\) # (GND)))
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~7\ = CARRY((!\can_controller_0|Can_int|CAN_bit_stream_processor|Add5~5\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter\(6),
	datad => VCC,
	cin => \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~5\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~6_combout\,
	cout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~7\);

-- Location: LCCOMB_X16_Y24_N4
\can_controller_0|Can_int|CAN_bit_stream_processor|Add5~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~11_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Add5~6_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|field.OVERLOAD_FLAG_11417~combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|field.OVERLOAD_FLAG_11417~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~6_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~11_combout\);

-- Location: LCCOMB_X16_Y24_N30
\can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter\(6) = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\ & 
-- ((GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[3]~3clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|Add5~11_combout\)) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[3]~3clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[3]~3clkctrl_outclk\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~11_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter\(6),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter\(6));

-- Location: LCCOMB_X16_Y24_N26
\can_controller_0|Can_int|CAN_bit_stream_processor|Add5~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~8_combout\ = \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~7\ $ (!\can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter\(7),
	cin => \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~7\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~8_combout\);

-- Location: LCCOMB_X16_Y24_N2
\can_controller_0|Can_int|CAN_bit_stream_processor|Add5~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~10_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Add5~8_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|field.OVERLOAD_FLAG_11417~combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~8_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|field.OVERLOAD_FLAG_11417~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~10_combout\);

-- Location: LCCOMB_X16_Y24_N28
\can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter\(7) = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\ & 
-- ((GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[3]~3clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|Add5~10_combout\)) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[3]~3clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Add5~10_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[3]~3clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter\(7),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter\(7));

-- Location: LCCOMB_X20_Y23_N16
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~1_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter\(0) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|field.OVERLOAD_FLAG_11417~combout\) # 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|field.ACTIVE_ERROR_FLAG_11918~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|field.OVERLOAD_FLAG_11417~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|field.ACTIVE_ERROR_FLAG_11918~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter\(0),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~1_combout\);

-- Location: LCCOMB_X20_Y23_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~4_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|ps.RCV_16641~combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~1_combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter\(7)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[3]~0_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.RCV_16641~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter\(7),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~1_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~4_combout\);

-- Location: LCCOMB_X17_Y23_N8
\can_controller_0|Can_int|CAN_bit_stream_processor|Equal10~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Equal10~0_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(3) & !\can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(3),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(2),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal10~0_combout\);

-- Location: LCCOMB_X18_Y23_N24
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~2_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|field.ERROR_DELIMITER_11584~combout\ & ((!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal6~0_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(3),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|field.ERROR_DELIMITER_11584~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal6~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~2_combout\);

-- Location: LCCOMB_X17_Y23_N24
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~3_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|Selector89~0_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~2_combout\) # 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|field.INTERMISSION_11083~combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|Equal10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|field.INTERMISSION_11083~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector89~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal10~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~2_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~3_combout\);

-- Location: LCCOMB_X19_Y23_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~13_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|ps.RCV_16641~combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|field.PASSIVE_ERROR_FLAG_11751~combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|Equal3~0_combout\) # (\can_controller_0|Can_int|CAN_bit_stream_processor|Equal4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal3~0_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.RCV_16641~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|field.PASSIVE_ERROR_FLAG_11751~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal4~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~13_combout\);

-- Location: LCCOMB_X20_Y23_N0
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~5_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~13_combout\) # ((\can_controller_0|Can_int|CAN_bit_stream_processor|field.OVERLOAD_FLAG_11417~combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter\(0) & \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|field.OVERLOAD_FLAG_11417~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter\(0),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~13_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~5_combout\);

-- Location: LCCOMB_X20_Y23_N10
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~6_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~4_combout\) # ((\can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~3_combout\) # 
-- ((!\can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[3]~0_combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~4_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~3_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[3]~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~5_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~6_combout\);

-- Location: LCCOMB_X21_Y23_N0
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan21~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan21~0_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(6) & (!\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(5) & 
-- ((!\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(4)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(6),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(5),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(3),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(4),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan21~0_combout\);

-- Location: LCCOMB_X21_Y23_N2
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan21~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan21~1_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(7) & \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan21~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(7),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan21~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan21~1_combout\);

-- Location: LCCOMB_X21_Y23_N4
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~7_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(7) & (\can_controller_0|Can_int|CAN_bit_stream_processor|field.OVERLOAD_FLAG_11417~combout\ & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(7),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|field.OVERLOAD_FLAG_11417~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter\(0),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~7_combout\);

-- Location: LCCOMB_X20_Y23_N28
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~8_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~3_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|field.PASSIVE_ERROR_FLAG_11751~combout\) # 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter\(0) & \can_controller_0|Can_int|CAN_bit_stream_processor|field.ACTIVE_ERROR_FLAG_11918~combout\)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~3_combout\ 
-- & (((\can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter\(0) & \can_controller_0|Can_int|CAN_bit_stream_processor|field.ACTIVE_ERROR_FLAG_11918~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~3_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|field.PASSIVE_ERROR_FLAG_11751~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter\(0),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|field.ACTIVE_ERROR_FLAG_11918~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~8_combout\);

-- Location: LCCOMB_X21_Y23_N30
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~9_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~7_combout\) # ((\can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~8_combout\ & 
-- ((!\can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[3]~0_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan21~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan21~1_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter[3]~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~7_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~8_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~9_combout\);

-- Location: LCCOMB_X20_Y23_N30
\can_controller_0|Can_int|CAN_bit_stream_processor|general_counter[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter[0]~0_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_first_dominant~4_combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~6_combout\) # ((\can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~9_combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~6_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_first_dominant~4_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~9_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter[0]~0_combout\);

-- Location: CLKCTRL_G5
\can_controller_0|Can_int|CAN_bit_stream_processor|general_counter[0]~0clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter[0]~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter[0]~0clkctrl_outclk\);

-- Location: LCCOMB_X16_Y23_N16
\can_controller_0|Can_int|CAN_bit_stream_processor|general_counter[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(1) = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\ & ((GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|general_counter[0]~0clkctrl_outclk\) & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~13_combout\)) # (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|general_counter[0]~0clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~13_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter[0]~0clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(1),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(1));

-- Location: LCCOMB_X16_Y23_N12
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector11~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector11~2_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~12_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(2) $ 
-- (((\can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(0) & \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(0),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(1),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(2),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~12_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector11~2_combout\);

-- Location: LCCOMB_X16_Y23_N18
\can_controller_0|Can_int|CAN_bit_stream_processor|general_counter[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(2) = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\ & ((GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|general_counter[0]~0clkctrl_outclk\) & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector11~2_combout\)) # (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|general_counter[0]~0clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector11~2_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter[0]~0clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(2),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(2));

-- Location: LCCOMB_X16_Y23_N0
\can_controller_0|Can_int|CAN_bit_stream_processor|Equal6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Equal6~0_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(0)) # ((\can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(2)) # 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(1)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(0),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(2),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(3),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(1),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal6~0_combout\);

-- Location: LCCOMB_X18_Y23_N10
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~3_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|Equal6~0_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|field.ERROR_DELIMITER_11584~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal6~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|field.ERROR_DELIMITER_11584~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~3_combout\);

-- Location: LCCOMB_X18_Y21_N4
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector3~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector3~2_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|field.INTERMISSION_11083~combout\ & !\can_controller_0|Can_int|CAN_bit_stream_processor|ps.I_16645~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|field.INTERMISSION_11083~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.I_16645~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector3~2_combout\);

-- Location: LCCOMB_X16_Y23_N8
\can_controller_0|Can_int|CAN_bit_stream_processor|intermission_read_sof~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|intermission_read_sof~0_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_first_dominant~4_combout\ & (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal10~1_combout\ 
-- & (!\can_controller_0|Can_int|CAN_bit_stream_processor|ps.WFBI_16649~combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|Selector3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_first_dominant~4_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal10~1_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.WFBI_16649~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector3~2_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|intermission_read_sof~0_combout\);

-- Location: LCCOMB_X16_Y23_N2
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~4_combout\ = (!\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\ & (!\can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(3) & 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(2) & !\can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(3),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(2),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(1),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~4_combout\);

-- Location: LCCOMB_X16_Y23_N10
\can_controller_0|Can_int|CAN_bit_stream_processor|intermission_read_sof~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|intermission_read_sof~1_combout\ = (!\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|intermission_read_sof~0_combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|Equal10~0_combout\ & !\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|intermission_read_sof~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal10~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~4_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|intermission_read_sof~1_combout\);

-- Location: LCCOMB_X18_Y22_N20
\can_controller_0|Can_int|CAN_bit_stream_processor|intermission_read_sof\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|intermission_read_sof~combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|intermission_read_sof~1_combout\) # 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|intermission_read_sof~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|intermission_read_sof~1_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|intermission_read_sof~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|intermission_read_sof~combout\);

-- Location: LCCOMB_X17_Y23_N18
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~6_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Equal10~0_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|Equal10~1_combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|intermission_read_sof~combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal10~1_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|intermission_read_sof~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal10~1_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal10~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~4_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~6_combout\);

-- Location: LCCOMB_X19_Y24_N8
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~4_combout\ = (!\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\ & !\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(7),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~4_combout\);

-- Location: LCCOMB_X20_Y23_N26
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~5_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~4_combout\) # ((!\can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~1_combout\ & 
-- ((!\can_controller_0|Can_int|CAN_bit_stream_processor|field.PASSIVE_ERROR_FLAG_11751~combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~3_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|field.PASSIVE_ERROR_FLAG_11751~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~4_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~1_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~5_combout\);

-- Location: LCCOMB_X18_Y21_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~7_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~3_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~5_combout\ & 
-- ((!\can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~6_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|field.INTERMISSION_11083~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~3_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|field.INTERMISSION_11083~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~6_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~5_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~7_combout\);

-- Location: LCCOMB_X18_Y21_N10
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector144~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector144~0_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(3) & \can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION_10916~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(3),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION_10916~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector144~0_combout\);

-- Location: LCCOMB_X18_Y22_N10
\can_controller_0|Can_int|CAN_bit_stream_processor|WideNor1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|WideNor1~combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|field.OVERLOAD_FLAG_11417~combout\) # 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION_10916~combout\) # ((\can_controller_0|Can_int|CAN_bit_stream_processor|field.ACTIVE_ERROR_FLAG_11918~combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|field.OVERLOAD_FLAG_11417~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION_10916~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|field.ACTIVE_ERROR_FLAG_11918~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter[0]~2_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|WideNor1~combout\);

-- Location: LCCOMB_X18_Y18_N14
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~22_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|WideNor1~combout\ & (((!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\ & 
-- !\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal17~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|WideNor1~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal17~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~22_combout\);

-- Location: LCCOMB_X18_Y21_N20
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector144~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector144~1_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|Selector144~0_combout\ & (((!\can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~2_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~1_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector144~0_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~22_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~1_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~2_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector144~1_combout\);

-- Location: LCCOMB_X18_Y21_N16
\can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION~0_combout\ = ((\can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~7_combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|Selector144~1_combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~7_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector144~1_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION~0_combout\);

-- Location: LCCOMB_X20_Y23_N4
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~10_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter\(0) & (\can_controller_0|Can_int|CAN_bit_stream_processor|ps.RCV_16641~combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter\(7)) # (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter\(7),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter\(0),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.RCV_16641~combout\,
	datad => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~10_combout\);

-- Location: LCCOMB_X19_Y23_N12
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~11_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\ & (((!\can_controller_0|Can_int|CAN_bit_stream_processor|field.OVERLOAD_FLAG_11417~combout\ & 
-- !\can_controller_0|Can_int|CAN_bit_stream_processor|field.ACTIVE_ERROR_FLAG_11918~combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|field.OVERLOAD_FLAG_11417~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|field.ACTIVE_ERROR_FLAG_11918~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~10_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~11_combout\);

-- Location: LCCOMB_X19_Y23_N16
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~14_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~11_combout\ & (((!\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\ & 
-- !\can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~12_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~11_combout\,
	datab => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~12_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~13_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~14_combout\);

-- Location: LCCOMB_X18_Y21_N2
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~15_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|field.INTERMISSION_11083~combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~6_combout\ & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|ps.RCV_16641~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|field.INTERMISSION_11083~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~6_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.RCV_16641~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~15_combout\);

-- Location: LCCOMB_X18_Y23_N4
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~9_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|ps.RCV_16641~combout\ & (((\can_controller_0|Can_int|CAN_bit_stream_processor|Equal6~0_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|field.ERROR_DELIMITER_11584~combout\)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|ps.RCV_16641~combout\ & (!\can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.RCV_16641~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~8_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal6~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|field.ERROR_DELIMITER_11584~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~9_combout\);

-- Location: LCCOMB_X18_Y21_N28
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~16_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector90~0_combout\ & (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~6_combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~combout\ $ (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector90~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~6_combout\,
	datad => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~16_combout\);

-- Location: LCCOMB_X18_Y21_N30
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~17_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~14_combout\ & (!\can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~15_combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~9_combout\ & !\can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~14_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~15_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~9_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~16_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~17_combout\);

-- Location: LCCOMB_X20_Y17_N22
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan16~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan16~0_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\) # 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~3_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(0))))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\ & 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(0) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\) # (\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~3_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(0),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan16~0_combout\);

-- Location: LCCOMB_X19_Y17_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan16~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan16~1_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(1) & (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\ & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan16~0_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(1) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\) # 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(1),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan16~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan16~1_combout\);

-- Location: LCCOMB_X19_Y17_N16
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan16~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan16~2_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan16~1_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(2)) # 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan17~0_combout\))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan16~1_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(2) & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan17~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan16~1_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(2),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan17~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan16~2_combout\);

-- Location: LCCOMB_X19_Y17_N10
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan16~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan16~3_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~0_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan16~2_combout\) # 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(2) $ (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(3))))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~0_combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan16~2_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(2) $ (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(2),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(3),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan16~2_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan16~3_combout\);

-- Location: LCCOMB_X19_Y17_N28
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan16~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan16~4_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan16~3_combout\ & (((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(3))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(2)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan16~3_combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\ & ((!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(3)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan16~3_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(2),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_dlc\(3),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan16~4_combout\);

-- Location: LCCOMB_X19_Y21_N0
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~18_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter[0]~2_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~0_combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~8_combout\) # (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~8_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter[0]~2_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~5_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~18_combout\);

-- Location: LCCOMB_X21_Y24_N24
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~19_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector99~2_combout\ & (((!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~2_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan26~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector99~2_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan26~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~2_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~19_combout\);

-- Location: LCCOMB_X21_Y24_N26
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~20_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~18_combout\ & (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal12~1_combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~7_combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~18_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal12~1_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~7_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~19_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~20_combout\);

-- Location: LCCOMB_X20_Y16_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan15~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan15~5_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan15~4_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add10~0_combout\))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan15~4_combout\ & 
-- !\can_controller_0|Can_int|CAN_bit_stream_processor|Add10~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan15~4_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Add10~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan15~5_combout\);

-- Location: LCCOMB_X19_Y17_N22
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~21_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan16~4_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~20_combout\ & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan15~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan16~4_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~20_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan15~5_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~21_combout\);

-- Location: LCCOMB_X18_Y21_N8
\can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION~2_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION~0_combout\) # 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~17_combout\ & ((!\can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~21_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION~1_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~17_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~21_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION~2_combout\);

-- Location: CLKCTRL_G7
\can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION~2clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION~2clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION~2clkctrl_outclk\);

-- Location: LCCOMB_X18_Y23_N18
\can_controller_0|Can_int|CAN_bit_stream_processor|field.ERROR_DELIMITER_11584\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|field.ERROR_DELIMITER_11584~combout\ = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION~2clkctrl_outclk\) & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|field.ERROR_DELIMITER_11584~combout\))) # (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION~2clkctrl_outclk\) & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector2~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION~2clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|field.ERROR_DELIMITER_11584~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|field.ERROR_DELIMITER_11584~combout\);

-- Location: LCCOMB_X18_Y23_N12
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector5~0_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|ps.I_16645~combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|field.ERROR_DELIMITER_11584~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.I_16645~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|field.ERROR_DELIMITER_11584~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector5~0_combout\);

-- Location: LCCOMB_X18_Y23_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|field.INTERMISSION_11083\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|field.INTERMISSION_11083~combout\ = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION~2clkctrl_outclk\) & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|field.INTERMISSION_11083~combout\))) # (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION~2clkctrl_outclk\) & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector5~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION~2clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|field.INTERMISSION_11083~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|field.INTERMISSION_11083~combout\);

-- Location: LCCOMB_X18_Y23_N22
\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]~1_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|field.INTERMISSION_11083~combout\ & 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|field.ERROR_DELIMITER_11584~combout\ & (!\can_controller_0|Can_int|CAN_bit_stream_processor|field.OVERLOAD_FLAG_11417~combout\ & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|field.INTERMISSION_11083~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|field.ERROR_DELIMITER_11584~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|field.OVERLOAD_FLAG_11417~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter[0]~5_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]~1_combout\);

-- Location: LCCOMB_X20_Y23_N8
\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]~3_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]~1_combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|Selector153~1_combout\) # ((!\can_controller_0|Can_int|CAN_bit_stream_processor|field.PASSIVE_ERROR_FLAG_11751~combout\ & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]~1_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|field.PASSIVE_ERROR_FLAG_11751~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]~2_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector153~1_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]~3_combout\);

-- Location: LCCOMB_X20_Y23_N18
\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]~4_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_first_dominant~4_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]~3_combout\) # 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_first_dominant~4_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]~3_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]~4_combout\);

-- Location: CLKCTRL_G14
\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]~4clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]~4clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]~4clkctrl_outclk\);

-- Location: LCCOMB_X21_Y23_N14
\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(3) = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\ & 
-- ((GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]~4clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|Add17~0_combout\)) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]~4clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Add17~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(3),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]~4clkctrl_outclk\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(3));

-- Location: LCCOMB_X21_Y23_N20
\can_controller_0|Can_int|CAN_bit_stream_processor|Add17~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add17~2_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(4) & (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add17~1\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(4) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|Add17~1\) # (GND)))
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add17~3\ = CARRY((!\can_controller_0|Can_int|CAN_bit_stream_processor|Add17~1\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(4),
	datad => VCC,
	cin => \can_controller_0|Can_int|CAN_bit_stream_processor|Add17~1\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add17~2_combout\,
	cout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add17~3\);

-- Location: LCCOMB_X21_Y23_N16
\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(4) = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\ & 
-- ((GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]~4clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|Add17~2_combout\)) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]~4clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Add17~2_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]~4clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(4),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(4));

-- Location: LCCOMB_X21_Y23_N22
\can_controller_0|Can_int|CAN_bit_stream_processor|Add17~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add17~4_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(5) & (\can_controller_0|Can_int|CAN_bit_stream_processor|Add17~3\ $ (GND))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(5) & (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add17~3\ & VCC))
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add17~5\ = CARRY((\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(5) & !\can_controller_0|Can_int|CAN_bit_stream_processor|Add17~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(5),
	datad => VCC,
	cin => \can_controller_0|Can_int|CAN_bit_stream_processor|Add17~3\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add17~4_combout\,
	cout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add17~5\);

-- Location: LCCOMB_X21_Y23_N28
\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(5) = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\ & 
-- ((GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]~4clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|Add17~4_combout\)) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]~4clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Add17~4_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]~4clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(5),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(5));

-- Location: LCCOMB_X21_Y23_N24
\can_controller_0|Can_int|CAN_bit_stream_processor|Add17~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add17~6_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(6) & (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add17~5\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(6) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|Add17~5\) # (GND)))
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add17~7\ = CARRY((!\can_controller_0|Can_int|CAN_bit_stream_processor|Add17~5\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(6),
	datad => VCC,
	cin => \can_controller_0|Can_int|CAN_bit_stream_processor|Add17~5\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add17~6_combout\,
	cout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add17~7\);

-- Location: LCCOMB_X21_Y23_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(6) = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\ & 
-- ((GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]~4clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|Add17~6_combout\)) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]~4clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Add17~6_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]~4clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(6),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(6));

-- Location: LCCOMB_X21_Y23_N26
\can_controller_0|Can_int|CAN_bit_stream_processor|Add17~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add17~8_combout\ = \can_controller_0|Can_int|CAN_bit_stream_processor|Add17~7\ $ (!\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(7),
	cin => \can_controller_0|Can_int|CAN_bit_stream_processor|Add17~7\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add17~8_combout\);

-- Location: LCCOMB_X21_Y23_N12
\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(7) = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\ & 
-- ((GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]~4clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|Add17~8_combout\)) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]~4clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Add17~8_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter[3]~4clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(7),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(7));

-- Location: LCCOMB_X19_Y23_N18
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector0~2_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|field.ACTIVE_ERROR_FLAG_11918~combout\) # 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|field.PASSIVE_ERROR_FLAG_11751~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|field.ACTIVE_ERROR_FLAG_11918~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|field.PASSIVE_ERROR_FLAG_11751~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector0~2_combout\);

-- Location: LCCOMB_X19_Y23_N20
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector1~0_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector0~2_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|ps.RCV_16641~combout\) # 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(7) & \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(7),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.RCV_16641~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector0~2_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector1~0_combout\);

-- Location: LCCOMB_X19_Y23_N14
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector1~1_combout\ = (!\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|Selector1~0_combout\) # 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|field.OVERLOAD_FLAG_11417~combout\ & !\can_controller_0|Can_int|CAN_bit_stream_processor|Selector89~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|field.OVERLOAD_FLAG_11417~combout\,
	datab => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector89~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector1~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector1~1_combout\);

-- Location: LCCOMB_X19_Y23_N30
\can_controller_0|Can_int|CAN_bit_stream_processor|field.PASSIVE_ERROR_FLAG_11751\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|field.PASSIVE_ERROR_FLAG_11751~combout\ = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION~2clkctrl_outclk\) & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|field.PASSIVE_ERROR_FLAG_11751~combout\))) # (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION~2clkctrl_outclk\) & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector1~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector1~1_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|field.PASSIVE_ERROR_FLAG_11751~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION~2clkctrl_outclk\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|field.PASSIVE_ERROR_FLAG_11751~combout\);

-- Location: LCCOMB_X19_Y23_N22
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector0~0_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(7) & (\can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|field.PASSIVE_ERROR_FLAG_11751~combout\) # (\can_controller_0|Can_int|CAN_bit_stream_processor|field.ACTIVE_ERROR_FLAG_11918~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|field.PASSIVE_ERROR_FLAG_11751~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|field.ACTIVE_ERROR_FLAG_11918~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(7),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector0~0_combout\);

-- Location: LCCOMB_X19_Y23_N0
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector0~1_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector90~0_combout\) # ((\can_controller_0|Can_int|CAN_bit_stream_processor|Selector0~0_combout\ & 
-- !\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector0~0_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector90~0_combout\,
	datad => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector0~1_combout\);

-- Location: LCCOMB_X19_Y23_N28
\can_controller_0|Can_int|CAN_bit_stream_processor|field.ACTIVE_ERROR_FLAG_11918\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|field.ACTIVE_ERROR_FLAG_11918~combout\ = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION~2clkctrl_outclk\) & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|field.ACTIVE_ERROR_FLAG_11918~combout\))) # (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION~2clkctrl_outclk\) & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector0~1_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION~2clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|field.ACTIVE_ERROR_FLAG_11918~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|field.ACTIVE_ERROR_FLAG_11918~combout\);

-- Location: LCCOMB_X16_Y24_N8
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~8_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(7))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(7),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|receive_error_counter\(7),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~8_combout\);

-- Location: LCCOMB_X17_Y23_N0
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~9_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|field.INTERMISSION_11083~combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~4_combout\))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|field.INTERMISSION_11083~combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|field.INTERMISSION_11083~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~8_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~4_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~9_combout\);

-- Location: LCCOMB_X17_Y23_N26
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~10_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|field.ACTIVE_ERROR_FLAG_11918~combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan21~1_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\ & ((!\can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~9_combout\))))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|field.ACTIVE_ERROR_FLAG_11918~combout\ & (((!\can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|field.ACTIVE_ERROR_FLAG_11918~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan21~1_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~9_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~10_combout\);

-- Location: LCCOMB_X17_Y23_N22
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~1_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|field.INTERMISSION_11083~combout\) # ((\can_controller_0|Can_int|CAN_bit_stream_processor|field.ACTIVE_ERROR_FLAG_11918~combout\ 
-- & ((!\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|field.ACTIVE_ERROR_FLAG_11918~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|field.INTERMISSION_11083~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~1_combout\);

-- Location: LCCOMB_X17_Y23_N16
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~2_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|field.OVERLOAD_FLAG_11417~combout\) # (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|field.OVERLOAD_FLAG_11417~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~1_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~2_combout\);

-- Location: LCCOMB_X17_Y23_N28
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~0_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|field.INTERMISSION_11083~combout\ & (((\can_controller_0|Can_int|CAN_bit_stream_processor|Equal10~1_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal10~0_combout\)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|field.INTERMISSION_11083~combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|field.INTERMISSION_11083~combout\,
	datab => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal10~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal10~1_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~0_combout\);

-- Location: LCCOMB_X17_Y23_N12
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~6_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|field.ACTIVE_ERROR_FLAG_11918~combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(7))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|field.ACTIVE_ERROR_FLAG_11918~combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|transmit_error_counter\(7),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|field.ACTIVE_ERROR_FLAG_11918~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~6_combout\);

-- Location: LCCOMB_X18_Y23_N14
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~3_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|field.ERROR_DELIMITER_11584~combout\) # 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|field.PASSIVE_ERROR_FLAG_11751~combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan21~1_combout\ & !\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|field.PASSIVE_ERROR_FLAG_11751~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|field.ERROR_DELIMITER_11584~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan21~1_combout\,
	datad => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~3_combout\);

-- Location: LCCOMB_X19_Y23_N4
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~4_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~3_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\) # 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|field.ACTIVE_ERROR_FLAG_11918~combout\)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~3_combout\ & ((\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\ & 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\)) # (!\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|field.ACTIVE_ERROR_FLAG_11918~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|field.ACTIVE_ERROR_FLAG_11918~combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~3_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~4_combout\);

-- Location: LCCOMB_X17_Y23_N2
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~5_combout\ = \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\ $ (((!\can_controller_0|Can_int|CAN_bit_stream_processor|field.OVERLOAD_FLAG_11417~combout\ & 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~4_combout\ & !\can_controller_0|Can_int|CAN_bit_stream_processor|field.INTERMISSION_11083~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|field.OVERLOAD_FLAG_11417~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~4_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|field.INTERMISSION_11083~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~5_combout\);

-- Location: LCCOMB_X17_Y23_N30
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~7_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~5_combout\ & (((!\can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~2_combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~6_combout\))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~5_combout\ & (((!\can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~0_combout\ & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~6_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~5_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~2_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~7_combout\);

-- Location: LCCOMB_X17_Y23_N20
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~11_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(3) & (((\can_controller_0|Can_int|CAN_bit_stream_processor|field.ERROR_DELIMITER_11584~combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal10~1_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(3),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(2),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|field.ERROR_DELIMITER_11584~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal10~1_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~11_combout\);

-- Location: LCCOMB_X17_Y23_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~12_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~7_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~2_combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~10_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~2_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~10_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~2_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~7_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~11_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~12_combout\);

-- Location: LCCOMB_X16_Y23_N24
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector111~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector111~0_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(0)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(0),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector12~12_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector111~0_combout\);

-- Location: LCCOMB_X16_Y23_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|general_counter[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(0) = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\ & ((GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|general_counter[0]~0clkctrl_outclk\) & 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Selector111~0_combout\)) # (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|general_counter[0]~0clkctrl_outclk\) & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector111~0_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter[0]~0clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(0),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(0));

-- Location: LCCOMB_X16_Y23_N22
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan8~0_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(2)) # ((\can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(3)) # 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(0) & \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(0),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(2),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(3),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|general_counter\(1),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan8~0_combout\);

-- Location: LCCOMB_X18_Y23_N2
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector108~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector108~0_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan8~0_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\ & 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan21~1_combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|field.INTERMISSION_11083~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan8~0_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan21~1_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|field.INTERMISSION_11083~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector108~0_combout\);

-- Location: LCCOMB_X18_Y23_N20
\can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION_10916\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION_10916~combout\ = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION~2clkctrl_outclk\) & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION_10916~combout\))) # (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION~2clkctrl_outclk\) & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector108~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector108~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION~2clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION_10916~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION_10916~combout\);

-- Location: LCCOMB_X19_Y23_N26
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector56~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector56~0_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION_10916~combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter[0]~2_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION_10916~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter[0]~2_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector134~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector56~0_combout\);

-- Location: LCCOMB_X18_Y22_N8
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector90~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector90~1_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|ps.RCV_16641~combout\) # ((\can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|field.INTERMISSION_11083~combout\) # (\can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION_10916~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|field.INTERMISSION_11083~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION_10916~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.RCV_16641~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector90~1_combout\);

-- Location: LCCOMB_X18_Y22_N2
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector90~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector90~2_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|intermission_read_sof~combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION_10916~combout\))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|intermission_read_sof~combout\ & 
-- (((\can_controller_0|Can_int|CAN_bit_stream_processor|Selector90~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION_10916~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector90~1_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|intermission_read_sof~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector90~2_combout\);

-- Location: LCCOMB_X18_Y22_N28
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector90~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector90~3_combout\ = (!\can_controller_0|CAN_Msg|TXMSGID1|data_out\(14) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|ps.WFBI_16649~combout\) # 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector90~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|CAN_Msg|TXMSGID1|data_out\(14),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.WFBI_16649~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector90~2_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector90~3_combout\);

-- Location: LCCOMB_X21_Y22_N0
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector90~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector90~4_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector56~0_combout\) # ((\can_controller_0|Can_int|CAN_bit_stream_processor|Selector90~0_combout\) # 
-- ((!\can_controller_0|CAN_Msg|TXMSGID1|data_out\(15) & \can_controller_0|Can_int|CAN_bit_stream_processor|Selector90~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector56~0_combout\,
	datab => \can_controller_0|CAN_Msg|TXMSGID1|data_out\(15),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector90~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector90~3_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector90~4_combout\);

-- Location: LCCOMB_X21_Y22_N30
\can_controller_0|Can_int|CAN_bit_stream_processor|ns.I_15263\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|ns.I_15263~combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\ & ((GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|ns.TRAN~0clkctrl_outclk\) & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector90~4_combout\)) # (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|ns.TRAN~0clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|ns.I_15263~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector90~4_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|ns.I_15263~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|ns.TRAN~0clkctrl_outclk\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|ns.I_15263~combout\);

-- Location: LCCOMB_X21_Y22_N12
\can_controller_0|Can_int|CAN_bit_stream_processor|ps.I_16645\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|ps.I_16645~combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\clk_clk~inputclkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|ns.I_15263~combout\)) # 
-- (!GLOBAL(\clk_clk~inputclkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|ps.I_16645~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|ns.I_15263~combout\,
	datab => \rst_controller|r_sync_rst~q\,
	datac => \clk_clk~inputclkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.I_16645~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.I_16645~combout\);

-- Location: LCCOMB_X18_Y23_N8
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector3~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector3~3_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|ps.I_16645~combout\ & (!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan8~0_combout\ & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|field.INTERMISSION_11083~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.I_16645~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan8~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|field.INTERMISSION_11083~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector3~3_combout\);

-- Location: LCCOMB_X19_Y23_N10
\can_controller_0|Can_int|CAN_bit_stream_processor|field.OVERLOAD_FLAG_11417\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|field.OVERLOAD_FLAG_11417~combout\ = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION~2clkctrl_outclk\) & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|field.OVERLOAD_FLAG_11417~combout\))) # (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION~2clkctrl_outclk\) & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector3~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector3~3_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION~2clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|field.OVERLOAD_FLAG_11417~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|field.OVERLOAD_FLAG_11417~combout\);

-- Location: LCCOMB_X18_Y22_N22
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector101~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector101~3_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|ps.RCV_16641~combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|field.OVERLOAD_FLAG_11417~combout\) # 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|field.ACTIVE_ERROR_FLAG_11918~combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|field.OVERLOAD_FLAG_11417~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|field.ACTIVE_ERROR_FLAG_11918~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.RCV_16641~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_counter[0]~2_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector101~3_combout\);

-- Location: LCCOMB_X18_Y22_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector50~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector50~0_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|ps.WFBI_16649~combout\) # ((\can_controller_0|Can_int|CAN_bit_stream_processor|Selector101~3_combout\) # 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|WideNor1~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.WFBI_16649~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector101~3_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|WideNor1~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector50~0_combout\);

-- Location: LCCOMB_X19_Y16_N8
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector50~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector50~1_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|ps.I_16645~combout\ & \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.I_16645~combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector50~1_combout\);

-- Location: LCCOMB_X18_Y22_N16
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector50~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector50~2_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector50~1_combout\) # ((\can_controller_0|Can_int|CAN_bit_stream_processor|Selector50~0_combout\ & 
-- ((\can_controller_0|CAN_Msg|TXMSGID1|data_out\(14)) # (\can_controller_0|CAN_Msg|TXMSGID1|data_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector50~0_combout\,
	datab => \can_controller_0|CAN_Msg|TXMSGID1|data_out\(14),
	datac => \can_controller_0|CAN_Msg|TXMSGID1|data_out\(15),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector50~1_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector50~2_combout\);

-- Location: LCCOMB_X18_Y22_N14
\can_controller_0|Can_int|CAN_bit_stream_processor|ns.TRAN_15119\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|ns.TRAN_15119~combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\ & ((GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|ns.TRAN~0clkctrl_outclk\) & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector50~2_combout\)) # (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|ns.TRAN~0clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|ns.TRAN_15119~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector50~2_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|ns.TRAN_15119~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|ns.TRAN~0clkctrl_outclk\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|ns.TRAN_15119~combout\);

-- Location: LCCOMB_X18_Y22_N18
\can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\clk_clk~inputclkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|ns.TRAN_15119~combout\)) # 
-- (!GLOBAL(\clk_clk~inputclkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|ns.TRAN_15119~combout\,
	datac => \clk_clk~inputclkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\);

-- Location: LCCOMB_X17_Y18_N22
\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~28_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~9_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~6_combout\) # 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~6_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~9_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~28_combout\);

-- Location: LCCOMB_X17_Y18_N30
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\ & 
-- ((GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~28_combout\)) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~28_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~1clkctrl_outclk\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\);

-- Location: LCCOMB_X24_Y16_N22
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[7]~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[7]~72_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\) # 
-- (((!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[63]~27_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[16]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[16]~23_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[63]~27_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[7]~72_combout\);

-- Location: LCCOMB_X24_Y16_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(7) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[7]~72_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(7)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[7]~72_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[7]~72_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(7),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(7));

-- Location: LCCOMB_X24_Y16_N12
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(7) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(7)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(7),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(7),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(7));

-- Location: LCCOMB_X24_Y18_N10
\can_controller_0|Can_int|rx_data_1_2_in[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_1_2_in\(7) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(7))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_1_2_in\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(7),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|rx_data_1_2_in\(7),
	combout => \can_controller_0|Can_int|rx_data_1_2_in\(7));

-- Location: LCCOMB_X24_Y18_N24
\can_controller_0|CAN_Msg|RXMSGD12|data_out[7]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD12|data_out[7]~31_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_1_2_in\(7))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD12|data_out[7]~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|Can_int|rx_data_1_2_in\(7),
	datad => \can_controller_0|CAN_Msg|RXMSGD12|data_out[7]~31_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD12|data_out[7]~31_combout\);

-- Location: LCCOMB_X24_Y18_N4
\can_controller_0|CAN_Msg|RXMSGD12|data_out[7]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD12|data_out[7]~32_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|Can_int|rx_data_1_2_in\(7))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD12|data_out[7]~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_1_2_in\(7),
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datad => \can_controller_0|CAN_Msg|RXMSGD12|data_out[7]~31_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD12|data_out[7]~32_combout\);

-- Location: LCCOMB_X20_Y16_N2
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[55]~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[55]~71_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[63]~70_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[63]~70_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~21_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[55]~71_combout\);

-- Location: LCCOMB_X24_Y18_N0
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[23]~98\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[23]~98_combout\ = (((\can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~2_combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~1_combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[55]~71_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~2_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[55]~71_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~1_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[23]~98_combout\);

-- Location: LCCOMB_X24_Y18_N28
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[23]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(23) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[23]~98_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(23)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[23]~98_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[23]~98_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(23),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(23));

-- Location: LCCOMB_X24_Y18_N16
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[23]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(23) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(23)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(23),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(23),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(23));

-- Location: LCCOMB_X24_Y18_N30
\can_controller_0|Can_int|rx_data_3_4_in[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_3_4_in\(7) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(23))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_3_4_in\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(23),
	datac => \can_controller_0|Can_int|rx_data_3_4_in\(7),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	combout => \can_controller_0|Can_int|rx_data_3_4_in\(7));

-- Location: LCCOMB_X24_Y18_N20
\can_controller_0|CAN_Msg|RXMSGD34|data_out[7]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD34|data_out[7]~31_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_3_4_in\(7))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD34|data_out[7]~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|Can_int|rx_data_3_4_in\(7),
	datad => \can_controller_0|CAN_Msg|RXMSGD34|data_out[7]~31_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD34|data_out[7]~31_combout\);

-- Location: LCCOMB_X24_Y18_N2
\can_controller_0|CAN_Msg|RXMSGD34|data_out[7]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD34|data_out[7]~32_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|Can_int|rx_data_3_4_in\(7))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD34|data_out[7]~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|Can_int|rx_data_3_4_in\(7),
	datad => \can_controller_0|CAN_Msg|RXMSGD34|data_out[7]~31_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD34|data_out[7]~32_combout\);

-- Location: LCCOMB_X24_Y18_N8
\can_controller_0|CPU_INT|Mux240~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux240~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD34|data_out[7]~32_combout\))) # (!\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ & 
-- (\can_controller_0|CAN_Msg|RXMSGD12|data_out[7]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\,
	datac => \can_controller_0|CAN_Msg|RXMSGD12|data_out[7]~32_combout\,
	datad => \can_controller_0|CAN_Msg|RXMSGD34|data_out[7]~32_combout\,
	combout => \can_controller_0|CPU_INT|Mux240~0_combout\);

-- Location: LCCOMB_X20_Y15_N4
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[39]~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[39]~73_combout\ = ((!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[47]~41_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[47]~41_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[39]~73_combout\);

-- Location: LCCOMB_X20_Y15_N10
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[39]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(39) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[39]~73_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(39)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[39]~73_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[39]~73_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(39),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(39));

-- Location: LCCOMB_X20_Y15_N28
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[39]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(39) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(39)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(39)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(39),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(39),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(39));

-- Location: LCCOMB_X20_Y15_N30
\can_controller_0|Can_int|rx_data_5_6_in[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_5_6_in\(7) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(39))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_5_6_in\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(39),
	datac => \can_controller_0|Can_int|rx_data_5_6_in\(7),
	combout => \can_controller_0|Can_int|rx_data_5_6_in\(7));

-- Location: LCCOMB_X20_Y15_N12
\can_controller_0|CAN_Msg|RXMSGD56|data_out[7]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD56|data_out[7]~31_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_5_6_in\(7))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD56|data_out[7]~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datac => \can_controller_0|Can_int|rx_data_5_6_in\(7),
	datad => \can_controller_0|CAN_Msg|RXMSGD56|data_out[7]~31_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD56|data_out[7]~31_combout\);

-- Location: LCCOMB_X20_Y15_N26
\can_controller_0|CAN_Msg|RXMSGD56|data_out[7]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD56|data_out[7]~32_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|Can_int|rx_data_5_6_in\(7))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD56|data_out[7]~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datac => \can_controller_0|Can_int|rx_data_5_6_in\(7),
	datad => \can_controller_0|CAN_Msg|RXMSGD56|data_out[7]~31_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD56|data_out[7]~32_combout\);

-- Location: LCCOMB_X24_Y18_N26
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[55]~99\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[55]~99_combout\ = ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\ & ((!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~1_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~2_combout\)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[55]~71_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~2_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[55]~71_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~1_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[55]~99_combout\);

-- Location: LCCOMB_X24_Y18_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[55]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(55) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[55]~99_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(55)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[55]~99_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[55]~99_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(55),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(55));

-- Location: LCCOMB_X24_Y18_N18
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[55]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(55) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(55)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(55)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(55),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(55),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(55));

-- Location: LCCOMB_X24_Y18_N22
\can_controller_0|Can_int|rx_data_7_8_in[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_7_8_in\(7) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(55))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_7_8_in\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(55),
	datac => \can_controller_0|Can_int|rx_data_7_8_in\(7),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	combout => \can_controller_0|Can_int|rx_data_7_8_in\(7));

-- Location: LCCOMB_X24_Y18_N12
\can_controller_0|CAN_Msg|RXMSGD78|data_out[7]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD78|data_out[7]~31_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_7_8_in\(7))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD78|data_out[7]~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|Can_int|rx_data_7_8_in\(7),
	datad => \can_controller_0|CAN_Msg|RXMSGD78|data_out[7]~31_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD78|data_out[7]~31_combout\);

-- Location: LCCOMB_X24_Y18_N14
\can_controller_0|CAN_Msg|RXMSGD78|data_out[7]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD78|data_out[7]~32_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|Can_int|rx_data_7_8_in\(7))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD78|data_out[7]~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_7_8_in\(7),
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datad => \can_controller_0|CAN_Msg|RXMSGD78|data_out[7]~31_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD78|data_out[7]~32_combout\);

-- Location: LCCOMB_X24_Y21_N18
\can_controller_0|CPU_INT|Mux240~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux240~1_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD78|data_out[7]~32_combout\))) # (!\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ & 
-- (\can_controller_0|CAN_Msg|RXMSGD56|data_out[7]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|CAN_Msg|RXMSGD56|data_out[7]~32_combout\,
	datac => \can_controller_0|CAN_Msg|RXMSGD78|data_out[7]~32_combout\,
	datad => \mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\,
	combout => \can_controller_0|CPU_INT|Mux240~1_combout\);

-- Location: LCCOMB_X24_Y21_N8
\can_controller_0|CPU_INT|Mux240~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux240~2_combout\ = (\can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\ & ((\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & ((\can_controller_0|CPU_INT|Mux240~1_combout\))) # 
-- (!\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & (\can_controller_0|CPU_INT|Mux240~0_combout\)))) # (!\can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\ & (((\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|Mux240~0_combout\,
	datab => \can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\,
	datac => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\,
	datad => \can_controller_0|CPU_INT|Mux240~1_combout\,
	combout => \can_controller_0|CPU_INT|Mux240~2_combout\);

-- Location: LCCOMB_X21_Y17_N8
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[7]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[7]~12_combout\ = (((!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[3]~6_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[0]~0_combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[0]~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[3]~6_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[7]~12_combout\);

-- Location: LCCOMB_X21_Y17_N20
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(7) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[7]~12_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(7)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[7]~12_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[7]~12_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(7),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(7));

-- Location: LCCOMB_X23_Y17_N10
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(7) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(7)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(7),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(7),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(7));

-- Location: LCCOMB_X23_Y17_N28
\can_controller_0|Can_int|rx_data_id1_in[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_id1_in\(7) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(7))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_id1_in\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(7),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|rx_data_id1_in\(7),
	combout => \can_controller_0|Can_int|rx_data_id1_in\(7));

-- Location: LCCOMB_X23_Y17_N2
\can_controller_0|CAN_Msg|RXMSGID1|data_out[7]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGID1|data_out[7]~31_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_id1_in\(7))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[7]~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \can_controller_0|Can_int|rx_data_id1_in\(7),
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datad => \can_controller_0|CAN_Msg|RXMSGID1|data_out[7]~31_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGID1|data_out[7]~31_combout\);

-- Location: LCCOMB_X23_Y17_N0
\can_controller_0|CAN_Msg|RXMSGID1|data_out[7]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGID1|data_out[7]~32_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|Can_int|rx_data_id1_in\(7))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[7]~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datab => \can_controller_0|Can_int|rx_data_id1_in\(7),
	datac => \rst_controller|r_sync_rst~q\,
	datad => \can_controller_0|CAN_Msg|RXMSGID1|data_out[7]~31_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGID1|data_out[7]~32_combout\);

-- Location: LCCOMB_X24_Y21_N30
\can_controller_0|CPU_INT|time_reg_in_sig[7]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|time_reg_in_sig[7]~13_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\ & ((\can_controller_0|CPU_INT|time_reg_in_sig[14]~11_combout\ & (\can_controller_0|CPU_INT|tx_data_id1_in_sig[7]~3_combout\)) # 
-- (!\can_controller_0|CPU_INT|time_reg_in_sig[14]~11_combout\ & ((\can_controller_0|CAN_CONT|TIMEREG|data_out\(7)))))) # (!\mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\ & ((\can_controller_0|CPU_INT|time_reg_in_sig[14]~11_combout\ & 
-- ((\can_controller_0|CAN_CONT|TIMEREG|data_out\(7)))) # (!\can_controller_0|CPU_INT|time_reg_in_sig[14]~11_combout\ & (\can_controller_0|CPU_INT|tx_data_id1_in_sig[7]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\,
	datab => \can_controller_0|CPU_INT|tx_data_id1_in_sig[7]~3_combout\,
	datac => \can_controller_0|CAN_CONT|TIMEREG|data_out\(7),
	datad => \can_controller_0|CPU_INT|time_reg_in_sig[14]~11_combout\,
	combout => \can_controller_0|CPU_INT|time_reg_in_sig[7]~13_combout\);

-- Location: LCCOMB_X23_Y21_N20
\can_controller_0|CPU_INT|time_reg_in_sig[7]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|time_reg_in_sig[7]~14_combout\ = ((\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((!\mm_interconnect_0|width_adapter_001|address_reg\(3)))) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & 
-- (!\nios2_qsys_0|W_alu_result\(3)))) # (!\can_controller_0|CPU_INT|time_reg_in_sig[14]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|time_reg_in_sig[14]~11_combout\,
	datab => \nios2_qsys_0|W_alu_result\(3),
	datac => \mm_interconnect_0|width_adapter_001|address_reg\(3),
	datad => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	combout => \can_controller_0|CPU_INT|time_reg_in_sig[7]~14_combout\);

-- Location: LCCOMB_X24_Y21_N4
\can_controller_0|CPU_INT|time_reg_in_sig[7]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|time_reg_in_sig[7]~15_combout\ = (\can_controller_0|CPU_INT|time_reg_in_sig[7]~14_combout\ & ((\can_controller_0|CPU_INT|time_reg_in_sig[13]~10_combout\ & (\can_controller_0|CPU_INT|time_reg_in_sig[7]~13_combout\)) # 
-- (!\can_controller_0|CPU_INT|time_reg_in_sig[13]~10_combout\ & ((\can_controller_0|CPU_INT|time_reg_in_sig\(7)))))) # (!\can_controller_0|CPU_INT|time_reg_in_sig[7]~14_combout\ & (((\can_controller_0|CPU_INT|time_reg_in_sig\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|time_reg_in_sig[7]~13_combout\,
	datab => \can_controller_0|CPU_INT|time_reg_in_sig[7]~14_combout\,
	datac => \can_controller_0|CPU_INT|time_reg_in_sig\(7),
	datad => \can_controller_0|CPU_INT|time_reg_in_sig[13]~10_combout\,
	combout => \can_controller_0|CPU_INT|time_reg_in_sig[7]~15_combout\);

-- Location: FF_X24_Y21_N5
\can_controller_0|CPU_INT|time_reg_in_sig[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|time_reg_in_sig[7]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|time_reg_in_sig\(7));

-- Location: FF_X24_Y21_N31
\can_controller_0|CAN_CONT|TIMEREG|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|time_reg_in_sig\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|time_reg_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_CONT|TIMEREG|data_out\(7));

-- Location: LCCOMB_X24_Y21_N20
\can_controller_0|CPU_INT|Mux240~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux240~3_combout\ = (\can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\ & (((\can_controller_0|CPU_INT|to_cpu_bus[8]~11_combout\)))) # (!\can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\ & 
-- ((\can_controller_0|CPU_INT|to_cpu_bus[8]~11_combout\ & (\can_controller_0|CAN_Msg|RXMSGID1|data_out[7]~32_combout\)) # (!\can_controller_0|CPU_INT|to_cpu_bus[8]~11_combout\ & ((\can_controller_0|CAN_CONT|TIMEREG|data_out\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGID1|data_out[7]~32_combout\,
	datab => \can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\,
	datac => \can_controller_0|CAN_CONT|TIMEREG|data_out\(7),
	datad => \can_controller_0|CPU_INT|to_cpu_bus[8]~11_combout\,
	combout => \can_controller_0|CPU_INT|Mux240~3_combout\);

-- Location: LCCOMB_X27_Y24_N26
\can_controller_0|CPU_INT|Mux240~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux240~4_combout\ = (\can_controller_0|CPU_INT|Mux240~3_combout\ & ((\can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\ & ((\can_controller_0|CAN_Msg|TXMSGID1|data_out[7]~17_combout\))) # 
-- (!\can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\ & (!\can_controller_0|CPU_INT|Mux240~2_combout\)))) # (!\can_controller_0|CPU_INT|Mux240~3_combout\ & (\can_controller_0|CPU_INT|Mux240~2_combout\ & 
-- ((\can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|Mux240~2_combout\,
	datab => \can_controller_0|CAN_Msg|TXMSGID1|data_out[7]~17_combout\,
	datac => \can_controller_0|CPU_INT|Mux240~3_combout\,
	datad => \can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\,
	combout => \can_controller_0|CPU_INT|Mux240~4_combout\);

-- Location: FF_X27_Y24_N27
\can_controller_0|CPU_INT|to_cpu_bus[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux240~4_combout\,
	ena => \can_controller_0|CPU_INT|to_cpu_bus[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|to_cpu_bus\(7));

-- Location: FF_X27_Y24_N5
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|to_cpu_bus\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X26_Y25_N8
\mm_interconnect_0|width_adapter|data_reg~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter|data_reg~11_combout\ = (!\mm_interconnect_0|width_adapter|always10~1_combout\ & ((\mm_interconnect_0|width_adapter|data_reg\(7)) # 
-- ((!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(7),
	datac => \mm_interconnect_0|width_adapter|data_reg\(7),
	datad => \mm_interconnect_0|width_adapter|always10~1_combout\,
	combout => \mm_interconnect_0|width_adapter|data_reg~11_combout\);

-- Location: FF_X26_Y25_N9
\mm_interconnect_0|width_adapter|data_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter|data_reg~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter|data_reg\(7));

-- Location: LCCOMB_X26_Y26_N18
\nios2_qsys_0|av_ld_byte0_data_nxt[7]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[7]~27_combout\ = (\mm_interconnect_0|width_adapter|data_reg\(7) & ((\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~q\) # 
-- ((!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(7))))) # 
-- (!\mm_interconnect_0|width_adapter|data_reg\(7) & (!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter|data_reg\(7),
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(7),
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~q\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[7]~27_combout\);

-- Location: LCCOMB_X32_Y21_N24
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~21_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\) # 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7) & !\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~21_combout\);

-- Location: FF_X32_Y21_N25
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(7));

-- Location: FF_X32_Y21_N29
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X32_Y21_N28
\nios2_qsys_0|av_ld_byte0_data_nxt[7]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[7]~26_combout\ = (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(7)) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7) & 
-- \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7) & ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7),
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(7),
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[7]~26_combout\);

-- Location: LCCOMB_X28_Y26_N30
\nios2_qsys_0|av_ld_byte0_data_nxt[7]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[7]~28_combout\ = (\nios2_qsys_0|av_ld_byte0_data_nxt[7]~26_combout\) # ((\mm_interconnect_0|width_adapter|always10~1_combout\ & (\nios2_qsys_0|av_ld_byte0_data_nxt[7]~27_combout\ & 
-- \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter|always10~1_combout\,
	datab => \nios2_qsys_0|av_ld_byte0_data_nxt[7]~27_combout\,
	datac => \nios2_qsys_0|av_ld_byte0_data_nxt[7]~26_combout\,
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[7]~28_combout\);

-- Location: LCCOMB_X28_Y26_N0
\nios2_qsys_0|av_ld_byte0_data_nxt[7]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[7]~33_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_ld_rshift8~0_combout\ & ((\nios2_qsys_0|av_ld_byte1_data\(7)))) # (!\nios2_qsys_0|av_ld_rshift8~0_combout\ & 
-- (\nios2_qsys_0|av_ld_byte0_data_nxt[7]~28_combout\)))) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & (((\nios2_qsys_0|av_ld_byte0_data_nxt[7]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_aligning_data~q\,
	datab => \nios2_qsys_0|av_ld_rshift8~0_combout\,
	datac => \nios2_qsys_0|av_ld_byte0_data_nxt[7]~28_combout\,
	datad => \nios2_qsys_0|av_ld_byte1_data\(7),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[7]~33_combout\);

-- Location: LCCOMB_X27_Y25_N14
\nios2_qsys_0|av_ld_byte0_data[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data[2]~0_combout\ = (\nios2_qsys_0|av_ld_rshift8~0_combout\) # (!\nios2_qsys_0|av_ld_aligning_data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|av_ld_rshift8~0_combout\,
	datad => \nios2_qsys_0|av_ld_aligning_data~q\,
	combout => \nios2_qsys_0|av_ld_byte0_data[2]~0_combout\);

-- Location: FF_X28_Y26_N1
\nios2_qsys_0|av_ld_byte0_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte0_data_nxt[7]~33_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|av_ld_byte0_data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte0_data\(7));

-- Location: LCCOMB_X28_Y27_N16
\nios2_qsys_0|W_rf_wr_data[7]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[7]~13_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte0_data\(7))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|W_alu_result\(7) & (!\nios2_qsys_0|E_alu_result~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(7),
	datab => \nios2_qsys_0|E_alu_result~36_combout\,
	datac => \nios2_qsys_0|R_ctrl_ld~q\,
	datad => \nios2_qsys_0|av_ld_byte0_data\(7),
	combout => \nios2_qsys_0|W_rf_wr_data[7]~13_combout\);

-- Location: FF_X32_Y22_N13
\nios2_qsys_0|d_writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(3));

-- Location: LCCOMB_X32_Y22_N12
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~5_combout\ = (\nios2_qsys_0|d_writedata\(3) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|d_writedata\(3),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~5_combout\);

-- Location: LCCOMB_X32_Y22_N16
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~4_combout\ = (\nios2_qsys_0|d_writedata\(4) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|d_writedata\(4),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~4_combout\);

-- Location: LCCOMB_X32_Y22_N22
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~6_combout\ = (\nios2_qsys_0|d_writedata\(5) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|d_writedata\(5),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~6_combout\);

-- Location: LCCOMB_X31_Y23_N30
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~18_combout\ = (\nios2_qsys_0|d_writedata\(6) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|d_writedata\(6),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~18_combout\);

-- Location: LCCOMB_X30_Y21_N0
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~19_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \nios2_qsys_0|d_writedata\(7),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~19_combout\);

-- Location: M9K_X33_Y22_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "can_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "can_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_9jc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X32_Y21_N16
\nios2_qsys_0|av_ld_byte0_data_nxt[6]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[6]~20_combout\ = (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(6)) # ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ 
-- & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6))))) # (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(6),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[6]~20_combout\);

-- Location: LCCOMB_X26_Y24_N18
\mm_interconnect_0|width_adapter|data_reg~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter|data_reg~4_combout\ = (!\mm_interconnect_0|width_adapter|always10~1_combout\ & ((\mm_interconnect_0|width_adapter|data_reg\(6)) # 
-- ((!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter|always10~1_combout\,
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \mm_interconnect_0|width_adapter|data_reg\(6),
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(6),
	combout => \mm_interconnect_0|width_adapter|data_reg~4_combout\);

-- Location: FF_X26_Y24_N19
\mm_interconnect_0|width_adapter|data_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter|data_reg~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter|data_reg\(6));

-- Location: LCCOMB_X26_Y26_N14
\nios2_qsys_0|av_ld_byte0_data_nxt[6]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[6]~18_combout\ = (\mm_interconnect_0|width_adapter|data_reg\(6) & \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter|data_reg\(6),
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~q\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[6]~18_combout\);

-- Location: LCCOMB_X27_Y25_N4
\nios2_qsys_0|av_ld_byte0_data_nxt[6]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[6]~19_combout\ = (\mm_interconnect_0|width_adapter|out_valid~0_combout\ & ((\nios2_qsys_0|av_ld_byte0_data_nxt[6]~18_combout\) # 
-- ((!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(6),
	datac => \nios2_qsys_0|av_ld_byte0_data_nxt[6]~18_combout\,
	datad => \mm_interconnect_0|width_adapter|out_valid~0_combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[6]~19_combout\);

-- Location: LCCOMB_X27_Y25_N18
\nios2_qsys_0|av_ld_byte0_data_nxt[6]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[6]~21_combout\ = (\nios2_qsys_0|av_ld_rshift8~1_combout\ & (((\nios2_qsys_0|av_ld_byte1_data\(6))))) # (!\nios2_qsys_0|av_ld_rshift8~1_combout\ & ((\nios2_qsys_0|av_ld_byte0_data_nxt[6]~20_combout\) # 
-- ((\nios2_qsys_0|av_ld_byte0_data_nxt[6]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte0_data_nxt[6]~20_combout\,
	datab => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	datac => \nios2_qsys_0|av_ld_byte0_data_nxt[6]~19_combout\,
	datad => \nios2_qsys_0|av_ld_byte1_data\(6),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[6]~21_combout\);

-- Location: FF_X27_Y25_N19
\nios2_qsys_0|av_ld_byte0_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte0_data_nxt[6]~21_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|av_ld_byte0_data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte0_data\(6));

-- Location: LCCOMB_X30_Y28_N20
\nios2_qsys_0|W_rf_wr_data[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[6]~6_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte0_data\(6))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|W_alu_result\(6) & ((!\nios2_qsys_0|E_alu_result~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(6),
	datab => \nios2_qsys_0|R_ctrl_ld~q\,
	datac => \nios2_qsys_0|av_ld_byte0_data\(6),
	datad => \nios2_qsys_0|E_alu_result~36_combout\,
	combout => \nios2_qsys_0|W_rf_wr_data[6]~6_combout\);

-- Location: LCCOMB_X34_Y25_N26
\nios2_qsys_0|E_st_data[18]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_st_data[18]~0_combout\ = (\nios2_qsys_0|D_iw\(4) & ((\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(18)))) # (!\nios2_qsys_0|D_iw\(4) & 
-- (\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datad => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	combout => \nios2_qsys_0|E_st_data[18]~0_combout\);

-- Location: FF_X34_Y25_N27
\nios2_qsys_0|d_writedata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_st_data[18]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(18));

-- Location: LCCOMB_X27_Y23_N10
\mm_interconnect_0|width_adapter_001|data_reg~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|data_reg~0_combout\ = (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & \nios2_qsys_0|d_writedata\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datac => \nios2_qsys_0|d_writedata\(18),
	combout => \mm_interconnect_0|width_adapter_001|data_reg~0_combout\);

-- Location: FF_X27_Y23_N11
\mm_interconnect_0|width_adapter_001|data_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|data_reg~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|data_reg\(2));

-- Location: LCCOMB_X25_Y23_N0
\can_controller_0|CPU_INT|tx_data_id1_in_sig[2]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_id1_in_sig[2]~9_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & (\mm_interconnect_0|width_adapter_001|data_reg\(2))) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\nios2_qsys_0|d_writedata\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|data_reg\(2),
	datab => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datad => \nios2_qsys_0|d_writedata\(2),
	combout => \can_controller_0|CPU_INT|tx_data_id1_in_sig[2]~9_combout\);

-- Location: LCCOMB_X23_Y21_N30
\can_controller_0|CPU_INT|Mux161~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux161~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & ((\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(2)))) # (!\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & 
-- (\can_controller_0|CPU_INT|tx_data_id1_in_sig[2]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|tx_data_id1_in_sig[2]~9_combout\,
	datab => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(2),
	datac => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	combout => \can_controller_0|CPU_INT|Mux161~0_combout\);

-- Location: FF_X23_Y21_N31
\can_controller_0|CPU_INT|tx_data_conf_in_sig[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux161~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_conf_in_sig[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_conf_in_sig\(2));

-- Location: FF_X20_Y19_N25
\can_controller_0|CAN_Msg|TXMSGCONF|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|tx_data_conf_in_sig\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|tx_data_conf_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(2));

-- Location: LCCOMB_X17_Y19_N26
\can_controller_0|Can_int|CAN_bit_stream_processor|Add26~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add26~1_combout\ = \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(2) $ (((\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(1) & \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(1),
	datac => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(0),
	datad => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(2),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add26~1_combout\);

-- Location: LCCOMB_X17_Y19_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|Add26~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add26~0_combout\ = (\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(2)) # ((\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(1) & \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(1),
	datac => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(0),
	datad => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(2),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add26~0_combout\);

-- Location: LCCOMB_X17_Y19_N0
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan32~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan32~5_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Add26~0_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[6]~combout\ & 
-- (!\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(3) & !\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[6]~combout\ & 
-- (\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(3) & \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add26~0_combout\ & 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[6]~combout\ $ (!\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Add26~0_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[6]~combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(3),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan32~5_combout\);

-- Location: LCCOMB_X17_Y19_N12
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan32~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan32~6_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan32~5_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|Add26~1_combout\ $ 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Add26~1_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan32~5_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan32~6_combout\);

-- Location: LCCOMB_X17_Y19_N2
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan32~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan32~1_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\ & (\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(2) & 
-- (\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(0) & \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(1)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\ & ((\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(2)) # 
-- ((\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(0) & \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\,
	datab => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(2),
	datac => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(0),
	datad => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(1),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan32~1_combout\);

-- Location: LCCOMB_X17_Y19_N28
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan32~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan32~2_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[6]~combout\) # ((!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan32~1_combout\) # (!\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(3))))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[6]~combout\ & (!\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(3) & 
-- !\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan32~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[6]~combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(3),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan32~1_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan32~2_combout\);

-- Location: LCCOMB_X18_Y19_N0
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan32~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan32~3_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\ & ((\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(0)) # 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan32~0_combout\))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\ & (\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(0) & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan32~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(0),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan32~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan32~3_combout\);

-- Location: LCCOMB_X18_Y19_N10
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan32~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan32~4_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan32~3_combout\) # 
-- (\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(0) $ (!\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(1))))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan32~3_combout\ & (\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(0) $ (!\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\,
	datab => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(0),
	datac => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(1),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan32~3_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan32~4_combout\);

-- Location: LCCOMB_X18_Y19_N26
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan31~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan31~1_combout\ = (\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(0) & (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\))) # (!\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(0) & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\) # ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\ & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\,
	datab => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(0),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan31~1_combout\);

-- Location: LCCOMB_X18_Y19_N12
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan31~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan31~2_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~0_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan31~1_combout\) # (!\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(1)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\ & 
-- (!\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(1) & \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan31~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\,
	datab => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(1),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan31~1_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan31~2_combout\);

-- Location: LCCOMB_X18_Y19_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan31~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan31~3_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Add25~1_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan31~2_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~3_combout\)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add25~1_combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan31~2_combout\) # ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan31~2_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Add25~1_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~3_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan31~3_combout\);

-- Location: LCCOMB_X17_Y19_N30
\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~11_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan31~3_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan32~2_combout\) # 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan32~6_combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan32~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan32~6_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan32~2_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan32~4_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan31~3_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~11_combout\);

-- Location: LCCOMB_X18_Y18_N8
\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~1_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~4_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~11_combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~0_combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~4_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~11_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~10_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~1_combout\);

-- Location: LCCOMB_X20_Y19_N22
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~10_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\ & (\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(2) & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[6]~combout\ $ (\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[6]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(3),
	datad => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(2),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~10_combout\);

-- Location: LCCOMB_X20_Y19_N10
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~7_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~1_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~10_combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\ $ (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add25~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~1_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~10_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Add25~1_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~7_combout\);

-- Location: LCCOMB_X20_Y19_N20
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~8_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Add25~1_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[6]~combout\ & !\can_controller_0|Can_int|CAN_bit_stream_processor|Add25~0_combout\))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add25~1_combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\) # ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[6]~combout\ & 
-- !\can_controller_0|Can_int|CAN_bit_stream_processor|Add25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Add25~1_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[6]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Add25~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~8_combout\);

-- Location: LCCOMB_X20_Y19_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~4_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Add25~1_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[6]~combout\ $ 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|Add25~0_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add25~1_combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\) # (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[6]~combout\ $ 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|Add25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Add25~1_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[6]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Add25~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~4_combout\);

-- Location: LCCOMB_X20_Y19_N28
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~3_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\ & 
-- (((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\) # (\can_controller_0|Can_int|CAN_bit_stream_processor|Add20~0_combout\)) # (!\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(1)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\ & (!\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(1) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\) # 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|Add20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\,
	datab => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(1),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Add20~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~3_combout\);

-- Location: LCCOMB_X20_Y19_N0
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~5_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~4_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~3_combout\ & 
-- (\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(2) $ (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~4_combout\,
	datab => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(2),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~3_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~5_combout\);

-- Location: LCCOMB_X20_Y19_N18
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~2_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\ & 
-- (((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|Add20~0_combout\)) # (!\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(1)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\ & (((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\ & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\,
	datab => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(1),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Add20~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~2_combout\);

-- Location: LCCOMB_X20_Y19_N2
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~6_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~1_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~5_combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~2_combout\) # (!\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~1_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~5_combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(0),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~2_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~6_combout\);

-- Location: LCCOMB_X20_Y19_N30
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~9_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~7_combout\) # ((\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~6_combout\) # 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~8_combout\ & !\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~7_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~8_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~1_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~6_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~9_combout\);

-- Location: LCCOMB_X18_Y19_N16
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~2_combout\ = (\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(0) & (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\) # (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\)))) # (!\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(0) & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\) # ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\) # 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\,
	datab => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(0),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~2_combout\);

-- Location: LCCOMB_X19_Y19_N26
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~3_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan31~0_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~2_combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\) # (!\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(1)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~2_combout\ & 
-- (!\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(1) & \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~2_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan31~0_combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(1),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[4]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~3_combout\);

-- Location: LCCOMB_X19_Y19_N8
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~5_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[6]~combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~4_combout\) # 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~3_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add25~0_combout\)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[6]~combout\ & 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add25~0_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~4_combout\) # (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[6]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~4_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Add25~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~3_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~5_combout\);

-- Location: LCCOMB_X20_Y19_N24
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~7_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\ & (((\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~5_combout\) # 
-- (!\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(2))) # (!\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(3)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~5_combout\ & ((!\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(2)) # (!\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(3),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(2),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~5_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~7_combout\);

-- Location: LCCOMB_X20_Y20_N16
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~3_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~7_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~7_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~3_combout\);

-- Location: LCCOMB_X20_Y20_N2
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~4_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~9_combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~2_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~15_combout\ & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~9_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~2_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~15_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~3_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~4_combout\);

-- Location: LCCOMB_X20_Y20_N14
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~2_combout\ = ((!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~7_combout\ & 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~2_combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~9_combout\))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~5_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~7_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~2_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~9_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~2_combout\);

-- Location: CLKCTRL_G15
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~2clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~2clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~2clkctrl_outclk\);

-- Location: LCCOMB_X20_Y20_N20
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~combout\ = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~2clkctrl_outclk\) & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~combout\))) # (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~2clkctrl_outclk\) & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~4_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~2clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~combout\);

-- Location: LCCOMB_X20_Y20_N12
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[1]~0_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~7_combout\) # 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[1]~combout\ $ (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100111111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[1]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~7_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[1]~0_combout\);

-- Location: LCCOMB_X20_Y20_N22
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[1]~1_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~9_combout\) # 
-- (((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[1]~0_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~15_combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~9_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~2_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~15_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[1]~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[1]~1_combout\);

-- Location: LCCOMB_X20_Y20_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[1]~combout\ = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~2clkctrl_outclk\) & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[1]~combout\))) # (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~2clkctrl_outclk\) & 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[1]~1_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~2clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[1]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[1]~combout\);

-- Location: LCCOMB_X20_Y20_N18
\can_controller_0|Can_int|CAN_bit_stream_processor|Add27~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add27~0_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~7_combout\) # (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[2]~combout\ $ 
-- (((!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[1]~combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[2]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~7_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[1]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add27~0_combout\);

-- Location: LCCOMB_X20_Y20_N4
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[2]~0_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~9_combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~2_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~15_combout\ & !\can_controller_0|Can_int|CAN_bit_stream_processor|Add27~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~9_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~2_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~15_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Add27~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[2]~0_combout\);

-- Location: LCCOMB_X20_Y20_N10
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[2]~combout\ = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~2clkctrl_outclk\) & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[2]~combout\))) # (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~2clkctrl_outclk\) & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[2]~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~2clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[2]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[2]~combout\);

-- Location: LCCOMB_X20_Y20_N8
\can_controller_0|Can_int|CAN_bit_stream_processor|Equal15~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Equal15~0_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[2]~combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~combout\ & (!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~7_combout\ & 
-- !\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[1]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[2]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~7_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[1]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal15~0_combout\);

-- Location: LCCOMB_X20_Y20_N26
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~2_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Equal14~0_combout\) # (\can_controller_0|Can_int|CAN_bit_stream_processor|Equal15~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal14~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal15~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~2_combout\);

-- Location: LCCOMB_X16_Y19_N26
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[2]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[2]~4_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~2_combout\ & 
-- (((!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~7_combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~1_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~2_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~7_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~9_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~1_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[2]~4_combout\);

-- Location: LCCOMB_X16_Y19_N14
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~3_combout\ = ((\can_controller_0|Can_int|CAN_bit_stream_processor|Add25~1_combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~5_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add25~1_combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\) # (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~5_combout\)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Add25~1_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~5_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~3_combout\);

-- Location: LCCOMB_X16_Y19_N16
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~4_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~2_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~9_combout\ 
-- & (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~3_combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~1_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~9_combout\ 
-- & (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~3_combout\ $ (\can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~2_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~9_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~3_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~1_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~4_combout\);

-- Location: LCCOMB_X16_Y19_N2
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~5_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~4_combout\ & 
-- (((\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~9_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~3_combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~15_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~9_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~3_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~4_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~5_combout\);

-- Location: LCCOMB_X20_Y20_N0
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~6_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~9_combout\ & (!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~7_combout\ 
-- & (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal15~0_combout\ & !\can_controller_0|Can_int|CAN_bit_stream_processor|Equal14~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~9_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~7_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal15~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal14~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~6_combout\);

-- Location: LCCOMB_X20_Y20_N30
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~2_combout\ = ((!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~1_combout\ & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~6_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~1_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_recessive_stuff_counter[0]~5_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~6_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~2_combout\);

-- Location: CLKCTRL_G19
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~2clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~2clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~2clkctrl_outclk\);

-- Location: LCCOMB_X16_Y19_N28
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~combout\ = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~2clkctrl_outclk\) & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~combout\))) # (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~2clkctrl_outclk\) & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~5_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~2clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~combout\);

-- Location: LCCOMB_X16_Y19_N30
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[1]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[1]~3_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~1_combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[1]~combout\ $ (((!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~combout\ & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~9_combout\))))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~1_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~9_combout\) # 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~combout\ $ (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[1]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011111100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~1_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[1]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~9_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[1]~3_combout\);

-- Location: LCCOMB_X16_Y19_N0
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[1]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[1]~4_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~7_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~9_combout\ 
-- & ((\can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~1_combout\) # (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[1]~3_combout\))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~9_combout\ & (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~1_combout\)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~7_combout\ & 
-- (((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~9_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~1_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[1]~3_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~7_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[1]~4_combout\);

-- Location: LCCOMB_X16_Y19_N20
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[1]~2_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~2_combout\) # 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[1]~4_combout\) # ((!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~1_combout\ & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~2_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~1_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~15_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[1]~4_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[1]~2_combout\);

-- Location: LCCOMB_X16_Y19_N22
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[1]~combout\ = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~2clkctrl_outclk\) & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[1]~combout\))) # (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~2clkctrl_outclk\) & 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[1]~2_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[1]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~2clkctrl_outclk\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[1]~combout\);

-- Location: LCCOMB_X16_Y19_N12
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[2]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[2]~1_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~7_combout\ & (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~1_combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~7_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[1]~combout\ $ 
-- (((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[2]~combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~1_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[2]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[1]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~7_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[2]~1_combout\);

-- Location: LCCOMB_X16_Y19_N10
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[2]~0_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[2]~combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|Add25~1_combout\ & ((!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~5_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add25~1_combout\ & (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\ & !\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Add25~1_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[2]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~5_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[2]~0_combout\);

-- Location: LCCOMB_X16_Y19_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[2]~2_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~1_combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[2]~1_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~1_combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[2]~0_combout\ $ (((!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[2]~1_combout\ & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[2]~1_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[2]~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~1_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[2]~2_combout\);

-- Location: LCCOMB_X16_Y19_N24
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[2]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[2]~3_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[2]~2_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~9_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[2]~combout\))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~9_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[2]~2_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[2]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan33~9_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[2]~3_combout\);

-- Location: LCCOMB_X16_Y19_N4
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[2]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[2]~5_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[2]~4_combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[2]~3_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~1_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[2]~4_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal16~1_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~15_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[2]~3_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[2]~5_combout\);

-- Location: LCCOMB_X16_Y19_N18
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[2]~combout\ = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~2clkctrl_outclk\) & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[2]~combout\))) # (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~2clkctrl_outclk\) & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[2]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[2]~5_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~2clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[2]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[2]~combout\);

-- Location: LCCOMB_X16_Y19_N8
\can_controller_0|Can_int|CAN_bit_stream_processor|Equal14~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Equal14~0_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[2]~combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~combout\ & (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[1]~combout\ & 
-- !\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[2]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[0]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:tx_dominant_stuff_counter[1]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~7_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal14~0_combout\);

-- Location: LCCOMB_X17_Y22_N16
\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~2_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal14~0_combout\ & (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal15~0_combout\ & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal14~0_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal15~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~1_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~2_combout\);

-- Location: LCCOMB_X17_Y22_N0
\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~3_combout\ = (\clk_clk~input_o\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector56~0_combout\ & \can_controller_0|Can_int|CAN_BTL|Sample_point_i~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clk_clk~input_o\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector56~0_combout\,
	datad => \can_controller_0|Can_int|CAN_BTL|Sample_point_i~q\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~3_combout\);

-- Location: LCCOMB_X17_Y22_N22
\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~3_combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~2_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~3_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~2_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~3_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~combout\);

-- Location: CLKCTRL_G12
\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~clkctrl_outclk\);

-- Location: LCCOMB_X28_Y23_N10
\can_controller_0|Can_int|tx_data_id1_in[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|tx_data_id1_in\(5) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~clkctrl_outclk\) & (\can_controller_0|CAN_Msg|TXMSGID1|data_out[5]~32_combout\)) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~clkctrl_outclk\) & ((\can_controller_0|Can_int|tx_data_id1_in\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|CAN_Msg|TXMSGID1|data_out[5]~32_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|tx_data_id1_in\(5),
	combout => \can_controller_0|Can_int|tx_data_id1_in\(5));

-- Location: FF_X28_Y23_N1
\can_controller_0|CPU_INT|tx_data_id1_in_sig[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|tx_data_id1_in_sig[5]~6_combout\,
	asdata => \can_controller_0|CAN_Msg|TXMSGID1|data_out[5]~32_combout\,
	sload => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_id1_in_sig[10]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_id1_in_sig\(5));

-- Location: LCCOMB_X28_Y23_N16
\can_controller_0|sw7|data_out[5]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|sw7|data_out[5]~7_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~combout\ & (\can_controller_0|Can_int|tx_data_id1_in\(5))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~combout\ & 
-- (((\can_controller_0|CPU_INT|tx_data_id1_we_sig~q\ & \can_controller_0|CPU_INT|tx_data_id1_in_sig\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|tx_data_id1_in\(5),
	datab => \can_controller_0|CPU_INT|tx_data_id1_we_sig~q\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~combout\,
	datad => \can_controller_0|CPU_INT|tx_data_id1_in_sig\(5),
	combout => \can_controller_0|sw7|data_out[5]~7_combout\);

-- Location: LCCOMB_X26_Y23_N0
\can_controller_0|CAN_Msg|TXMSGID1|data_out[5]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[5]~31_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89clkctrl_outclk\) & (\can_controller_0|sw7|data_out[5]~7_combout\)) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|TXMSGID1|data_out[5]~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|sw7|data_out[5]~7_combout\,
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89clkctrl_outclk\,
	datad => \can_controller_0|CAN_Msg|TXMSGID1|data_out[5]~31_combout\,
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[5]~31_combout\);

-- Location: LCCOMB_X26_Y23_N24
\can_controller_0|CAN_Msg|TXMSGID1|data_out[5]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[5]~34_combout\ = \can_controller_0|CAN_Msg|TXMSGID1|data_out[5]~31_combout\ $ (\can_controller_0|sw7|data_out[5]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|CAN_Msg|TXMSGID1|data_out[5]~31_combout\,
	datad => \can_controller_0|sw7|data_out[5]~7_combout\,
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[5]~34_combout\);

-- Location: FF_X26_Y23_N25
\can_controller_0|CAN_Msg|TXMSGID1|data_out[5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CAN_Msg|TXMSGID1|data_out[5]~34_combout\,
	clrn => \can_controller_0|CAN_Msg|TXMSGID1|ALT_INV_data_out[15]~88_combout\,
	ena => \can_controller_0|sw7|we_OUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGID1|data_out[5]~_emulated_q\);

-- Location: LCCOMB_X26_Y23_N18
\can_controller_0|CAN_Msg|TXMSGID1|data_out[5]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[5]~33_combout\ = \can_controller_0|CAN_Msg|TXMSGID1|data_out[5]~31_combout\ $ (\can_controller_0|CAN_Msg|TXMSGID1|data_out[5]~_emulated_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|CAN_Msg|TXMSGID1|data_out[5]~31_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGID1|data_out[5]~_emulated_q\,
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[5]~33_combout\);

-- Location: LCCOMB_X26_Y23_N4
\can_controller_0|CAN_Msg|TXMSGID1|data_out[5]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[5]~32_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89_combout\ & (\can_controller_0|sw7|data_out[5]~7_combout\)) # 
-- (!\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89_combout\ & ((\can_controller_0|CAN_Msg|TXMSGID1|data_out[5]~33_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|sw7|data_out[5]~7_combout\,
	datab => \can_controller_0|CAN_Msg|TXMSGID1|data_out[5]~33_combout\,
	datac => \can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89_combout\,
	datad => \rst_controller|r_sync_rst~q\,
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[5]~32_combout\);

-- Location: LCCOMB_X21_Y16_N14
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[5]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[5]~10_combout\ = (((!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[3]~6_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[1]~1_combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[1]~1_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[3]~6_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[5]~10_combout\);

-- Location: LCCOMB_X21_Y16_N20
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(5) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[5]~10_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(5)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[5]~10_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[5]~10_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(5),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(5));

-- Location: LCCOMB_X21_Y16_N22
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(5) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(5)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(5),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(5),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(5));

-- Location: LCCOMB_X21_Y16_N16
\can_controller_0|Can_int|rx_data_id1_in[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_id1_in\(5) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(5))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_id1_in\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(5),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|rx_data_id1_in\(5),
	combout => \can_controller_0|Can_int|rx_data_id1_in\(5));

-- Location: LCCOMB_X21_Y16_N30
\can_controller_0|CAN_Msg|RXMSGID1|data_out[5]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGID1|data_out[5]~46_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_id1_in\(5))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[5]~46_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \can_controller_0|Can_int|rx_data_id1_in\(5),
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[5]~46_combout\,
	datad => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	combout => \can_controller_0|CAN_Msg|RXMSGID1|data_out[5]~46_combout\);

-- Location: LCCOMB_X21_Y16_N26
\can_controller_0|CAN_Msg|RXMSGID1|data_out[5]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGID1|data_out[5]~47_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|Can_int|rx_data_id1_in\(5)))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|CAN_Msg|RXMSGID1|data_out[5]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGID1|data_out[5]~46_combout\,
	datab => \can_controller_0|Can_int|rx_data_id1_in\(5),
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datad => \rst_controller|r_sync_rst~q\,
	combout => \can_controller_0|CAN_Msg|RXMSGID1|data_out[5]~47_combout\);

-- Location: LCCOMB_X23_Y22_N8
\can_controller_0|CPU_INT|Mux242~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux242~3_combout\ = (\can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\ & (((\can_controller_0|CPU_INT|to_cpu_bus[8]~11_combout\)))) # (!\can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\ & 
-- ((\can_controller_0|CPU_INT|to_cpu_bus[8]~11_combout\ & (\can_controller_0|CAN_Msg|RXMSGID1|data_out[5]~47_combout\)) # (!\can_controller_0|CPU_INT|to_cpu_bus[8]~11_combout\ & ((\can_controller_0|CAN_CONT|TIMEREG|data_out\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGID1|data_out[5]~47_combout\,
	datab => \can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\,
	datac => \can_controller_0|CAN_CONT|TIMEREG|data_out\(5),
	datad => \can_controller_0|CPU_INT|to_cpu_bus[8]~11_combout\,
	combout => \can_controller_0|CPU_INT|Mux242~3_combout\);

-- Location: LCCOMB_X24_Y16_N18
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[37]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[37]~58_combout\ = ((!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[63]~27_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[44]~33_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[44]~33_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[63]~27_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[37]~58_combout\);

-- Location: LCCOMB_X25_Y16_N18
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[37]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(37) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[37]~58_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(37)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[37]~58_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[37]~58_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(37),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(37));

-- Location: LCCOMB_X25_Y16_N20
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[37]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(37) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(37)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(37)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(37),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(37),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(37));

-- Location: LCCOMB_X25_Y16_N2
\can_controller_0|Can_int|rx_data_5_6_in[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_5_6_in\(5) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(37))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_5_6_in\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(37),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|rx_data_5_6_in\(5),
	combout => \can_controller_0|Can_int|rx_data_5_6_in\(5));

-- Location: LCCOMB_X25_Y16_N0
\can_controller_0|CAN_Msg|RXMSGD56|data_out[5]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD56|data_out[5]~46_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_5_6_in\(5))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD56|data_out[5]~46_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_5_6_in\(5),
	datab => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datac => \rst_controller|r_sync_rst~q\,
	datad => \can_controller_0|CAN_Msg|RXMSGD56|data_out[5]~46_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD56|data_out[5]~46_combout\);

-- Location: LCCOMB_X25_Y16_N26
\can_controller_0|CAN_Msg|RXMSGD56|data_out[5]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD56|data_out[5]~47_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|Can_int|rx_data_5_6_in\(5))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD56|data_out[5]~46_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datab => \can_controller_0|Can_int|rx_data_5_6_in\(5),
	datac => \rst_controller|r_sync_rst~q\,
	datad => \can_controller_0|CAN_Msg|RXMSGD56|data_out[5]~46_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD56|data_out[5]~47_combout\);

-- Location: LCCOMB_X24_Y16_N20
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[53]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[53]~59_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\) # (((!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[63]~27_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~28_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[63]~27_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[53]~59_combout\);

-- Location: LCCOMB_X25_Y16_N28
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[53]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(53) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[53]~59_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(53)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[53]~59_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[53]~59_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(53),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(53));

-- Location: LCCOMB_X25_Y16_N22
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[53]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(53) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(53)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(53)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(53),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(53),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(53));

-- Location: LCCOMB_X25_Y16_N6
\can_controller_0|Can_int|rx_data_7_8_in[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_7_8_in\(5) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(53))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_7_8_in\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(53),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|rx_data_7_8_in\(5),
	combout => \can_controller_0|Can_int|rx_data_7_8_in\(5));

-- Location: LCCOMB_X25_Y16_N12
\can_controller_0|CAN_Msg|RXMSGD78|data_out[5]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD78|data_out[5]~46_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_7_8_in\(5))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD78|data_out[5]~46_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_7_8_in\(5),
	datab => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datac => \rst_controller|r_sync_rst~q\,
	datad => \can_controller_0|CAN_Msg|RXMSGD78|data_out[5]~46_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD78|data_out[5]~46_combout\);

-- Location: LCCOMB_X25_Y16_N4
\can_controller_0|CAN_Msg|RXMSGD78|data_out[5]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD78|data_out[5]~47_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|Can_int|rx_data_7_8_in\(5)))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|CAN_Msg|RXMSGD78|data_out[5]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGD78|data_out[5]~46_combout\,
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datad => \can_controller_0|Can_int|rx_data_7_8_in\(5),
	combout => \can_controller_0|CAN_Msg|RXMSGD78|data_out[5]~47_combout\);

-- Location: LCCOMB_X25_Y16_N8
\can_controller_0|CPU_INT|Mux242~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux242~1_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD78|data_out[5]~47_combout\))) # (!\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ & 
-- (\can_controller_0|CAN_Msg|RXMSGD56|data_out[5]~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGD56|data_out[5]~47_combout\,
	datab => \mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\,
	datac => \can_controller_0|CAN_Msg|RXMSGD78|data_out[5]~47_combout\,
	combout => \can_controller_0|CPU_INT|Mux242~1_combout\);

-- Location: LCCOMB_X24_Y16_N8
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[5]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[5]~57_combout\ = (((!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[63]~27_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[16]~23_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[16]~23_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[63]~27_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[5]~57_combout\);

-- Location: LCCOMB_X24_Y15_N12
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(5) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[5]~57_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(5)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[5]~57_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[5]~57_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(5),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(5));

-- Location: LCCOMB_X24_Y15_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(5) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(5)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(5),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(5),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(5));

-- Location: LCCOMB_X24_Y15_N30
\can_controller_0|Can_int|rx_data_1_2_in[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_1_2_in\(5) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(5)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_1_2_in\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datac => \can_controller_0|Can_int|rx_data_1_2_in\(5),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(5),
	combout => \can_controller_0|Can_int|rx_data_1_2_in\(5));

-- Location: LCCOMB_X24_Y15_N20
\can_controller_0|CAN_Msg|RXMSGD12|data_out[5]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD12|data_out[5]~46_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_1_2_in\(5))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD12|data_out[5]~46_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datac => \can_controller_0|Can_int|rx_data_1_2_in\(5),
	datad => \can_controller_0|CAN_Msg|RXMSGD12|data_out[5]~46_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD12|data_out[5]~46_combout\);

-- Location: LCCOMB_X24_Y15_N4
\can_controller_0|CAN_Msg|RXMSGD12|data_out[5]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD12|data_out[5]~47_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|Can_int|rx_data_1_2_in\(5))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD12|data_out[5]~46_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datac => \can_controller_0|Can_int|rx_data_1_2_in\(5),
	datad => \can_controller_0|CAN_Msg|RXMSGD12|data_out[5]~46_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD12|data_out[5]~47_combout\);

-- Location: LCCOMB_X24_Y16_N30
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[21]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[21]~56_combout\ = (((!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[63]~27_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~28_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~28_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[63]~27_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[21]~56_combout\);

-- Location: LCCOMB_X24_Y15_N18
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[21]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(21) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[21]~56_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(21)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[21]~56_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[21]~56_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(21),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(21));

-- Location: LCCOMB_X24_Y15_N28
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[21]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(21) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(21)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(21),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(21),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(21));

-- Location: LCCOMB_X24_Y15_N10
\can_controller_0|Can_int|rx_data_3_4_in[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_3_4_in\(5) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(21))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_3_4_in\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(21),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|rx_data_3_4_in\(5),
	combout => \can_controller_0|Can_int|rx_data_3_4_in\(5));

-- Location: LCCOMB_X24_Y15_N16
\can_controller_0|CAN_Msg|RXMSGD34|data_out[5]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD34|data_out[5]~46_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_3_4_in\(5))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD34|data_out[5]~46_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_3_4_in\(5),
	datab => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datac => \rst_controller|r_sync_rst~q\,
	datad => \can_controller_0|CAN_Msg|RXMSGD34|data_out[5]~46_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD34|data_out[5]~46_combout\);

-- Location: LCCOMB_X24_Y15_N26
\can_controller_0|CAN_Msg|RXMSGD34|data_out[5]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD34|data_out[5]~47_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|Can_int|rx_data_3_4_in\(5)))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|CAN_Msg|RXMSGD34|data_out[5]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \can_controller_0|CAN_Msg|RXMSGD34|data_out[5]~46_combout\,
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datad => \can_controller_0|Can_int|rx_data_3_4_in\(5),
	combout => \can_controller_0|CAN_Msg|RXMSGD34|data_out[5]~47_combout\);

-- Location: LCCOMB_X24_Y15_N8
\can_controller_0|CPU_INT|Mux242~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux242~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD34|data_out[5]~47_combout\))) # (!\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ & 
-- (\can_controller_0|CAN_Msg|RXMSGD12|data_out[5]~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\,
	datac => \can_controller_0|CAN_Msg|RXMSGD12|data_out[5]~47_combout\,
	datad => \can_controller_0|CAN_Msg|RXMSGD34|data_out[5]~47_combout\,
	combout => \can_controller_0|CPU_INT|Mux242~0_combout\);

-- Location: LCCOMB_X26_Y22_N28
\can_controller_0|CPU_INT|Mux242~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux242~2_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & (((\can_controller_0|CPU_INT|Mux242~1_combout\)) # (!\can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\))) # 
-- (!\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & (\can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\ & ((\can_controller_0|CPU_INT|Mux242~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\,
	datab => \can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\,
	datac => \can_controller_0|CPU_INT|Mux242~1_combout\,
	datad => \can_controller_0|CPU_INT|Mux242~0_combout\,
	combout => \can_controller_0|CPU_INT|Mux242~2_combout\);

-- Location: LCCOMB_X26_Y22_N12
\can_controller_0|CPU_INT|Mux242~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux242~4_combout\ = (\can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\ & ((\can_controller_0|CPU_INT|Mux242~3_combout\ & (\can_controller_0|CAN_Msg|TXMSGID1|data_out[5]~32_combout\)) # 
-- (!\can_controller_0|CPU_INT|Mux242~3_combout\ & ((\can_controller_0|CPU_INT|Mux242~2_combout\))))) # (!\can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\ & (((\can_controller_0|CPU_INT|Mux242~3_combout\ & !\can_controller_0|CPU_INT|Mux242~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGID1|data_out[5]~32_combout\,
	datab => \can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\,
	datac => \can_controller_0|CPU_INT|Mux242~3_combout\,
	datad => \can_controller_0|CPU_INT|Mux242~2_combout\,
	combout => \can_controller_0|CPU_INT|Mux242~4_combout\);

-- Location: FF_X26_Y22_N13
\can_controller_0|CPU_INT|to_cpu_bus[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux242~4_combout\,
	ena => \can_controller_0|CPU_INT|to_cpu_bus[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|to_cpu_bus\(5));

-- Location: FF_X27_Y24_N11
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|to_cpu_bus\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X26_Y25_N0
\mm_interconnect_0|width_adapter|data_reg~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter|data_reg~7_combout\ = (!\mm_interconnect_0|width_adapter|always10~1_combout\ & ((\mm_interconnect_0|width_adapter|data_reg\(5)) # 
-- ((!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \mm_interconnect_0|width_adapter|always10~1_combout\,
	datac => \mm_interconnect_0|width_adapter|data_reg\(5),
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(5),
	combout => \mm_interconnect_0|width_adapter|data_reg~7_combout\);

-- Location: FF_X26_Y25_N1
\mm_interconnect_0|width_adapter|data_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter|data_reg~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter|data_reg\(5));

-- Location: LCCOMB_X26_Y26_N24
\nios2_qsys_0|av_ld_byte0_data_nxt[5]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[5]~22_combout\ = (\mm_interconnect_0|width_adapter|data_reg\(5) & \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|width_adapter|data_reg\(5),
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~q\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[5]~22_combout\);

-- Location: LCCOMB_X27_Y24_N18
\nios2_qsys_0|av_ld_byte0_data_nxt[5]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[5]~23_combout\ = (\mm_interconnect_0|width_adapter|out_valid~0_combout\ & ((\nios2_qsys_0|av_ld_byte0_data_nxt[5]~22_combout\) # 
-- ((!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte0_data_nxt[5]~22_combout\,
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \mm_interconnect_0|width_adapter|out_valid~0_combout\,
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(5),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[5]~23_combout\);

-- Location: LCCOMB_X28_Y25_N4
\nios2_qsys_0|av_ld_byte0_data_nxt[5]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[5]~24_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5)) # ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(5))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(5),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[5]~24_combout\);

-- Location: LCCOMB_X31_Y28_N0
\nios2_qsys_0|av_ld_byte0_data_nxt[5]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[5]~25_combout\ = (\nios2_qsys_0|av_ld_rshift8~1_combout\ & (((\nios2_qsys_0|av_ld_byte1_data\(5))))) # (!\nios2_qsys_0|av_ld_rshift8~1_combout\ & ((\nios2_qsys_0|av_ld_byte0_data_nxt[5]~23_combout\) # 
-- ((\nios2_qsys_0|av_ld_byte0_data_nxt[5]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	datab => \nios2_qsys_0|av_ld_byte0_data_nxt[5]~23_combout\,
	datac => \nios2_qsys_0|av_ld_byte1_data\(5),
	datad => \nios2_qsys_0|av_ld_byte0_data_nxt[5]~24_combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[5]~25_combout\);

-- Location: FF_X31_Y28_N1
\nios2_qsys_0|av_ld_byte0_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte0_data_nxt[5]~25_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|av_ld_byte0_data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte0_data\(5));

-- Location: LCCOMB_X31_Y28_N26
\nios2_qsys_0|W_rf_wr_data[5]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[5]~9_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte0_data\(5))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|W_alu_result\(5) & (!\nios2_qsys_0|E_alu_result~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(5),
	datab => \nios2_qsys_0|E_alu_result~36_combout\,
	datac => \nios2_qsys_0|R_ctrl_ld~q\,
	datad => \nios2_qsys_0|av_ld_byte0_data\(5),
	combout => \nios2_qsys_0|W_rf_wr_data[5]~9_combout\);

-- Location: LCCOMB_X32_Y25_N28
\nios2_qsys_0|E_st_data[19]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_st_data[19]~3_combout\ = (\nios2_qsys_0|D_iw\(4) & (\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(19))) # (!\nios2_qsys_0|D_iw\(4) & 
-- ((\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	datac => \nios2_qsys_0|D_iw\(4),
	datad => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	combout => \nios2_qsys_0|E_st_data[19]~3_combout\);

-- Location: FF_X32_Y25_N29
\nios2_qsys_0|d_writedata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_st_data[19]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(19));

-- Location: LCCOMB_X31_Y22_N28
\mm_interconnect_0|width_adapter_001|data_reg~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|data_reg~4_combout\ = (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & \nios2_qsys_0|d_writedata\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datad => \nios2_qsys_0|d_writedata\(19),
	combout => \mm_interconnect_0|width_adapter_001|data_reg~4_combout\);

-- Location: FF_X31_Y22_N29
\mm_interconnect_0|width_adapter_001|data_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|data_reg~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|data_reg\(3));

-- Location: LCCOMB_X28_Y22_N18
\can_controller_0|CPU_INT|tx_data_id1_in_sig[3]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_id1_in_sig[3]~7_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & (\mm_interconnect_0|width_adapter_001|data_reg\(3))) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\nios2_qsys_0|d_writedata\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datab => \mm_interconnect_0|width_adapter_001|data_reg\(3),
	datad => \nios2_qsys_0|d_writedata\(3),
	combout => \can_controller_0|CPU_INT|tx_data_id1_in_sig[3]~7_combout\);

-- Location: LCCOMB_X21_Y21_N18
\can_controller_0|CPU_INT|Mux160~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux160~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & ((\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(3)))) # (!\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & 
-- (\can_controller_0|CPU_INT|tx_data_id1_in_sig[3]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	datac => \can_controller_0|CPU_INT|tx_data_id1_in_sig[3]~7_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(3),
	combout => \can_controller_0|CPU_INT|Mux160~0_combout\);

-- Location: FF_X21_Y21_N19
\can_controller_0|CPU_INT|tx_data_conf_in_sig[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux160~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_conf_in_sig[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_conf_in_sig\(3));

-- Location: FF_X20_Y19_N23
\can_controller_0|CAN_Msg|TXMSGCONF|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|tx_data_conf_in_sig\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|tx_data_conf_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(3));

-- Location: LCCOMB_X17_Y19_N8
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~3_combout\ = (\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(3) & (((!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[6]~combout\ & 
-- !\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\)) # (!\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(2)))) # (!\can_controller_0|CAN_Msg|TXMSGCONF|data_out\(3) & 
-- (((!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\ & \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(2))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[6]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(3),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[6]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[5]~combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGCONF|data_out\(2),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~3_combout\);

-- Location: LCCOMB_X18_Y19_N24
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~2_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~0_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~6_combout\) # 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~1_combout\ & !\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~1_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan24~6_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan27~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~2_combout\);

-- Location: LCCOMB_X18_Y19_N18
\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~4_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\ & (((\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~2_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add25~1_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~3_combout\))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\ & 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|Add25~1_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~2_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~3_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~2_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[7]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Add25~1_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~4_combout\);

-- Location: LCCOMB_X18_Y18_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~5_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~0_combout\ & 
-- ((!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal17~0_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal17~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~5_combout\);

-- Location: LCCOMB_X18_Y18_N0
\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~6_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~4_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~10_combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~11_combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan28~4_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~10_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|next_bit~11_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~5_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~6_combout\);

-- Location: LCCOMB_X17_Y24_N10
\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~30_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~7_combout\) # ((!\can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\ & 
-- !\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~7_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~6_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~30_combout\);

-- Location: LCCOMB_X17_Y24_N18
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\) # 
-- ((GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~30_combout\)) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~30_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\);

-- Location: LCCOMB_X21_Y19_N14
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[4]~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[4]~86_combout\ = (((!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[16]~85_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[16]~85_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[4]~86_combout\);

-- Location: LCCOMB_X21_Y19_N20
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(4) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[4]~86_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(4)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[4]~86_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[4]~86_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(4),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(4));

-- Location: LCCOMB_X21_Y19_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(4) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(4)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(4),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(4),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(4));

-- Location: LCCOMB_X25_Y19_N10
\can_controller_0|Can_int|rx_data_1_2_in[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_1_2_in\(4) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(4))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_1_2_in\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(4),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|rx_data_1_2_in\(4),
	combout => \can_controller_0|Can_int|rx_data_1_2_in\(4));

-- Location: LCCOMB_X25_Y19_N24
\can_controller_0|CAN_Msg|RXMSGD12|data_out[4]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD12|data_out[4]~36_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_1_2_in\(4))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD12|data_out[4]~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_1_2_in\(4),
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datad => \can_controller_0|CAN_Msg|RXMSGD12|data_out[4]~36_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD12|data_out[4]~36_combout\);

-- Location: LCCOMB_X25_Y19_N8
\can_controller_0|CAN_Msg|RXMSGD12|data_out[4]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD12|data_out[4]~37_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|Can_int|rx_data_1_2_in\(4))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD12|data_out[4]~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_1_2_in\(4),
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datad => \can_controller_0|CAN_Msg|RXMSGD12|data_out[4]~36_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD12|data_out[4]~37_combout\);

-- Location: LCCOMB_X21_Y19_N4
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[20]~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[20]~83_combout\ = (((!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[28]~82_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[28]~82_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[20]~83_combout\);

-- Location: LCCOMB_X21_Y19_N2
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[20]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(20) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[20]~83_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(20)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[20]~83_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[20]~83_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(20),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(20));

-- Location: LCCOMB_X21_Y19_N12
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[20]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(20) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(20)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(20),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(20),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(20));

-- Location: LCCOMB_X21_Y19_N22
\can_controller_0|Can_int|rx_data_3_4_in[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_3_4_in\(4) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(20))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_3_4_in\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(20),
	datac => \can_controller_0|Can_int|rx_data_3_4_in\(4),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	combout => \can_controller_0|Can_int|rx_data_3_4_in\(4));

-- Location: LCCOMB_X21_Y19_N28
\can_controller_0|CAN_Msg|RXMSGD34|data_out[4]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD34|data_out[4]~36_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_3_4_in\(4))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD34|data_out[4]~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_3_4_in\(4),
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datad => \can_controller_0|CAN_Msg|RXMSGD34|data_out[4]~36_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD34|data_out[4]~36_combout\);

-- Location: LCCOMB_X21_Y19_N8
\can_controller_0|CAN_Msg|RXMSGD34|data_out[4]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD34|data_out[4]~37_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|Can_int|rx_data_3_4_in\(4))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD34|data_out[4]~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_3_4_in\(4),
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datad => \can_controller_0|CAN_Msg|RXMSGD34|data_out[4]~36_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD34|data_out[4]~37_combout\);

-- Location: LCCOMB_X25_Y19_N30
\can_controller_0|CPU_INT|Mux243~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux243~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & (\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\)) # (!\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & 
-- ((\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD34|data_out[4]~37_combout\))) # (!\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ & 
-- (\can_controller_0|CAN_Msg|RXMSGD12|data_out[4]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\,
	datab => \mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\,
	datac => \can_controller_0|CAN_Msg|RXMSGD12|data_out[4]~37_combout\,
	datad => \can_controller_0|CAN_Msg|RXMSGD34|data_out[4]~37_combout\,
	combout => \can_controller_0|CPU_INT|Mux243~0_combout\);

-- Location: LCCOMB_X26_Y19_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[52]~87\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[52]~87_combout\ = (((!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~31_combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[60]~31_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[52]~87_combout\);

-- Location: LCCOMB_X26_Y19_N16
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[52]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(52) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[52]~87_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(52)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[52]~87_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[52]~87_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(52),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(52));

-- Location: LCCOMB_X26_Y19_N20
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[52]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(52) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(52)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(52)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(52),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(52),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(52));

-- Location: LCCOMB_X26_Y19_N22
\can_controller_0|Can_int|rx_data_7_8_in[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_7_8_in\(4) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(52))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_7_8_in\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(52),
	datac => \can_controller_0|Can_int|rx_data_7_8_in\(4),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	combout => \can_controller_0|Can_int|rx_data_7_8_in\(4));

-- Location: LCCOMB_X26_Y19_N12
\can_controller_0|CAN_Msg|RXMSGD78|data_out[4]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD78|data_out[4]~36_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_7_8_in\(4))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD78|data_out[4]~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_7_8_in\(4),
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datad => \can_controller_0|CAN_Msg|RXMSGD78|data_out[4]~36_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD78|data_out[4]~36_combout\);

-- Location: LCCOMB_X26_Y19_N26
\can_controller_0|CAN_Msg|RXMSGD78|data_out[4]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD78|data_out[4]~37_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|Can_int|rx_data_7_8_in\(4))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD78|data_out[4]~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_7_8_in\(4),
	datab => \can_controller_0|CAN_Msg|RXMSGD78|data_out[4]~36_combout\,
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datad => \rst_controller|r_sync_rst~q\,
	combout => \can_controller_0|CAN_Msg|RXMSGD78|data_out[4]~37_combout\);

-- Location: LCCOMB_X24_Y17_N2
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[36]~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[36]~81_combout\ = (((!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[44]~33_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[44]~33_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~2_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[36]~81_combout\);

-- Location: LCCOMB_X24_Y17_N12
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[36]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(36) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[36]~81_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(36)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[36]~81_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[36]~81_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(36),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(36));

-- Location: LCCOMB_X24_Y17_N10
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[36]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(36) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(36)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(36)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(36),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(36),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(36));

-- Location: LCCOMB_X25_Y19_N6
\can_controller_0|Can_int|rx_data_5_6_in[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_5_6_in\(4) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(36))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_5_6_in\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(36),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|rx_data_5_6_in\(4),
	combout => \can_controller_0|Can_int|rx_data_5_6_in\(4));

-- Location: LCCOMB_X25_Y19_N12
\can_controller_0|CAN_Msg|RXMSGD56|data_out[4]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD56|data_out[4]~36_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_5_6_in\(4))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD56|data_out[4]~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_5_6_in\(4),
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datad => \can_controller_0|CAN_Msg|RXMSGD56|data_out[4]~36_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD56|data_out[4]~36_combout\);

-- Location: LCCOMB_X25_Y19_N22
\can_controller_0|CAN_Msg|RXMSGD56|data_out[4]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD56|data_out[4]~37_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|Can_int|rx_data_5_6_in\(4))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD56|data_out[4]~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_5_6_in\(4),
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datad => \can_controller_0|CAN_Msg|RXMSGD56|data_out[4]~36_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD56|data_out[4]~37_combout\);

-- Location: LCCOMB_X25_Y19_N0
\can_controller_0|CPU_INT|Mux243~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux243~1_combout\ = (\can_controller_0|CPU_INT|Mux243~0_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD78|data_out[4]~37_combout\) # ((!\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\)))) # 
-- (!\can_controller_0|CPU_INT|Mux243~0_combout\ & (((\can_controller_0|CAN_Msg|RXMSGD56|data_out[4]~37_combout\ & \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|Mux243~0_combout\,
	datab => \can_controller_0|CAN_Msg|RXMSGD78|data_out[4]~37_combout\,
	datac => \can_controller_0|CAN_Msg|RXMSGD56|data_out[4]~37_combout\,
	datad => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\,
	combout => \can_controller_0|CPU_INT|Mux243~1_combout\);

-- Location: LCCOMB_X21_Y17_N4
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[4]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[4]~14_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\) # ((\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\) # 
-- ((!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[3]~6_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~3_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[0]~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[3]~6_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[4]~14_combout\);

-- Location: LCCOMB_X21_Y17_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(4) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[4]~14_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(4)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[4]~14_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id[4]~14_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(4),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(4));

-- Location: LCCOMB_X21_Y17_N14
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(4) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(4)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_id\(4),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(4),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(4));

-- Location: LCCOMB_X24_Y21_N0
\can_controller_0|Can_int|rx_data_id1_in[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_id1_in\(4) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(4))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_id1_in\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id\(4),
	datad => \can_controller_0|Can_int|rx_data_id1_in\(4),
	combout => \can_controller_0|Can_int|rx_data_id1_in\(4));

-- Location: LCCOMB_X24_Y21_N12
\can_controller_0|CAN_Msg|RXMSGID1|data_out[4]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGID1|data_out[4]~36_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_id1_in\(4)))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|CAN_Msg|RXMSGID1|data_out[4]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGID1|data_out[4]~36_combout\,
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datad => \can_controller_0|Can_int|rx_data_id1_in\(4),
	combout => \can_controller_0|CAN_Msg|RXMSGID1|data_out[4]~36_combout\);

-- Location: LCCOMB_X24_Y21_N24
\can_controller_0|CAN_Msg|RXMSGID1|data_out[4]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGID1|data_out[4]~37_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|Can_int|rx_data_id1_in\(4)))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|CAN_Msg|RXMSGID1|data_out[4]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGID1|data_out[4]~36_combout\,
	datab => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datac => \rst_controller|r_sync_rst~q\,
	datad => \can_controller_0|Can_int|rx_data_id1_in\(4),
	combout => \can_controller_0|CAN_Msg|RXMSGID1|data_out[4]~37_combout\);

-- Location: LCCOMB_X25_Y19_N26
\can_controller_0|CPU_INT|Mux243~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux243~2_combout\ = (\can_controller_0|CPU_INT|to_cpu_bus[8]~11_combout\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[4]~37_combout\) # ((\can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\)))) # 
-- (!\can_controller_0|CPU_INT|to_cpu_bus[8]~11_combout\ & (((\can_controller_0|CAN_CONT|TIMEREG|data_out\(4) & !\can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGID1|data_out[4]~37_combout\,
	datab => \can_controller_0|CPU_INT|to_cpu_bus[8]~11_combout\,
	datac => \can_controller_0|CAN_CONT|TIMEREG|data_out\(4),
	datad => \can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\,
	combout => \can_controller_0|CPU_INT|Mux243~2_combout\);

-- Location: LCCOMB_X25_Y19_N2
\can_controller_0|CPU_INT|Mux243~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux243~3_combout\ = (\can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\ & ((\can_controller_0|CPU_INT|Mux243~2_combout\ & ((\can_controller_0|CAN_Msg|TXMSGID1|data_out[4]~22_combout\))) # 
-- (!\can_controller_0|CPU_INT|Mux243~2_combout\ & (\can_controller_0|CPU_INT|Mux243~1_combout\)))) # (!\can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\ & (((\can_controller_0|CPU_INT|Mux243~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\,
	datab => \can_controller_0|CPU_INT|Mux243~1_combout\,
	datac => \can_controller_0|CPU_INT|Mux243~2_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGID1|data_out[4]~22_combout\,
	combout => \can_controller_0|CPU_INT|Mux243~3_combout\);

-- Location: LCCOMB_X25_Y19_N4
\can_controller_0|CPU_INT|Mux243~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux243~4_combout\ = (\can_controller_0|CPU_INT|Mux243~3_combout\ & ((\can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\) # (!\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\,
	datab => \can_controller_0|CPU_INT|Mux243~3_combout\,
	datac => \can_controller_0|CPU_INT|to_cpu_bus[8]~14_combout\,
	combout => \can_controller_0|CPU_INT|Mux243~4_combout\);

-- Location: FF_X25_Y19_N5
\can_controller_0|CPU_INT|to_cpu_bus[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|Mux243~4_combout\,
	ena => \can_controller_0|CPU_INT|to_cpu_bus[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|to_cpu_bus\(4));

-- Location: FF_X26_Y25_N21
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|to_cpu_bus\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X26_Y25_N16
\mm_interconnect_0|width_adapter|data_reg~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter|data_reg~14_combout\ = (!\mm_interconnect_0|width_adapter|always10~1_combout\ & ((\mm_interconnect_0|width_adapter|data_reg\(4)) # 
-- ((!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \mm_interconnect_0|width_adapter|always10~1_combout\,
	datac => \mm_interconnect_0|width_adapter|data_reg\(4),
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(4),
	combout => \mm_interconnect_0|width_adapter|data_reg~14_combout\);

-- Location: FF_X26_Y25_N17
\mm_interconnect_0|width_adapter|data_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter|data_reg~14_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter|data_reg\(4));

-- Location: LCCOMB_X26_Y25_N18
\nios2_qsys_0|av_ld_byte0_data_nxt[4]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[4]~29_combout\ = (\mm_interconnect_0|width_adapter|data_reg\(4) & \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|width_adapter|data_reg\(4),
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~q\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[4]~29_combout\);

-- Location: LCCOMB_X26_Y25_N30
\nios2_qsys_0|av_ld_byte0_data_nxt[4]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[4]~30_combout\ = (\mm_interconnect_0|width_adapter|out_valid~0_combout\ & ((\nios2_qsys_0|av_ld_byte0_data_nxt[4]~29_combout\) # ((\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(4) & 
-- !\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(4),
	datab => \nios2_qsys_0|av_ld_byte0_data_nxt[4]~29_combout\,
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datad => \mm_interconnect_0|width_adapter|out_valid~0_combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[4]~30_combout\);

-- Location: LCCOMB_X32_Y21_N6
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~6_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\) # ((!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~6_combout\);

-- Location: FF_X32_Y21_N7
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(4));

-- Location: FF_X29_Y24_N25
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X29_Y24_N24
\nios2_qsys_0|av_ld_byte0_data_nxt[4]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[4]~31_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(4)) # ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(4))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(4),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(4),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[4]~31_combout\);

-- Location: LCCOMB_X27_Y27_N6
\nios2_qsys_0|av_ld_byte0_data_nxt[4]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[4]~32_combout\ = (\nios2_qsys_0|av_ld_rshift8~1_combout\ & (((\nios2_qsys_0|av_ld_byte1_data\(4))))) # (!\nios2_qsys_0|av_ld_rshift8~1_combout\ & ((\nios2_qsys_0|av_ld_byte0_data_nxt[4]~30_combout\) # 
-- ((\nios2_qsys_0|av_ld_byte0_data_nxt[4]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	datab => \nios2_qsys_0|av_ld_byte0_data_nxt[4]~30_combout\,
	datac => \nios2_qsys_0|av_ld_byte0_data_nxt[4]~31_combout\,
	datad => \nios2_qsys_0|av_ld_byte1_data\(4),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[4]~32_combout\);

-- Location: FF_X27_Y27_N7
\nios2_qsys_0|av_ld_byte0_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte0_data_nxt[4]~32_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|av_ld_byte0_data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte0_data\(4));

-- Location: LCCOMB_X27_Y27_N16
\nios2_qsys_0|W_rf_wr_data[4]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[4]~16_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte0_data\(4))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|W_alu_result\(4) & (!\nios2_qsys_0|E_alu_result~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(4),
	datab => \nios2_qsys_0|R_ctrl_ld~q\,
	datac => \nios2_qsys_0|E_alu_result~36_combout\,
	datad => \nios2_qsys_0|av_ld_byte0_data\(4),
	combout => \nios2_qsys_0|W_rf_wr_data[4]~16_combout\);

-- Location: LCCOMB_X32_Y26_N30
\nios2_qsys_0|E_st_data[17]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_st_data[17]~2_combout\ = (\nios2_qsys_0|D_iw\(4) & ((\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(17)))) # (!\nios2_qsys_0|D_iw\(4) & 
-- (\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datad => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	combout => \nios2_qsys_0|E_st_data[17]~2_combout\);

-- Location: FF_X32_Y26_N31
\nios2_qsys_0|d_writedata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_st_data[17]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(17));

-- Location: LCCOMB_X31_Y22_N10
\mm_interconnect_0|width_adapter_001|data_reg~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|data_reg~3_combout\ = (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & \nios2_qsys_0|d_writedata\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datad => \nios2_qsys_0|d_writedata\(17),
	combout => \mm_interconnect_0|width_adapter_001|data_reg~3_combout\);

-- Location: FF_X31_Y22_N11
\mm_interconnect_0|width_adapter_001|data_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|data_reg~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|data_reg\(1));

-- Location: LCCOMB_X25_Y23_N2
\can_controller_0|CPU_INT|tx_data_id1_in_sig[1]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|tx_data_id1_in_sig[1]~10_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & (\mm_interconnect_0|width_adapter_001|data_reg\(1))) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\nios2_qsys_0|d_writedata\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|data_reg\(1),
	datab => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datad => \nios2_qsys_0|d_writedata\(1),
	combout => \can_controller_0|CPU_INT|tx_data_id1_in_sig[1]~10_combout\);

-- Location: LCCOMB_X21_Y21_N2
\can_controller_0|CPU_INT|time_reg_in_sig[9]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|time_reg_in_sig[9]~2_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & ((\can_controller_0|CPU_INT|tx_data_id1_in_sig[1]~10_combout\))) # (!\mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\ & 
-- (\can_controller_0|CPU_INT|tx_data_id1_in_sig[9]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|tx_data_id1_in_sig[9]~2_combout\,
	datab => \can_controller_0|CPU_INT|tx_data_id1_in_sig[1]~10_combout\,
	datad => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	combout => \can_controller_0|CPU_INT|time_reg_in_sig[9]~2_combout\);

-- Location: FF_X21_Y21_N3
\can_controller_0|CPU_INT|time_reg_in_sig[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|time_reg_in_sig[9]~2_combout\,
	asdata => \can_controller_0|CAN_CONT|TIMEREG|data_out\(9),
	sload => \can_controller_0|CPU_INT|time_reg_in_sig[12]~16_combout\,
	ena => \can_controller_0|CPU_INT|time_reg_in_sig[13]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|time_reg_in_sig\(9));

-- Location: FF_X23_Y22_N27
\can_controller_0|CAN_CONT|TIMEREG|data_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|time_reg_in_sig\(9),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \can_controller_0|CPU_INT|time_reg_we_sig~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_CONT|TIMEREG|data_out\(9));

-- Location: LCCOMB_X21_Y22_N16
\can_controller_0|Can_int|CAN_BRP|baud_count[0]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BRP|baud_count[0]~7_combout\ = \can_controller_0|Can_int|CAN_BRP|baud_count\(0) $ (VCC)
-- \can_controller_0|Can_int|CAN_BRP|baud_count[0]~8\ = CARRY(\can_controller_0|Can_int|CAN_BRP|baud_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_BRP|baud_count\(0),
	datad => VCC,
	combout => \can_controller_0|Can_int|CAN_BRP|baud_count[0]~7_combout\,
	cout => \can_controller_0|Can_int|CAN_BRP|baud_count[0]~8\);

-- Location: FF_X21_Y22_N17
\can_controller_0|Can_int|CAN_BRP|baud_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|Can_int|CAN_BRP|baud_count[0]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \can_controller_0|Can_int|CAN_BRP|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|Can_int|CAN_BRP|baud_count\(0));

-- Location: LCCOMB_X21_Y22_N18
\can_controller_0|Can_int|CAN_BRP|baud_count[1]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BRP|baud_count[1]~9_combout\ = (\can_controller_0|Can_int|CAN_BRP|baud_count\(1) & (!\can_controller_0|Can_int|CAN_BRP|baud_count[0]~8\)) # (!\can_controller_0|Can_int|CAN_BRP|baud_count\(1) & 
-- ((\can_controller_0|Can_int|CAN_BRP|baud_count[0]~8\) # (GND)))
-- \can_controller_0|Can_int|CAN_BRP|baud_count[1]~10\ = CARRY((!\can_controller_0|Can_int|CAN_BRP|baud_count[0]~8\) # (!\can_controller_0|Can_int|CAN_BRP|baud_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_BRP|baud_count\(1),
	datad => VCC,
	cin => \can_controller_0|Can_int|CAN_BRP|baud_count[0]~8\,
	combout => \can_controller_0|Can_int|CAN_BRP|baud_count[1]~9_combout\,
	cout => \can_controller_0|Can_int|CAN_BRP|baud_count[1]~10\);

-- Location: FF_X21_Y22_N19
\can_controller_0|Can_int|CAN_BRP|baud_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|Can_int|CAN_BRP|baud_count[1]~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \can_controller_0|Can_int|CAN_BRP|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|Can_int|CAN_BRP|baud_count\(1));

-- Location: LCCOMB_X21_Y22_N2
\can_controller_0|Can_int|CAN_BRP|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BRP|Equal0~0_combout\ = (\can_controller_0|CAN_CONT|TIMEREG|data_out\(8) & (\can_controller_0|Can_int|CAN_BRP|baud_count\(0) & (\can_controller_0|CAN_CONT|TIMEREG|data_out\(9) $ 
-- (!\can_controller_0|Can_int|CAN_BRP|baud_count\(1))))) # (!\can_controller_0|CAN_CONT|TIMEREG|data_out\(8) & (!\can_controller_0|Can_int|CAN_BRP|baud_count\(0) & (\can_controller_0|CAN_CONT|TIMEREG|data_out\(9) $ 
-- (!\can_controller_0|Can_int|CAN_BRP|baud_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_CONT|TIMEREG|data_out\(8),
	datab => \can_controller_0|CAN_CONT|TIMEREG|data_out\(9),
	datac => \can_controller_0|Can_int|CAN_BRP|baud_count\(1),
	datad => \can_controller_0|Can_int|CAN_BRP|baud_count\(0),
	combout => \can_controller_0|Can_int|CAN_BRP|Equal0~0_combout\);

-- Location: LCCOMB_X21_Y22_N20
\can_controller_0|Can_int|CAN_BRP|baud_count[2]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BRP|baud_count[2]~11_combout\ = (\can_controller_0|Can_int|CAN_BRP|baud_count\(2) & (\can_controller_0|Can_int|CAN_BRP|baud_count[1]~10\ $ (GND))) # (!\can_controller_0|Can_int|CAN_BRP|baud_count\(2) & 
-- (!\can_controller_0|Can_int|CAN_BRP|baud_count[1]~10\ & VCC))
-- \can_controller_0|Can_int|CAN_BRP|baud_count[2]~12\ = CARRY((\can_controller_0|Can_int|CAN_BRP|baud_count\(2) & !\can_controller_0|Can_int|CAN_BRP|baud_count[1]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_BRP|baud_count\(2),
	datad => VCC,
	cin => \can_controller_0|Can_int|CAN_BRP|baud_count[1]~10\,
	combout => \can_controller_0|Can_int|CAN_BRP|baud_count[2]~11_combout\,
	cout => \can_controller_0|Can_int|CAN_BRP|baud_count[2]~12\);

-- Location: FF_X21_Y22_N21
\can_controller_0|Can_int|CAN_BRP|baud_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|Can_int|CAN_BRP|baud_count[2]~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \can_controller_0|Can_int|CAN_BRP|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|Can_int|CAN_BRP|baud_count\(2));

-- Location: LCCOMB_X21_Y22_N22
\can_controller_0|Can_int|CAN_BRP|baud_count[3]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BRP|baud_count[3]~13_combout\ = (\can_controller_0|Can_int|CAN_BRP|baud_count\(3) & (!\can_controller_0|Can_int|CAN_BRP|baud_count[2]~12\)) # (!\can_controller_0|Can_int|CAN_BRP|baud_count\(3) & 
-- ((\can_controller_0|Can_int|CAN_BRP|baud_count[2]~12\) # (GND)))
-- \can_controller_0|Can_int|CAN_BRP|baud_count[3]~14\ = CARRY((!\can_controller_0|Can_int|CAN_BRP|baud_count[2]~12\) # (!\can_controller_0|Can_int|CAN_BRP|baud_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BRP|baud_count\(3),
	datad => VCC,
	cin => \can_controller_0|Can_int|CAN_BRP|baud_count[2]~12\,
	combout => \can_controller_0|Can_int|CAN_BRP|baud_count[3]~13_combout\,
	cout => \can_controller_0|Can_int|CAN_BRP|baud_count[3]~14\);

-- Location: FF_X21_Y22_N23
\can_controller_0|Can_int|CAN_BRP|baud_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|Can_int|CAN_BRP|baud_count[3]~13_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \can_controller_0|Can_int|CAN_BRP|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|Can_int|CAN_BRP|baud_count\(3));

-- Location: LCCOMB_X21_Y22_N4
\can_controller_0|Can_int|CAN_BRP|Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BRP|Equal0~1_combout\ = (\can_controller_0|CAN_CONT|TIMEREG|data_out\(10) & (\can_controller_0|Can_int|CAN_BRP|baud_count\(2) & (\can_controller_0|CAN_CONT|TIMEREG|data_out\(11) $ 
-- (!\can_controller_0|Can_int|CAN_BRP|baud_count\(3))))) # (!\can_controller_0|CAN_CONT|TIMEREG|data_out\(10) & (!\can_controller_0|Can_int|CAN_BRP|baud_count\(2) & (\can_controller_0|CAN_CONT|TIMEREG|data_out\(11) $ 
-- (!\can_controller_0|Can_int|CAN_BRP|baud_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_CONT|TIMEREG|data_out\(10),
	datab => \can_controller_0|CAN_CONT|TIMEREG|data_out\(11),
	datac => \can_controller_0|Can_int|CAN_BRP|baud_count\(3),
	datad => \can_controller_0|Can_int|CAN_BRP|baud_count\(2),
	combout => \can_controller_0|Can_int|CAN_BRP|Equal0~1_combout\);

-- Location: LCCOMB_X21_Y22_N24
\can_controller_0|Can_int|CAN_BRP|baud_count[4]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BRP|baud_count[4]~15_combout\ = (\can_controller_0|Can_int|CAN_BRP|baud_count\(4) & (\can_controller_0|Can_int|CAN_BRP|baud_count[3]~14\ $ (GND))) # (!\can_controller_0|Can_int|CAN_BRP|baud_count\(4) & 
-- (!\can_controller_0|Can_int|CAN_BRP|baud_count[3]~14\ & VCC))
-- \can_controller_0|Can_int|CAN_BRP|baud_count[4]~16\ = CARRY((\can_controller_0|Can_int|CAN_BRP|baud_count\(4) & !\can_controller_0|Can_int|CAN_BRP|baud_count[3]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_BRP|baud_count\(4),
	datad => VCC,
	cin => \can_controller_0|Can_int|CAN_BRP|baud_count[3]~14\,
	combout => \can_controller_0|Can_int|CAN_BRP|baud_count[4]~15_combout\,
	cout => \can_controller_0|Can_int|CAN_BRP|baud_count[4]~16\);

-- Location: FF_X21_Y22_N25
\can_controller_0|Can_int|CAN_BRP|baud_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|Can_int|CAN_BRP|baud_count[4]~15_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \can_controller_0|Can_int|CAN_BRP|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|Can_int|CAN_BRP|baud_count\(4));

-- Location: LCCOMB_X21_Y22_N26
\can_controller_0|Can_int|CAN_BRP|baud_count[5]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BRP|baud_count[5]~17_combout\ = (\can_controller_0|Can_int|CAN_BRP|baud_count\(5) & (!\can_controller_0|Can_int|CAN_BRP|baud_count[4]~16\)) # (!\can_controller_0|Can_int|CAN_BRP|baud_count\(5) & 
-- ((\can_controller_0|Can_int|CAN_BRP|baud_count[4]~16\) # (GND)))
-- \can_controller_0|Can_int|CAN_BRP|baud_count[5]~18\ = CARRY((!\can_controller_0|Can_int|CAN_BRP|baud_count[4]~16\) # (!\can_controller_0|Can_int|CAN_BRP|baud_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BRP|baud_count\(5),
	datad => VCC,
	cin => \can_controller_0|Can_int|CAN_BRP|baud_count[4]~16\,
	combout => \can_controller_0|Can_int|CAN_BRP|baud_count[5]~17_combout\,
	cout => \can_controller_0|Can_int|CAN_BRP|baud_count[5]~18\);

-- Location: FF_X21_Y22_N27
\can_controller_0|Can_int|CAN_BRP|baud_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|Can_int|CAN_BRP|baud_count[5]~17_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \can_controller_0|Can_int|CAN_BRP|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|Can_int|CAN_BRP|baud_count\(5));

-- Location: LCCOMB_X21_Y22_N14
\can_controller_0|Can_int|CAN_BRP|Equal0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BRP|Equal0~2_combout\ = (\can_controller_0|CAN_CONT|TIMEREG|data_out\(13) & (\can_controller_0|Can_int|CAN_BRP|baud_count\(5) & (\can_controller_0|CAN_CONT|TIMEREG|data_out\(12) $ 
-- (!\can_controller_0|Can_int|CAN_BRP|baud_count\(4))))) # (!\can_controller_0|CAN_CONT|TIMEREG|data_out\(13) & (!\can_controller_0|Can_int|CAN_BRP|baud_count\(5) & (\can_controller_0|CAN_CONT|TIMEREG|data_out\(12) $ 
-- (!\can_controller_0|Can_int|CAN_BRP|baud_count\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_CONT|TIMEREG|data_out\(13),
	datab => \can_controller_0|CAN_CONT|TIMEREG|data_out\(12),
	datac => \can_controller_0|Can_int|CAN_BRP|baud_count\(5),
	datad => \can_controller_0|Can_int|CAN_BRP|baud_count\(4),
	combout => \can_controller_0|Can_int|CAN_BRP|Equal0~2_combout\);

-- Location: LCCOMB_X21_Y22_N28
\can_controller_0|Can_int|CAN_BRP|baud_count[6]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BRP|baud_count[6]~19_combout\ = \can_controller_0|Can_int|CAN_BRP|baud_count[5]~18\ $ (!\can_controller_0|Can_int|CAN_BRP|baud_count\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \can_controller_0|Can_int|CAN_BRP|baud_count\(6),
	cin => \can_controller_0|Can_int|CAN_BRP|baud_count[5]~18\,
	combout => \can_controller_0|Can_int|CAN_BRP|baud_count[6]~19_combout\);

-- Location: FF_X21_Y22_N29
\can_controller_0|Can_int|CAN_BRP|baud_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|Can_int|CAN_BRP|baud_count[6]~19_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \can_controller_0|Can_int|CAN_BRP|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|Can_int|CAN_BRP|baud_count\(6));

-- Location: LCCOMB_X21_Y22_N8
\can_controller_0|Can_int|CAN_BRP|Equal0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BRP|Equal0~3_combout\ = (\can_controller_0|Can_int|CAN_BRP|Equal0~0_combout\ & (\can_controller_0|Can_int|CAN_BRP|Equal0~1_combout\ & (\can_controller_0|Can_int|CAN_BRP|Equal0~2_combout\ & 
-- !\can_controller_0|Can_int|CAN_BRP|baud_count\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BRP|Equal0~0_combout\,
	datab => \can_controller_0|Can_int|CAN_BRP|Equal0~1_combout\,
	datac => \can_controller_0|Can_int|CAN_BRP|Equal0~2_combout\,
	datad => \can_controller_0|Can_int|CAN_BRP|baud_count\(6),
	combout => \can_controller_0|Can_int|CAN_BRP|Equal0~3_combout\);

-- Location: FF_X21_Y22_N9
\can_controller_0|Can_int|CAN_BRP|clk_eQ\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|Can_int|CAN_BRP|Equal0~3_combout\,
	ena => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|Can_int|CAN_BRP|clk_eQ~q\);

-- Location: CLKCTRL_G13
\can_controller_0|Can_int|CAN_BRP|clk_eQ~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \can_controller_0|Can_int|CAN_BRP|clk_eQ~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \can_controller_0|Can_int|CAN_BRP|clk_eQ~clkctrl_outclk\);

-- Location: FF_X17_Y25_N7
\can_controller_0|Can_int|CAN_BTL|Sample_point_i\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \can_controller_0|Can_int|CAN_BRP|clk_eQ~clkctrl_outclk\,
	d => \can_controller_0|Can_int|CAN_BTL|BIT_TIMING~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|Can_int|CAN_BTL|Sample_point_i~q\);

-- Location: LCCOMB_X17_Y22_N24
\can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_first_dominant~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_first_dominant~4_combout\ = (\clk_clk~input_o\ & \can_controller_0|Can_int|CAN_BTL|Sample_point_i~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clk_clk~input_o\,
	datad => \can_controller_0|Can_int|CAN_BTL|Sample_point_i~q\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_first_dominant~4_combout\);

-- Location: LCCOMB_X17_Y23_N4
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector144~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector144~2_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|ps.RCV_16641~combout\) # ((\can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\ & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|LessThan21~1_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|intermission_read_sof~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.RCV_16641~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|LessThan21~1_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|intermission_read_sof~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector144~2_combout\);

-- Location: LCCOMB_X17_Y23_N14
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector144~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector144~3_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector144~2_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|Equal10~1_combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|Equal10~0_combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|field.INTERMISSION_11083~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector144~2_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal10~1_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal10~0_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|field.INTERMISSION_11083~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector144~3_combout\);

-- Location: LCCOMB_X18_Y24_N12
\can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[0]~0_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter\(0)) # (!\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter\(0),
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[0]~0_combout\);

-- Location: LCCOMB_X18_Y24_N30
\can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter\(0) = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\ & ((GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[0]~2clkctrl_outclk\) & 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[0]~0_combout\)) # (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[0]~2clkctrl_outclk\) & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[0]~0_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter\(0),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[0]~2clkctrl_outclk\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter\(0));

-- Location: LCCOMB_X18_Y24_N2
\can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[1]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[1]~3_combout\ = (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter\(0) $ 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter\(0),
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter\(1),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[1]~3_combout\);

-- Location: LCCOMB_X18_Y24_N24
\can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter\(1) = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\ & ((GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[0]~2clkctrl_outclk\) & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[1]~3_combout\)) # (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[0]~2clkctrl_outclk\) & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[0]~2clkctrl_outclk\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[1]~3_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter\(1),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter\(1));

-- Location: LCCOMB_X18_Y24_N4
\can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[3]~4_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter\(1)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter\(0),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter\(1),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[3]~4_combout\);

-- Location: LCCOMB_X18_Y24_N14
\can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[3]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[3]~5_combout\ = (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter\(3) $ 
-- (((\can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter\(2) & !\can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter\(2),
	datab => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[3]~4_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter\(3),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[3]~5_combout\);

-- Location: LCCOMB_X18_Y24_N18
\can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter\(3) = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\ & ((GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[0]~2clkctrl_outclk\) & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[3]~5_combout\)) # (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[0]~2clkctrl_outclk\) & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[0]~2clkctrl_outclk\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[3]~5_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter\(3),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter\(3));

-- Location: LCCOMB_X18_Y24_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[0]~1_combout\ = ((!\can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter\(2) & ((!\can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter\(1)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter\(0))))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter\(2),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter\(3),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter\(0),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter\(1),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[0]~1_combout\);

-- Location: LCCOMB_X18_Y24_N16
\can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[0]~2_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_first_dominant~4_combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|ps.WFBI_16649~combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[0]~1_combout\) # (!\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_first_dominant~4_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.WFBI_16649~combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[0]~1_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[0]~2_combout\);

-- Location: CLKCTRL_G2
\can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[0]~2clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[0]~2clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[0]~2clkctrl_outclk\);

-- Location: LCCOMB_X18_Y24_N8
\can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[2]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[2]~6_combout\ = (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter\(2) $ 
-- (((\can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter\(0) & \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter\(0),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter\(2),
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter\(1),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[2]~6_combout\);

-- Location: LCCOMB_X18_Y24_N20
\can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter\(2) = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\ & ((GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[0]~2clkctrl_outclk\) & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[2]~6_combout\)) # (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[0]~2clkctrl_outclk\) & 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[0]~2clkctrl_outclk\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter[2]~6_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter\(2),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter\(2));

-- Location: LCCOMB_X18_Y24_N0
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector144~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector144~4_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter\(2) & (\can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter\(3) & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter\(0) & \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter\(2),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter\(3),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter\(0),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|recessive_counter\(1),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector144~4_combout\);

-- Location: LCCOMB_X18_Y24_N26
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector144~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector144~5_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector144~3_combout\) # ((\can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~8_combout\) # 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|ps.WFBI_16649~combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|Selector144~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector144~3_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.WFBI_16649~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector119~8_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector144~4_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector144~5_combout\);

-- Location: LCCOMB_X18_Y21_N0
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector144~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector144~6_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector144~5_combout\) # ((\can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~3_combout\ & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector90~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector144~5_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~3_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector90~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector144~6_combout\);

-- Location: LCCOMB_X18_Y21_N18
\can_controller_0|Can_int|CAN_bit_stream_processor|ns.TRAN~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|ns.TRAN~0_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_first_dominant~4_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|Selector144~6_combout\) # 
-- ((!\can_controller_0|Can_int|CAN_bit_stream_processor|Selector144~1_combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|active_error_flag_first_dominant~4_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector144~1_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector144~6_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|ns.TRAN~0_combout\);

-- Location: CLKCTRL_G17
\can_controller_0|Can_int|CAN_bit_stream_processor|ns.TRAN~0clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \can_controller_0|Can_int|CAN_bit_stream_processor|ns.TRAN~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \can_controller_0|Can_int|CAN_bit_stream_processor|ns.TRAN~0clkctrl_outclk\);

-- Location: LCCOMB_X18_Y22_N26
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector89~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector89~1_combout\ = (!\can_controller_0|CAN_Msg|TXMSGID1|data_out\(14) & (!\can_controller_0|CAN_Msg|TXMSGID1|data_out\(15) & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|intermission_read_sof~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|CAN_Msg|TXMSGID1|data_out\(14),
	datac => \can_controller_0|CAN_Msg|TXMSGID1|data_out\(15),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|intermission_read_sof~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector89~1_combout\);

-- Location: LCCOMB_X18_Y21_N12
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector89~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector89~2_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|ps.I_16645~combout\ & (!\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\ & 
-- !\can_controller_0|Can_int|CAN_bit_stream_processor|ps.RCV_16641~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.I_16645~combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.RCV_16641~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector89~2_combout\);

-- Location: LCCOMB_X18_Y22_N12
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector89~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector89~3_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|field.INTERMISSION_11083~combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|Selector89~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|field.INTERMISSION_11083~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector89~2_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector89~3_combout\);

-- Location: LCCOMB_X18_Y22_N30
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector89~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector89~4_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\ & (((\can_controller_0|Can_int|CAN_bit_stream_processor|Selector89~1_combout\ & 
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector89~3_combout\)))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|Selector89~3_combout\) # 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|Selector101~3_combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|Selector89~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector101~3_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector89~1_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector89~3_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector89~4_combout\);

-- Location: LCCOMB_X21_Y22_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|ns.RCV_15191\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|ns.RCV_15191~combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\ & ((GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|ns.TRAN~0clkctrl_outclk\) & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector89~4_combout\)) # (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|ns.TRAN~0clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|ns.RCV_15191~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|ns.TRAN~0clkctrl_outclk\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector89~4_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|ns.RCV_15191~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|ns.RCV_15191~combout\);

-- Location: LCCOMB_X21_Y22_N10
\can_controller_0|Can_int|CAN_bit_stream_processor|ps.RCV_16641\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|ps.RCV_16641~combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\clk_clk~inputclkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|ns.RCV_15191~combout\)) # 
-- (!GLOBAL(\clk_clk~inputclkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|ps.RCV_16641~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|ns.RCV_15191~combout\,
	datab => \rst_controller|r_sync_rst~q\,
	datac => \clk_clk~inputclkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.RCV_16641~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.RCV_16641~combout\);

-- Location: LCCOMB_X20_Y21_N0
\can_controller_0|Can_int|CAN_bit_stream_processor|Add16~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add16~0_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[2]~combout\ $ 
-- (((!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[0]~combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[1]~combout\)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[2]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[1]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[0]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~6_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add16~0_combout\);

-- Location: LCCOMB_X20_Y21_N12
\can_controller_0|Can_int|CAN_bit_stream_processor|Selector99~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Selector99~3_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|ps.RCV_16641~combout\ & (!\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\ & 
-- !\can_controller_0|Can_int|CAN_bit_stream_processor|Add16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.RCV_16641~combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Add16~0_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector99~3_combout\);

-- Location: LCCOMB_X20_Y21_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[2]~combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\ & 
-- ((GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[0]~0clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|Selector99~3_combout\)) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[0]~0clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[2]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Selector99~3_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[0]~0clkctrl_outclk\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[2]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[2]~combout\);

-- Location: LCCOMB_X20_Y21_N2
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~6_combout\ = ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~5_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_recessive_stuff_counter[2]~combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[2]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_dominant_stuff_counter[2]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:receive_recessive_stuff_counter[2]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~5_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~6_combout\);

-- Location: LCCOMB_X17_Y18_N20
\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~27_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~13_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~6_combout\) # 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~6_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~13_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~27_combout\);

-- Location: LCCOMB_X17_Y18_N28
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\ & 
-- ((GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~27_combout\)) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~27_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\);

-- Location: LCCOMB_X20_Y18_N16
\can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~1_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\ & !\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~1_combout\);

-- Location: LCCOMB_X19_Y18_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~4_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\ & (((!\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~1_combout\)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\ & (((!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~2_combout\)) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~1_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~1_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~2_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~4_combout\);

-- Location: LCCOMB_X17_Y24_N0
\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~29_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~11_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\) # 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~11_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|ps.TRAN_16637~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~6_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~29_combout\);

-- Location: LCCOMB_X17_Y24_N16
\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\ & 
-- ((GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|Add14~29_combout\)) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~9_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Add14~29_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\);

-- Location: LCCOMB_X20_Y18_N2
\can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~3_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~0_combout\ & 
-- (\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\ & \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[2]~combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~0_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[3]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~2_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~3_combout\);

-- Location: LCCOMB_X19_Y21_N14
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~2_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~3_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~6_combout\) # 
-- (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\ $ (!\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|Equal11~3_combout\,
	datab => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:next_bit~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine~6_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~2_combout\);

-- Location: LCCOMB_X19_Y21_N22
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~1_combout\ & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~2_combout\)) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~1_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~2_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~1_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~combout\);

-- Location: LCCOMB_X27_Y18_N16
\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~combout\ & !\rst_controller|r_sync_rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~combout\,
	datad => \rst_controller|r_sync_rst~q\,
	combout => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\);

-- Location: LCCOMB_X26_Y16_N0
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~69_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\) # ((!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~94_combout\) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~51_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~94_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~69_combout\);

-- Location: LCCOMB_X23_Y17_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(59) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~69_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(59)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~69_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~69_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(59),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(59));

-- Location: LCCOMB_X23_Y17_N16
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[59]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(59) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(59)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(59)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(59),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(59),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(59));

-- Location: LCCOMB_X23_Y17_N24
\can_controller_0|Can_int|rx_data_7_8_in[11]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_7_8_in\(11) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(59))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_7_8_in\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(59),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|rx_data_7_8_in\(11),
	combout => \can_controller_0|Can_int|rx_data_7_8_in\(11));

-- Location: LCCOMB_X23_Y17_N14
\can_controller_0|CAN_Msg|RXMSGD78|data_out[11]~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD78|data_out[11]~66_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_7_8_in\(11)))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|CAN_Msg|RXMSGD78|data_out[11]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \can_controller_0|CAN_Msg|RXMSGD78|data_out[11]~66_combout\,
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datad => \can_controller_0|Can_int|rx_data_7_8_in\(11),
	combout => \can_controller_0|CAN_Msg|RXMSGD78|data_out[11]~66_combout\);

-- Location: LCCOMB_X23_Y17_N22
\can_controller_0|CAN_Msg|RXMSGD78|data_out[11]~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD78|data_out[11]~67_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|Can_int|rx_data_7_8_in\(11)))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|CAN_Msg|RXMSGD78|data_out[11]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|RXMSGD78|data_out[11]~66_combout\,
	datad => \can_controller_0|Can_int|rx_data_7_8_in\(11),
	combout => \can_controller_0|CAN_Msg|RXMSGD78|data_out[11]~67_combout\);

-- Location: LCCOMB_X26_Y17_N8
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[43]~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[43]~67_combout\ = (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~51_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[47]~41_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[47]~41_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~51_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[43]~67_combout\);

-- Location: LCCOMB_X23_Y17_N20
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[43]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(43) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[43]~67_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(43)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[43]~67_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[43]~67_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(43),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(43));

-- Location: LCCOMB_X23_Y17_N30
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[43]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(43) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(43)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(43)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(43),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(43),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(43));

-- Location: LCCOMB_X23_Y17_N12
\can_controller_0|Can_int|rx_data_5_6_in[11]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_5_6_in\(11) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(43))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_5_6_in\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(43),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|rx_data_5_6_in\(11),
	combout => \can_controller_0|Can_int|rx_data_5_6_in\(11));

-- Location: LCCOMB_X23_Y17_N18
\can_controller_0|CAN_Msg|RXMSGD56|data_out[11]~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD56|data_out[11]~66_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_5_6_in\(11))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD56|data_out[11]~66_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_5_6_in\(11),
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datad => \can_controller_0|CAN_Msg|RXMSGD56|data_out[11]~66_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD56|data_out[11]~66_combout\);

-- Location: LCCOMB_X23_Y17_N4
\can_controller_0|CAN_Msg|RXMSGD56|data_out[11]~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD56|data_out[11]~67_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|Can_int|rx_data_5_6_in\(11)))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|CAN_Msg|RXMSGD56|data_out[11]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datab => \can_controller_0|CAN_Msg|RXMSGD56|data_out[11]~66_combout\,
	datac => \rst_controller|r_sync_rst~q\,
	datad => \can_controller_0|Can_int|rx_data_5_6_in\(11),
	combout => \can_controller_0|CAN_Msg|RXMSGD56|data_out[11]~67_combout\);

-- Location: LCCOMB_X20_Y18_N6
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[11]~97\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[11]~97_combout\ = ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\) # 
-- ((\can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~51_combout\))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[16]~23_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[16]~23_combout\,
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[1]~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|bsp_engine:frame_position[0]~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~51_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[11]~97_combout\);

-- Location: LCCOMB_X20_Y15_N0
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[11]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(11) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[11]~97_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(11)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[11]~97_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[11]~97_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(11),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(11));

-- Location: LCCOMB_X20_Y15_N2
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[11]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(11) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(11)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(11),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(11),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(11));

-- Location: LCCOMB_X20_Y15_N18
\can_controller_0|Can_int|rx_data_1_2_in[11]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_1_2_in\(11) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(11))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_1_2_in\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(11),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|rx_data_1_2_in\(11),
	combout => \can_controller_0|Can_int|rx_data_1_2_in\(11));

-- Location: LCCOMB_X20_Y15_N24
\can_controller_0|CAN_Msg|RXMSGD12|data_out[11]~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD12|data_out[11]~66_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_1_2_in\(11))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD12|data_out[11]~66_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datac => \can_controller_0|Can_int|rx_data_1_2_in\(11),
	datad => \can_controller_0|CAN_Msg|RXMSGD12|data_out[11]~66_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD12|data_out[11]~66_combout\);

-- Location: LCCOMB_X20_Y15_N8
\can_controller_0|CAN_Msg|RXMSGD12|data_out[11]~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD12|data_out[11]~67_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|Can_int|rx_data_1_2_in\(11))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD12|data_out[11]~66_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datab => \can_controller_0|Can_int|rx_data_1_2_in\(11),
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datad => \can_controller_0|CAN_Msg|RXMSGD12|data_out[11]~66_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD12|data_out[11]~67_combout\);

-- Location: LCCOMB_X26_Y16_N14
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[27]~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[27]~68_combout\ = ((!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~94_combout\) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~51_combout\)) 
-- # (!\can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|frame_position~1_combout\,
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~51_combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[59]~94_combout\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[27]~68_combout\);

-- Location: LCCOMB_X26_Y16_N20
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[27]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(27) = (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[27]~68_combout\ & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(27)))) # 
-- (!\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[27]~68_combout\ & (\can_controller_0|Can_int|CAN_BTL|busmon_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data[27]~68_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|busmon_i~combout\,
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(27),
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(27));

-- Location: LCCOMB_X26_Y16_N22
\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data[27]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(27) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & ((\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(27)))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_inner_data\(27),
	datac => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(27),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_id[10]~1clkctrl_outclk\,
	combout => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(27));

-- Location: LCCOMB_X26_Y16_N16
\can_controller_0|Can_int|rx_data_3_4_in[11]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|rx_data_3_4_in\(11) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & (\can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(27))) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\) & ((\can_controller_0|Can_int|rx_data_3_4_in\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_data\(27),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|rx_valid~clkctrl_outclk\,
	datad => \can_controller_0|Can_int|rx_data_3_4_in\(11),
	combout => \can_controller_0|Can_int|rx_data_3_4_in\(11));

-- Location: LCCOMB_X25_Y19_N18
\can_controller_0|CAN_Msg|RXMSGD34|data_out[11]~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD34|data_out[11]~66_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & (\can_controller_0|Can_int|rx_data_3_4_in\(11))) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|RXMSGD34|data_out[11]~66_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_3_4_in\(11),
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72clkctrl_outclk\,
	datad => \can_controller_0|CAN_Msg|RXMSGD34|data_out[11]~66_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD34|data_out[11]~66_combout\);

-- Location: LCCOMB_X25_Y19_N28
\can_controller_0|CAN_Msg|RXMSGD34|data_out[11]~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|RXMSGD34|data_out[11]~67_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & (\can_controller_0|Can_int|rx_data_3_4_in\(11))) # 
-- (!\can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD34|data_out[11]~66_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|rx_data_3_4_in\(11),
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|RXMSGID1|data_out[15]~72_combout\,
	datad => \can_controller_0|CAN_Msg|RXMSGD34|data_out[11]~66_combout\,
	combout => \can_controller_0|CAN_Msg|RXMSGD34|data_out[11]~67_combout\);

-- Location: LCCOMB_X23_Y17_N8
\can_controller_0|CPU_INT|Mux236~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux236~1_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & (((\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\)))) # (!\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & 
-- ((\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD34|data_out[11]~67_combout\))) # (!\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\ & 
-- (\can_controller_0|CAN_Msg|RXMSGD12|data_out[11]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGD12|data_out[11]~67_combout\,
	datab => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\,
	datac => \mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\,
	datad => \can_controller_0|CAN_Msg|RXMSGD34|data_out[11]~67_combout\,
	combout => \can_controller_0|CPU_INT|Mux236~1_combout\);

-- Location: LCCOMB_X23_Y17_N26
\can_controller_0|CPU_INT|Mux236~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux236~2_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & ((\can_controller_0|CPU_INT|Mux236~1_combout\ & (\can_controller_0|CAN_Msg|RXMSGD78|data_out[11]~67_combout\)) # 
-- (!\can_controller_0|CPU_INT|Mux236~1_combout\ & ((\can_controller_0|CAN_Msg|RXMSGD56|data_out[11]~67_combout\))))) # (!\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & (((\can_controller_0|CPU_INT|Mux236~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|RXMSGD78|data_out[11]~67_combout\,
	datab => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\,
	datac => \can_controller_0|CAN_Msg|RXMSGD56|data_out[11]~67_combout\,
	datad => \can_controller_0|CPU_INT|Mux236~1_combout\,
	combout => \can_controller_0|CPU_INT|Mux236~2_combout\);

-- Location: LCCOMB_X24_Y21_N28
\can_controller_0|CPU_INT|Mux236~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|Mux236~0_combout\ = (!\mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\ & (\can_controller_0|CAN_CONT|TIMEREG|data_out\(11) & !\mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[23]~1_combout\,
	datac => \can_controller_0|CAN_CONT|TIMEREG|data_out\(11),
	datad => \mm_interconnect_0|width_adapter_001|out_data[22]~3_combout\,
	combout => \can_controller_0|CPU_INT|Mux236~0_combout\);

-- Location: LCCOMB_X23_Y23_N26
\can_controller_0|CPU_INT|to_cpu_bus[11]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CPU_INT|to_cpu_bus[11]~1_combout\ = (\can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~16_combout\ & (\can_controller_0|CPU_INT|Mux236~2_combout\)) # (!\can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~16_combout\ & 
-- ((\can_controller_0|CPU_INT|Mux236~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CPU_INT|Mux236~2_combout\,
	datab => \can_controller_0|CPU_INT|tx_data_id1_in_sig[0]~16_combout\,
	datad => \can_controller_0|CPU_INT|Mux236~0_combout\,
	combout => \can_controller_0|CPU_INT|to_cpu_bus[11]~1_combout\);

-- Location: LCCOMB_X24_Y23_N30
\can_controller_0|Can_int|tx_data_id1_in[11]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|tx_data_id1_in\(11) = (GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~clkctrl_outclk\) & (\can_controller_0|CAN_Msg|TXMSGID1|data_out[11]~57_combout\)) # 
-- (!GLOBAL(\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~clkctrl_outclk\) & ((\can_controller_0|Can_int|tx_data_id1_in\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|CAN_Msg|TXMSGID1|data_out[11]~57_combout\,
	datac => \can_controller_0|Can_int|tx_data_id1_in\(11),
	datad => \can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~clkctrl_outclk\,
	combout => \can_controller_0|Can_int|tx_data_id1_in\(11));

-- Location: FF_X24_Y23_N11
\can_controller_0|CPU_INT|tx_data_id1_in_sig[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|tx_data_id1_in_sig[11]~13_combout\,
	asdata => \can_controller_0|CAN_Msg|TXMSGID1|data_out[11]~57_combout\,
	sload => \mm_interconnect_0|width_adapter_001|out_data[20]~0_combout\,
	ena => \can_controller_0|CPU_INT|tx_data_id1_in_sig[10]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|tx_data_id1_in_sig\(11));

-- Location: LCCOMB_X24_Y23_N22
\can_controller_0|sw7|data_out[11]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|sw7|data_out[11]~11_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~combout\ & (\can_controller_0|Can_int|tx_data_id1_in\(11))) # (!\can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~combout\ & 
-- (((\can_controller_0|CPU_INT|tx_data_id1_we_sig~q\ & \can_controller_0|CPU_INT|tx_data_id1_in_sig\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|tx_data_id1_in\(11),
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|tx_done~combout\,
	datac => \can_controller_0|CPU_INT|tx_data_id1_we_sig~q\,
	datad => \can_controller_0|CPU_INT|tx_data_id1_in_sig\(11),
	combout => \can_controller_0|sw7|data_out[11]~11_combout\);

-- Location: LCCOMB_X24_Y23_N28
\can_controller_0|CAN_Msg|TXMSGID1|data_out[11]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[11]~56_combout\ = (!\rst_controller|r_sync_rst~q\ & ((GLOBAL(\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89clkctrl_outclk\) & (\can_controller_0|sw7|data_out[11]~11_combout\)) # 
-- (!GLOBAL(\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89clkctrl_outclk\) & ((\can_controller_0|CAN_Msg|TXMSGID1|data_out[11]~56_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|sw7|data_out[11]~11_combout\,
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89clkctrl_outclk\,
	datad => \can_controller_0|CAN_Msg|TXMSGID1|data_out[11]~56_combout\,
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[11]~56_combout\);

-- Location: LCCOMB_X24_Y23_N16
\can_controller_0|CAN_Msg|TXMSGID1|data_out[11]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[11]~59_combout\ = \can_controller_0|CAN_Msg|TXMSGID1|data_out[11]~56_combout\ $ (\can_controller_0|sw7|data_out[11]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|CAN_Msg|TXMSGID1|data_out[11]~56_combout\,
	datac => \can_controller_0|sw7|data_out[11]~11_combout\,
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[11]~59_combout\);

-- Location: FF_X24_Y23_N17
\can_controller_0|CAN_Msg|TXMSGID1|data_out[11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CAN_Msg|TXMSGID1|data_out[11]~59_combout\,
	clrn => \can_controller_0|CAN_Msg|TXMSGID1|ALT_INV_data_out[15]~88_combout\,
	ena => \can_controller_0|sw7|we_OUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CAN_Msg|TXMSGID1|data_out[11]~_emulated_q\);

-- Location: LCCOMB_X24_Y23_N2
\can_controller_0|CAN_Msg|TXMSGID1|data_out[11]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[11]~58_combout\ = \can_controller_0|CAN_Msg|TXMSGID1|data_out[11]~56_combout\ $ (\can_controller_0|CAN_Msg|TXMSGID1|data_out[11]~_emulated_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|CAN_Msg|TXMSGID1|data_out[11]~56_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGID1|data_out[11]~_emulated_q\,
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[11]~58_combout\);

-- Location: LCCOMB_X24_Y23_N4
\can_controller_0|CAN_Msg|TXMSGID1|data_out[11]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|CAN_Msg|TXMSGID1|data_out[11]~57_combout\ = (!\rst_controller|r_sync_rst~q\ & ((\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89_combout\ & (\can_controller_0|sw7|data_out[11]~11_combout\)) # 
-- (!\can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89_combout\ & ((\can_controller_0|CAN_Msg|TXMSGID1|data_out[11]~58_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|CAN_Msg|TXMSGID1|data_out[15]~89_combout\,
	datab => \rst_controller|r_sync_rst~q\,
	datac => \can_controller_0|sw7|data_out[11]~11_combout\,
	datad => \can_controller_0|CAN_Msg|TXMSGID1|data_out[11]~58_combout\,
	combout => \can_controller_0|CAN_Msg|TXMSGID1|data_out[11]~57_combout\);

-- Location: FF_X23_Y23_N27
\can_controller_0|CPU_INT|to_cpu_bus[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_controller_0|CPU_INT|to_cpu_bus[11]~1_combout\,
	asdata => \can_controller_0|CAN_Msg|TXMSGID1|data_out[11]~57_combout\,
	sload => \mm_interconnect_0|width_adapter_001|out_data[21]~2_combout\,
	ena => \can_controller_0|CPU_INT|to_cpu_bus[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_controller_0|CPU_INT|to_cpu_bus\(11));

-- Location: FF_X26_Y25_N29
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_controller_0|CPU_INT|to_cpu_bus\(11),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(11));

-- Location: LCCOMB_X26_Y25_N10
\mm_interconnect_0|width_adapter|data_reg~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter|data_reg~10_combout\ = (!\mm_interconnect_0|width_adapter|always10~1_combout\ & ((\mm_interconnect_0|width_adapter|data_reg\(11)) # 
-- ((!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(11),
	datac => \mm_interconnect_0|width_adapter|data_reg\(11),
	datad => \mm_interconnect_0|width_adapter|always10~1_combout\,
	combout => \mm_interconnect_0|width_adapter|data_reg~10_combout\);

-- Location: FF_X26_Y25_N11
\mm_interconnect_0|width_adapter|data_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter|data_reg~10_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter|data_reg\(11));

-- Location: LCCOMB_X26_Y25_N14
\mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~13_combout\ = (\mm_interconnect_0|width_adapter|data_reg\(11) & ((\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~q\) # 
-- ((\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(11) & !\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\)))) # 
-- (!\mm_interconnect_0|width_adapter|data_reg\(11) & (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(11) & 
-- (!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter|data_reg\(11),
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(11),
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~q\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~13_combout\);

-- Location: LCCOMB_X29_Y25_N8
\mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~12_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(11)) # ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(11))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(11),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(11),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~12_combout\);

-- Location: LCCOMB_X27_Y25_N22
\mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~14_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~12_combout\) # ((\mm_interconnect_0|width_adapter|out_valid~0_combout\ & \mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|width_adapter|out_valid~0_combout\,
	datac => \mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~13_combout\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~12_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~14_combout\);

-- Location: LCCOMB_X27_Y25_N16
\nios2_qsys_0|av_ld_byte1_data[3]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte1_data[3]~5_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_fill_bit~1_combout\))) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~14_combout\,
	datab => \nios2_qsys_0|av_fill_bit~1_combout\,
	datad => \nios2_qsys_0|av_ld_aligning_data~q\,
	combout => \nios2_qsys_0|av_ld_byte1_data[3]~5_combout\);

-- Location: FF_X27_Y25_N17
\nios2_qsys_0|av_ld_byte1_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte1_data[3]~5_combout\,
	asdata => \nios2_qsys_0|av_ld_byte2_data\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	ena => \nios2_qsys_0|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte1_data\(3));

-- Location: LCCOMB_X26_Y24_N16
\mm_interconnect_0|width_adapter|data_reg~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter|data_reg~3_combout\ = (!\mm_interconnect_0|width_adapter|always10~1_combout\ & ((\mm_interconnect_0|width_adapter|data_reg\(3)) # 
-- ((!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter|always10~1_combout\,
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \mm_interconnect_0|width_adapter|data_reg\(3),
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(3),
	combout => \mm_interconnect_0|width_adapter|data_reg~3_combout\);

-- Location: FF_X26_Y24_N17
\mm_interconnect_0|width_adapter|data_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter|data_reg~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter|data_reg\(3));

-- Location: LCCOMB_X26_Y26_N4
\nios2_qsys_0|av_ld_byte0_data_nxt[3]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[3]~14_combout\ = (\mm_interconnect_0|width_adapter|data_reg\(3) & \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|width_adapter|data_reg\(3),
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~q\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[3]~14_combout\);

-- Location: LCCOMB_X27_Y25_N26
\nios2_qsys_0|av_ld_byte0_data_nxt[3]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[3]~15_combout\ = (\mm_interconnect_0|width_adapter|out_valid~0_combout\ & ((\nios2_qsys_0|av_ld_byte0_data_nxt[3]~14_combout\) # 
-- ((!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \mm_interconnect_0|width_adapter|out_valid~0_combout\,
	datac => \nios2_qsys_0|av_ld_byte0_data_nxt[3]~14_combout\,
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(3),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[3]~15_combout\);

-- Location: LCCOMB_X28_Y25_N24
\nios2_qsys_0|av_ld_byte0_data_nxt[3]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[3]~16_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(3)) # ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(3))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(3),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(3),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[3]~16_combout\);

-- Location: LCCOMB_X27_Y25_N0
\nios2_qsys_0|av_ld_byte0_data_nxt[3]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[3]~17_combout\ = (\nios2_qsys_0|av_ld_rshift8~1_combout\ & (\nios2_qsys_0|av_ld_byte1_data\(3))) # (!\nios2_qsys_0|av_ld_rshift8~1_combout\ & (((\nios2_qsys_0|av_ld_byte0_data_nxt[3]~15_combout\) # 
-- (\nios2_qsys_0|av_ld_byte0_data_nxt[3]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte1_data\(3),
	datab => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	datac => \nios2_qsys_0|av_ld_byte0_data_nxt[3]~15_combout\,
	datad => \nios2_qsys_0|av_ld_byte0_data_nxt[3]~16_combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[3]~17_combout\);

-- Location: FF_X27_Y25_N1
\nios2_qsys_0|av_ld_byte0_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte0_data_nxt[3]~17_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|av_ld_byte0_data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte0_data\(3));

-- Location: LCCOMB_X31_Y28_N18
\nios2_qsys_0|W_rf_wr_data[3]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[3]~5_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte0_data\(3))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|W_alu_result\(3) & (!\nios2_qsys_0|E_alu_result~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(3),
	datab => \nios2_qsys_0|E_alu_result~36_combout\,
	datac => \nios2_qsys_0|R_ctrl_ld~q\,
	datad => \nios2_qsys_0|av_ld_byte0_data\(3),
	combout => \nios2_qsys_0|W_rf_wr_data[3]~5_combout\);

-- Location: LCCOMB_X36_Y28_N2
\nios2_qsys_0|R_src1[0]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[0]~43_combout\ = (!\nios2_qsys_0|R_src1~41_combout\ & (\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(0) & ((!\nios2_qsys_0|E_valid~q\) # (!\nios2_qsys_0|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src1~41_combout\,
	datab => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	datac => \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(0),
	datad => \nios2_qsys_0|E_valid~q\,
	combout => \nios2_qsys_0|R_src1[0]~43_combout\);

-- Location: FF_X36_Y28_N3
\nios2_qsys_0|E_src1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[0]~43_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(0));

-- Location: LCCOMB_X34_Y28_N2
\nios2_qsys_0|E_logic_result[0]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[0]~24_combout\ = (\nios2_qsys_0|E_src2\(0) & ((\nios2_qsys_0|E_src1\(0)) # (!\nios2_qsys_0|R_logic_op\(0)))) # (!\nios2_qsys_0|E_src2\(0) & (\nios2_qsys_0|E_src1\(0) & !\nios2_qsys_0|R_logic_op\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(0),
	datab => \nios2_qsys_0|E_src1\(0),
	datac => \nios2_qsys_0|R_logic_op\(0),
	combout => \nios2_qsys_0|E_logic_result[0]~24_combout\);

-- Location: LCCOMB_X34_Y28_N4
\nios2_qsys_0|E_logic_result[0]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[0]~25_combout\ = (\nios2_qsys_0|R_logic_op\(0) & ((\nios2_qsys_0|R_logic_op\(1) & (\nios2_qsys_0|Add2~0_combout\)) # (!\nios2_qsys_0|R_logic_op\(1) & ((\nios2_qsys_0|E_logic_result[0]~24_combout\))))) # 
-- (!\nios2_qsys_0|R_logic_op\(0) & ((\nios2_qsys_0|R_logic_op\(1) $ (!\nios2_qsys_0|E_logic_result[0]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(0),
	datab => \nios2_qsys_0|Add2~0_combout\,
	datac => \nios2_qsys_0|R_logic_op\(1),
	datad => \nios2_qsys_0|E_logic_result[0]~24_combout\,
	combout => \nios2_qsys_0|E_logic_result[0]~25_combout\);

-- Location: LCCOMB_X29_Y27_N8
\nios2_qsys_0|W_alu_result[0]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[0]~12_combout\ = (\nios2_qsys_0|R_ctrl_logic~q\ & (\nios2_qsys_0|E_logic_result[0]~25_combout\)) # (!\nios2_qsys_0|R_ctrl_logic~q\ & ((\nios2_qsys_0|E_arith_result[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_logic~q\,
	datab => \nios2_qsys_0|E_logic_result[0]~25_combout\,
	datad => \nios2_qsys_0|E_arith_result[0]~1_combout\,
	combout => \nios2_qsys_0|W_alu_result[0]~12_combout\);

-- Location: FF_X29_Y27_N9
\nios2_qsys_0|W_alu_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_alu_result[0]~12_combout\,
	asdata => \nios2_qsys_0|E_shift_rot_result\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \nios2_qsys_0|E_alu_result~36_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(0));

-- Location: LCCOMB_X29_Y27_N2
\nios2_qsys_0|W_alu_result[1]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[1]~13_combout\ = (\nios2_qsys_0|R_ctrl_logic~q\ & ((\nios2_qsys_0|E_logic_result[1]~12_combout\))) # (!\nios2_qsys_0|R_ctrl_logic~q\ & (\nios2_qsys_0|E_arith_result[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_logic~q\,
	datab => \nios2_qsys_0|E_arith_result[1]~2_combout\,
	datad => \nios2_qsys_0|E_logic_result[1]~12_combout\,
	combout => \nios2_qsys_0|W_alu_result[1]~13_combout\);

-- Location: FF_X29_Y27_N3
\nios2_qsys_0|W_alu_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_alu_result[1]~13_combout\,
	asdata => \nios2_qsys_0|E_shift_rot_result\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \nios2_qsys_0|E_alu_result~36_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(1));

-- Location: LCCOMB_X29_Y27_N4
\nios2_qsys_0|av_ld_rshift8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_rshift8~0_combout\ = (\nios2_qsys_0|av_ld_align_cycle\(1) & (!\nios2_qsys_0|av_ld_align_cycle\(0) & (\nios2_qsys_0|W_alu_result\(0) & \nios2_qsys_0|W_alu_result\(1)))) # (!\nios2_qsys_0|av_ld_align_cycle\(1) & 
-- ((\nios2_qsys_0|W_alu_result\(1)) # ((!\nios2_qsys_0|av_ld_align_cycle\(0) & \nios2_qsys_0|W_alu_result\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_align_cycle\(1),
	datab => \nios2_qsys_0|av_ld_align_cycle\(0),
	datac => \nios2_qsys_0|W_alu_result\(0),
	datad => \nios2_qsys_0|W_alu_result\(1),
	combout => \nios2_qsys_0|av_ld_rshift8~0_combout\);

-- Location: LCCOMB_X27_Y25_N20
\nios2_qsys_0|av_ld_rshift8~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_rshift8~1_combout\ = (\nios2_qsys_0|av_ld_rshift8~0_combout\ & \nios2_qsys_0|av_ld_aligning_data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|av_ld_rshift8~0_combout\,
	datad => \nios2_qsys_0|av_ld_aligning_data~q\,
	combout => \nios2_qsys_0|av_ld_rshift8~1_combout\);

-- Location: LCCOMB_X35_Y23_N16
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|monitor_go~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|monitor_go~0_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|monitor_go~q\ & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1))))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(23)) # ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|monitor_go~q\ & 
-- !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(23),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|monitor_go~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|monitor_go~0_combout\);

-- Location: FF_X35_Y23_N17
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|monitor_go\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|monitor_go~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|monitor_go~q\);

-- Location: LCCOMB_X31_Y20_N16
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|Equal0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|Equal0~3_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\ & 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(0) & \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(0),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|Equal0~3_combout\);

-- Location: LCCOMB_X31_Y20_N6
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~3_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\ & (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(0) & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(0),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(17),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~3_combout\);

-- Location: LCCOMB_X31_Y20_N14
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~9_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~3_combout\) # ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|monitor_go~q\ & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|Equal0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|monitor_go~q\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|Equal0~3_combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~3_combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~9_combout\);

-- Location: FF_X31_Y20_N15
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~9_combout\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2),
	sload => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(2));

-- Location: FF_X31_Y24_N25
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X31_Y24_N24
\nios2_qsys_0|av_ld_byte0_data_nxt[2]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[2]~4_combout\ = (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(2)) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2) & 
-- \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2) & ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2),
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(2),
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[2]~4_combout\);

-- Location: LCCOMB_X26_Y24_N8
\mm_interconnect_0|width_adapter|data_reg~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter|data_reg~0_combout\ = (!\mm_interconnect_0|width_adapter|always10~1_combout\ & ((\mm_interconnect_0|width_adapter|data_reg\(2)) # 
-- ((!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter|always10~1_combout\,
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \mm_interconnect_0|width_adapter|data_reg\(2),
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(2),
	combout => \mm_interconnect_0|width_adapter|data_reg~0_combout\);

-- Location: FF_X26_Y24_N9
\mm_interconnect_0|width_adapter|data_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter|data_reg~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter|data_reg\(2));

-- Location: LCCOMB_X27_Y24_N16
\nios2_qsys_0|av_ld_byte0_data_nxt[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[2]~2_combout\ = (\mm_interconnect_0|width_adapter|data_reg\(2) & \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter|data_reg\(2),
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~q\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[2]~2_combout\);

-- Location: LCCOMB_X27_Y24_N30
\nios2_qsys_0|av_ld_byte0_data_nxt[2]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[2]~3_combout\ = (\mm_interconnect_0|width_adapter|out_valid~0_combout\ & ((\nios2_qsys_0|av_ld_byte0_data_nxt[2]~2_combout\) # ((\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(2) & 
-- !\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(2),
	datab => \nios2_qsys_0|av_ld_byte0_data_nxt[2]~2_combout\,
	datac => \mm_interconnect_0|width_adapter|out_valid~0_combout\,
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[2]~3_combout\);

-- Location: LCCOMB_X27_Y27_N2
\nios2_qsys_0|av_ld_byte0_data_nxt[2]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[2]~5_combout\ = (\nios2_qsys_0|av_ld_rshift8~1_combout\ & (((\nios2_qsys_0|av_ld_byte1_data\(2))))) # (!\nios2_qsys_0|av_ld_rshift8~1_combout\ & ((\nios2_qsys_0|av_ld_byte0_data_nxt[2]~4_combout\) # 
-- ((\nios2_qsys_0|av_ld_byte0_data_nxt[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	datab => \nios2_qsys_0|av_ld_byte0_data_nxt[2]~4_combout\,
	datac => \nios2_qsys_0|av_ld_byte0_data_nxt[2]~3_combout\,
	datad => \nios2_qsys_0|av_ld_byte1_data\(2),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[2]~5_combout\);

-- Location: FF_X27_Y27_N3
\nios2_qsys_0|av_ld_byte0_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte0_data_nxt[2]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|av_ld_byte0_data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte0_data\(2));

-- Location: LCCOMB_X27_Y27_N28
\nios2_qsys_0|W_rf_wr_data[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[2]~0_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|av_ld_byte0_data\(2))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (((!\nios2_qsys_0|E_alu_result~36_combout\ & \nios2_qsys_0|W_alu_result\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_ld~q\,
	datab => \nios2_qsys_0|av_ld_byte0_data\(2),
	datac => \nios2_qsys_0|E_alu_result~36_combout\,
	datad => \nios2_qsys_0|W_alu_result\(2),
	combout => \nios2_qsys_0|W_rf_wr_data[2]~0_combout\);

-- Location: LCCOMB_X32_Y29_N26
\nios2_qsys_0|E_src1[9]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src1[9]~5_combout\ = (\nios2_qsys_0|R_src1~40_combout\ & (\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(9))) # (!\nios2_qsys_0|R_src1~40_combout\ & ((\nios2_qsys_0|D_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(9),
	datab => \nios2_qsys_0|D_iw\(13),
	datad => \nios2_qsys_0|R_src1~40_combout\,
	combout => \nios2_qsys_0|E_src1[9]~5_combout\);

-- Location: FF_X32_Y29_N27
\nios2_qsys_0|E_src1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src1[9]~5_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[7]~14_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|R_src1~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(9));

-- Location: LCCOMB_X34_Y29_N12
\nios2_qsys_0|E_logic_result[9]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[9]~6_combout\ = (\nios2_qsys_0|E_src1\(9) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src2\(9)))))) # (!\nios2_qsys_0|E_src1\(9) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src2\(9)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src2\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(9),
	datab => \nios2_qsys_0|R_logic_op\(1),
	datac => \nios2_qsys_0|R_logic_op\(0),
	datad => \nios2_qsys_0|E_src2\(9),
	combout => \nios2_qsys_0|E_logic_result[9]~6_combout\);

-- Location: LCCOMB_X31_Y28_N12
\nios2_qsys_0|W_alu_result[9]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[9]~5_combout\ = (\nios2_qsys_0|R_ctrl_logic~q\ & (\nios2_qsys_0|E_logic_result[9]~6_combout\)) # (!\nios2_qsys_0|R_ctrl_logic~q\ & ((\nios2_qsys_0|F_pc[7]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_logic~q\,
	datab => \nios2_qsys_0|E_logic_result[9]~6_combout\,
	datad => \nios2_qsys_0|F_pc[7]~1_combout\,
	combout => \nios2_qsys_0|W_alu_result[9]~5_combout\);

-- Location: FF_X31_Y28_N13
\nios2_qsys_0|W_alu_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_alu_result[9]~5_combout\,
	asdata => \nios2_qsys_0|E_shift_rot_result\(9),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \nios2_qsys_0|E_alu_result~36_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(9));

-- Location: LCCOMB_X30_Y28_N30
\mm_interconnect_0|addr_router_001|Equal2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|Equal2~0_combout\ = (!\nios2_qsys_0|W_alu_result\(11) & (\nios2_qsys_0|W_alu_result\(13) & (!\nios2_qsys_0|W_alu_result\(10) & \nios2_qsys_0|W_alu_result\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(11),
	datab => \nios2_qsys_0|W_alu_result\(13),
	datac => \nios2_qsys_0|W_alu_result\(10),
	datad => \nios2_qsys_0|W_alu_result\(12),
	combout => \mm_interconnect_0|addr_router_001|Equal2~0_combout\);

-- Location: LCCOMB_X30_Y28_N0
\mm_interconnect_0|addr_router_001|Equal2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|Equal2~1_combout\ = (!\nios2_qsys_0|W_alu_result\(7) & (!\nios2_qsys_0|W_alu_result\(9) & (!\nios2_qsys_0|W_alu_result\(8) & \mm_interconnect_0|addr_router_001|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(7),
	datab => \nios2_qsys_0|W_alu_result\(9),
	datac => \nios2_qsys_0|W_alu_result\(8),
	datad => \mm_interconnect_0|addr_router_001|Equal2~0_combout\,
	combout => \mm_interconnect_0|addr_router_001|Equal2~1_combout\);

-- Location: LCCOMB_X28_Y24_N22
\mm_interconnect_0|width_adapter_001|use_reg~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|use_reg~0_combout\ = (\mm_interconnect_0|addr_router_001|Equal2~1_combout\ & (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\) # 
-- (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\,
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datac => \mm_interconnect_0|addr_router_001|Equal2~1_combout\,
	datad => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	combout => \mm_interconnect_0|width_adapter_001|use_reg~0_combout\);

-- Location: LCCOMB_X28_Y24_N24
\mm_interconnect_0|width_adapter_001|use_reg~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|use_reg~1_combout\ = (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|cp_ready~combout\ & ((\mm_interconnect_0|width_adapter_001|use_reg~0_combout\) # 
-- ((!\mm_interconnect_0|width_adapter_001|count\(0) & \mm_interconnect_0|width_adapter_001|use_reg~q\)))) # (!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|cp_ready~combout\ & 
-- (((\mm_interconnect_0|width_adapter_001|use_reg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|use_reg~0_combout\,
	datab => \mm_interconnect_0|width_adapter_001|count\(0),
	datac => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|cp_ready~combout\,
	combout => \mm_interconnect_0|width_adapter_001|use_reg~1_combout\);

-- Location: FF_X28_Y24_N25
\mm_interconnect_0|width_adapter_001|use_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|use_reg~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|use_reg~q\);

-- Location: FF_X27_Y23_N3
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]~q\);

-- Location: LCCOMB_X27_Y23_N2
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\ = (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]~q\)))) # (!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\mm_interconnect_0|width_adapter_001|use_reg~q\ & (\mm_interconnect_0|width_adapter_001|address_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datab => \mm_interconnect_0|width_adapter_001|address_reg\(1),
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]~q\,
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\);

-- Location: FF_X27_Y26_N11
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~q\);

-- Location: LCCOMB_X26_Y26_N20
\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ = (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\ & 
-- (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~q\)) # (!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\ & 
-- (((\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base\(1)) # 
-- (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~q\,
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base\(1),
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1),
	combout => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\);

-- Location: LCCOMB_X26_Y24_N6
\mm_interconnect_0|width_adapter|data_reg~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter|data_reg~2_combout\ = (!\mm_interconnect_0|width_adapter|always10~1_combout\ & ((\mm_interconnect_0|width_adapter|data_reg\(1)) # 
-- ((!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter|always10~1_combout\,
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \mm_interconnect_0|width_adapter|data_reg\(1),
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(1),
	combout => \mm_interconnect_0|width_adapter|data_reg~2_combout\);

-- Location: FF_X26_Y24_N7
\mm_interconnect_0|width_adapter|data_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter|data_reg~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter|data_reg\(1));

-- Location: LCCOMB_X26_Y26_N10
\nios2_qsys_0|av_ld_byte0_data_nxt[1]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[1]~10_combout\ = (\mm_interconnect_0|width_adapter|data_reg\(1) & \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|width_adapter|data_reg\(1),
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~q\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[1]~10_combout\);

-- Location: LCCOMB_X27_Y25_N8
\nios2_qsys_0|av_ld_byte0_data_nxt[1]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[1]~11_combout\ = (\mm_interconnect_0|width_adapter|out_valid~0_combout\ & ((\nios2_qsys_0|av_ld_byte0_data_nxt[1]~10_combout\) # 
-- ((!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \nios2_qsys_0|av_ld_byte0_data_nxt[1]~10_combout\,
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(1),
	datad => \mm_interconnect_0|width_adapter|out_valid~0_combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[1]~11_combout\);

-- Location: LCCOMB_X31_Y20_N8
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~4_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~3_combout\) # ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|Equal0~3_combout\ & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|monitor_ready~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~3_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|Equal0~3_combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|monitor_ready~q\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~4_combout\);

-- Location: FF_X31_Y20_N9
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~4_combout\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1),
	sload => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(1));

-- Location: FF_X28_Y25_N13
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X28_Y25_N12
\nios2_qsys_0|av_ld_byte0_data_nxt[1]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[1]~12_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1)) # ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(1))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(1),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[1]~12_combout\);

-- Location: LCCOMB_X27_Y25_N30
\nios2_qsys_0|av_ld_byte0_data_nxt[1]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[1]~13_combout\ = (\nios2_qsys_0|av_ld_rshift8~1_combout\ & (((\nios2_qsys_0|av_ld_byte1_data\(1))))) # (!\nios2_qsys_0|av_ld_rshift8~1_combout\ & ((\nios2_qsys_0|av_ld_byte0_data_nxt[1]~11_combout\) # 
-- ((\nios2_qsys_0|av_ld_byte0_data_nxt[1]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte0_data_nxt[1]~11_combout\,
	datab => \nios2_qsys_0|av_ld_byte1_data\(1),
	datac => \nios2_qsys_0|av_ld_byte0_data_nxt[1]~12_combout\,
	datad => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[1]~13_combout\);

-- Location: FF_X27_Y25_N31
\nios2_qsys_0|av_ld_byte0_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte0_data_nxt[1]~13_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|av_ld_byte0_data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte0_data\(1));

-- Location: LCCOMB_X29_Y27_N18
\nios2_qsys_0|W_rf_wr_data[1]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[1]~4_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte0_data\(1))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (!\nios2_qsys_0|E_alu_result~36_combout\ & ((\nios2_qsys_0|W_alu_result\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result~36_combout\,
	datab => \nios2_qsys_0|R_ctrl_ld~q\,
	datac => \nios2_qsys_0|av_ld_byte0_data\(1),
	datad => \nios2_qsys_0|W_alu_result\(1),
	combout => \nios2_qsys_0|W_rf_wr_data[1]~4_combout\);

-- Location: FF_X34_Y23_N3
\nios2_qsys_0|d_writedata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|d_writedata[25]~feeder_combout\,
	asdata => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(25));

-- Location: LCCOMB_X34_Y23_N18
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~15_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(25),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~15_combout\);

-- Location: LCCOMB_X29_Y25_N26
\nios2_qsys_0|F_iw[31]~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[31]~62_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(31)) # ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(31) & 
-- \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(31) & 
-- (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(31),
	datac => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(31),
	combout => \nios2_qsys_0|F_iw[31]~62_combout\);

-- Location: LCCOMB_X30_Y24_N6
\nios2_qsys_0|F_iw[31]~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[31]~63_combout\ = (\nios2_qsys_0|F_iw[31]~62_combout\ & ((\nios2_qsys_0|hbreak_enabled~q\) # (!\nios2_qsys_0|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|hbreak_enabled~q\,
	datac => \nios2_qsys_0|F_iw[31]~62_combout\,
	datad => \nios2_qsys_0|hbreak_req~0_combout\,
	combout => \nios2_qsys_0|F_iw[31]~63_combout\);

-- Location: FF_X30_Y24_N7
\nios2_qsys_0|D_iw[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[31]~63_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(31));

-- Location: LCCOMB_X32_Y29_N14
\nios2_qsys_0|E_src1[11]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src1[11]~3_combout\ = (\nios2_qsys_0|R_src1~40_combout\ & (\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(11))) # (!\nios2_qsys_0|R_src1~40_combout\ & ((\nios2_qsys_0|D_iw\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(11),
	datab => \nios2_qsys_0|D_iw\(15),
	datad => \nios2_qsys_0|R_src1~40_combout\,
	combout => \nios2_qsys_0|E_src1[11]~3_combout\);

-- Location: FF_X32_Y29_N15
\nios2_qsys_0|E_src1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src1[11]~3_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[9]~18_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|R_src1~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(11));

-- Location: LCCOMB_X34_Y29_N24
\nios2_qsys_0|E_logic_result[11]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[11]~4_combout\ = (\nios2_qsys_0|E_src1\(11) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src2\(11)))))) # (!\nios2_qsys_0|E_src1\(11) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src2\(11)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src2\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(0),
	datab => \nios2_qsys_0|E_src1\(11),
	datac => \nios2_qsys_0|R_logic_op\(1),
	datad => \nios2_qsys_0|E_src2\(11),
	combout => \nios2_qsys_0|E_logic_result[11]~4_combout\);

-- Location: LCCOMB_X30_Y28_N12
\nios2_qsys_0|W_alu_result[11]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[11]~3_combout\ = (\nios2_qsys_0|R_ctrl_logic~q\ & (\nios2_qsys_0|E_logic_result[11]~4_combout\)) # (!\nios2_qsys_0|R_ctrl_logic~q\ & ((\nios2_qsys_0|E_arith_result[11]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_logic~q\,
	datab => \nios2_qsys_0|E_logic_result[11]~4_combout\,
	datad => \nios2_qsys_0|E_arith_result[11]~5_combout\,
	combout => \nios2_qsys_0|W_alu_result[11]~3_combout\);

-- Location: FF_X30_Y28_N13
\nios2_qsys_0|W_alu_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_alu_result[11]~3_combout\,
	asdata => \nios2_qsys_0|E_shift_rot_result\(11),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \nios2_qsys_0|E_alu_result~36_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(11));

-- Location: LCCOMB_X30_Y25_N30
\mm_interconnect_0|cmd_xbar_mux_001|src_data[47]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & ((\nios2_qsys_0|W_alu_result\(11)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & \nios2_qsys_0|F_pc\(9))))) # 
-- (!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & (\nios2_qsys_0|F_pc\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datac => \nios2_qsys_0|F_pc\(9),
	datad => \nios2_qsys_0|W_alu_result\(11),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(47));

-- Location: LCCOMB_X30_Y23_N16
\nios2_qsys_0|F_iw[30]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[30]~60_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(30)) # ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(30) & 
-- \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(30) & 
-- (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(30),
	datac => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(30),
	combout => \nios2_qsys_0|F_iw[30]~60_combout\);

-- Location: LCCOMB_X30_Y24_N12
\nios2_qsys_0|F_iw[30]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[30]~61_combout\ = (\nios2_qsys_0|F_iw[30]~60_combout\ & ((\nios2_qsys_0|hbreak_enabled~q\) # (!\nios2_qsys_0|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|F_iw[30]~60_combout\,
	datac => \nios2_qsys_0|hbreak_enabled~q\,
	datad => \nios2_qsys_0|hbreak_req~0_combout\,
	combout => \nios2_qsys_0|F_iw[30]~61_combout\);

-- Location: FF_X30_Y24_N13
\nios2_qsys_0|D_iw[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[30]~61_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(30));

-- Location: LCCOMB_X32_Y29_N8
\nios2_qsys_0|E_src1[10]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src1[10]~4_combout\ = (\nios2_qsys_0|R_src1~40_combout\ & (\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(10))) # (!\nios2_qsys_0|R_src1~40_combout\ & ((\nios2_qsys_0|D_iw\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(10),
	datab => \nios2_qsys_0|D_iw\(14),
	datad => \nios2_qsys_0|R_src1~40_combout\,
	combout => \nios2_qsys_0|E_src1[10]~4_combout\);

-- Location: FF_X32_Y29_N9
\nios2_qsys_0|E_src1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src1[10]~4_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[8]~16_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|R_src1~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(10));

-- Location: LCCOMB_X30_Y27_N10
\nios2_qsys_0|F_pc[8]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc[8]~0_combout\ = (\nios2_qsys_0|E_alu_sub~q\ & (\nios2_qsys_0|Add1~20_combout\)) # (!\nios2_qsys_0|E_alu_sub~q\ & ((\nios2_qsys_0|Add2~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_sub~q\,
	datab => \nios2_qsys_0|Add1~20_combout\,
	datad => \nios2_qsys_0|Add2~20_combout\,
	combout => \nios2_qsys_0|F_pc[8]~0_combout\);

-- Location: FF_X30_Y27_N11
\nios2_qsys_0|F_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_pc[8]~0_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[8]~16_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \nios2_qsys_0|ALT_INV_W_status_reg_pie_inst_nxt~0_combout\,
	sload => \nios2_qsys_0|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \nios2_qsys_0|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|F_pc\(8));

-- Location: LCCOMB_X29_Y22_N20
\mm_interconnect_0|cmd_xbar_mux_001|src_data[46]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & ((\nios2_qsys_0|W_alu_result\(10)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & \nios2_qsys_0|F_pc\(8))))) # 
-- (!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & (\nios2_qsys_0|F_pc\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datac => \nios2_qsys_0|F_pc\(8),
	datad => \nios2_qsys_0|W_alu_result\(10),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46));

-- Location: LCCOMB_X32_Y24_N20
\nios2_qsys_0|F_iw[26]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[26]~32_combout\ = (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(26)) # ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(26))))) # (!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(26),
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(26),
	combout => \nios2_qsys_0|F_iw[26]~32_combout\);

-- Location: LCCOMB_X32_Y24_N24
\nios2_qsys_0|F_iw[26]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[26]~33_combout\ = (\nios2_qsys_0|F_iw[26]~32_combout\ & ((\nios2_qsys_0|hbreak_enabled~q\) # (!\nios2_qsys_0|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|hbreak_enabled~q\,
	datab => \nios2_qsys_0|hbreak_req~0_combout\,
	datad => \nios2_qsys_0|F_iw[26]~32_combout\,
	combout => \nios2_qsys_0|F_iw[26]~33_combout\);

-- Location: FF_X32_Y24_N25
\nios2_qsys_0|D_iw[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[26]~33_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(26));

-- Location: LCCOMB_X34_Y25_N16
\nios2_qsys_0|R_src2_lo[9]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[9]~11_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(15)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & 
-- (\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~q\,
	datab => \nios2_qsys_0|R_src2_lo~0_combout\,
	datac => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	datad => \nios2_qsys_0|D_iw\(15),
	combout => \nios2_qsys_0|R_src2_lo[9]~11_combout\);

-- Location: FF_X34_Y25_N17
\nios2_qsys_0|E_src2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src2_lo[9]~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(9));

-- Location: LCCOMB_X30_Y27_N20
\nios2_qsys_0|F_pc[7]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc[7]~1_combout\ = (\nios2_qsys_0|E_alu_sub~q\ & (\nios2_qsys_0|Add1~18_combout\)) # (!\nios2_qsys_0|E_alu_sub~q\ & ((\nios2_qsys_0|Add2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_sub~q\,
	datab => \nios2_qsys_0|Add1~18_combout\,
	datad => \nios2_qsys_0|Add2~18_combout\,
	combout => \nios2_qsys_0|F_pc[7]~1_combout\);

-- Location: FF_X30_Y27_N21
\nios2_qsys_0|F_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_pc[7]~1_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[7]~14_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \nios2_qsys_0|ALT_INV_W_status_reg_pie_inst_nxt~0_combout\,
	sload => \nios2_qsys_0|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \nios2_qsys_0|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|F_pc\(7));

-- Location: LCCOMB_X34_Y24_N10
\mm_interconnect_0|cmd_xbar_mux_001|src_data[45]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & ((\nios2_qsys_0|W_alu_result\(9)) # ((\nios2_qsys_0|F_pc\(7) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0))))) # 
-- (!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (\nios2_qsys_0|F_pc\(7) & (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \nios2_qsys_0|F_pc\(7),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \nios2_qsys_0|W_alu_result\(9),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45));

-- Location: LCCOMB_X28_Y25_N14
\nios2_qsys_0|F_iw[29]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[29]~58_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29)) # ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(29))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & (((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29),
	datac => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(29),
	combout => \nios2_qsys_0|F_iw[29]~58_combout\);

-- Location: LCCOMB_X28_Y25_N16
\nios2_qsys_0|F_iw[29]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[29]~59_combout\ = (\nios2_qsys_0|F_iw[29]~58_combout\ & ((\nios2_qsys_0|hbreak_enabled~q\) # (!\nios2_qsys_0|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|hbreak_req~0_combout\,
	datab => \nios2_qsys_0|F_iw[29]~58_combout\,
	datac => \nios2_qsys_0|hbreak_enabled~q\,
	combout => \nios2_qsys_0|F_iw[29]~59_combout\);

-- Location: FF_X28_Y25_N17
\nios2_qsys_0|D_iw[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[29]~59_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(29));

-- Location: LCCOMB_X32_Y29_N4
\nios2_qsys_0|E_src1[8]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src1[8]~6_combout\ = (\nios2_qsys_0|R_src1~40_combout\ & ((\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(8)))) # (!\nios2_qsys_0|R_src1~40_combout\ & (\nios2_qsys_0|D_iw\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(12),
	datab => \nios2_qsys_0|R_src1~40_combout\,
	datad => \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(8),
	combout => \nios2_qsys_0|E_src1[8]~6_combout\);

-- Location: FF_X32_Y29_N5
\nios2_qsys_0|E_src1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src1[8]~6_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[6]~12_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|R_src1~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(8));

-- Location: LCCOMB_X30_Y27_N14
\nios2_qsys_0|F_pc[6]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc[6]~2_combout\ = (\nios2_qsys_0|E_alu_sub~q\ & ((\nios2_qsys_0|Add1~16_combout\))) # (!\nios2_qsys_0|E_alu_sub~q\ & (\nios2_qsys_0|Add2~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_sub~q\,
	datab => \nios2_qsys_0|Add2~16_combout\,
	datad => \nios2_qsys_0|Add1~16_combout\,
	combout => \nios2_qsys_0|F_pc[6]~2_combout\);

-- Location: FF_X30_Y27_N15
\nios2_qsys_0|F_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_pc[6]~2_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[6]~12_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \nios2_qsys_0|ALT_INV_W_status_reg_pie_inst_nxt~0_combout\,
	sload => \nios2_qsys_0|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \nios2_qsys_0|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|F_pc\(6));

-- Location: LCCOMB_X34_Y24_N8
\mm_interconnect_0|cmd_xbar_mux_001|src_data[44]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & ((\nios2_qsys_0|W_alu_result\(8)) # ((\nios2_qsys_0|F_pc\(6) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0))))) # 
-- (!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (\nios2_qsys_0|F_pc\(6) & (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \nios2_qsys_0|F_pc\(6),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \nios2_qsys_0|W_alu_result\(8),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44));

-- Location: LCCOMB_X27_Y24_N12
\nios2_qsys_0|F_iw[25]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[25]~30_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25)) # ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(25) & 
-- \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(25) & 
-- (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(25),
	datac => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25),
	combout => \nios2_qsys_0|F_iw[25]~30_combout\);

-- Location: LCCOMB_X30_Y24_N0
\nios2_qsys_0|F_iw[25]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[25]~31_combout\ = (\nios2_qsys_0|F_iw[25]~30_combout\ & ((\nios2_qsys_0|hbreak_enabled~q\) # (!\nios2_qsys_0|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|hbreak_req~0_combout\,
	datac => \nios2_qsys_0|hbreak_enabled~q\,
	datad => \nios2_qsys_0|F_iw[25]~30_combout\,
	combout => \nios2_qsys_0|F_iw[25]~31_combout\);

-- Location: FF_X30_Y24_N1
\nios2_qsys_0|D_iw[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[25]~31_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(25));

-- Location: FF_X31_Y22_N25
\nios2_qsys_0|d_writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(2));

-- Location: LCCOMB_X31_Y22_N0
\mm_interconnect_0|cmd_xbar_mux|src_payload~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~3_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(2),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~3_combout\);

-- Location: FF_X31_Y22_N1
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(2));

-- Location: LCCOMB_X31_Y22_N18
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~2_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(2)))) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(2),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(2),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~2_combout\);

-- Location: LCCOMB_X34_Y22_N8
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[1]~0_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1))) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[1]~0_combout\);

-- Location: FF_X34_Y22_N9
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[1]~0_combout\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(4),
	sload => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(1));

-- Location: LCCOMB_X32_Y22_N8
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~1_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(1)))) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(1),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(1),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~1_combout\);

-- Location: LCCOMB_X32_Y24_N30
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~30_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\) # ((!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~30_combout\);

-- Location: FF_X32_Y24_N31
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(28));

-- Location: FF_X32_Y24_N7
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(28),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(28));

-- Location: LCCOMB_X32_Y24_N10
\nios2_qsys_0|F_iw[28]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[28]~56_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(28) & ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\) # ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(28))))) # (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(28) & (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(28),
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(28),
	combout => \nios2_qsys_0|F_iw[28]~56_combout\);

-- Location: LCCOMB_X32_Y24_N14
\nios2_qsys_0|F_iw[28]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[28]~57_combout\ = (\nios2_qsys_0|F_iw[28]~56_combout\ & ((\nios2_qsys_0|hbreak_enabled~q\) # (!\nios2_qsys_0|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|hbreak_enabled~q\,
	datab => \nios2_qsys_0|hbreak_req~0_combout\,
	datad => \nios2_qsys_0|F_iw[28]~56_combout\,
	combout => \nios2_qsys_0|F_iw[28]~57_combout\);

-- Location: FF_X32_Y24_N15
\nios2_qsys_0|D_iw[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[28]~57_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(28));

-- Location: LCCOMB_X32_Y29_N30
\nios2_qsys_0|E_src1[7]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src1[7]~7_combout\ = (\nios2_qsys_0|R_src1~40_combout\ & ((\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(7)))) # (!\nios2_qsys_0|R_src1~40_combout\ & (\nios2_qsys_0|D_iw\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(11),
	datab => \nios2_qsys_0|R_src1~40_combout\,
	datad => \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(7),
	combout => \nios2_qsys_0|E_src1[7]~7_combout\);

-- Location: FF_X32_Y29_N31
\nios2_qsys_0|E_src1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src1[7]~7_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[5]~10_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|R_src1~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(7));

-- Location: LCCOMB_X34_Y28_N8
\nios2_qsys_0|F_pc[5]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc[5]~3_combout\ = (\nios2_qsys_0|E_alu_sub~q\ & (\nios2_qsys_0|Add1~14_combout\)) # (!\nios2_qsys_0|E_alu_sub~q\ & ((\nios2_qsys_0|Add2~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add1~14_combout\,
	datab => \nios2_qsys_0|Add2~14_combout\,
	datad => \nios2_qsys_0|E_alu_sub~q\,
	combout => \nios2_qsys_0|F_pc[5]~3_combout\);

-- Location: FF_X34_Y28_N9
\nios2_qsys_0|F_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_pc[5]~3_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[5]~10_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \nios2_qsys_0|ALT_INV_W_status_reg_pie_inst_nxt~0_combout\,
	sload => \nios2_qsys_0|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \nios2_qsys_0|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|F_pc\(5));

-- Location: LCCOMB_X34_Y24_N14
\mm_interconnect_0|cmd_xbar_mux_001|src_data[43]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & ((\nios2_qsys_0|W_alu_result\(7)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & \nios2_qsys_0|F_pc\(5))))) # 
-- (!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & \nios2_qsys_0|F_pc\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \nios2_qsys_0|W_alu_result\(7),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \nios2_qsys_0|F_pc\(5),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(43));

-- Location: LCCOMB_X29_Y24_N6
\nios2_qsys_0|F_iw[10]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[10]~42_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(10)) # ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(10) & 
-- \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(10) & 
-- (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(10),
	datac => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(10),
	combout => \nios2_qsys_0|F_iw[10]~42_combout\);

-- Location: LCCOMB_X31_Y25_N18
\nios2_qsys_0|F_iw[10]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[10]~43_combout\ = (\nios2_qsys_0|F_iw[10]~42_combout\ & ((\nios2_qsys_0|hbreak_enabled~q\) # (!\nios2_qsys_0|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|hbreak_enabled~q\,
	datac => \nios2_qsys_0|F_iw[10]~42_combout\,
	datad => \nios2_qsys_0|hbreak_req~0_combout\,
	combout => \nios2_qsys_0|F_iw[10]~43_combout\);

-- Location: FF_X31_Y25_N19
\nios2_qsys_0|D_iw[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[10]~43_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(10));

-- Location: LCCOMB_X31_Y25_N22
\nios2_qsys_0|E_src1[6]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src1[6]~11_combout\ = (\nios2_qsys_0|R_src1~40_combout\ & ((\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(6)))) # (!\nios2_qsys_0|R_src1~40_combout\ & (\nios2_qsys_0|D_iw\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(10),
	datab => \nios2_qsys_0|R_src1~40_combout\,
	datad => \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(6),
	combout => \nios2_qsys_0|E_src1[6]~11_combout\);

-- Location: FF_X31_Y25_N23
\nios2_qsys_0|E_src1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src1[6]~11_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[4]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|R_src1~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(6));

-- Location: LCCOMB_X30_Y27_N18
\nios2_qsys_0|F_pc[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc[4]~4_combout\ = (\nios2_qsys_0|E_alu_sub~q\ & ((\nios2_qsys_0|Add1~12_combout\))) # (!\nios2_qsys_0|E_alu_sub~q\ & (\nios2_qsys_0|Add2~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_sub~q\,
	datab => \nios2_qsys_0|Add2~12_combout\,
	datad => \nios2_qsys_0|Add1~12_combout\,
	combout => \nios2_qsys_0|F_pc[4]~4_combout\);

-- Location: LCCOMB_X30_Y28_N28
\nios2_qsys_0|W_alu_result[6]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[6]~11_combout\ = (\nios2_qsys_0|R_ctrl_logic~q\ & ((\nios2_qsys_0|E_logic_result[6]~11_combout\))) # (!\nios2_qsys_0|R_ctrl_logic~q\ & (\nios2_qsys_0|F_pc[4]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_logic~q\,
	datab => \nios2_qsys_0|F_pc[4]~4_combout\,
	datad => \nios2_qsys_0|E_logic_result[6]~11_combout\,
	combout => \nios2_qsys_0|W_alu_result[6]~11_combout\);

-- Location: FF_X30_Y28_N29
\nios2_qsys_0|W_alu_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_alu_result[6]~11_combout\,
	asdata => \nios2_qsys_0|E_shift_rot_result\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \nios2_qsys_0|E_alu_result~36_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(6));

-- Location: LCCOMB_X29_Y22_N2
\mm_interconnect_0|cmd_xbar_mux_001|src_data[42]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) = (\nios2_qsys_0|W_alu_result\(6) & ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & \nios2_qsys_0|F_pc\(4))))) # 
-- (!\nios2_qsys_0|W_alu_result\(6) & (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & ((\nios2_qsys_0|F_pc\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(6),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|F_pc\(4),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42));

-- Location: LCCOMB_X28_Y25_N22
\nios2_qsys_0|F_iw[24]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[24]~28_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(24)) # ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(24))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & (((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(24),
	datac => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(24),
	combout => \nios2_qsys_0|F_iw[24]~28_combout\);

-- Location: LCCOMB_X28_Y25_N0
\nios2_qsys_0|F_iw[24]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[24]~29_combout\ = (\nios2_qsys_0|F_iw[24]~28_combout\ & ((\nios2_qsys_0|hbreak_enabled~q\) # (!\nios2_qsys_0|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|hbreak_enabled~q\,
	datac => \nios2_qsys_0|F_iw[24]~28_combout\,
	datad => \nios2_qsys_0|hbreak_req~0_combout\,
	combout => \nios2_qsys_0|F_iw[24]~29_combout\);

-- Location: FF_X28_Y25_N1
\nios2_qsys_0|D_iw[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[24]~29_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(24));

-- Location: LCCOMB_X34_Y25_N0
\nios2_qsys_0|d_writedata[31]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[31]~6_combout\ = (\nios2_qsys_0|Equal132~0_combout\ & (\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7))) # (!\nios2_qsys_0|Equal132~0_combout\ & 
-- ((\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	datac => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	datad => \nios2_qsys_0|Equal132~0_combout\,
	combout => \nios2_qsys_0|d_writedata[31]~6_combout\);

-- Location: FF_X34_Y25_N1
\nios2_qsys_0|d_writedata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|d_writedata[31]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(15));

-- Location: LCCOMB_X30_Y21_N2
\mm_interconnect_0|cmd_xbar_mux|src_payload~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~13_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(15),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~13_combout\);

-- Location: FF_X30_Y21_N3
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(15));

-- Location: LCCOMB_X30_Y21_N28
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~12_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(15)))) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(15),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(15),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~12_combout\);

-- Location: LCCOMB_X32_Y24_N4
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~15_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\) # ((!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~15_combout\);

-- Location: FF_X32_Y24_N5
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(23));

-- Location: FF_X32_Y24_N23
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(23),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(23));

-- Location: LCCOMB_X32_Y24_N12
\nios2_qsys_0|F_iw[23]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[23]~26_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(23) & ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\) # ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(23))))) # (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(23) & (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(23),
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(23),
	datad => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	combout => \nios2_qsys_0|F_iw[23]~26_combout\);

-- Location: LCCOMB_X32_Y24_N0
\nios2_qsys_0|F_iw[23]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[23]~27_combout\ = (\nios2_qsys_0|F_iw[23]~26_combout\ & ((\nios2_qsys_0|hbreak_enabled~q\) # (!\nios2_qsys_0|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_iw[23]~26_combout\,
	datab => \nios2_qsys_0|hbreak_req~0_combout\,
	datad => \nios2_qsys_0|hbreak_enabled~q\,
	combout => \nios2_qsys_0|F_iw[23]~27_combout\);

-- Location: FF_X32_Y24_N1
\nios2_qsys_0|D_iw[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[23]~27_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(23));

-- Location: FF_X32_Y23_N13
\nios2_qsys_0|d_writedata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|d_writedata[24]~feeder_combout\,
	asdata => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(24));

-- Location: LCCOMB_X32_Y23_N0
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~14_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(24),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~14_combout\);

-- Location: LCCOMB_X31_Y24_N18
\nios2_qsys_0|F_iw[27]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[27]~54_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27)) # ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(27) & 
-- \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & (((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(27) & 
-- \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27),
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(27),
	datad => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	combout => \nios2_qsys_0|F_iw[27]~54_combout\);

-- Location: LCCOMB_X30_Y24_N26
\nios2_qsys_0|F_iw[27]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[27]~55_combout\ = (\nios2_qsys_0|F_iw[27]~54_combout\ & ((\nios2_qsys_0|hbreak_enabled~q\) # (!\nios2_qsys_0|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|hbreak_req~0_combout\,
	datac => \nios2_qsys_0|hbreak_enabled~q\,
	datad => \nios2_qsys_0|F_iw[27]~54_combout\,
	combout => \nios2_qsys_0|F_iw[27]~55_combout\);

-- Location: FF_X30_Y24_N27
\nios2_qsys_0|D_iw[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[27]~55_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(27));

-- Location: LCCOMB_X31_Y25_N26
\nios2_qsys_0|E_src1[5]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src1[5]~10_combout\ = (\nios2_qsys_0|R_src1~40_combout\ & (\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(5))) # (!\nios2_qsys_0|R_src1~40_combout\ & ((\nios2_qsys_0|D_iw\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(5),
	datab => \nios2_qsys_0|D_iw\(9),
	datad => \nios2_qsys_0|R_src1~40_combout\,
	combout => \nios2_qsys_0|E_src1[5]~10_combout\);

-- Location: FF_X31_Y25_N27
\nios2_qsys_0|E_src1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src1[5]~10_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[3]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|R_src1~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(5));

-- Location: LCCOMB_X34_Y28_N12
\nios2_qsys_0|E_arith_result[5]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_arith_result[5]~0_combout\ = (\nios2_qsys_0|E_alu_sub~q\ & ((\nios2_qsys_0|Add1~10_combout\))) # (!\nios2_qsys_0|E_alu_sub~q\ & (\nios2_qsys_0|Add2~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_sub~q\,
	datac => \nios2_qsys_0|Add2~10_combout\,
	datad => \nios2_qsys_0|Add1~10_combout\,
	combout => \nios2_qsys_0|E_arith_result[5]~0_combout\);

-- Location: LCCOMB_X31_Y28_N10
\nios2_qsys_0|W_alu_result[5]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[5]~10_combout\ = (\nios2_qsys_0|R_ctrl_logic~q\ & ((\nios2_qsys_0|E_logic_result[5]~1_combout\))) # (!\nios2_qsys_0|R_ctrl_logic~q\ & (\nios2_qsys_0|E_arith_result[5]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_logic~q\,
	datab => \nios2_qsys_0|E_arith_result[5]~0_combout\,
	datad => \nios2_qsys_0|E_logic_result[5]~1_combout\,
	combout => \nios2_qsys_0|W_alu_result[5]~10_combout\);

-- Location: FF_X31_Y28_N11
\nios2_qsys_0|W_alu_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_alu_result[5]~10_combout\,
	asdata => \nios2_qsys_0|E_shift_rot_result\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \nios2_qsys_0|E_alu_result~36_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(5));

-- Location: LCCOMB_X29_Y23_N16
\mm_interconnect_0|cmd_xbar_mux_001|src_data[41]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & ((\nios2_qsys_0|F_pc\(3)) # ((\nios2_qsys_0|W_alu_result\(5) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))))) # 
-- (!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & (\nios2_qsys_0|W_alu_result\(5) & (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datab => \nios2_qsys_0|W_alu_result\(5),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|F_pc\(3),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41));

-- Location: LCCOMB_X29_Y25_N18
\nios2_qsys_0|F_iw[8]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[8]~34_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8)) # ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(8) & 
-- \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(8) & 
-- (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(8),
	datac => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8),
	combout => \nios2_qsys_0|F_iw[8]~34_combout\);

-- Location: LCCOMB_X31_Y25_N20
\nios2_qsys_0|F_iw[8]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[8]~35_combout\ = (\nios2_qsys_0|F_iw[8]~34_combout\ & ((\nios2_qsys_0|hbreak_enabled~q\) # (!\nios2_qsys_0|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|hbreak_enabled~q\,
	datac => \nios2_qsys_0|F_iw[8]~34_combout\,
	datad => \nios2_qsys_0|hbreak_req~0_combout\,
	combout => \nios2_qsys_0|F_iw[8]~35_combout\);

-- Location: FF_X31_Y25_N21
\nios2_qsys_0|D_iw[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[8]~35_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(8));

-- Location: LCCOMB_X31_Y25_N4
\nios2_qsys_0|E_src1[4]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src1[4]~8_combout\ = (\nios2_qsys_0|R_src1~40_combout\ & ((\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(4)))) # (!\nios2_qsys_0|R_src1~40_combout\ & (\nios2_qsys_0|D_iw\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(8),
	datab => \nios2_qsys_0|R_src1~40_combout\,
	datad => \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(4),
	combout => \nios2_qsys_0|E_src1[4]~8_combout\);

-- Location: FF_X31_Y25_N5
\nios2_qsys_0|E_src1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src1[4]~8_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[2]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|R_src1~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(4));

-- Location: LCCOMB_X35_Y28_N8
\nios2_qsys_0|E_logic_result[4]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[4]~10_combout\ = (\nios2_qsys_0|E_src1\(4) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|E_src2\(4) & \nios2_qsys_0|R_logic_op\(0)))))) # (!\nios2_qsys_0|E_src1\(4) & ((\nios2_qsys_0|E_src2\(4) & 
-- (\nios2_qsys_0|R_logic_op\(1))) # (!\nios2_qsys_0|E_src2\(4) & (!\nios2_qsys_0|R_logic_op\(1) & !\nios2_qsys_0|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(4),
	datab => \nios2_qsys_0|E_src2\(4),
	datac => \nios2_qsys_0|R_logic_op\(1),
	datad => \nios2_qsys_0|R_logic_op\(0),
	combout => \nios2_qsys_0|E_logic_result[4]~10_combout\);

-- Location: LCCOMB_X31_Y28_N16
\nios2_qsys_0|W_alu_result[4]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[4]~8_combout\ = (\nios2_qsys_0|R_ctrl_logic~q\ & (\nios2_qsys_0|E_logic_result[4]~10_combout\)) # (!\nios2_qsys_0|R_ctrl_logic~q\ & ((\nios2_qsys_0|F_pc[2]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_logic~q\,
	datab => \nios2_qsys_0|E_logic_result[4]~10_combout\,
	datad => \nios2_qsys_0|F_pc[2]~5_combout\,
	combout => \nios2_qsys_0|W_alu_result[4]~8_combout\);

-- Location: FF_X31_Y28_N17
\nios2_qsys_0|W_alu_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_alu_result[4]~8_combout\,
	asdata => \nios2_qsys_0|E_shift_rot_result\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \nios2_qsys_0|E_alu_result~36_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(4));

-- Location: LCCOMB_X29_Y23_N30
\mm_interconnect_0|cmd_xbar_mux_001|src_data[40]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & ((\nios2_qsys_0|F_pc\(2)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|W_alu_result\(4))))) # 
-- (!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (\nios2_qsys_0|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \nios2_qsys_0|W_alu_result\(4),
	datad => \nios2_qsys_0|F_pc\(2),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40));

-- Location: LCCOMB_X32_Y24_N18
\nios2_qsys_0|F_iw[22]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[22]~24_combout\ = (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(22)) # ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22))))) # (!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22),
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(22),
	combout => \nios2_qsys_0|F_iw[22]~24_combout\);

-- Location: LCCOMB_X32_Y24_N28
\nios2_qsys_0|F_iw[22]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[22]~25_combout\ = (\nios2_qsys_0|F_iw[22]~24_combout\ & ((\nios2_qsys_0|hbreak_enabled~q\) # (!\nios2_qsys_0|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|hbreak_enabled~q\,
	datab => \nios2_qsys_0|hbreak_req~0_combout\,
	datad => \nios2_qsys_0|F_iw[22]~24_combout\,
	combout => \nios2_qsys_0|F_iw[22]~25_combout\);

-- Location: FF_X32_Y24_N29
\nios2_qsys_0|D_iw[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[22]~25_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(22));

-- Location: LCCOMB_X31_Y23_N0
\nios2_qsys_0|d_writedata[30]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[30]~4_combout\ = (\nios2_qsys_0|Equal132~0_combout\ & (\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6))) # (!\nios2_qsys_0|Equal132~0_combout\ & 
-- ((\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	datac => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	datad => \nios2_qsys_0|Equal132~0_combout\,
	combout => \nios2_qsys_0|d_writedata[30]~4_combout\);

-- Location: FF_X31_Y23_N1
\nios2_qsys_0|d_writedata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|d_writedata[30]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(14));

-- Location: LCCOMB_X31_Y23_N20
\mm_interconnect_0|cmd_xbar_mux|src_payload~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~11_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(14),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~11_combout\);

-- Location: FF_X31_Y23_N21
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(14));

-- Location: LCCOMB_X34_Y22_N16
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~28_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17))))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14) & (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~28_combout\);

-- Location: FF_X34_Y22_N17
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~28_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(14));

-- Location: LCCOMB_X34_Y22_N26
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~10_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(14)))) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(14),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(14),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~10_combout\);

-- Location: LCCOMB_X30_Y23_N22
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~2_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\) # ((!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~2_combout\);

-- Location: FF_X30_Y23_N23
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(16));

-- Location: FF_X30_Y23_N29
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(16),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(16));

-- Location: LCCOMB_X30_Y23_N0
\nios2_qsys_0|F_iw[16]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[16]~2_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(16)) # ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(16) & 
-- \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(16) & 
-- (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(16),
	datac => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(16),
	combout => \nios2_qsys_0|F_iw[16]~2_combout\);

-- Location: LCCOMB_X30_Y24_N22
\nios2_qsys_0|F_iw[16]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[16]~3_combout\ = (\nios2_qsys_0|F_iw[16]~2_combout\) # ((!\nios2_qsys_0|hbreak_enabled~q\ & \nios2_qsys_0|hbreak_req~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|F_iw[16]~2_combout\,
	datac => \nios2_qsys_0|hbreak_enabled~q\,
	datad => \nios2_qsys_0|hbreak_req~0_combout\,
	combout => \nios2_qsys_0|F_iw[16]~3_combout\);

-- Location: FF_X30_Y24_N23
\nios2_qsys_0|D_iw[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[16]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(16));

-- Location: LCCOMB_X31_Y26_N18
\nios2_qsys_0|D_ctrl_exception~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_exception~3_combout\ = (!\nios2_qsys_0|D_iw\(15) & (\nios2_qsys_0|Equal2~0_combout\ & (\nios2_qsys_0|D_iw\(16) & \nios2_qsys_0|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(15),
	datab => \nios2_qsys_0|Equal2~0_combout\,
	datac => \nios2_qsys_0|D_iw\(16),
	datad => \nios2_qsys_0|Equal2~1_combout\,
	combout => \nios2_qsys_0|D_ctrl_exception~3_combout\);

-- Location: LCCOMB_X31_Y26_N4
\nios2_qsys_0|D_ctrl_exception\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_exception~combout\ = (((\nios2_qsys_0|D_ctrl_exception~4_combout\ & \nios2_qsys_0|D_ctrl_exception~3_combout\)) # (!\nios2_qsys_0|D_ctrl_exception~2_combout\)) # (!\nios2_qsys_0|D_ctrl_exception~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_exception~4_combout\,
	datab => \nios2_qsys_0|D_ctrl_exception~3_combout\,
	datac => \nios2_qsys_0|D_ctrl_exception~1_combout\,
	datad => \nios2_qsys_0|D_ctrl_exception~2_combout\,
	combout => \nios2_qsys_0|D_ctrl_exception~combout\);

-- Location: FF_X31_Y26_N5
\nios2_qsys_0|R_ctrl_exception\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_ctrl_exception~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_exception~q\);

-- Location: LCCOMB_X30_Y26_N12
\nios2_qsys_0|W_status_reg_pie_inst_nxt~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\ = (!\nios2_qsys_0|R_ctrl_exception~q\ & !\nios2_qsys_0|R_ctrl_break~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|R_ctrl_exception~q\,
	datac => \nios2_qsys_0|R_ctrl_break~q\,
	combout => \nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\);

-- Location: FF_X34_Y28_N11
\nios2_qsys_0|F_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_pc[1]~6_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[1]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \nios2_qsys_0|ALT_INV_W_status_reg_pie_inst_nxt~0_combout\,
	sload => \nios2_qsys_0|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \nios2_qsys_0|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|F_pc\(1));

-- Location: LCCOMB_X29_Y22_N0
\mm_interconnect_0|cmd_xbar_mux_001|src_data[39]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & ((\nios2_qsys_0|W_alu_result\(3)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & \nios2_qsys_0|F_pc\(1))))) # 
-- (!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & ((\nios2_qsys_0|F_pc\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datac => \nios2_qsys_0|W_alu_result\(3),
	datad => \nios2_qsys_0|F_pc\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(39));

-- Location: LCCOMB_X29_Y25_N30
\nios2_qsys_0|F_iw[15]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[15]~22_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(15)) # ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(15) & 
-- \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(15) & 
-- ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(15),
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(15),
	datad => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	combout => \nios2_qsys_0|F_iw[15]~22_combout\);

-- Location: LCCOMB_X30_Y24_N14
\nios2_qsys_0|F_iw[15]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[15]~23_combout\ = (\nios2_qsys_0|F_iw[15]~22_combout\) # ((!\nios2_qsys_0|hbreak_enabled~q\ & \nios2_qsys_0|hbreak_req~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|hbreak_enabled~q\,
	datac => \nios2_qsys_0|F_iw[15]~22_combout\,
	datad => \nios2_qsys_0|hbreak_req~0_combout\,
	combout => \nios2_qsys_0|F_iw[15]~23_combout\);

-- Location: FF_X30_Y24_N15
\nios2_qsys_0|D_iw[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[15]~23_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(15));

-- Location: LCCOMB_X31_Y26_N22
\nios2_qsys_0|D_ctrl_exception~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_exception~1_combout\ = ((\nios2_qsys_0|D_iw\(12)) # ((!\nios2_qsys_0|D_ctrl_break~0_combout\) # (!\nios2_qsys_0|D_iw\(14)))) # (!\nios2_qsys_0|D_iw\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(15),
	datab => \nios2_qsys_0|D_iw\(12),
	datac => \nios2_qsys_0|D_iw\(14),
	datad => \nios2_qsys_0|D_ctrl_break~0_combout\,
	combout => \nios2_qsys_0|D_ctrl_exception~1_combout\);

-- Location: LCCOMB_X31_Y26_N8
\nios2_qsys_0|D_ctrl_retaddr~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_retaddr~0_combout\ = (\nios2_qsys_0|D_iw\(5) & (\nios2_qsys_0|Equal2~0_combout\ & (\nios2_qsys_0|D_iw\(13) & !\nios2_qsys_0|D_iw\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(5),
	datab => \nios2_qsys_0|Equal2~0_combout\,
	datac => \nios2_qsys_0|D_iw\(13),
	datad => \nios2_qsys_0|D_iw\(2),
	combout => \nios2_qsys_0|D_ctrl_retaddr~0_combout\);

-- Location: LCCOMB_X32_Y26_N4
\nios2_qsys_0|D_ctrl_retaddr~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_retaddr~1_combout\ = (\nios2_qsys_0|D_iw\(14) & (!\nios2_qsys_0|D_iw\(12) & (\nios2_qsys_0|D_iw\(16) $ (\nios2_qsys_0|D_iw\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(16),
	datab => \nios2_qsys_0|D_iw\(15),
	datac => \nios2_qsys_0|D_iw\(14),
	datad => \nios2_qsys_0|D_iw\(12),
	combout => \nios2_qsys_0|D_ctrl_retaddr~1_combout\);

-- Location: LCCOMB_X31_Y26_N26
\nios2_qsys_0|D_ctrl_force_src2_zero~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_force_src2_zero~3_combout\ = (\nios2_qsys_0|D_ctrl_exception~1_combout\ & (!\nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\ & ((!\nios2_qsys_0|D_ctrl_retaddr~1_combout\) # (!\nios2_qsys_0|D_ctrl_retaddr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_exception~1_combout\,
	datab => \nios2_qsys_0|D_ctrl_retaddr~0_combout\,
	datac => \nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\,
	datad => \nios2_qsys_0|D_ctrl_retaddr~1_combout\,
	combout => \nios2_qsys_0|D_ctrl_force_src2_zero~3_combout\);

-- Location: LCCOMB_X28_Y28_N12
\nios2_qsys_0|Equal2~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal2~10_combout\ = (\nios2_qsys_0|D_iw\(0) & (!\nios2_qsys_0|D_iw\(4) & (!\nios2_qsys_0|D_iw\(1) & !\nios2_qsys_0|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(0),
	datab => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|D_iw\(1),
	datad => \nios2_qsys_0|D_iw\(3),
	combout => \nios2_qsys_0|Equal2~10_combout\);

-- Location: LCCOMB_X28_Y28_N16
\nios2_qsys_0|Equal2~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal2~11_combout\ = (\nios2_qsys_0|Equal2~10_combout\ & (!\nios2_qsys_0|D_iw\(5) & !\nios2_qsys_0|D_iw\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal2~10_combout\,
	datac => \nios2_qsys_0|D_iw\(5),
	datad => \nios2_qsys_0|D_iw\(2),
	combout => \nios2_qsys_0|Equal2~11_combout\);

-- Location: LCCOMB_X31_Y29_N20
\nios2_qsys_0|D_ctrl_force_src2_zero~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_force_src2_zero~0_combout\ = (\nios2_qsys_0|Equal101~0_combout\ & ((\nios2_qsys_0|D_iw\(13) & ((!\nios2_qsys_0|D_iw\(14)) # (!\nios2_qsys_0|D_iw\(15)))) # (!\nios2_qsys_0|D_iw\(13) & (\nios2_qsys_0|D_iw\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(13),
	datab => \nios2_qsys_0|D_iw\(15),
	datac => \nios2_qsys_0|D_iw\(14),
	datad => \nios2_qsys_0|Equal101~0_combout\,
	combout => \nios2_qsys_0|D_ctrl_force_src2_zero~0_combout\);

-- Location: LCCOMB_X31_Y29_N14
\nios2_qsys_0|D_ctrl_force_src2_zero~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_force_src2_zero~1_combout\ = (\nios2_qsys_0|D_iw\(13) & (\nios2_qsys_0|D_iw\(16) & (\nios2_qsys_0|D_iw\(15) & !\nios2_qsys_0|D_iw\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(13),
	datab => \nios2_qsys_0|D_iw\(16),
	datac => \nios2_qsys_0|D_iw\(15),
	datad => \nios2_qsys_0|D_iw\(14),
	combout => \nios2_qsys_0|D_ctrl_force_src2_zero~1_combout\);

-- Location: LCCOMB_X31_Y29_N24
\nios2_qsys_0|D_ctrl_force_src2_zero~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_force_src2_zero~2_combout\ = (\nios2_qsys_0|Equal2~5_combout\ & (!\nios2_qsys_0|D_iw\(12) & ((\nios2_qsys_0|D_ctrl_force_src2_zero~0_combout\) # (\nios2_qsys_0|D_ctrl_force_src2_zero~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_force_src2_zero~0_combout\,
	datab => \nios2_qsys_0|Equal2~5_combout\,
	datac => \nios2_qsys_0|D_ctrl_force_src2_zero~1_combout\,
	datad => \nios2_qsys_0|D_iw\(12),
	combout => \nios2_qsys_0|D_ctrl_force_src2_zero~2_combout\);

-- Location: LCCOMB_X31_Y26_N14
\nios2_qsys_0|D_ctrl_force_src2_zero~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_force_src2_zero~5_combout\ = (((\nios2_qsys_0|Equal2~11_combout\) # (\nios2_qsys_0|D_ctrl_force_src2_zero~2_combout\)) # (!\nios2_qsys_0|D_ctrl_force_src2_zero~4_combout\)) # (!\nios2_qsys_0|D_ctrl_force_src2_zero~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_force_src2_zero~3_combout\,
	datab => \nios2_qsys_0|D_ctrl_force_src2_zero~4_combout\,
	datac => \nios2_qsys_0|Equal2~11_combout\,
	datad => \nios2_qsys_0|D_ctrl_force_src2_zero~2_combout\,
	combout => \nios2_qsys_0|D_ctrl_force_src2_zero~5_combout\);

-- Location: FF_X31_Y26_N15
\nios2_qsys_0|R_ctrl_force_src2_zero\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_ctrl_force_src2_zero~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_force_src2_zero~q\);

-- Location: LCCOMB_X32_Y25_N2
\nios2_qsys_0|R_src2_lo~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo~0_combout\ = (\nios2_qsys_0|R_ctrl_force_src2_zero~q\) # (\nios2_qsys_0|R_ctrl_hi_imm16~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|R_ctrl_force_src2_zero~q\,
	datad => \nios2_qsys_0|R_ctrl_hi_imm16~q\,
	combout => \nios2_qsys_0|R_src2_lo~0_combout\);

-- Location: LCCOMB_X34_Y25_N14
\nios2_qsys_0|R_src2_lo[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[1]~2_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(7)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & 
-- (\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_lo~0_combout\,
	datab => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datac => \nios2_qsys_0|D_iw\(7),
	datad => \nios2_qsys_0|R_src2_use_imm~q\,
	combout => \nios2_qsys_0|R_src2_lo[1]~2_combout\);

-- Location: FF_X34_Y25_N15
\nios2_qsys_0|E_src2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src2_lo[1]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(1));

-- Location: LCCOMB_X34_Y28_N0
\nios2_qsys_0|E_arith_result[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_arith_result[1]~2_combout\ = (\nios2_qsys_0|E_alu_sub~q\ & ((\nios2_qsys_0|Add1~2_combout\))) # (!\nios2_qsys_0|E_alu_sub~q\ & (\nios2_qsys_0|Add2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_sub~q\,
	datab => \nios2_qsys_0|Add2~2_combout\,
	datad => \nios2_qsys_0|Add1~2_combout\,
	combout => \nios2_qsys_0|E_arith_result[1]~2_combout\);

-- Location: LCCOMB_X29_Y21_N0
\nios2_qsys_0|E_mem_byte_en[0]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_mem_byte_en[0]~7_combout\ = (\nios2_qsys_0|D_iw\(4)) # ((!\nios2_qsys_0|E_arith_result[1]~2_combout\ & ((\nios2_qsys_0|D_iw\(3)) # (!\nios2_qsys_0|E_arith_result[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_arith_result[1]~2_combout\,
	datab => \nios2_qsys_0|D_iw\(3),
	datac => \nios2_qsys_0|E_arith_result[0]~1_combout\,
	datad => \nios2_qsys_0|D_iw\(4),
	combout => \nios2_qsys_0|E_mem_byte_en[0]~7_combout\);

-- Location: FF_X29_Y21_N1
\nios2_qsys_0|d_byteenable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_mem_byte_en[0]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_byteenable\(0));

-- Location: LCCOMB_X29_Y21_N18
\mm_interconnect_0|cmd_xbar_mux|src_data[32]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(32) = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)) # ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_byteenable\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_byteenable\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(32));

-- Location: FF_X29_Y21_N19
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|byteenable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(32),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|byteenable\(0));

-- Location: LCCOMB_X32_Y20_N12
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\) # 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|byteenable\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|byteenable\(0),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0_combout\);

-- Location: LCCOMB_X32_Y21_N30
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~20_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\) # 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6) & !\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~20_combout\);

-- Location: FF_X32_Y21_N31
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(6));

-- Location: FF_X32_Y21_N17
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X32_Y21_N26
\nios2_qsys_0|F_iw[6]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[6]~36_combout\ = (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(6)) # ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6))))) # (!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & (((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(6),
	datac => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6),
	combout => \nios2_qsys_0|F_iw[6]~36_combout\);

-- Location: LCCOMB_X31_Y25_N6
\nios2_qsys_0|F_iw[6]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[6]~37_combout\ = (\nios2_qsys_0|F_iw[6]~36_combout\ & ((\nios2_qsys_0|hbreak_enabled~q\) # (!\nios2_qsys_0|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|hbreak_enabled~q\,
	datac => \nios2_qsys_0|F_iw[6]~36_combout\,
	datad => \nios2_qsys_0|hbreak_req~0_combout\,
	combout => \nios2_qsys_0|F_iw[6]~37_combout\);

-- Location: FF_X31_Y25_N7
\nios2_qsys_0|D_iw[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[6]~37_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(6));

-- Location: LCCOMB_X31_Y25_N24
\nios2_qsys_0|E_src1[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src1[2]~0_combout\ = (\nios2_qsys_0|R_src1~40_combout\ & ((\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(2)))) # (!\nios2_qsys_0|R_src1~40_combout\ & (\nios2_qsys_0|D_iw\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(6),
	datab => \nios2_qsys_0|R_src1~40_combout\,
	datad => \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(2),
	combout => \nios2_qsys_0|E_src1[2]~0_combout\);

-- Location: FF_X31_Y25_N25
\nios2_qsys_0|E_src1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src1[2]~0_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[0]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|R_src1~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(2));

-- Location: LCCOMB_X35_Y28_N0
\nios2_qsys_0|E_logic_result[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[2]~0_combout\ = (\nios2_qsys_0|E_src1\(2) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src2\(2)))))) # (!\nios2_qsys_0|E_src1\(2) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src2\(2)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(2),
	datab => \nios2_qsys_0|R_logic_op\(0),
	datac => \nios2_qsys_0|R_logic_op\(1),
	datad => \nios2_qsys_0|E_src2\(2),
	combout => \nios2_qsys_0|E_logic_result[2]~0_combout\);

-- Location: LCCOMB_X31_Y28_N8
\nios2_qsys_0|W_alu_result[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[2]~0_combout\ = (\nios2_qsys_0|R_ctrl_logic~q\ & (\nios2_qsys_0|E_logic_result[2]~0_combout\)) # (!\nios2_qsys_0|R_ctrl_logic~q\ & ((\nios2_qsys_0|F_pc[0]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_logic~q\,
	datab => \nios2_qsys_0|E_logic_result[2]~0_combout\,
	datad => \nios2_qsys_0|F_pc[0]~7_combout\,
	combout => \nios2_qsys_0|W_alu_result[2]~0_combout\);

-- Location: FF_X31_Y28_N9
\nios2_qsys_0|W_alu_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_alu_result[2]~0_combout\,
	asdata => \nios2_qsys_0|E_shift_rot_result\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \nios2_qsys_0|E_alu_result~36_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(2));

-- Location: LCCOMB_X29_Y22_N14
\mm_interconnect_0|cmd_xbar_mux_001|src_data[38]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38) = (\nios2_qsys_0|W_alu_result\(2) & ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & \nios2_qsys_0|F_pc\(0))))) # 
-- (!\nios2_qsys_0|W_alu_result\(2) & (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & (\nios2_qsys_0|F_pc\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(2),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datac => \nios2_qsys_0|F_pc\(0),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

-- Location: LCCOMB_X32_Y21_N22
\nios2_qsys_0|F_iw[7]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[7]~38_combout\ = (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(7)) # ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7))))) # (!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7),
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(7),
	combout => \nios2_qsys_0|F_iw[7]~38_combout\);

-- Location: LCCOMB_X30_Y24_N2
\nios2_qsys_0|F_iw[7]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[7]~39_combout\ = (\nios2_qsys_0|F_iw[7]~38_combout\ & ((\nios2_qsys_0|hbreak_enabled~q\) # (!\nios2_qsys_0|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|hbreak_enabled~q\,
	datab => \nios2_qsys_0|F_iw[7]~38_combout\,
	datad => \nios2_qsys_0|hbreak_req~0_combout\,
	combout => \nios2_qsys_0|F_iw[7]~39_combout\);

-- Location: FF_X30_Y24_N3
\nios2_qsys_0|D_iw[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[7]~39_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(7));

-- Location: LCCOMB_X32_Y29_N0
\nios2_qsys_0|E_src1[3]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src1[3]~9_combout\ = (\nios2_qsys_0|R_src1~40_combout\ & ((\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(3)))) # (!\nios2_qsys_0|R_src1~40_combout\ & (\nios2_qsys_0|D_iw\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(7),
	datab => \nios2_qsys_0|R_src1~40_combout\,
	datad => \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(3),
	combout => \nios2_qsys_0|E_src1[3]~9_combout\);

-- Location: FF_X32_Y29_N1
\nios2_qsys_0|E_src1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src1[3]~9_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[1]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|R_src1~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(3));

-- Location: LCCOMB_X34_Y28_N10
\nios2_qsys_0|F_pc[1]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc[1]~6_combout\ = (\nios2_qsys_0|E_alu_sub~q\ & ((\nios2_qsys_0|Add1~6_combout\))) # (!\nios2_qsys_0|E_alu_sub~q\ & (\nios2_qsys_0|Add2~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add2~6_combout\,
	datab => \nios2_qsys_0|Add1~6_combout\,
	datad => \nios2_qsys_0|E_alu_sub~q\,
	combout => \nios2_qsys_0|F_pc[1]~6_combout\);

-- Location: LCCOMB_X31_Y28_N22
\nios2_qsys_0|W_alu_result[3]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[3]~9_combout\ = (\nios2_qsys_0|R_ctrl_logic~q\ & ((\nios2_qsys_0|E_logic_result[3]~9_combout\))) # (!\nios2_qsys_0|R_ctrl_logic~q\ & (\nios2_qsys_0|F_pc[1]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_logic~q\,
	datab => \nios2_qsys_0|F_pc[1]~6_combout\,
	datad => \nios2_qsys_0|E_logic_result[3]~9_combout\,
	combout => \nios2_qsys_0|W_alu_result[3]~9_combout\);

-- Location: FF_X31_Y28_N23
\nios2_qsys_0|W_alu_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_alu_result[3]~9_combout\,
	asdata => \nios2_qsys_0|E_shift_rot_result\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \nios2_qsys_0|E_alu_result~36_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(3));

-- Location: LCCOMB_X29_Y22_N18
\mm_interconnect_0|cmd_xbar_mux|src_data[39]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(39) = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & ((\nios2_qsys_0|F_pc\(1)) # ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|W_alu_result\(3))))) # 
-- (!\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & (\nios2_qsys_0|W_alu_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \nios2_qsys_0|W_alu_result\(3),
	datad => \nios2_qsys_0|F_pc\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(39));

-- Location: FF_X29_Y22_N19
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(39),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(1));

-- Location: LCCOMB_X30_Y20_N16
\mm_interconnect_0|cmd_xbar_mux|src_data[41]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(41) = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & ((\nios2_qsys_0|F_pc\(3)) # ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|W_alu_result\(5))))) # 
-- (!\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & (\nios2_qsys_0|W_alu_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \nios2_qsys_0|W_alu_result\(5),
	datad => \nios2_qsys_0|F_pc\(3),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(41));

-- Location: FF_X30_Y20_N17
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(41),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(3));

-- Location: LCCOMB_X29_Y22_N28
\mm_interconnect_0|cmd_xbar_mux|src_data[42]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(42) = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & ((\nios2_qsys_0|F_pc\(4)) # ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|W_alu_result\(6))))) # 
-- (!\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & (\nios2_qsys_0|W_alu_result\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \nios2_qsys_0|W_alu_result\(6),
	datad => \nios2_qsys_0|F_pc\(4),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(42));

-- Location: FF_X29_Y22_N29
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(42),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(4));

-- Location: LCCOMB_X30_Y20_N20
\mm_interconnect_0|cmd_xbar_mux|src_data[40]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(40) = (\nios2_qsys_0|W_alu_result\(4) & ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1)) # ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & \nios2_qsys_0|F_pc\(2))))) # (!\nios2_qsys_0|W_alu_result\(4) & 
-- (((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & \nios2_qsys_0|F_pc\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(4),
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datad => \nios2_qsys_0|F_pc\(2),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(40));

-- Location: FF_X30_Y20_N21
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(40),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(2));

-- Location: LCCOMB_X30_Y20_N14
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\ = (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(1) & (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(3) & 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(4) & !\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(1),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(3),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(4),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(2),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\);

-- Location: LCCOMB_X31_Y20_N2
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\ & 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(0) & (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0_combout\ & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(0),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0_combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout\);

-- Location: LCCOMB_X31_Y20_N22
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(3)))) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(3),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0_combout\);

-- Location: FF_X31_Y20_N23
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~q\);

-- Location: LCCOMB_X31_Y20_N12
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~7_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~3_combout\) # ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~q\ & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|Equal0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~q\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|Equal0~3_combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~3_combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~7_combout\);

-- Location: FF_X31_Y20_N13
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~7_combout\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3),
	sload => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(3));

-- Location: FF_X28_Y25_N25
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X28_Y25_N26
\nios2_qsys_0|F_iw[3]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[3]~10_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(3)) # ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(3) & 
-- \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(3) & 
-- (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(3),
	datac => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(3),
	combout => \nios2_qsys_0|F_iw[3]~10_combout\);

-- Location: LCCOMB_X28_Y25_N8
\nios2_qsys_0|F_iw[3]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[3]~11_combout\ = (\nios2_qsys_0|F_iw[3]~10_combout\) # ((!\nios2_qsys_0|hbreak_enabled~q\ & \nios2_qsys_0|hbreak_req~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|hbreak_enabled~q\,
	datac => \nios2_qsys_0|F_iw[3]~10_combout\,
	datad => \nios2_qsys_0|hbreak_req~0_combout\,
	combout => \nios2_qsys_0|F_iw[3]~11_combout\);

-- Location: FF_X28_Y25_N9
\nios2_qsys_0|D_iw[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[3]~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(3));

-- Location: LCCOMB_X34_Y25_N10
\nios2_qsys_0|Equal132~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal132~0_combout\ = (!\nios2_qsys_0|D_iw\(3) & !\nios2_qsys_0|D_iw\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|D_iw\(3),
	datad => \nios2_qsys_0|D_iw\(4),
	combout => \nios2_qsys_0|Equal132~0_combout\);

-- Location: LCCOMB_X34_Y25_N18
\nios2_qsys_0|d_writedata[29]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[29]~3_combout\ = (\nios2_qsys_0|Equal132~0_combout\ & ((\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5)))) # (!\nios2_qsys_0|Equal132~0_combout\ & 
-- (\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal132~0_combout\,
	datab => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	datad => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	combout => \nios2_qsys_0|d_writedata[29]~3_combout\);

-- Location: FF_X34_Y25_N19
\nios2_qsys_0|d_writedata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|d_writedata[29]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(13));

-- Location: LCCOMB_X23_Y24_N28
\mm_interconnect_0|cmd_xbar_mux|src_payload~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~12_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(13),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~12_combout\);

-- Location: FF_X23_Y24_N29
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(13));

-- Location: FF_X37_Y22_N19
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(16),
	sload => VCC,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(16));

-- Location: LCCOMB_X36_Y22_N6
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~29_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(16))))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13) & (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(16),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~29_combout\);

-- Location: FF_X36_Y22_N7
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~29_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(13));

-- Location: LCCOMB_X32_Y20_N20
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~11_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(13)))) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(13),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(13),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~11_combout\);

-- Location: LCCOMB_X35_Y23_N20
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~27_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\) # ((!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~27_combout\);

-- Location: FF_X35_Y23_N21
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(21));

-- Location: FF_X27_Y24_N21
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(21),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(21));

-- Location: LCCOMB_X28_Y25_N2
\nios2_qsys_0|F_iw[21]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[21]~50_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(21) & ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21) & 
-- \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(21) & (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21) & 
-- ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(21),
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21),
	datac => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \nios2_qsys_0|F_iw[21]~50_combout\);

-- Location: LCCOMB_X28_Y25_N10
\nios2_qsys_0|F_iw[21]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[21]~51_combout\ = (\nios2_qsys_0|F_iw[21]~50_combout\) # ((\nios2_qsys_0|hbreak_req~0_combout\ & !\nios2_qsys_0|hbreak_enabled~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|hbreak_req~0_combout\,
	datac => \nios2_qsys_0|hbreak_enabled~q\,
	datad => \nios2_qsys_0|F_iw[21]~50_combout\,
	combout => \nios2_qsys_0|F_iw[21]~51_combout\);

-- Location: FF_X28_Y25_N11
\nios2_qsys_0|D_iw[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[21]~51_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(21));

-- Location: LCCOMB_X31_Y29_N4
\nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0_combout\ = (\nios2_qsys_0|D_iw\(13) & (!\nios2_qsys_0|D_iw\(14) & ((\nios2_qsys_0|D_iw\(11)) # (!\nios2_qsys_0|D_iw\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(13),
	datab => \nios2_qsys_0|D_iw\(12),
	datac => \nios2_qsys_0|D_iw\(11),
	datad => \nios2_qsys_0|D_iw\(14),
	combout => \nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0_combout\);

-- Location: LCCOMB_X31_Y29_N22
\nios2_qsys_0|D_dst_regnum[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_dst_regnum[0]~0_combout\ = (\nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\) # ((\nios2_qsys_0|Equal2~5_combout\ & (\nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0_combout\ & \nios2_qsys_0|Equal101~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\,
	datab => \nios2_qsys_0|Equal2~5_combout\,
	datac => \nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0_combout\,
	datad => \nios2_qsys_0|Equal101~5_combout\,
	combout => \nios2_qsys_0|D_dst_regnum[0]~0_combout\);

-- Location: LCCOMB_X31_Y29_N26
\nios2_qsys_0|D_dst_regnum[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_dst_regnum[0]~1_combout\ = (\nios2_qsys_0|Equal2~7_combout\) # ((\nios2_qsys_0|Equal101~7_combout\) # ((\nios2_qsys_0|D_dst_regnum[0]~0_combout\) # (!\nios2_qsys_0|D_ctrl_exception~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal2~7_combout\,
	datab => \nios2_qsys_0|Equal101~7_combout\,
	datac => \nios2_qsys_0|D_dst_regnum[0]~0_combout\,
	datad => \nios2_qsys_0|D_ctrl_exception~0_combout\,
	combout => \nios2_qsys_0|D_dst_regnum[0]~1_combout\);

-- Location: LCCOMB_X35_Y25_N0
\nios2_qsys_0|D_dst_regnum[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_dst_regnum[4]~4_combout\ = (\nios2_qsys_0|D_dst_regnum[0]~1_combout\) # ((\nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ & ((\nios2_qsys_0|D_iw\(26)))) # (!\nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ & (\nios2_qsys_0|D_iw\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_b_is_dst~1_combout\,
	datab => \nios2_qsys_0|D_iw\(21),
	datac => \nios2_qsys_0|D_iw\(26),
	datad => \nios2_qsys_0|D_dst_regnum[0]~1_combout\,
	combout => \nios2_qsys_0|D_dst_regnum[4]~4_combout\);

-- Location: FF_X35_Y25_N1
\nios2_qsys_0|R_dst_regnum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_dst_regnum[4]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_dst_regnum\(4));

-- Location: LCCOMB_X35_Y25_N24
\nios2_qsys_0|d_writedata[28]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[28]~7_combout\ = (\nios2_qsys_0|Equal132~0_combout\ & (\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4))) # (!\nios2_qsys_0|Equal132~0_combout\ & 
-- ((\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datac => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	datad => \nios2_qsys_0|Equal132~0_combout\,
	combout => \nios2_qsys_0|d_writedata[28]~7_combout\);

-- Location: FF_X35_Y25_N25
\nios2_qsys_0|d_writedata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|d_writedata[28]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(12));

-- Location: LCCOMB_X35_Y25_N8
\mm_interconnect_0|cmd_xbar_mux|src_payload~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~10_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(12),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~10_combout\);

-- Location: FF_X35_Y25_N9
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(12));

-- Location: LCCOMB_X35_Y25_N26
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~9_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(12)))) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(12),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(12),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~9_combout\);

-- Location: LCCOMB_X34_Y22_N20
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~30_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(18))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(18),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~30_combout\);

-- Location: FF_X34_Y22_N21
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~30_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(15));

-- Location: LCCOMB_X37_Y22_N10
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~66_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(15))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(15),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(15),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~66_combout\);

-- Location: LCCOMB_X37_Y22_N14
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~67_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~66_combout\ & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(17) & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\)) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~66_combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(17) & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~66_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(17),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~67_combout\);

-- Location: FF_X37_Y22_N15
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~67_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[33]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(16));

-- Location: LCCOMB_X39_Y21_N4
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[33]~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[33]~78_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & 
-- \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[33]~78_combout\);

-- Location: FF_X39_Y21_N5
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|DRsize.010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[33]~78_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|DRsize.010~q\);

-- Location: LCCOMB_X38_Y21_N12
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|DRsize.010~q\ & (\altera_internal_jtag~TDIUTAP\)) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|DRsize.010~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(16),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|DRsize.010~q\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9_combout\);

-- Location: LCCOMB_X35_Y22_N28
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~28_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(14) & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(14),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~28_combout\);

-- Location: FF_X35_Y22_N29
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~28_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(14));

-- Location: LCCOMB_X38_Y21_N0
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~74_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(14))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(14),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(14),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~74_combout\);

-- Location: LCCOMB_X38_Y21_N26
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~75_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(15))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & (((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(15),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~74_combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~75_combout\);

-- Location: FF_X38_Y21_N13
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9_combout\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~75_combout\,
	sload => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(15));

-- Location: FF_X37_Y21_N9
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(15),
	sload => VCC,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(15));

-- Location: FF_X36_Y21_N25
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[12]~5_combout\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(15),
	sload => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(12));

-- Location: FF_X34_Y21_N9
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(12),
	sload => VCC,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(12));

-- Location: LCCOMB_X35_Y22_N6
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~31_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(12) & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(12),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~31_combout\);

-- Location: FF_X35_Y22_N7
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~31_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(12));

-- Location: LCCOMB_X34_Y21_N30
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~81_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(12)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(12),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(12),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~81_combout\);

-- Location: LCCOMB_X34_Y21_N16
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~82_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(14))))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~81_combout\ & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~81_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(14),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~82_combout\);

-- Location: FF_X34_Y21_N17
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~82_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[5]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(13));

-- Location: LCCOMB_X34_Y21_N10
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13]~feeder_combout\ = 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(13),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13]~feeder_combout\);

-- Location: FF_X34_Y21_N11
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13]~feeder_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(13));

-- Location: LCCOMB_X36_Y22_N2
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~27_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(13) & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(13),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~27_combout\);

-- Location: FF_X36_Y22_N3
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~27_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(13));

-- Location: LCCOMB_X36_Y22_N12
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~72_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(13))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(13),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(13),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~72_combout\);

-- Location: LCCOMB_X34_Y21_N20
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~73_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(15))))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~72_combout\ & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~72_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(15),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~73_combout\);

-- Location: FF_X34_Y21_N21
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~73_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[5]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(14));

-- Location: LCCOMB_X34_Y21_N0
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14]~feeder_combout\ = 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(14),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14]~feeder_combout\);

-- Location: FF_X34_Y21_N1
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14]~feeder_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(14));

-- Location: FF_X34_Y22_N31
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[11]~6_combout\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(14),
	sload => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(11));

-- Location: LCCOMB_X32_Y23_N22
\mm_interconnect_0|cmd_xbar_mux|src_payload~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~7_combout\ = (\nios2_qsys_0|d_writedata\(11) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_writedata\(11),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~7_combout\);

-- Location: FF_X32_Y23_N23
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(11));

-- Location: LCCOMB_X34_Y21_N22
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~6_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(11))) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(11),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(11),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~6_combout\);

-- Location: LCCOMB_X34_Y22_N18
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[10]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[10]~8_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10)))) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ 
-- & (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[10]~8_combout\);

-- Location: FF_X34_Y22_N19
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[10]~8_combout\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(13),
	sload => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(10));

-- Location: LCCOMB_X35_Y24_N28
\mm_interconnect_0|cmd_xbar_mux|src_payload~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~27_combout\ = (\nios2_qsys_0|d_writedata\(10) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|d_writedata\(10),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~27_combout\);

-- Location: FF_X35_Y24_N29
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(10));

-- Location: LCCOMB_X34_Y21_N18
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~26_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(10))) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(10),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(10),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~26_combout\);

-- Location: LCCOMB_X34_Y22_N0
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[9]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[9]~10_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9)))) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[9]~10_combout\);

-- Location: FF_X34_Y22_N1
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[9]~10_combout\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(12),
	sload => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(9));

-- Location: LCCOMB_X34_Y23_N26
\mm_interconnect_0|cmd_xbar_mux|src_payload~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~26_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \nios2_qsys_0|d_writedata\(9),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~26_combout\);

-- Location: FF_X34_Y23_N27
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(9));

-- Location: LCCOMB_X34_Y23_N12
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~25_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(9))) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(9),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(9),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~25_combout\);

-- Location: LCCOMB_X30_Y23_N14
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~10_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\) # ((!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~10_combout\);

-- Location: FF_X30_Y23_N15
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(12));

-- Location: FF_X30_Y23_N19
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(12),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X30_Y23_N12
\nios2_qsys_0|F_iw[12]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[12]~16_combout\ = (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(12)) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12) & 
-- \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & (((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12) & \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(12),
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12),
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \nios2_qsys_0|F_iw[12]~16_combout\);

-- Location: LCCOMB_X30_Y23_N24
\nios2_qsys_0|F_iw[12]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[12]~17_combout\ = (\nios2_qsys_0|F_iw[12]~16_combout\ & ((\nios2_qsys_0|hbreak_enabled~q\) # (!\nios2_qsys_0|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_iw[12]~16_combout\,
	datab => \nios2_qsys_0|hbreak_enabled~q\,
	datac => \nios2_qsys_0|hbreak_req~0_combout\,
	combout => \nios2_qsys_0|F_iw[12]~17_combout\);

-- Location: FF_X30_Y23_N25
\nios2_qsys_0|D_iw[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[12]~17_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(12));

-- Location: LCCOMB_X31_Y29_N12
\nios2_qsys_0|D_ctrl_shift_logical~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_shift_logical~0_combout\ = (!\nios2_qsys_0|D_iw\(13) & (\nios2_qsys_0|D_iw\(12) & (\nios2_qsys_0|Equal2~1_combout\ & \nios2_qsys_0|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(13),
	datab => \nios2_qsys_0|D_iw\(12),
	datac => \nios2_qsys_0|Equal2~1_combout\,
	datad => \nios2_qsys_0|Equal2~0_combout\,
	combout => \nios2_qsys_0|D_ctrl_shift_logical~0_combout\);

-- Location: LCCOMB_X29_Y26_N10
\nios2_qsys_0|R_src2_use_imm~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_use_imm~0_combout\ = (\nios2_qsys_0|D_ctrl_shift_logical~0_combout\ & (((\nios2_qsys_0|R_valid~q\ & \nios2_qsys_0|R_ctrl_br_nxt~0_combout\)) # (!\nios2_qsys_0|D_iw\(11)))) # (!\nios2_qsys_0|D_ctrl_shift_logical~0_combout\ & 
-- (((\nios2_qsys_0|R_valid~q\ & \nios2_qsys_0|R_ctrl_br_nxt~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_shift_logical~0_combout\,
	datab => \nios2_qsys_0|D_iw\(11),
	datac => \nios2_qsys_0|R_valid~q\,
	datad => \nios2_qsys_0|R_ctrl_br_nxt~0_combout\,
	combout => \nios2_qsys_0|R_src2_use_imm~0_combout\);

-- Location: LCCOMB_X29_Y26_N0
\nios2_qsys_0|R_src2_use_imm~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_use_imm~1_combout\ = (\nios2_qsys_0|D_ctrl_b_is_dst~1_combout\) # ((\nios2_qsys_0|R_src2_use_imm~0_combout\) # ((!\nios2_qsys_0|D_wr_dst_reg~2_combout\ & \nios2_qsys_0|D_iw\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_b_is_dst~1_combout\,
	datab => \nios2_qsys_0|D_wr_dst_reg~2_combout\,
	datac => \nios2_qsys_0|D_iw\(2),
	datad => \nios2_qsys_0|R_src2_use_imm~0_combout\,
	combout => \nios2_qsys_0|R_src2_use_imm~1_combout\);

-- Location: FF_X29_Y26_N1
\nios2_qsys_0|R_src2_use_imm\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src2_use_imm~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_src2_use_imm~q\);

-- Location: LCCOMB_X32_Y25_N18
\nios2_qsys_0|R_src2_lo[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[0]~3_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|D_iw\(6))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & 
-- ((\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~q\,
	datab => \nios2_qsys_0|D_iw\(6),
	datac => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datad => \nios2_qsys_0|R_src2_lo~0_combout\,
	combout => \nios2_qsys_0|R_src2_lo[0]~3_combout\);

-- Location: FF_X32_Y25_N19
\nios2_qsys_0|E_src2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src2_lo[0]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(0));

-- Location: LCCOMB_X34_Y28_N14
\nios2_qsys_0|E_arith_result[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_arith_result[0]~1_combout\ = (\nios2_qsys_0|E_alu_sub~q\ & ((\nios2_qsys_0|Add1~0_combout\))) # (!\nios2_qsys_0|E_alu_sub~q\ & (\nios2_qsys_0|Add2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_sub~q\,
	datab => \nios2_qsys_0|Add2~0_combout\,
	datad => \nios2_qsys_0|Add1~0_combout\,
	combout => \nios2_qsys_0|E_arith_result[0]~1_combout\);

-- Location: LCCOMB_X29_Y27_N28
\nios2_qsys_0|E_mem_byte_en[1]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_mem_byte_en[1]~6_combout\ = (\nios2_qsys_0|D_iw\(4)) # ((!\nios2_qsys_0|E_arith_result[1]~2_combout\ & ((\nios2_qsys_0|E_arith_result[0]~1_combout\) # (\nios2_qsys_0|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_arith_result[0]~1_combout\,
	datab => \nios2_qsys_0|E_arith_result[1]~2_combout\,
	datac => \nios2_qsys_0|D_iw\(3),
	datad => \nios2_qsys_0|D_iw\(4),
	combout => \nios2_qsys_0|E_mem_byte_en[1]~6_combout\);

-- Location: FF_X29_Y27_N29
\nios2_qsys_0|d_byteenable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_mem_byte_en[1]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_byteenable\(1));

-- Location: LCCOMB_X29_Y21_N14
\mm_interconnect_0|cmd_xbar_mux|src_data[33]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(33) = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)) # ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_byteenable\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \nios2_qsys_0|d_byteenable\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(33));

-- Location: FF_X29_Y21_N15
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|byteenable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(33),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|byteenable\(1));

-- Location: LCCOMB_X29_Y21_N16
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~2_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\) # 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|byteenable\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|byteenable\(1),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~2_combout\);

-- Location: LCCOMB_X36_Y21_N8
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~5_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(24) & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(24),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~5_combout\);

-- Location: FF_X36_Y21_N9
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~5_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(24));

-- Location: LCCOMB_X39_Y21_N22
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~30_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(24)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(24),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(24),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~30_combout\);

-- Location: LCCOMB_X36_Y20_N22
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~32_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(26)) # 
-- ((!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\ & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~30_combout\)))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(26),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~30_combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~32_combout\);

-- Location: FF_X36_Y20_N23
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~32_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[33]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(25));

-- Location: FF_X37_Y21_N1
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(25),
	sload => VCC,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(25));

-- Location: LCCOMB_X36_Y22_N16
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~34_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(25))))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(25),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~34_combout\);

-- Location: FF_X36_Y22_N17
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~34_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(22));

-- Location: LCCOMB_X36_Y20_N10
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~68_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(22))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(22),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(22),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~68_combout\);

-- Location: LCCOMB_X36_Y20_N0
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~69_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~68_combout\ & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(24))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~68_combout\ & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~68_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(24),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~69_combout\);

-- Location: FF_X36_Y20_N1
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~69_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[33]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(23));

-- Location: FF_X37_Y21_N17
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(23),
	sload => VCC,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(23));

-- Location: LCCOMB_X35_Y22_N2
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~21_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(23) & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(23),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~21_combout\);

-- Location: FF_X35_Y22_N3
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~21_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(23));

-- Location: LCCOMB_X35_Y22_N14
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~60_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(23))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(23),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(23),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~60_combout\);

-- Location: LCCOMB_X36_Y20_N8
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~61_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(25)) # 
-- ((!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\ & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~60_combout\)))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~60_combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(25),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~61_combout\);

-- Location: FF_X36_Y20_N9
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~61_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[33]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(24));

-- Location: LCCOMB_X37_Y21_N24
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder_combout\ = 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(24),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder_combout\);

-- Location: FF_X37_Y21_N25
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(24));

-- Location: LCCOMB_X35_Y23_N22
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\ = \rst_controller|r_sync_rst~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|r_sync_rst~q\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\);

-- Location: FF_X35_Y23_N23
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\);

-- Location: LCCOMB_X35_Y23_N18
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\ = \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\);

-- Location: FF_X35_Y23_N19
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0));

-- Location: LCCOMB_X35_Y23_N4
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|resetlatch~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|resetlatch~0_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|resetlatch~q\) # (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0))))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(24) & (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|resetlatch~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(24),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|resetlatch~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|resetlatch~0_combout\);

-- Location: FF_X35_Y23_N5
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|resetlatch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|resetlatch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|resetlatch~q\);

-- Location: LCCOMB_X37_Y21_N28
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~49_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(34))))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|resetlatch~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|resetlatch~q\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(34),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~49_combout\);

-- Location: FF_X37_Y21_N29
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~49_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[33]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(33));

-- Location: LCCOMB_X37_Y21_N18
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33]~feeder_combout\ = 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(33)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(33),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33]~feeder_combout\);

-- Location: FF_X37_Y21_N19
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33]~feeder_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(33));

-- Location: LCCOMB_X34_Y20_N30
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg~7_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(33)))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14_combout\)))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14_combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(33),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg~7_combout\);

-- Location: FF_X34_Y20_N31
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg~7_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(9));

-- Location: LCCOMB_X34_Y24_N28
\mm_interconnect_0|cmd_xbar_mux|src_data[45]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(45) = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & ((\nios2_qsys_0|F_pc\(7)) # ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|W_alu_result\(9))))) # 
-- (!\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & (((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|W_alu_result\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datab => \nios2_qsys_0|F_pc\(7),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|W_alu_result\(9),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(45));

-- Location: FF_X34_Y24_N29
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(45),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(7));

-- Location: LCCOMB_X34_Y24_N30
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(9))) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(9),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(7),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7_combout\);

-- Location: LCCOMB_X32_Y21_N10
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~21_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34))))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~21_combout\);

-- Location: FF_X32_Y21_N11
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~21_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(31));

-- Location: LCCOMB_X35_Y22_N18
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~14_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(31) & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(31),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~14_combout\);

-- Location: FF_X35_Y22_N19
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~14_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(31));

-- Location: LCCOMB_X39_Y21_N16
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~47_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(31)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(31),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(31),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~47_combout\);

-- Location: LCCOMB_X36_Y20_N26
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~48_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(33)) # 
-- ((!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\ & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~47_combout\)))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~47_combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(33),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~48_combout\);

-- Location: FF_X36_Y20_N27
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~48_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[33]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(32));

-- Location: LCCOMB_X35_Y20_N6
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[32]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[32]~feeder_combout\ = 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(32)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(32),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[32]~feeder_combout\);

-- Location: FF_X35_Y20_N7
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[32]~feeder_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(32));

-- Location: LCCOMB_X34_Y20_N4
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg~6_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(32))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12_combout\))))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(32),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12_combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg~6_combout\);

-- Location: FF_X34_Y20_N5
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg~6_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(8));

-- Location: LCCOMB_X34_Y24_N0
\mm_interconnect_0|cmd_xbar_mux|src_data[44]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(44) = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & ((\nios2_qsys_0|F_pc\(6)) # ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|W_alu_result\(8))))) # 
-- (!\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & (((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|W_alu_result\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datab => \nios2_qsys_0|F_pc\(6),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|W_alu_result\(8),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(44));

-- Location: FF_X34_Y24_N1
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(44),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(6));

-- Location: LCCOMB_X34_Y24_N18
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(8))) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(8),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(6),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6_combout\);

-- Location: LCCOMB_X34_Y22_N10
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~20_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(33))))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30) & (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(33),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~20_combout\);

-- Location: FF_X34_Y22_N11
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~20_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(30));

-- Location: LCCOMB_X36_Y21_N16
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~13_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(30) & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(30),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~13_combout\);

-- Location: FF_X36_Y21_N17
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~13_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(30));

-- Location: LCCOMB_X39_Y21_N30
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|Mux6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|Mux6~0_combout\ = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & 
-- ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(30)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(30),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(30),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|Mux6~0_combout\);

-- Location: LCCOMB_X36_Y20_N4
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|Mux6~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|Mux6~1_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|Mux6~0_combout\) # ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(31) & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(31),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|Mux6~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|Mux6~1_combout\);

-- Location: LCCOMB_X36_Y20_N18
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[31]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[31]~7_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(31))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|Mux6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(31),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|Mux6~1_combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[31]~7_combout\);

-- Location: FF_X36_Y20_N19
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[31]~7_combout\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(32),
	sload => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(31));

-- Location: LCCOMB_X35_Y20_N12
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31]~feeder_combout\ = 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(31),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31]~feeder_combout\);

-- Location: FF_X35_Y20_N13
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31]~feeder_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(31));

-- Location: LCCOMB_X34_Y24_N2
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg~5_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(31)))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10_combout\)))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10_combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(31),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg~5_combout\);

-- Location: FF_X34_Y24_N3
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg~5_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(7));

-- Location: LCCOMB_X34_Y24_N22
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(7)))) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(5),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(7),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5_combout\);

-- Location: LCCOMB_X31_Y21_N2
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|Equal0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|Equal0~2_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(4) & 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(3) & !\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(4),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(3),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(2),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|Equal0~2_combout\);

-- Location: LCCOMB_X31_Y21_N10
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[29]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[29]~4_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29))) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|Equal0~2_combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[29]~4_combout\);

-- Location: FF_X31_Y21_N11
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[29]~4_combout\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(32),
	sload => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(29));

-- Location: LCCOMB_X36_Y22_N4
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~11_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(28) & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(28),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~11_combout\);

-- Location: FF_X36_Y22_N5
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~11_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(28));

-- Location: LCCOMB_X36_Y22_N8
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~43_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(28)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(28),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(28),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~43_combout\);

-- Location: LCCOMB_X36_Y20_N28
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~44_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(30)) # 
-- ((!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\ & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~43_combout\)))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(30),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~43_combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~44_combout\);

-- Location: FF_X36_Y20_N29
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~44_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[33]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(29));

-- Location: LCCOMB_X35_Y20_N24
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]~feeder_combout\ = 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(29),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]~feeder_combout\);

-- Location: FF_X35_Y20_N25
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]~feeder_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(29));

-- Location: LCCOMB_X36_Y21_N30
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~12_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(29) & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(29),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~12_combout\);

-- Location: FF_X36_Y21_N31
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~12_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(29));

-- Location: LCCOMB_X36_Y20_N16
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~45_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(29)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(29),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(29),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~45_combout\);

-- Location: LCCOMB_X36_Y20_N2
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~46_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(31)) # 
-- ((!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\ & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~45_combout\)))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~45_combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(31),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~46_combout\);

-- Location: FF_X36_Y20_N3
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~46_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[33]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(30));

-- Location: LCCOMB_X35_Y20_N2
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]~feeder_combout\ = 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(30),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]~feeder_combout\);

-- Location: FF_X35_Y20_N3
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]~feeder_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(30));

-- Location: LCCOMB_X34_Y20_N26
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg~4_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(30))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8_combout\))))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(30),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8_combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg~4_combout\);

-- Location: FF_X34_Y20_N27
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg~4_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(6));

-- Location: LCCOMB_X30_Y20_N4
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(6))) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(6),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(4),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4_combout\);

-- Location: LCCOMB_X36_Y22_N18
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~15_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(28))))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25) & (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(28),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~15_combout\);

-- Location: FF_X36_Y22_N19
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~15_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(25));

-- Location: LCCOMB_X36_Y22_N24
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~7_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(25) & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(25),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~7_combout\);

-- Location: FF_X36_Y22_N25
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~7_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(25));

-- Location: LCCOMB_X36_Y22_N28
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~35_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(25)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(25),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(25),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~35_combout\);

-- Location: LCCOMB_X36_Y20_N14
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~36_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(27)) # 
-- ((!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\ & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~35_combout\)))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~35_combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(27),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~36_combout\);

-- Location: FF_X36_Y20_N15
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~36_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[33]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(26));

-- Location: LCCOMB_X37_Y20_N16
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]~feeder_combout\ = 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(26),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]~feeder_combout\);

-- Location: FF_X37_Y20_N17
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]~feeder_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(26));

-- Location: LCCOMB_X34_Y20_N0
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg~0_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(26)))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0_combout\)))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0_combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(26),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg~0_combout\);

-- Location: FF_X34_Y20_N1
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg~0_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(2));

-- Location: LCCOMB_X34_Y20_N10
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(3) & 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~1\)) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(3) & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~1\) # (GND)))
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~3\ = CARRY((!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~1\) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(3),
	datad => VCC,
	cin => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~1\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2_combout\,
	cout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~3\);

-- Location: LCCOMB_X34_Y20_N12
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(4) & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~3\ $ (GND))) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(4) & 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~3\ & VCC))
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~5\ = CARRY((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(4) & 
-- !\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(4),
	datad => VCC,
	cin => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~3\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4_combout\,
	cout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~5\);

-- Location: LCCOMB_X34_Y20_N6
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg~3_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(29)))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6_combout\)))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6_combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(29),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg~3_combout\);

-- Location: FF_X34_Y20_N7
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg~3_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(5));

-- Location: LCCOMB_X30_Y20_N26
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(5))) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(5),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(3),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3_combout\);

-- Location: LCCOMB_X32_Y21_N8
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~16_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(30))))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(30),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~16_combout\);

-- Location: FF_X32_Y21_N9
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~16_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(27));

-- Location: LCCOMB_X36_Y21_N12
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~8_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(27) & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(27),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~8_combout\);

-- Location: FF_X36_Y21_N13
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~8_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(27));

-- Location: LCCOMB_X39_Y21_N12
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~37_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(27)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(27),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(27),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~37_combout\);

-- Location: LCCOMB_X36_Y20_N30
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~38_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(29)) # 
-- ((!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\ & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~37_combout\)))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~37_combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(29),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~38_combout\);

-- Location: FF_X36_Y20_N31
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~38_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[33]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(28));

-- Location: LCCOMB_X37_Y20_N10
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder_combout\ = 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(28),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder_combout\);

-- Location: FF_X37_Y20_N11
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(28));

-- Location: LCCOMB_X34_Y20_N2
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg~1_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(28))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4_combout\))))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(28),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4_combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg~1_combout\);

-- Location: FF_X34_Y20_N3
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg~1_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(4));

-- Location: LCCOMB_X30_Y20_N22
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(4))) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(4),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(2),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2_combout\);

-- Location: LCCOMB_X34_Y22_N24
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~17_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(29))))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(29),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~17_combout\);

-- Location: FF_X34_Y22_N25
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~17_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(26));

-- Location: LCCOMB_X35_Y22_N0
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~9_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(26) & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(26),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~9_combout\);

-- Location: FF_X35_Y22_N1
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~9_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(26));

-- Location: LCCOMB_X36_Y20_N20
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~39_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(26)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(26),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(26),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~39_combout\);

-- Location: LCCOMB_X36_Y20_N6
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~40_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(28)) # 
-- ((!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\ & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~39_combout\)))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~39_combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(28),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~40_combout\);

-- Location: FF_X36_Y20_N7
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~40_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[33]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(27));

-- Location: LCCOMB_X35_Y20_N22
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]~feeder_combout\ = 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(27),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]~feeder_combout\);

-- Location: FF_X35_Y20_N23
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]~feeder_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(27));

-- Location: LCCOMB_X34_Y20_N28
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg~2_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(27))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2_combout\))))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(27),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2_combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg~2_combout\);

-- Location: FF_X34_Y20_N29
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg~2_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(3));

-- Location: LCCOMB_X30_Y20_N10
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(3))) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(3),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(1),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1_combout\);

-- Location: LCCOMB_X31_Y21_N26
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|Equal0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|Equal0~4_combout\ = (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(4) & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(3) & \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(4),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(3),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(2),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|Equal0~4_combout\);

-- Location: LCCOMB_X31_Y21_N4
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[8]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[8]~9_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8))) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|Equal0~4_combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[8]~9_combout\);

-- Location: FF_X31_Y21_N5
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[8]~9_combout\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(11),
	sload => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(8));

-- Location: LCCOMB_X35_Y24_N26
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~22_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(8)))) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(8),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(8),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~22_combout\);

-- Location: LCCOMB_X29_Y22_N6
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~1_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\) # ((!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~1_combout\);

-- Location: FF_X29_Y22_N7
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(11));

-- Location: FF_X29_Y25_N9
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(11),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(11));

-- Location: LCCOMB_X29_Y25_N10
\nios2_qsys_0|F_iw[11]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[11]~0_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(11)) # ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(11) & 
-- \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(11) & 
-- (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(11),
	datac => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(11),
	combout => \nios2_qsys_0|F_iw[11]~0_combout\);

-- Location: LCCOMB_X30_Y24_N4
\nios2_qsys_0|F_iw[11]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[11]~1_combout\ = (\nios2_qsys_0|F_iw[11]~0_combout\) # ((!\nios2_qsys_0|hbreak_enabled~q\ & \nios2_qsys_0|hbreak_req~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|hbreak_enabled~q\,
	datac => \nios2_qsys_0|F_iw[11]~0_combout\,
	datad => \nios2_qsys_0|hbreak_req~0_combout\,
	combout => \nios2_qsys_0|F_iw[11]~1_combout\);

-- Location: FF_X30_Y24_N5
\nios2_qsys_0|D_iw[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[11]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(11));

-- Location: LCCOMB_X29_Y28_N16
\nios2_qsys_0|D_ctrl_logic~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_logic~0_combout\ = (\nios2_qsys_0|D_iw\(2) & ((\nios2_qsys_0|Equal2~4_combout\) # ((\nios2_qsys_0|Equal2~6_combout\) # (\nios2_qsys_0|Equal2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal2~4_combout\,
	datab => \nios2_qsys_0|Equal2~6_combout\,
	datac => \nios2_qsys_0|D_iw\(2),
	datad => \nios2_qsys_0|Equal2~2_combout\,
	combout => \nios2_qsys_0|D_ctrl_logic~0_combout\);

-- Location: LCCOMB_X32_Y29_N2
\nios2_qsys_0|D_ctrl_logic~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_logic~1_combout\ = (\nios2_qsys_0|D_ctrl_logic~0_combout\) # ((!\nios2_qsys_0|D_iw\(11) & (!\nios2_qsys_0|D_iw\(16) & \nios2_qsys_0|D_ctrl_crst~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(11),
	datab => \nios2_qsys_0|D_iw\(16),
	datac => \nios2_qsys_0|D_ctrl_crst~0_combout\,
	datad => \nios2_qsys_0|D_ctrl_logic~0_combout\,
	combout => \nios2_qsys_0|D_ctrl_logic~1_combout\);

-- Location: FF_X32_Y29_N3
\nios2_qsys_0|R_ctrl_logic\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_ctrl_logic~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_logic~q\);

-- Location: LCCOMB_X30_Y28_N10
\nios2_qsys_0|W_alu_result[7]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[7]~7_combout\ = (\nios2_qsys_0|R_ctrl_logic~q\ & (\nios2_qsys_0|E_logic_result[7]~8_combout\)) # (!\nios2_qsys_0|R_ctrl_logic~q\ & ((\nios2_qsys_0|F_pc[5]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_logic~q\,
	datab => \nios2_qsys_0|E_logic_result[7]~8_combout\,
	datad => \nios2_qsys_0|F_pc[5]~3_combout\,
	combout => \nios2_qsys_0|W_alu_result[7]~7_combout\);

-- Location: FF_X30_Y28_N11
\nios2_qsys_0|W_alu_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_alu_result[7]~7_combout\,
	asdata => \nios2_qsys_0|E_shift_rot_result\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \nios2_qsys_0|E_alu_result~36_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(7));

-- Location: LCCOMB_X34_Y24_N12
\mm_interconnect_0|cmd_xbar_mux|src_data[43]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(43) = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & ((\nios2_qsys_0|F_pc\(5)) # ((\nios2_qsys_0|W_alu_result\(7) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))))) # 
-- (!\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & (\nios2_qsys_0|W_alu_result\(7) & (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datab => \nios2_qsys_0|W_alu_result\(7),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|F_pc\(5),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(43));

-- Location: FF_X34_Y24_N13
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(43),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(5));

-- Location: LCCOMB_X34_Y24_N26
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\ = (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(5) & (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(7) & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8) & !\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(5),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(7),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(6),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\);

-- Location: LCCOMB_X31_Y20_N24
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|Equal0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\ & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\);

-- Location: LCCOMB_X31_Y20_N10
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]~0_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(17)) # 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0_combout\ & (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(0) & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(0),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(17),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]~0_combout\);

-- Location: FF_X31_Y20_N11
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(17));

-- Location: LCCOMB_X31_Y20_N4
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(17) & (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8) & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(0) & \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(17),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(0),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\);

-- Location: LCCOMB_X35_Y23_N14
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~28_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\) # 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20) & !\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~28_combout\);

-- Location: FF_X35_Y23_N15
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(20));

-- Location: FF_X31_Y24_N21
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(20),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(20));

-- Location: LCCOMB_X31_Y24_N26
\nios2_qsys_0|F_iw[20]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[20]~52_combout\ = (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(20)) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20) & 
-- \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & (((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20) & \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(20),
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20),
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \nios2_qsys_0|F_iw[20]~52_combout\);

-- Location: LCCOMB_X30_Y24_N16
\nios2_qsys_0|F_iw[20]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[20]~53_combout\ = (\nios2_qsys_0|F_iw[20]~52_combout\) # ((\nios2_qsys_0|hbreak_req~0_combout\ & !\nios2_qsys_0|hbreak_enabled~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|hbreak_req~0_combout\,
	datac => \nios2_qsys_0|hbreak_enabled~q\,
	datad => \nios2_qsys_0|F_iw[20]~52_combout\,
	combout => \nios2_qsys_0|F_iw[20]~53_combout\);

-- Location: FF_X30_Y24_N17
\nios2_qsys_0|D_iw[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[20]~53_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(20));

-- Location: LCCOMB_X35_Y25_N14
\nios2_qsys_0|D_dst_regnum[3]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_dst_regnum[3]~6_combout\ = (\nios2_qsys_0|D_dst_regnum[0]~1_combout\) # ((\nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ & ((\nios2_qsys_0|D_iw\(25)))) # (!\nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ & (\nios2_qsys_0|D_iw\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(20),
	datab => \nios2_qsys_0|D_dst_regnum[0]~1_combout\,
	datac => \nios2_qsys_0|D_iw\(25),
	datad => \nios2_qsys_0|D_ctrl_b_is_dst~1_combout\,
	combout => \nios2_qsys_0|D_dst_regnum[3]~6_combout\);

-- Location: FF_X35_Y25_N15
\nios2_qsys_0|R_dst_regnum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_dst_regnum[3]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_dst_regnum\(3));

-- Location: LCCOMB_X32_Y25_N26
\nios2_qsys_0|E_st_data[16]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_st_data[16]~1_combout\ = (\nios2_qsys_0|D_iw\(4) & (\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(16))) # (!\nios2_qsys_0|D_iw\(4) & 
-- ((\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	datab => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	combout => \nios2_qsys_0|E_st_data[16]~1_combout\);

-- Location: FF_X32_Y25_N27
\nios2_qsys_0|d_writedata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_st_data[16]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(16));

-- Location: LCCOMB_X35_Y24_N24
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~1_combout\ = (\nios2_qsys_0|d_writedata\(16) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|d_writedata\(16),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~1_combout\);

-- Location: LCCOMB_X29_Y24_N2
\nios2_qsys_0|F_iw[19]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[19]~44_combout\ = (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(19)) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(19) & 
-- \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(19) & ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(19),
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(19),
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \nios2_qsys_0|F_iw[19]~44_combout\);

-- Location: LCCOMB_X30_Y24_N28
\nios2_qsys_0|F_iw[19]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[19]~45_combout\ = (\nios2_qsys_0|F_iw[19]~44_combout\) # ((\nios2_qsys_0|hbreak_req~0_combout\ & !\nios2_qsys_0|hbreak_enabled~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|hbreak_req~0_combout\,
	datac => \nios2_qsys_0|hbreak_enabled~q\,
	datad => \nios2_qsys_0|F_iw[19]~44_combout\,
	combout => \nios2_qsys_0|F_iw[19]~45_combout\);

-- Location: FF_X30_Y24_N29
\nios2_qsys_0|D_iw[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[19]~45_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(19));

-- Location: LCCOMB_X35_Y25_N28
\nios2_qsys_0|D_dst_regnum[2]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_dst_regnum[2]~5_combout\ = (\nios2_qsys_0|D_dst_regnum[0]~1_combout\) # ((\nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ & ((\nios2_qsys_0|D_iw\(24)))) # (!\nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ & (\nios2_qsys_0|D_iw\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_b_is_dst~1_combout\,
	datab => \nios2_qsys_0|D_iw\(19),
	datac => \nios2_qsys_0|D_iw\(24),
	datad => \nios2_qsys_0|D_dst_regnum[0]~1_combout\,
	combout => \nios2_qsys_0|D_dst_regnum[2]~5_combout\);

-- Location: FF_X35_Y25_N29
\nios2_qsys_0|R_dst_regnum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_dst_regnum[2]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_dst_regnum\(2));

-- Location: LCCOMB_X32_Y25_N8
\nios2_qsys_0|d_writedata[24]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[24]~1_combout\ = (\nios2_qsys_0|Equal132~0_combout\ & ((\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0)))) # (!\nios2_qsys_0|Equal132~0_combout\ & 
-- (\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	datab => \nios2_qsys_0|Equal132~0_combout\,
	datac => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	combout => \nios2_qsys_0|d_writedata[24]~1_combout\);

-- Location: FF_X32_Y25_N9
\nios2_qsys_0|d_writedata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|d_writedata[24]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(8));

-- Location: LCCOMB_X35_Y24_N18
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~17_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(8),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~17_combout\);

-- Location: LCCOMB_X31_Y24_N12
\nios2_qsys_0|F_iw[13]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[13]~20_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(13)) # ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(13))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & (((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(13),
	datac => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(13),
	combout => \nios2_qsys_0|F_iw[13]~20_combout\);

-- Location: LCCOMB_X31_Y25_N28
\nios2_qsys_0|F_iw[13]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[13]~21_combout\ = (\nios2_qsys_0|F_iw[13]~20_combout\) # ((!\nios2_qsys_0|hbreak_enabled~q\ & \nios2_qsys_0|hbreak_req~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|hbreak_enabled~q\,
	datac => \nios2_qsys_0|F_iw[13]~20_combout\,
	datad => \nios2_qsys_0|hbreak_req~0_combout\,
	combout => \nios2_qsys_0|F_iw[13]~21_combout\);

-- Location: FF_X31_Y25_N29
\nios2_qsys_0|D_iw[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[13]~21_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(13));

-- Location: LCCOMB_X32_Y26_N10
\nios2_qsys_0|D_ctrl_alu_subtract~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_alu_subtract~3_combout\ = (\nios2_qsys_0|D_iw\(11) & (((\nios2_qsys_0|D_iw\(15) & \nios2_qsys_0|D_iw\(14))))) # (!\nios2_qsys_0|D_iw\(11) & (\nios2_qsys_0|D_iw\(16) & (\nios2_qsys_0|D_iw\(15) $ (\nios2_qsys_0|D_iw\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(16),
	datab => \nios2_qsys_0|D_iw\(15),
	datac => \nios2_qsys_0|D_iw\(11),
	datad => \nios2_qsys_0|D_iw\(14),
	combout => \nios2_qsys_0|D_ctrl_alu_subtract~3_combout\);

-- Location: LCCOMB_X31_Y29_N30
\nios2_qsys_0|D_ctrl_alu_subtract~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_alu_subtract~4_combout\ = (!\nios2_qsys_0|D_iw\(13) & (!\nios2_qsys_0|D_iw\(12) & (\nios2_qsys_0|D_ctrl_alu_subtract~3_combout\ & \nios2_qsys_0|Equal2~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(13),
	datab => \nios2_qsys_0|D_iw\(12),
	datac => \nios2_qsys_0|D_ctrl_alu_subtract~3_combout\,
	datad => \nios2_qsys_0|Equal2~5_combout\,
	combout => \nios2_qsys_0|D_ctrl_alu_subtract~4_combout\);

-- Location: LCCOMB_X28_Y28_N20
\nios2_qsys_0|D_ctrl_alu_subtract~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_alu_subtract~2_combout\ = (\nios2_qsys_0|D_iw\(4) & (!\nios2_qsys_0|D_iw\(3) & (\nios2_qsys_0|D_iw\(1) $ (!\nios2_qsys_0|D_iw\(2))))) # (!\nios2_qsys_0|D_iw\(4) & (\nios2_qsys_0|D_iw\(3) & ((\nios2_qsys_0|D_iw\(1)) # 
-- (!\nios2_qsys_0|D_iw\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(4),
	datab => \nios2_qsys_0|D_iw\(3),
	datac => \nios2_qsys_0|D_iw\(1),
	datad => \nios2_qsys_0|D_iw\(2),
	combout => \nios2_qsys_0|D_ctrl_alu_subtract~2_combout\);

-- Location: LCCOMB_X29_Y26_N18
\nios2_qsys_0|D_ctrl_alu_subtract~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_alu_subtract~6_combout\ = (!\nios2_qsys_0|D_iw\(0) & \nios2_qsys_0|D_ctrl_alu_subtract~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|D_iw\(0),
	datad => \nios2_qsys_0|D_ctrl_alu_subtract~2_combout\,
	combout => \nios2_qsys_0|D_ctrl_alu_subtract~6_combout\);

-- Location: LCCOMB_X29_Y26_N26
\nios2_qsys_0|E_alu_sub~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_sub~0_combout\ = (\nios2_qsys_0|R_valid~q\ & ((\nios2_qsys_0|D_ctrl_alu_subtract~4_combout\) # ((\nios2_qsys_0|D_ctrl_alu_subtract~6_combout\) # (!\nios2_qsys_0|D_ctrl_alu_subtract~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_alu_subtract~4_combout\,
	datab => \nios2_qsys_0|R_valid~q\,
	datac => \nios2_qsys_0|D_ctrl_alu_subtract~5_combout\,
	datad => \nios2_qsys_0|D_ctrl_alu_subtract~6_combout\,
	combout => \nios2_qsys_0|E_alu_sub~0_combout\);

-- Location: FF_X29_Y26_N27
\nios2_qsys_0|E_alu_sub\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_sub~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_alu_sub~q\);

-- Location: LCCOMB_X30_Y27_N8
\nios2_qsys_0|F_pc[0]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc[0]~7_combout\ = (\nios2_qsys_0|E_alu_sub~q\ & ((\nios2_qsys_0|Add1~4_combout\))) # (!\nios2_qsys_0|E_alu_sub~q\ & (\nios2_qsys_0|Add2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_sub~q\,
	datab => \nios2_qsys_0|Add2~4_combout\,
	datad => \nios2_qsys_0|Add1~4_combout\,
	combout => \nios2_qsys_0|F_pc[0]~7_combout\);

-- Location: FF_X30_Y27_N9
\nios2_qsys_0|F_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_pc[0]~7_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[0]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \nios2_qsys_0|ALT_INV_W_status_reg_pie_inst_nxt~0_combout\,
	sload => \nios2_qsys_0|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \nios2_qsys_0|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|F_pc\(0));

-- Location: LCCOMB_X29_Y22_N16
\mm_interconnect_0|cmd_xbar_mux|src_data[38]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(38) = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & ((\nios2_qsys_0|F_pc\(0)) # ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|W_alu_result\(2))))) # 
-- (!\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & ((\nios2_qsys_0|W_alu_result\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \nios2_qsys_0|F_pc\(0),
	datad => \nios2_qsys_0|W_alu_result\(2),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(38));

-- Location: FF_X29_Y22_N17
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(38),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(0));

-- Location: LCCOMB_X31_Y21_N24
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(2)))) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(0),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(2),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0_combout\);

-- Location: LCCOMB_X35_Y22_N12
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~11_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(3))))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(3),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~11_combout\);

-- Location: FF_X35_Y22_N13
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~11_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(0));

-- Location: LCCOMB_X32_Y22_N4
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~0_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(0)))) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(0),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(0),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~0_combout\);

-- Location: LCCOMB_X31_Y21_N18
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~8_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\) # ((!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~8_combout\);

-- Location: FF_X31_Y21_N19
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(5));

-- Location: FF_X28_Y25_N5
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X28_Y25_N6
\nios2_qsys_0|F_iw[5]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[5]~12_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5)) # ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(5) & 
-- \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(5) & 
-- (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(5),
	datac => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5),
	combout => \nios2_qsys_0|F_iw[5]~12_combout\);

-- Location: LCCOMB_X28_Y25_N18
\nios2_qsys_0|F_iw[5]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[5]~13_combout\ = (\nios2_qsys_0|F_iw[5]~12_combout\) # ((\nios2_qsys_0|hbreak_req~0_combout\ & !\nios2_qsys_0|hbreak_enabled~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|hbreak_req~0_combout\,
	datac => \nios2_qsys_0|hbreak_enabled~q\,
	datad => \nios2_qsys_0|F_iw[5]~12_combout\,
	combout => \nios2_qsys_0|F_iw[5]~13_combout\);

-- Location: FF_X28_Y25_N19
\nios2_qsys_0|D_iw[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[5]~13_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(5));

-- Location: LCCOMB_X32_Y25_N4
\nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\ = (!\nios2_qsys_0|D_iw\(5) & (\nios2_qsys_0|Equal132~0_combout\ & (!\nios2_qsys_0|D_iw\(2) & !\nios2_qsys_0|D_iw\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(5),
	datab => \nios2_qsys_0|Equal132~0_combout\,
	datac => \nios2_qsys_0|D_iw\(2),
	datad => \nios2_qsys_0|D_iw\(0),
	combout => \nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\);

-- Location: LCCOMB_X35_Y25_N18
\nios2_qsys_0|D_dst_regnum[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_dst_regnum[1]~2_combout\ = (\nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ & ((\nios2_qsys_0|D_iw\(23)))) # (!\nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ & (\nios2_qsys_0|D_iw\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_b_is_dst~1_combout\,
	datac => \nios2_qsys_0|D_iw\(18),
	datad => \nios2_qsys_0|D_iw\(23),
	combout => \nios2_qsys_0|D_dst_regnum[1]~2_combout\);

-- Location: LCCOMB_X35_Y25_N10
\nios2_qsys_0|D_dst_regnum[1]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_dst_regnum[1]~7_combout\ = (\nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\) # ((!\nios2_qsys_0|D_dst_regnum[0]~1_combout\ & \nios2_qsys_0|D_dst_regnum[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\,
	datab => \nios2_qsys_0|D_dst_regnum[0]~1_combout\,
	datad => \nios2_qsys_0|D_dst_regnum[1]~2_combout\,
	combout => \nios2_qsys_0|D_dst_regnum[1]~7_combout\);

-- Location: FF_X35_Y25_N11
\nios2_qsys_0|R_dst_regnum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_dst_regnum[1]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_dst_regnum\(1));

-- Location: FF_X32_Y22_N25
\nios2_qsys_0|d_writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(0));

-- Location: LCCOMB_X32_Y22_N24
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~3_combout\ = (\nios2_qsys_0|d_writedata\(0) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|d_writedata\(0),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~3_combout\);

-- Location: LCCOMB_X28_Y25_N30
\nios2_qsys_0|F_iw[1]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[1]~4_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1)) # ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(1))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & (((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1),
	datac => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(1),
	combout => \nios2_qsys_0|F_iw[1]~4_combout\);

-- Location: LCCOMB_X30_Y24_N8
\nios2_qsys_0|F_iw[1]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[1]~5_combout\ = (\nios2_qsys_0|F_iw[1]~4_combout\) # ((\nios2_qsys_0|hbreak_req~0_combout\ & !\nios2_qsys_0|hbreak_enabled~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|hbreak_req~0_combout\,
	datac => \nios2_qsys_0|hbreak_enabled~q\,
	datad => \nios2_qsys_0|F_iw[1]~4_combout\,
	combout => \nios2_qsys_0|F_iw[1]~5_combout\);

-- Location: FF_X30_Y24_N9
\nios2_qsys_0|D_iw[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[1]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(1));

-- Location: LCCOMB_X28_Y28_N26
\nios2_qsys_0|D_ctrl_st~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_st~0_combout\ = (\nios2_qsys_0|D_iw\(2) & (!\nios2_qsys_0|D_iw\(1) & \nios2_qsys_0|D_iw\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|D_iw\(2),
	datac => \nios2_qsys_0|D_iw\(1),
	datad => \nios2_qsys_0|D_iw\(0),
	combout => \nios2_qsys_0|D_ctrl_st~0_combout\);

-- Location: FF_X28_Y28_N27
\nios2_qsys_0|R_ctrl_st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_ctrl_st~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_st~q\);

-- Location: LCCOMB_X28_Y24_N18
\nios2_qsys_0|E_st_stall\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_st_stall~combout\ = (\mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~3_combout\ & ((\nios2_qsys_0|d_write~q\) # ((\nios2_qsys_0|E_new_inst~q\ & \nios2_qsys_0|R_ctrl_st~q\)))) # 
-- (!\mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~3_combout\ & (\nios2_qsys_0|E_new_inst~q\ & ((\nios2_qsys_0|R_ctrl_st~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~3_combout\,
	datab => \nios2_qsys_0|E_new_inst~q\,
	datac => \nios2_qsys_0|d_write~q\,
	datad => \nios2_qsys_0|R_ctrl_st~q\,
	combout => \nios2_qsys_0|E_st_stall~combout\);

-- Location: FF_X28_Y24_N19
\nios2_qsys_0|d_write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_st_stall~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_write~q\);

-- Location: LCCOMB_X29_Y20_N14
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (!\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\ & (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\,
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_write~q\,
	combout => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X30_Y20_N24
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|write~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|write~0_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|write~q\ & (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|waitrequest~q\)))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|write~q\ & (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ & (\mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datab => \mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|write~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|waitrequest~q\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|write~0_combout\);

-- Location: FF_X30_Y20_N25
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|write~q\);

-- Location: LCCOMB_X32_Y20_N22
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|waitrequest~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|waitrequest~0_combout\ = ((!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8) & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|write~q\))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|waitrequest~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|waitrequest~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|write~q\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|waitrequest~0_combout\);

-- Location: LCCOMB_X29_Y20_N0
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|read~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|read~0_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|read~q\ & (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|waitrequest~q\)))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|read~q\ & (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\ & 
-- ((!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|waitrequest~q\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|read~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|read~0_combout\);

-- Location: FF_X29_Y20_N1
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|read~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|read~q\);

-- Location: LCCOMB_X30_Y20_N12
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|read~q\ & (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|write~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8)) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|read~q\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|write~q\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\);

-- Location: LCCOMB_X30_Y20_N2
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|waitrequest~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\) # ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~q\ & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|write~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|waitrequest~q\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|write~q\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\);

-- Location: FF_X30_Y20_N3
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~q\);

-- Location: LCCOMB_X30_Y20_N8
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|waitrequest~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|waitrequest~1_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|waitrequest~0_combout\) # 
-- ((!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|write~q\ & ((!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|read~q\) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|waitrequest~0_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~q\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|read~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|write~q\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|waitrequest~1_combout\);

-- Location: FF_X30_Y20_N9
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|waitrequest~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|waitrequest~q\);

-- Location: LCCOMB_X29_Y20_N30
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~2_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\ & 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|waitrequest~q\ & (\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ & 
-- !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|waitrequest~q\,
	datac => \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~2_combout\);

-- Location: FF_X29_Y20_N31
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X29_Y20_N24
\mm_interconnect_0|rsp_xbar_demux|src0_valid\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~q\,
	combout => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\);

-- Location: FF_X28_Y20_N31
\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~q\);

-- Location: LCCOMB_X28_Y20_N30
\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~q\)))) # (!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datac => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~q\,
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: FF_X28_Y20_N15
\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q\);

-- Location: FF_X29_Y20_N9
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~q\);

-- Location: LCCOMB_X29_Y20_N8
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\) # 
-- ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~q\ & \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: FF_X29_Y20_N21
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q\);

-- Location: LCCOMB_X28_Y20_N14
\mm_interconnect_0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- (!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q\ & ((!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q\) # 
-- (!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- ((!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datac => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q\,
	combout => \mm_interconnect_0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\);

-- Location: LCCOMB_X29_Y26_N20
\nios2_qsys_0|i_read_nxt~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|i_read_nxt~0_combout\ = (!\nios2_qsys_0|W_valid~q\ & ((\nios2_qsys_0|i_read~q\) # (\mm_interconnect_0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_valid~q\,
	datac => \nios2_qsys_0|i_read~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\,
	combout => \nios2_qsys_0|i_read_nxt~0_combout\);

-- Location: FF_X29_Y26_N21
\nios2_qsys_0|i_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|i_read_nxt~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|i_read~q\);

-- Location: LCCOMB_X29_Y26_N8
\nios2_qsys_0|F_valid~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_valid~0_combout\ = (\mm_interconnect_0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ & !\nios2_qsys_0|i_read~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\,
	datad => \nios2_qsys_0|i_read~q\,
	combout => \nios2_qsys_0|F_valid~0_combout\);

-- Location: FF_X29_Y26_N9
\nios2_qsys_0|D_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_valid~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_valid~q\);

-- Location: FF_X29_Y26_N11
\nios2_qsys_0|R_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|D_valid~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_valid~q\);

-- Location: FF_X28_Y24_N27
\nios2_qsys_0|E_new_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|R_valid~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_new_inst~q\);

-- Location: LCCOMB_X29_Y27_N30
\nios2_qsys_0|d_read_nxt\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_read_nxt~combout\ = (\nios2_qsys_0|E_new_inst~q\ & ((\nios2_qsys_0|R_ctrl_ld~q\) # ((\nios2_qsys_0|d_read~q\ & \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~4_combout\)))) # (!\nios2_qsys_0|E_new_inst~q\ & 
-- (((\nios2_qsys_0|d_read~q\ & \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_new_inst~q\,
	datab => \nios2_qsys_0|R_ctrl_ld~q\,
	datac => \nios2_qsys_0|d_read~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~4_combout\,
	combout => \nios2_qsys_0|d_read_nxt~combout\);

-- Location: FF_X29_Y27_N31
\nios2_qsys_0|d_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|d_read_nxt~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_read~q\);

-- Location: LCCOMB_X28_Y20_N20
\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1_combout\ = (\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ & 
-- (!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datac => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1_combout\);

-- Location: LCCOMB_X30_Y28_N26
\mm_interconnect_0|addr_router_001|Equal1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|Equal1~0_combout\ = (\nios2_qsys_0|W_alu_result\(11) & (\nios2_qsys_0|W_alu_result\(13) & !\nios2_qsys_0|W_alu_result\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(11),
	datab => \nios2_qsys_0|W_alu_result\(13),
	datad => \nios2_qsys_0|W_alu_result\(12),
	combout => \mm_interconnect_0|addr_router_001|Equal1~0_combout\);

-- Location: LCCOMB_X28_Y21_N18
\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\ = (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|waitrequest~q\ & 
-- (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \mm_interconnect_0|addr_router_001|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|waitrequest~q\,
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \mm_interconnect_0|addr_router_001|Equal1~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\);

-- Location: LCCOMB_X28_Y21_N4
\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0_combout\ = (\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\) # ((\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1_combout\ & (!\mm_interconnect_0|addr_router_001|Equal1~0_combout\ & 
-- !\mm_interconnect_0|addr_router_001|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1_combout\,
	datab => \mm_interconnect_0|addr_router_001|Equal1~0_combout\,
	datac => \mm_interconnect_0|addr_router_001|Equal2~1_combout\,
	datad => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0_combout\);

-- Location: LCCOMB_X28_Y24_N6
\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~0_combout\ = (\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ & ((\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0_combout\) # 
-- ((\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2_combout\ & \mm_interconnect_0|width_adapter_001|count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datab => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2_combout\,
	datac => \mm_interconnect_0|width_adapter_001|count\(0),
	datad => \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0_combout\,
	combout => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~0_combout\);

-- Location: LCCOMB_X29_Y27_N24
\mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~0_combout\ = (\mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~4_combout\ & ((\mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\) # 
-- ((\nios2_qsys_0|d_read~q\ & \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_read~q\,
	datab => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~0_combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~4_combout\,
	combout => \mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~0_combout\);

-- Location: FF_X29_Y27_N25
\mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\);

-- Location: LCCOMB_X27_Y23_N8
\mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\ = (!\mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\ & \nios2_qsys_0|d_read~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\,
	datad => \nios2_qsys_0|d_read~q\,
	combout => \mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\);

-- Location: LCCOMB_X29_Y23_N18
\mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\ = (!\mm_interconnect_0|addr_router_001|Equal2~1_combout\ & (!\mm_interconnect_0|addr_router_001|Equal1~0_combout\ & ((\mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\) # 
-- (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\,
	datab => \mm_interconnect_0|addr_router_001|Equal2~1_combout\,
	datac => \mm_interconnect_0|addr_router_001|Equal1~0_combout\,
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\);

-- Location: LCCOMB_X27_Y23_N22
\mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0_combout\ = !\mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0_combout\);

-- Location: FF_X27_Y23_N23
\mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~q\);

-- Location: LCCOMB_X29_Y23_N10
\mm_interconnect_0|cmd_xbar_mux_001|update_grant~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|update_grant~0_combout\ = (!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ & ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	combout => \mm_interconnect_0|cmd_xbar_mux_001|update_grant~0_combout\);

-- Location: LCCOMB_X29_Y23_N22
\mm_interconnect_0|cmd_xbar_mux_001|update_grant~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\ & ((\mm_interconnect_0|cmd_xbar_mux_001|update_grant~0_combout\))) # (!\mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\ & 
-- (!\mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\,
	datac => \mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~q\,
	datad => \mm_interconnect_0|cmd_xbar_mux_001|update_grant~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\);

-- Location: LCCOMB_X29_Y23_N6
\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\ & ((\mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\) # 
-- (\mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\,
	datac => \mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\,
	datad => \mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\);

-- Location: FF_X29_Y23_N29
\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(1));

-- Location: LCCOMB_X29_Y23_N14
\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\ = !\mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\);

-- Location: FF_X29_Y23_N15
\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(0));

-- Location: LCCOMB_X29_Y23_N0
\mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0_combout\ = (\mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\ & ((\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(1)) # ((!\mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\ & 
-- !\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\,
	datab => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(1),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(0),
	datad => \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0_combout\);

-- Location: FF_X29_Y23_N1
\mm_interconnect_0|cmd_xbar_mux_001|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1));

-- Location: LCCOMB_X29_Y23_N20
\onchip_memory2_0|wren~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \onchip_memory2_0|wren~0_combout\ = (!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & 
-- (\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datad => \mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\,
	combout => \onchip_memory2_0|wren~0_combout\);

-- Location: LCCOMB_X31_Y24_N6
\nios2_qsys_0|F_iw[2]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[2]~14_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2)) # ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(2))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & (((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2),
	datac => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(2),
	combout => \nios2_qsys_0|F_iw[2]~14_combout\);

-- Location: LCCOMB_X30_Y24_N20
\nios2_qsys_0|F_iw[2]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[2]~15_combout\ = (\nios2_qsys_0|F_iw[2]~14_combout\ & ((\nios2_qsys_0|hbreak_enabled~q\) # (!\nios2_qsys_0|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|hbreak_req~0_combout\,
	datac => \nios2_qsys_0|hbreak_enabled~q\,
	datad => \nios2_qsys_0|F_iw[2]~14_combout\,
	combout => \nios2_qsys_0|F_iw[2]~15_combout\);

-- Location: FF_X30_Y24_N21
\nios2_qsys_0|D_iw[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[2]~15_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(2));

-- Location: LCCOMB_X28_Y28_N0
\nios2_qsys_0|D_ctrl_b_is_dst~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_b_is_dst~0_combout\ = (\nios2_qsys_0|D_iw\(1)) # ((\nios2_qsys_0|D_iw\(5) & (!\nios2_qsys_0|D_iw\(4) & !\nios2_qsys_0|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(5),
	datab => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|D_iw\(1),
	datad => \nios2_qsys_0|D_iw\(3),
	combout => \nios2_qsys_0|D_ctrl_b_is_dst~0_combout\);

-- Location: LCCOMB_X28_Y28_N18
\nios2_qsys_0|D_ctrl_b_is_dst~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ = (\nios2_qsys_0|D_iw\(0) & (((\nios2_qsys_0|D_iw\(1))) # (!\nios2_qsys_0|D_iw\(2)))) # (!\nios2_qsys_0|D_iw\(0) & ((\nios2_qsys_0|D_iw\(2) & ((!\nios2_qsys_0|D_ctrl_b_is_dst~0_combout\))) # 
-- (!\nios2_qsys_0|D_iw\(2) & (!\nios2_qsys_0|D_iw\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001111100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(0),
	datab => \nios2_qsys_0|D_iw\(2),
	datac => \nios2_qsys_0|D_iw\(1),
	datad => \nios2_qsys_0|D_ctrl_b_is_dst~0_combout\,
	combout => \nios2_qsys_0|D_ctrl_b_is_dst~1_combout\);

-- Location: LCCOMB_X35_Y25_N16
\nios2_qsys_0|D_dst_regnum[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_dst_regnum[0]~3_combout\ = (\nios2_qsys_0|D_dst_regnum[0]~1_combout\) # ((\nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ & ((\nios2_qsys_0|D_iw\(22)))) # (!\nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ & (\nios2_qsys_0|D_iw\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_b_is_dst~1_combout\,
	datab => \nios2_qsys_0|D_dst_regnum[0]~1_combout\,
	datac => \nios2_qsys_0|D_iw\(17),
	datad => \nios2_qsys_0|D_iw\(22),
	combout => \nios2_qsys_0|D_dst_regnum[0]~3_combout\);

-- Location: FF_X35_Y25_N17
\nios2_qsys_0|R_dst_regnum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_dst_regnum[0]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_dst_regnum\(0));

-- Location: FF_X32_Y22_N3
\nios2_qsys_0|d_writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(1));

-- Location: LCCOMB_X32_Y22_N6
\mm_interconnect_0|cmd_xbar_mux|src_payload~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~2_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~2_combout\);

-- Location: FF_X32_Y22_N7
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(1));

-- Location: LCCOMB_X37_Y21_N0
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|always1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|always1~0_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(25) & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(25),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|always1~0_combout\);

-- Location: LCCOMB_X31_Y20_N28
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|monitor_error~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|monitor_error~0_combout\ = (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|always1~0_combout\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|monitor_error~q\) # ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(1) & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(1),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|monitor_error~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|always1~0_combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|monitor_error~0_combout\);

-- Location: FF_X31_Y20_N29
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|monitor_error\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|monitor_error~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|monitor_error~q\);

-- Location: LCCOMB_X37_Y21_N14
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~28_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(35))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|monitor_error~q\ & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(35),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|monitor_error~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~28_combout\);

-- Location: FF_X37_Y21_N15
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~28_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[33]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(34));

-- Location: FF_X37_Y21_N11
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(34),
	sload => VCC,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34));

-- Location: LCCOMB_X37_Y21_N6
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- ((!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17)))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0_combout\);

-- Location: LCCOMB_X30_Y23_N8
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~1_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0_combout\) # 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0_combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~1_combout\);

-- Location: FF_X30_Y23_N9
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~q\);

-- Location: FF_X30_Y23_N31
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\);

-- Location: LCCOMB_X37_Y22_N28
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]~feeder_combout\ = 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(19),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]~feeder_combout\);

-- Location: FF_X37_Y22_N29
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]~feeder_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(19));

-- Location: LCCOMB_X36_Y22_N0
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~18_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(19))))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(19),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~18_combout\);

-- Location: FF_X36_Y22_N1
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~18_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(16));

-- Location: LCCOMB_X36_Y22_N14
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~10_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(16) & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(16),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~10_combout\);

-- Location: FF_X36_Y22_N15
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~10_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(16));

-- Location: LCCOMB_X36_Y22_N26
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~41_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(16)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(16),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(16),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~41_combout\);

-- Location: LCCOMB_X37_Y22_N30
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~42_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(18))))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~41_combout\) # 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~41_combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(18),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~42_combout\);

-- Location: FF_X37_Y22_N31
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~42_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[33]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(17));

-- Location: FF_X37_Y21_N7
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(17),
	sload => VCC,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17));

-- Location: LCCOMB_X34_Y24_N20
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg~8_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17)))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\)))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg~8_combout\);

-- Location: FF_X34_Y24_N21
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg~8_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(10));

-- Location: LCCOMB_X34_Y20_N24
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\ = \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(10) $ 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	cin => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~15\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\);

-- Location: LCCOMB_X32_Y20_N6
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- !\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0_combout\);

-- Location: FF_X32_Y20_N7
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~q\);

-- Location: LCCOMB_X32_Y20_N26
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_en~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_en~1_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~q\)) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (((!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8) & \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~q\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0_combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|ociram_wr_en~1_combout\);

-- Location: LCCOMB_X34_Y22_N14
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~25_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(22))))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19) & (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(22),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~25_combout\);

-- Location: FF_X34_Y22_N15
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg~25_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(19));

-- Location: LCCOMB_X36_Y22_N10
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~18_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(19) & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(19),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~18_combout\);

-- Location: FF_X36_Y22_N11
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~18_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(19));

-- Location: LCCOMB_X36_Y22_N20
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~54_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(19)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(19),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(19),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~54_combout\);

-- Location: LCCOMB_X37_Y22_N4
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~55_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\ & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(21))))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~54_combout\) # 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~54_combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(21),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~55_combout\);

-- Location: FF_X37_Y22_N5
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~55_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[33]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(20));

-- Location: LCCOMB_X36_Y21_N20
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~20_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(18) & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(18),
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~20_combout\);

-- Location: FF_X36_Y21_N21
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~20_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(18));

-- Location: LCCOMB_X37_Y22_N24
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~58_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(18)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(18),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(18),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~58_combout\);

-- Location: LCCOMB_X37_Y22_N12
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~59_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(20) & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\) # 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~58_combout\ & 
-- !\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\)))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(20) & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~58_combout\ & 
-- ((!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(20),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~58_combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~59_combout\);

-- Location: FF_X37_Y22_N13
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~59_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[33]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(19));

-- Location: LCCOMB_X35_Y22_N22
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~16_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17) & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~16_combout\);

-- Location: FF_X35_Y22_N23
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~16_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(17));

-- Location: LCCOMB_X37_Y22_N20
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~50_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(17))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(17),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(17),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~50_combout\);

-- Location: LCCOMB_X37_Y22_N2
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~51_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(19) & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\) # 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~50_combout\ & 
-- !\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\)))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(19) & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~50_combout\ & 
-- ((!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(19),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~50_combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~51_combout\);

-- Location: FF_X37_Y22_N3
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~51_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[33]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(18));

-- Location: LCCOMB_X37_Y22_N26
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder_combout\ = 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(18),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder_combout\);

-- Location: FF_X37_Y22_N27
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(18));

-- Location: LCCOMB_X34_Y22_N4
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|break_on_reset~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|break_on_reset~0_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(19)) # 
-- ((!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(18) & \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|break_on_reset~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(18),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|break_on_reset~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(19),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|break_on_reset~0_combout\);

-- Location: FF_X34_Y22_N5
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|break_on_reset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|break_on_reset~0_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|break_on_reset~q\);

-- Location: LCCOMB_X35_Y23_N24
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|jtag_break~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|jtag_break~0_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0) & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|break_on_reset~q\)) # (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0) & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|jtag_break~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|break_on_reset~q\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|jtag_break~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|jtag_break~0_combout\);

-- Location: LCCOMB_X37_Y22_N0
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|jtag_break~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|jtag_break~1_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(21)) 
-- # ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|jtag_break~q\ & !\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|jtag_break~q\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(21),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(20),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|jtag_break~1_combout\);

-- Location: FF_X35_Y23_N25
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|jtag_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|jtag_break~0_combout\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|jtag_break~1_combout\,
	sload => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|jtag_break~q\);

-- Location: LCCOMB_X31_Y25_N8
\nios2_qsys_0|wait_for_one_post_bret_inst~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|wait_for_one_post_bret_inst~0_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~q\ & ((\nios2_qsys_0|hbreak_enabled~q\) # ((!\nios2_qsys_0|F_valid~0_combout\ & 
-- \nios2_qsys_0|wait_for_one_post_bret_inst~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_valid~0_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~q\,
	datac => \nios2_qsys_0|wait_for_one_post_bret_inst~q\,
	datad => \nios2_qsys_0|hbreak_enabled~q\,
	combout => \nios2_qsys_0|wait_for_one_post_bret_inst~0_combout\);

-- Location: FF_X31_Y25_N9
\nios2_qsys_0|wait_for_one_post_bret_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|wait_for_one_post_bret_inst~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|wait_for_one_post_bret_inst~q\);

-- Location: LCCOMB_X31_Y25_N10
\nios2_qsys_0|hbreak_req~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|hbreak_req~0_combout\ = (\nios2_qsys_0|hbreak_pending~q\ & (((\nios2_qsys_0|W_valid~q\) # (!\nios2_qsys_0|wait_for_one_post_bret_inst~q\)))) # (!\nios2_qsys_0|hbreak_pending~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|jtag_break~q\ & ((\nios2_qsys_0|W_valid~q\) # (!\nios2_qsys_0|wait_for_one_post_bret_inst~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|hbreak_pending~q\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|jtag_break~q\,
	datac => \nios2_qsys_0|W_valid~q\,
	datad => \nios2_qsys_0|wait_for_one_post_bret_inst~q\,
	combout => \nios2_qsys_0|hbreak_req~0_combout\);

-- Location: LCCOMB_X29_Y24_N14
\nios2_qsys_0|F_iw[4]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[4]~8_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(4)) # ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(4) & 
-- \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(4) & 
-- (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(4),
	datac => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(4),
	combout => \nios2_qsys_0|F_iw[4]~8_combout\);

-- Location: LCCOMB_X30_Y24_N18
\nios2_qsys_0|F_iw[4]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[4]~9_combout\ = (\nios2_qsys_0|F_iw[4]~8_combout\) # ((\nios2_qsys_0|hbreak_req~0_combout\ & !\nios2_qsys_0|hbreak_enabled~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|hbreak_req~0_combout\,
	datac => \nios2_qsys_0|hbreak_enabled~q\,
	datad => \nios2_qsys_0|F_iw[4]~8_combout\,
	combout => \nios2_qsys_0|F_iw[4]~9_combout\);

-- Location: FF_X30_Y24_N19
\nios2_qsys_0|D_iw[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[4]~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(4));

-- Location: LCCOMB_X28_Y28_N8
\nios2_qsys_0|Equal2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal2~0_combout\ = (!\nios2_qsys_0|D_iw\(0) & (\nios2_qsys_0|D_iw\(4) & (\nios2_qsys_0|D_iw\(1) & \nios2_qsys_0|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(0),
	datab => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|D_iw\(1),
	datad => \nios2_qsys_0|D_iw\(3),
	combout => \nios2_qsys_0|Equal2~0_combout\);

-- Location: LCCOMB_X29_Y28_N2
\nios2_qsys_0|D_ctrl_br_cmp~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_br_cmp~0_combout\ = (\nios2_qsys_0|D_iw\(5) & ((\nios2_qsys_0|Equal2~3_combout\) # ((\nios2_qsys_0|Equal2~0_combout\ & \nios2_qsys_0|Equal101~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal2~0_combout\,
	datab => \nios2_qsys_0|Equal2~3_combout\,
	datac => \nios2_qsys_0|D_iw\(5),
	datad => \nios2_qsys_0|Equal101~3_combout\,
	combout => \nios2_qsys_0|D_ctrl_br_cmp~0_combout\);

-- Location: LCCOMB_X29_Y28_N4
\nios2_qsys_0|D_ctrl_br_cmp~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_br_cmp~1_combout\ = (\nios2_qsys_0|Equal2~6_combout\) # ((\nios2_qsys_0|Equal2~2_combout\) # ((\nios2_qsys_0|Equal2~4_combout\ & !\nios2_qsys_0|D_iw\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal2~4_combout\,
	datab => \nios2_qsys_0|Equal2~6_combout\,
	datac => \nios2_qsys_0|D_iw\(5),
	datad => \nios2_qsys_0|Equal2~2_combout\,
	combout => \nios2_qsys_0|D_ctrl_br_cmp~1_combout\);

-- Location: LCCOMB_X29_Y28_N18
\nios2_qsys_0|D_ctrl_br_cmp~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_br_cmp~2_combout\ = (\nios2_qsys_0|R_ctrl_br_nxt~0_combout\) # ((!\nios2_qsys_0|D_iw\(2) & ((\nios2_qsys_0|D_ctrl_br_cmp~0_combout\) # (\nios2_qsys_0|D_ctrl_br_cmp~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_br_cmp~0_combout\,
	datab => \nios2_qsys_0|D_ctrl_br_cmp~1_combout\,
	datac => \nios2_qsys_0|D_iw\(2),
	datad => \nios2_qsys_0|R_ctrl_br_nxt~0_combout\,
	combout => \nios2_qsys_0|D_ctrl_br_cmp~2_combout\);

-- Location: FF_X29_Y28_N19
\nios2_qsys_0|R_ctrl_br_cmp\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_ctrl_br_cmp~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_br_cmp~q\);

-- Location: LCCOMB_X31_Y29_N28
\nios2_qsys_0|Equal101~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal101~10_combout\ = (\nios2_qsys_0|D_iw\(14) & (!\nios2_qsys_0|D_iw\(11) & (\nios2_qsys_0|D_ctrl_crst~0_combout\ & \nios2_qsys_0|Equal101~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(14),
	datab => \nios2_qsys_0|D_iw\(11),
	datac => \nios2_qsys_0|D_ctrl_crst~0_combout\,
	datad => \nios2_qsys_0|Equal101~5_combout\,
	combout => \nios2_qsys_0|Equal101~10_combout\);

-- Location: FF_X31_Y29_N29
\nios2_qsys_0|R_ctrl_wrctl_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|Equal101~10_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_wrctl_inst~q\);

-- Location: LCCOMB_X30_Y29_N14
\nios2_qsys_0|E_wrctl_estatus~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_wrctl_estatus~0_combout\ = (!\nios2_qsys_0|D_iw\(8) & (!\nios2_qsys_0|D_iw\(7) & (\nios2_qsys_0|D_iw\(6) & \nios2_qsys_0|R_ctrl_wrctl_inst~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(8),
	datab => \nios2_qsys_0|D_iw\(7),
	datac => \nios2_qsys_0|D_iw\(6),
	datad => \nios2_qsys_0|R_ctrl_wrctl_inst~q\,
	combout => \nios2_qsys_0|E_wrctl_estatus~0_combout\);

-- Location: LCCOMB_X30_Y29_N0
\nios2_qsys_0|W_estatus_reg_inst_nxt~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_estatus_reg_inst_nxt~0_combout\ = (!\nios2_qsys_0|R_ctrl_exception~q\ & ((\nios2_qsys_0|E_wrctl_estatus~0_combout\ & ((\nios2_qsys_0|E_src1\(0)))) # (!\nios2_qsys_0|E_wrctl_estatus~0_combout\ & (\nios2_qsys_0|W_estatus_reg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_estatus_reg~q\,
	datab => \nios2_qsys_0|E_src1\(0),
	datac => \nios2_qsys_0|E_wrctl_estatus~0_combout\,
	datad => \nios2_qsys_0|R_ctrl_exception~q\,
	combout => \nios2_qsys_0|W_estatus_reg_inst_nxt~0_combout\);

-- Location: LCCOMB_X31_Y29_N6
\nios2_qsys_0|D_ctrl_crst~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_crst~1_combout\ = (\nios2_qsys_0|D_iw\(14) & (\nios2_qsys_0|D_iw\(16) & (\nios2_qsys_0|D_iw\(15) & \nios2_qsys_0|D_ctrl_crst~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(14),
	datab => \nios2_qsys_0|D_iw\(16),
	datac => \nios2_qsys_0|D_iw\(15),
	datad => \nios2_qsys_0|D_ctrl_crst~0_combout\,
	combout => \nios2_qsys_0|D_ctrl_crst~1_combout\);

-- Location: FF_X31_Y29_N7
\nios2_qsys_0|R_ctrl_crst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_ctrl_crst~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_crst~q\);

-- Location: LCCOMB_X30_Y29_N22
\nios2_qsys_0|W_status_reg_pie_inst_nxt~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_status_reg_pie_inst_nxt~1_combout\ = (!\nios2_qsys_0|R_ctrl_exception~q\ & (!\nios2_qsys_0|R_ctrl_break~q\ & !\nios2_qsys_0|R_ctrl_crst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_exception~q\,
	datac => \nios2_qsys_0|R_ctrl_break~q\,
	datad => \nios2_qsys_0|R_ctrl_crst~q\,
	combout => \nios2_qsys_0|W_status_reg_pie_inst_nxt~1_combout\);

-- Location: LCCOMB_X30_Y29_N24
\nios2_qsys_0|E_wrctl_status~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_wrctl_status~0_combout\ = (!\nios2_qsys_0|D_iw\(8) & (!\nios2_qsys_0|D_iw\(7) & (!\nios2_qsys_0|D_iw\(6) & \nios2_qsys_0|R_ctrl_wrctl_inst~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(8),
	datab => \nios2_qsys_0|D_iw\(7),
	datac => \nios2_qsys_0|D_iw\(6),
	datad => \nios2_qsys_0|R_ctrl_wrctl_inst~q\,
	combout => \nios2_qsys_0|E_wrctl_status~0_combout\);

-- Location: LCCOMB_X30_Y29_N10
\nios2_qsys_0|W_status_reg_pie_inst_nxt~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_status_reg_pie_inst_nxt~2_combout\ = (\nios2_qsys_0|E_wrctl_status~0_combout\ & (\nios2_qsys_0|E_src1\(0))) # (!\nios2_qsys_0|E_wrctl_status~0_combout\ & ((\nios2_qsys_0|W_status_reg_pie~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(0),
	datab => \nios2_qsys_0|E_wrctl_status~0_combout\,
	datad => \nios2_qsys_0|W_status_reg_pie~q\,
	combout => \nios2_qsys_0|W_status_reg_pie_inst_nxt~2_combout\);

-- Location: LCCOMB_X30_Y29_N2
\nios2_qsys_0|E_wrctl_bstatus~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_wrctl_bstatus~0_combout\ = (!\nios2_qsys_0|D_iw\(8) & (\nios2_qsys_0|D_iw\(7) & (!\nios2_qsys_0|D_iw\(6) & \nios2_qsys_0|R_ctrl_wrctl_inst~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(8),
	datab => \nios2_qsys_0|D_iw\(7),
	datac => \nios2_qsys_0|D_iw\(6),
	datad => \nios2_qsys_0|R_ctrl_wrctl_inst~q\,
	combout => \nios2_qsys_0|E_wrctl_bstatus~0_combout\);

-- Location: LCCOMB_X30_Y29_N12
\nios2_qsys_0|W_bstatus_reg_inst_nxt~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_bstatus_reg_inst_nxt~0_combout\ = (!\nios2_qsys_0|R_ctrl_break~q\ & ((\nios2_qsys_0|E_wrctl_bstatus~0_combout\ & (\nios2_qsys_0|E_src1\(0))) # (!\nios2_qsys_0|E_wrctl_bstatus~0_combout\ & ((\nios2_qsys_0|W_bstatus_reg~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(0),
	datab => \nios2_qsys_0|E_wrctl_bstatus~0_combout\,
	datac => \nios2_qsys_0|R_ctrl_break~q\,
	datad => \nios2_qsys_0|W_bstatus_reg~q\,
	combout => \nios2_qsys_0|W_bstatus_reg_inst_nxt~0_combout\);

-- Location: LCCOMB_X30_Y29_N16
\nios2_qsys_0|W_bstatus_reg_inst_nxt~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_bstatus_reg_inst_nxt~1_combout\ = (\nios2_qsys_0|W_bstatus_reg_inst_nxt~0_combout\) # ((\nios2_qsys_0|W_status_reg_pie~q\ & \nios2_qsys_0|R_ctrl_break~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_bstatus_reg_inst_nxt~0_combout\,
	datab => \nios2_qsys_0|W_status_reg_pie~q\,
	datac => \nios2_qsys_0|R_ctrl_break~q\,
	combout => \nios2_qsys_0|W_bstatus_reg_inst_nxt~1_combout\);

-- Location: FF_X30_Y29_N17
\nios2_qsys_0|W_bstatus_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_bstatus_reg_inst_nxt~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|E_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_bstatus_reg~q\);

-- Location: LCCOMB_X30_Y29_N20
\nios2_qsys_0|W_status_reg_pie_inst_nxt~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_status_reg_pie_inst_nxt~3_combout\ = (\nios2_qsys_0|Equal101~2_combout\ & ((\nios2_qsys_0|W_bstatus_reg~q\))) # (!\nios2_qsys_0|Equal101~2_combout\ & (\nios2_qsys_0|W_status_reg_pie_inst_nxt~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_status_reg_pie_inst_nxt~2_combout\,
	datab => \nios2_qsys_0|W_bstatus_reg~q\,
	datac => \nios2_qsys_0|Equal101~2_combout\,
	combout => \nios2_qsys_0|W_status_reg_pie_inst_nxt~3_combout\);

-- Location: LCCOMB_X30_Y29_N30
\nios2_qsys_0|Equal101~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal101~9_combout\ = (!\nios2_qsys_0|D_iw\(14) & (!\nios2_qsys_0|D_iw\(13) & (!\nios2_qsys_0|D_iw\(15) & \nios2_qsys_0|Equal101~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(14),
	datab => \nios2_qsys_0|D_iw\(13),
	datac => \nios2_qsys_0|D_iw\(15),
	datad => \nios2_qsys_0|Equal101~1_combout\,
	combout => \nios2_qsys_0|Equal101~9_combout\);

-- Location: LCCOMB_X30_Y29_N18
\nios2_qsys_0|W_status_reg_pie_inst_nxt~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_status_reg_pie_inst_nxt~4_combout\ = (\nios2_qsys_0|W_status_reg_pie_inst_nxt~1_combout\ & ((\nios2_qsys_0|Equal101~9_combout\ & ((\nios2_qsys_0|W_estatus_reg~q\))) # (!\nios2_qsys_0|Equal101~9_combout\ & 
-- (\nios2_qsys_0|W_status_reg_pie_inst_nxt~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_status_reg_pie_inst_nxt~1_combout\,
	datab => \nios2_qsys_0|W_status_reg_pie_inst_nxt~3_combout\,
	datac => \nios2_qsys_0|Equal101~9_combout\,
	datad => \nios2_qsys_0|W_estatus_reg~q\,
	combout => \nios2_qsys_0|W_status_reg_pie_inst_nxt~4_combout\);

-- Location: FF_X30_Y29_N19
\nios2_qsys_0|W_status_reg_pie\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_status_reg_pie_inst_nxt~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|E_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_status_reg_pie~q\);

-- Location: LCCOMB_X30_Y29_N6
\nios2_qsys_0|W_estatus_reg_inst_nxt~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_estatus_reg_inst_nxt~1_combout\ = (!\nios2_qsys_0|R_ctrl_crst~q\ & ((\nios2_qsys_0|W_estatus_reg_inst_nxt~0_combout\) # ((\nios2_qsys_0|R_ctrl_exception~q\ & \nios2_qsys_0|W_status_reg_pie~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_exception~q\,
	datab => \nios2_qsys_0|W_estatus_reg_inst_nxt~0_combout\,
	datac => \nios2_qsys_0|W_status_reg_pie~q\,
	datad => \nios2_qsys_0|R_ctrl_crst~q\,
	combout => \nios2_qsys_0|W_estatus_reg_inst_nxt~1_combout\);

-- Location: FF_X30_Y29_N7
\nios2_qsys_0|W_estatus_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_estatus_reg_inst_nxt~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|E_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_estatus_reg~q\);

-- Location: LCCOMB_X30_Y29_N28
\nios2_qsys_0|E_control_rd_data[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_control_rd_data[0]~0_combout\ = (\nios2_qsys_0|D_iw\(7) & (((\nios2_qsys_0|D_iw\(6)) # (\nios2_qsys_0|W_bstatus_reg~q\)))) # (!\nios2_qsys_0|D_iw\(7) & (\nios2_qsys_0|W_status_reg_pie~q\ & (!\nios2_qsys_0|D_iw\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(7),
	datab => \nios2_qsys_0|W_status_reg_pie~q\,
	datac => \nios2_qsys_0|D_iw\(6),
	datad => \nios2_qsys_0|W_bstatus_reg~q\,
	combout => \nios2_qsys_0|E_control_rd_data[0]~0_combout\);

-- Location: LCCOMB_X30_Y29_N4
\nios2_qsys_0|E_control_rd_data[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_control_rd_data[0]~1_combout\ = (!\nios2_qsys_0|D_iw\(8) & ((\nios2_qsys_0|E_control_rd_data[0]~0_combout\ & ((!\nios2_qsys_0|D_iw\(6)))) # (!\nios2_qsys_0|E_control_rd_data[0]~0_combout\ & (\nios2_qsys_0|W_estatus_reg~q\ & 
-- \nios2_qsys_0|D_iw\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_estatus_reg~q\,
	datab => \nios2_qsys_0|E_control_rd_data[0]~0_combout\,
	datac => \nios2_qsys_0|D_iw\(6),
	datad => \nios2_qsys_0|D_iw\(8),
	combout => \nios2_qsys_0|E_control_rd_data[0]~1_combout\);

-- Location: FF_X30_Y29_N5
\nios2_qsys_0|W_control_rd_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_control_rd_data[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_control_rd_data\(0));

-- Location: LCCOMB_X28_Y26_N12
\nios2_qsys_0|W_rf_wr_data[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[0]~2_combout\ = (!\nios2_qsys_0|R_ctrl_br_cmp~q\ & ((\nios2_qsys_0|R_ctrl_rdctl_inst~q\ & (\nios2_qsys_0|W_control_rd_data\(0))) # (!\nios2_qsys_0|R_ctrl_rdctl_inst~q\ & ((\nios2_qsys_0|W_alu_result\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	datab => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	datac => \nios2_qsys_0|W_control_rd_data\(0),
	datad => \nios2_qsys_0|W_alu_result\(0),
	combout => \nios2_qsys_0|W_rf_wr_data[0]~2_combout\);

-- Location: LCCOMB_X28_Y26_N2
\nios2_qsys_0|W_rf_wr_data[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[0]~1_combout\ = (\nios2_qsys_0|W_cmp_result~q\ & \nios2_qsys_0|R_ctrl_br_cmp~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|W_cmp_result~q\,
	datac => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	combout => \nios2_qsys_0|W_rf_wr_data[0]~1_combout\);

-- Location: LCCOMB_X26_Y24_N2
\mm_interconnect_0|width_adapter|data_reg~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter|data_reg~1_combout\ = (!\mm_interconnect_0|width_adapter|always10~1_combout\ & ((\mm_interconnect_0|width_adapter|data_reg\(0)) # 
-- ((!\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter|always10~1_combout\,
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \mm_interconnect_0|width_adapter|data_reg\(0),
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(0),
	combout => \mm_interconnect_0|width_adapter|data_reg~1_combout\);

-- Location: FF_X26_Y24_N3
\mm_interconnect_0|width_adapter|data_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter|data_reg~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter|data_reg\(0));

-- Location: LCCOMB_X26_Y26_N22
\nios2_qsys_0|av_ld_byte0_data_nxt[0]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[0]~6_combout\ = (\mm_interconnect_0|width_adapter|data_reg\(0) & \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter|data_reg\(0),
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~q\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[0]~6_combout\);

-- Location: LCCOMB_X26_Y26_N16
\nios2_qsys_0|av_ld_byte0_data_nxt[0]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[0]~7_combout\ = (\mm_interconnect_0|width_adapter|out_valid~0_combout\ & ((\nios2_qsys_0|av_ld_byte0_data_nxt[0]~6_combout\) # ((\mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(0) & 
-- !\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte0_data_nxt[0]~6_combout\,
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator|av_readdata_pre\(0),
	datac => \mm_interconnect_0|width_adapter|out_valid~0_combout\,
	datad => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[0]~7_combout\);

-- Location: LCCOMB_X31_Y20_N18
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~5_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~3_combout\) # ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|monitor_error~q\ & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|Equal0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~3_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|monitor_error~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|Equal0~3_combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~5_combout\);

-- Location: FF_X31_Y20_N19
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~5_combout\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0),
	sload => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(0));

-- Location: FF_X31_Y24_N3
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X31_Y24_N2
\nios2_qsys_0|av_ld_byte0_data_nxt[0]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[0]~8_combout\ = (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(0)) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0) & 
-- \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0) & ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0),
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(0),
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[0]~8_combout\);

-- Location: LCCOMB_X28_Y26_N8
\nios2_qsys_0|av_ld_byte0_data_nxt[0]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[0]~9_combout\ = (\nios2_qsys_0|av_ld_rshift8~1_combout\ & (((\nios2_qsys_0|av_ld_byte1_data\(0))))) # (!\nios2_qsys_0|av_ld_rshift8~1_combout\ & ((\nios2_qsys_0|av_ld_byte0_data_nxt[0]~7_combout\) # 
-- ((\nios2_qsys_0|av_ld_byte0_data_nxt[0]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte0_data_nxt[0]~7_combout\,
	datab => \nios2_qsys_0|av_ld_byte0_data_nxt[0]~8_combout\,
	datac => \nios2_qsys_0|av_ld_byte1_data\(0),
	datad => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[0]~9_combout\);

-- Location: FF_X28_Y26_N9
\nios2_qsys_0|av_ld_byte0_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte0_data_nxt[0]~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|av_ld_byte0_data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte0_data\(0));

-- Location: LCCOMB_X28_Y26_N6
\nios2_qsys_0|W_rf_wr_data[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[0]~3_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte0_data\(0))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & ((\nios2_qsys_0|W_rf_wr_data[0]~2_combout\) # ((\nios2_qsys_0|W_rf_wr_data[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_rf_wr_data[0]~2_combout\,
	datab => \nios2_qsys_0|W_rf_wr_data[0]~1_combout\,
	datac => \nios2_qsys_0|av_ld_byte0_data\(0),
	datad => \nios2_qsys_0|R_ctrl_ld~q\,
	combout => \nios2_qsys_0|W_rf_wr_data[0]~3_combout\);

-- Location: LCCOMB_X32_Y23_N28
\nios2_qsys_0|R_src2_lo[11]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[11]~9_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(17)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & 
-- (\nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|can_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	datab => \nios2_qsys_0|R_src2_lo~0_combout\,
	datac => \nios2_qsys_0|D_iw\(17),
	datad => \nios2_qsys_0|R_src2_use_imm~q\,
	combout => \nios2_qsys_0|R_src2_lo[11]~9_combout\);

-- Location: FF_X32_Y23_N29
\nios2_qsys_0|E_src2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src2_lo[11]~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(11));

-- Location: LCCOMB_X30_Y27_N30
\nios2_qsys_0|E_arith_result[11]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_arith_result[11]~5_combout\ = (\nios2_qsys_0|E_alu_sub~q\ & (\nios2_qsys_0|Add1~22_combout\)) # (!\nios2_qsys_0|E_alu_sub~q\ & ((\nios2_qsys_0|Add2~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|Add1~22_combout\,
	datac => \nios2_qsys_0|E_alu_sub~q\,
	datad => \nios2_qsys_0|Add2~22_combout\,
	combout => \nios2_qsys_0|E_arith_result[11]~5_combout\);

-- Location: LCCOMB_X30_Y26_N18
\nios2_qsys_0|F_pc_no_crst_nxt[9]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_no_crst_nxt[9]~5_combout\ = (\nios2_qsys_0|R_ctrl_break~q\) # ((\nios2_qsys_0|F_pc_sel_nxt.10~0_combout\ & (\nios2_qsys_0|E_arith_result[11]~5_combout\)) # (!\nios2_qsys_0|F_pc_sel_nxt.10~0_combout\ & 
-- ((\nios2_qsys_0|F_pc_plus_one[9]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_arith_result[11]~5_combout\,
	datab => \nios2_qsys_0|F_pc_plus_one[9]~18_combout\,
	datac => \nios2_qsys_0|R_ctrl_break~q\,
	datad => \nios2_qsys_0|F_pc_sel_nxt.10~0_combout\,
	combout => \nios2_qsys_0|F_pc_no_crst_nxt[9]~5_combout\);

-- Location: LCCOMB_X30_Y26_N30
\nios2_qsys_0|F_pc_no_crst_nxt[9]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_no_crst_nxt[9]~6_combout\ = (\nios2_qsys_0|F_pc_no_crst_nxt[9]~5_combout\ & !\nios2_qsys_0|R_ctrl_exception~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|F_pc_no_crst_nxt[9]~5_combout\,
	datac => \nios2_qsys_0|R_ctrl_exception~q\,
	combout => \nios2_qsys_0|F_pc_no_crst_nxt[9]~6_combout\);

-- Location: FF_X30_Y26_N31
\nios2_qsys_0|F_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_pc_no_crst_nxt[9]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|F_pc\(9));

-- Location: LCCOMB_X30_Y25_N0
\mm_interconnect_0|cmd_xbar_demux|src0_valid~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux|src0_valid~1_combout\ = (\mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\ & (\nios2_qsys_0|F_pc\(9) & (\nios2_qsys_0|F_pc\(11) & \nios2_qsys_0|F_pc\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\,
	datab => \nios2_qsys_0|F_pc\(9),
	datac => \nios2_qsys_0|F_pc\(11),
	datad => \nios2_qsys_0|F_pc\(10),
	combout => \mm_interconnect_0|cmd_xbar_demux|src0_valid~1_combout\);

-- Location: LCCOMB_X28_Y21_N10
\mm_interconnect_0|cmd_xbar_mux|WideOr1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & ((\mm_interconnect_0|cmd_xbar_demux_001|src0_valid~4_combout\) # ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & 
-- \mm_interconnect_0|cmd_xbar_demux|src0_valid~1_combout\)))) # (!\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & (\mm_interconnect_0|cmd_xbar_demux|src0_valid~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datac => \mm_interconnect_0|cmd_xbar_demux|src0_valid~1_combout\,
	datad => \mm_interconnect_0|cmd_xbar_demux_001|src0_valid~4_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\);

-- Location: LCCOMB_X28_Y21_N24
\mm_interconnect_0|cmd_xbar_mux|update_grant~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|update_grant~0_combout\ = (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|waitrequest~q\ & ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1)) # (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|waitrequest~q\,
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux|update_grant~0_combout\);

-- Location: LCCOMB_X29_Y21_N6
\mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0_combout\ = !\mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0_combout\);

-- Location: FF_X29_Y21_N7
\mm_interconnect_0|cmd_xbar_mux|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_xbar_mux|packet_in_progress~q\);

-- Location: LCCOMB_X28_Y21_N2
\mm_interconnect_0|cmd_xbar_mux|update_grant~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\ = (\mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\ & (\mm_interconnect_0|cmd_xbar_mux|update_grant~0_combout\)) # (!\mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\ & 
-- ((!\mm_interconnect_0|cmd_xbar_mux|packet_in_progress~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\,
	datab => \mm_interconnect_0|cmd_xbar_mux|update_grant~0_combout\,
	datad => \mm_interconnect_0|cmd_xbar_mux|packet_in_progress~q\,
	combout => \mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\);

-- Location: FF_X28_Y21_N15
\mm_interconnect_0|cmd_xbar_mux|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0));

-- Location: LCCOMB_X29_Y22_N22
\mm_interconnect_0|cmd_xbar_mux|src_data[46]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(46) = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & ((\nios2_qsys_0|F_pc\(8)) # ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|W_alu_result\(10))))) # 
-- (!\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & ((\nios2_qsys_0|W_alu_result\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \nios2_qsys_0|F_pc\(8),
	datad => \nios2_qsys_0|W_alu_result\(10),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(46));

-- Location: FF_X29_Y22_N23
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8));

-- Location: LCCOMB_X30_Y23_N4
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~11_combout\ = (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\) # ((!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|address\(8),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~11_combout\);

-- Location: FF_X30_Y23_N5
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(14));

-- Location: FF_X30_Y23_N11
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|readdata\(14),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X30_Y23_N6
\nios2_qsys_0|F_iw[14]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[14]~18_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14)) # ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(14) & 
-- \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(14) & 
-- (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(14),
	datac => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14),
	combout => \nios2_qsys_0|F_iw[14]~18_combout\);

-- Location: LCCOMB_X30_Y23_N2
\nios2_qsys_0|F_iw[14]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[14]~19_combout\ = (\nios2_qsys_0|F_iw[14]~18_combout\ & ((\nios2_qsys_0|hbreak_enabled~q\) # (!\nios2_qsys_0|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_iw[14]~18_combout\,
	datab => \nios2_qsys_0|hbreak_enabled~q\,
	datac => \nios2_qsys_0|hbreak_req~0_combout\,
	combout => \nios2_qsys_0|F_iw[14]~19_combout\);

-- Location: FF_X30_Y23_N3
\nios2_qsys_0|D_iw[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[14]~19_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(14));

-- Location: LCCOMB_X30_Y29_N26
\nios2_qsys_0|Equal101~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal101~2_combout\ = (\nios2_qsys_0|D_iw\(14) & (!\nios2_qsys_0|D_iw\(13) & (!\nios2_qsys_0|D_iw\(15) & \nios2_qsys_0|Equal101~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(14),
	datab => \nios2_qsys_0|D_iw\(13),
	datac => \nios2_qsys_0|D_iw\(15),
	datad => \nios2_qsys_0|Equal101~1_combout\,
	combout => \nios2_qsys_0|Equal101~2_combout\);

-- Location: LCCOMB_X30_Y29_N8
\nios2_qsys_0|hbreak_enabled~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|hbreak_enabled~0_combout\ = (\nios2_qsys_0|R_ctrl_break~q\) # ((!\nios2_qsys_0|Equal101~2_combout\ & \nios2_qsys_0|hbreak_enabled~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal101~2_combout\,
	datab => \nios2_qsys_0|R_ctrl_break~q\,
	datac => \nios2_qsys_0|hbreak_enabled~q\,
	combout => \nios2_qsys_0|hbreak_enabled~0_combout\);

-- Location: FF_X30_Y29_N9
\nios2_qsys_0|hbreak_enabled\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|hbreak_enabled~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|E_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|hbreak_enabled~q\);

-- Location: LCCOMB_X31_Y24_N0
\nios2_qsys_0|F_iw[0]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[0]~6_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0)) # ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(0))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & (((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0),
	datac => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(0),
	combout => \nios2_qsys_0|F_iw[0]~6_combout\);

-- Location: LCCOMB_X31_Y25_N2
\nios2_qsys_0|F_iw[0]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[0]~7_combout\ = (\nios2_qsys_0|F_iw[0]~6_combout\ & ((\nios2_qsys_0|hbreak_enabled~q\) # (!\nios2_qsys_0|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|hbreak_enabled~q\,
	datab => \nios2_qsys_0|F_iw[0]~6_combout\,
	datad => \nios2_qsys_0|hbreak_req~0_combout\,
	combout => \nios2_qsys_0|F_iw[0]~7_combout\);

-- Location: FF_X31_Y25_N3
\nios2_qsys_0|D_iw[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[0]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(0));

-- Location: LCCOMB_X28_Y28_N28
\nios2_qsys_0|D_ctrl_ld~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_ld~4_combout\ = (\nios2_qsys_0|D_iw\(0) & (\nios2_qsys_0|D_iw\(1) & ((\nios2_qsys_0|D_iw\(2)) # (!\nios2_qsys_0|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(0),
	datab => \nios2_qsys_0|D_iw\(2),
	datac => \nios2_qsys_0|D_iw\(1),
	datad => \nios2_qsys_0|D_iw\(4),
	combout => \nios2_qsys_0|D_ctrl_ld~4_combout\);

-- Location: FF_X28_Y28_N29
\nios2_qsys_0|R_ctrl_ld\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_ctrl_ld~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_ld~q\);

-- Location: FF_X29_Y27_N21
\nios2_qsys_0|av_ld_waiting_for_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_waiting_for_data_nxt~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_waiting_for_data~q\);

-- Location: LCCOMB_X29_Y27_N20
\nios2_qsys_0|av_ld_waiting_for_data_nxt~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_waiting_for_data_nxt~0_combout\ = (\nios2_qsys_0|av_ld_waiting_for_data~q\ & (((!\nios2_qsys_0|av_ld_aligning_data_nxt~0_combout\)))) # (!\nios2_qsys_0|av_ld_waiting_for_data~q\ & (\nios2_qsys_0|E_new_inst~q\ & 
-- (\nios2_qsys_0|R_ctrl_ld~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_new_inst~q\,
	datab => \nios2_qsys_0|R_ctrl_ld~q\,
	datac => \nios2_qsys_0|av_ld_waiting_for_data~q\,
	datad => \nios2_qsys_0|av_ld_aligning_data_nxt~0_combout\,
	combout => \nios2_qsys_0|av_ld_waiting_for_data_nxt~0_combout\);

-- Location: LCCOMB_X29_Y27_N0
\nios2_qsys_0|E_stall~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_stall~3_combout\ = (\nios2_qsys_0|E_valid~q\ & ((\nios2_qsys_0|av_ld_waiting_for_data_nxt~0_combout\) # ((\nios2_qsys_0|av_ld_aligning_data_nxt~2_combout\ & !\nios2_qsys_0|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_valid~q\,
	datab => \nios2_qsys_0|av_ld_waiting_for_data_nxt~0_combout\,
	datac => \nios2_qsys_0|av_ld_aligning_data_nxt~2_combout\,
	datad => \nios2_qsys_0|D_iw\(4),
	combout => \nios2_qsys_0|E_stall~3_combout\);

-- Location: LCCOMB_X28_Y24_N26
\nios2_qsys_0|E_stall~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_stall~4_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & ((\nios2_qsys_0|E_stall~3_combout\) # ((\nios2_qsys_0|E_new_inst~q\)))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|E_new_inst~q\ & \nios2_qsys_0|R_ctrl_st~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_ld~q\,
	datab => \nios2_qsys_0|E_stall~3_combout\,
	datac => \nios2_qsys_0|E_new_inst~q\,
	datad => \nios2_qsys_0|R_ctrl_st~q\,
	combout => \nios2_qsys_0|E_stall~4_combout\);

-- Location: LCCOMB_X28_Y26_N18
\nios2_qsys_0|E_shift_rot_cnt[0]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_cnt[0]~5_combout\ = \nios2_qsys_0|E_shift_rot_cnt\(0) $ (VCC)
-- \nios2_qsys_0|E_shift_rot_cnt[0]~6\ = CARRY(\nios2_qsys_0|E_shift_rot_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|E_shift_rot_cnt\(0),
	datad => VCC,
	combout => \nios2_qsys_0|E_shift_rot_cnt[0]~5_combout\,
	cout => \nios2_qsys_0|E_shift_rot_cnt[0]~6\);

-- Location: FF_X28_Y26_N19
\nios2_qsys_0|E_shift_rot_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_cnt[0]~5_combout\,
	asdata => \nios2_qsys_0|E_src2\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_cnt\(0));

-- Location: LCCOMB_X28_Y26_N20
\nios2_qsys_0|E_shift_rot_cnt[1]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_cnt[1]~7_combout\ = (\nios2_qsys_0|E_shift_rot_cnt\(1) & (\nios2_qsys_0|E_shift_rot_cnt[0]~6\ & VCC)) # (!\nios2_qsys_0|E_shift_rot_cnt\(1) & (!\nios2_qsys_0|E_shift_rot_cnt[0]~6\))
-- \nios2_qsys_0|E_shift_rot_cnt[1]~8\ = CARRY((!\nios2_qsys_0|E_shift_rot_cnt\(1) & !\nios2_qsys_0|E_shift_rot_cnt[0]~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|E_shift_rot_cnt\(1),
	datad => VCC,
	cin => \nios2_qsys_0|E_shift_rot_cnt[0]~6\,
	combout => \nios2_qsys_0|E_shift_rot_cnt[1]~7_combout\,
	cout => \nios2_qsys_0|E_shift_rot_cnt[1]~8\);

-- Location: FF_X28_Y26_N21
\nios2_qsys_0|E_shift_rot_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_cnt[1]~7_combout\,
	asdata => \nios2_qsys_0|E_src2\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_cnt\(1));

-- Location: LCCOMB_X28_Y26_N22
\nios2_qsys_0|E_shift_rot_cnt[2]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_cnt[2]~9_combout\ = (\nios2_qsys_0|E_shift_rot_cnt\(2) & ((GND) # (!\nios2_qsys_0|E_shift_rot_cnt[1]~8\))) # (!\nios2_qsys_0|E_shift_rot_cnt\(2) & (\nios2_qsys_0|E_shift_rot_cnt[1]~8\ $ (GND)))
-- \nios2_qsys_0|E_shift_rot_cnt[2]~10\ = CARRY((\nios2_qsys_0|E_shift_rot_cnt\(2)) # (!\nios2_qsys_0|E_shift_rot_cnt[1]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_cnt\(2),
	datad => VCC,
	cin => \nios2_qsys_0|E_shift_rot_cnt[1]~8\,
	combout => \nios2_qsys_0|E_shift_rot_cnt[2]~9_combout\,
	cout => \nios2_qsys_0|E_shift_rot_cnt[2]~10\);

-- Location: FF_X28_Y26_N23
\nios2_qsys_0|E_shift_rot_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_cnt[2]~9_combout\,
	asdata => \nios2_qsys_0|E_src2\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_cnt\(2));

-- Location: LCCOMB_X28_Y26_N24
\nios2_qsys_0|E_shift_rot_cnt[3]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_cnt[3]~11_combout\ = (\nios2_qsys_0|E_shift_rot_cnt\(3) & (\nios2_qsys_0|E_shift_rot_cnt[2]~10\ & VCC)) # (!\nios2_qsys_0|E_shift_rot_cnt\(3) & (!\nios2_qsys_0|E_shift_rot_cnt[2]~10\))
-- \nios2_qsys_0|E_shift_rot_cnt[3]~12\ = CARRY((!\nios2_qsys_0|E_shift_rot_cnt\(3) & !\nios2_qsys_0|E_shift_rot_cnt[2]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|E_shift_rot_cnt\(3),
	datad => VCC,
	cin => \nios2_qsys_0|E_shift_rot_cnt[2]~10\,
	combout => \nios2_qsys_0|E_shift_rot_cnt[3]~11_combout\,
	cout => \nios2_qsys_0|E_shift_rot_cnt[3]~12\);

-- Location: FF_X28_Y26_N25
\nios2_qsys_0|E_shift_rot_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_cnt[3]~11_combout\,
	asdata => \nios2_qsys_0|E_src2\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_cnt\(3));

-- Location: LCCOMB_X28_Y26_N26
\nios2_qsys_0|E_shift_rot_cnt[4]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_cnt[4]~13_combout\ = \nios2_qsys_0|E_shift_rot_cnt\(4) $ (\nios2_qsys_0|E_shift_rot_cnt[3]~12\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_cnt\(4),
	cin => \nios2_qsys_0|E_shift_rot_cnt[3]~12\,
	combout => \nios2_qsys_0|E_shift_rot_cnt[4]~13_combout\);

-- Location: FF_X28_Y26_N27
\nios2_qsys_0|E_shift_rot_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_cnt[4]~13_combout\,
	asdata => \nios2_qsys_0|E_src2\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_cnt\(4));

-- Location: LCCOMB_X28_Y26_N10
\nios2_qsys_0|E_stall~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_stall~1_combout\ = (\nios2_qsys_0|E_shift_rot_cnt\(4)) # (\nios2_qsys_0|E_shift_rot_cnt\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|E_shift_rot_cnt\(4),
	datad => \nios2_qsys_0|E_shift_rot_cnt\(3),
	combout => \nios2_qsys_0|E_stall~1_combout\);

-- Location: LCCOMB_X28_Y26_N16
\nios2_qsys_0|E_stall~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_stall~0_combout\ = (\nios2_qsys_0|E_new_inst~q\) # ((\nios2_qsys_0|E_shift_rot_cnt\(1)) # ((\nios2_qsys_0|E_shift_rot_cnt\(2)) # (\nios2_qsys_0|E_shift_rot_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_new_inst~q\,
	datab => \nios2_qsys_0|E_shift_rot_cnt\(1),
	datac => \nios2_qsys_0|E_shift_rot_cnt\(2),
	datad => \nios2_qsys_0|E_shift_rot_cnt\(0),
	combout => \nios2_qsys_0|E_stall~0_combout\);

-- Location: LCCOMB_X28_Y26_N4
\nios2_qsys_0|E_stall~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_stall~2_combout\ = (\nios2_qsys_0|E_valid~q\ & (\nios2_qsys_0|R_ctrl_shift_rot~q\ & ((\nios2_qsys_0|E_stall~1_combout\) # (\nios2_qsys_0|E_stall~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_stall~1_combout\,
	datab => \nios2_qsys_0|E_stall~0_combout\,
	datac => \nios2_qsys_0|E_valid~q\,
	datad => \nios2_qsys_0|R_ctrl_shift_rot~q\,
	combout => \nios2_qsys_0|E_stall~2_combout\);

-- Location: LCCOMB_X28_Y24_N16
\nios2_qsys_0|E_stall~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_stall~5_combout\ = (\nios2_qsys_0|E_stall~4_combout\) # ((\nios2_qsys_0|E_stall~2_combout\) # ((\mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~3_combout\ & \nios2_qsys_0|d_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_stall~4_combout\,
	datab => \nios2_qsys_0|E_stall~2_combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~3_combout\,
	datad => \nios2_qsys_0|d_write~q\,
	combout => \nios2_qsys_0|E_stall~5_combout\);

-- Location: LCCOMB_X29_Y26_N22
\nios2_qsys_0|W_valid~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_valid~0_combout\ = (!\nios2_qsys_0|E_stall~5_combout\ & \nios2_qsys_0|E_valid~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_stall~5_combout\,
	datad => \nios2_qsys_0|E_valid~q\,
	combout => \nios2_qsys_0|W_valid~0_combout\);

-- Location: FF_X29_Y26_N23
\nios2_qsys_0|W_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_valid~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_valid~q\);

-- Location: LCCOMB_X35_Y25_N4
\nios2_qsys_0|Equal2~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal2~8_combout\ = (!\nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\ & (!\nios2_qsys_0|D_dst_regnum[0]~3_combout\ & ((\nios2_qsys_0|D_dst_regnum[0]~1_combout\) # (!\nios2_qsys_0|D_dst_regnum[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\,
	datab => \nios2_qsys_0|D_dst_regnum[0]~3_combout\,
	datac => \nios2_qsys_0|D_dst_regnum[1]~2_combout\,
	datad => \nios2_qsys_0|D_dst_regnum[0]~1_combout\,
	combout => \nios2_qsys_0|Equal2~8_combout\);

-- Location: LCCOMB_X35_Y25_N22
\nios2_qsys_0|Equal2~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal2~9_combout\ = (!\nios2_qsys_0|D_dst_regnum[3]~6_combout\ & (!\nios2_qsys_0|D_dst_regnum[4]~4_combout\ & (\nios2_qsys_0|Equal2~8_combout\ & !\nios2_qsys_0|D_dst_regnum[2]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_dst_regnum[3]~6_combout\,
	datab => \nios2_qsys_0|D_dst_regnum[4]~4_combout\,
	datac => \nios2_qsys_0|Equal2~8_combout\,
	datad => \nios2_qsys_0|D_dst_regnum[2]~5_combout\,
	combout => \nios2_qsys_0|Equal2~9_combout\);

-- Location: LCCOMB_X29_Y26_N28
\nios2_qsys_0|D_wr_dst_reg\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_wr_dst_reg~combout\ = (\nios2_qsys_0|D_wr_dst_reg~2_combout\ & (!\nios2_qsys_0|Equal2~9_combout\ & !\nios2_qsys_0|R_ctrl_br_nxt~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|D_wr_dst_reg~2_combout\,
	datac => \nios2_qsys_0|Equal2~9_combout\,
	datad => \nios2_qsys_0|R_ctrl_br_nxt~0_combout\,
	combout => \nios2_qsys_0|D_wr_dst_reg~combout\);

-- Location: FF_X29_Y26_N29
\nios2_qsys_0|R_wr_dst_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_wr_dst_reg~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_wr_dst_reg~q\);

-- Location: LCCOMB_X29_Y26_N6
\nios2_qsys_0|W_rf_wren\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wren~combout\ = (\rst_controller|r_sync_rst~q\) # ((\nios2_qsys_0|W_valid~q\ & \nios2_qsys_0|R_wr_dst_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst_controller|r_sync_rst~q\,
	datac => \nios2_qsys_0|W_valid~q\,
	datad => \nios2_qsys_0|R_wr_dst_reg~q\,
	combout => \nios2_qsys_0|W_rf_wren~combout\);

-- Location: LCCOMB_X32_Y29_N18
\nios2_qsys_0|E_src1[13]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src1[13]~1_combout\ = (\nios2_qsys_0|R_src1~40_combout\ & (\nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(13))) # (!\nios2_qsys_0|R_src1~40_combout\ & ((\nios2_qsys_0|D_iw\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|can_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(13),
	datab => \nios2_qsys_0|D_iw\(17),
	datad => \nios2_qsys_0|R_src1~40_combout\,
	combout => \nios2_qsys_0|E_src1[13]~1_combout\);

-- Location: LCCOMB_X30_Y25_N24
\nios2_qsys_0|F_pc_plus_one[11]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_plus_one[11]~22_combout\ = \nios2_qsys_0|F_pc\(11) $ (\nios2_qsys_0|F_pc_plus_one[10]~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|F_pc\(11),
	cin => \nios2_qsys_0|F_pc_plus_one[10]~21\,
	combout => \nios2_qsys_0|F_pc_plus_one[11]~22_combout\);

-- Location: FF_X32_Y29_N19
\nios2_qsys_0|E_src1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src1[13]~1_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[11]~22_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \nios2_qsys_0|R_src1~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(13));

-- Location: LCCOMB_X30_Y27_N28
\nios2_qsys_0|E_arith_result[13]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_arith_result[13]~3_combout\ = (\nios2_qsys_0|E_alu_sub~q\ & ((\nios2_qsys_0|Add1~26_combout\))) # (!\nios2_qsys_0|E_alu_sub~q\ & (\nios2_qsys_0|Add2~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add2~26_combout\,
	datac => \nios2_qsys_0|E_alu_sub~q\,
	datad => \nios2_qsys_0|Add1~26_combout\,
	combout => \nios2_qsys_0|E_arith_result[13]~3_combout\);

-- Location: LCCOMB_X30_Y26_N6
\nios2_qsys_0|F_pc_no_crst_nxt[11]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_no_crst_nxt[11]~2_combout\ = (\nios2_qsys_0|R_ctrl_break~q\) # ((\nios2_qsys_0|F_pc_sel_nxt~0_combout\ & (\nios2_qsys_0|E_arith_result[13]~3_combout\)) # (!\nios2_qsys_0|F_pc_sel_nxt~0_combout\ & 
-- ((\nios2_qsys_0|F_pc_plus_one[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_arith_result[13]~3_combout\,
	datab => \nios2_qsys_0|F_pc_plus_one[11]~22_combout\,
	datac => \nios2_qsys_0|R_ctrl_break~q\,
	datad => \nios2_qsys_0|F_pc_sel_nxt~0_combout\,
	combout => \nios2_qsys_0|F_pc_no_crst_nxt[11]~2_combout\);

-- Location: LCCOMB_X30_Y26_N26
\nios2_qsys_0|F_pc_no_crst_nxt[11]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_no_crst_nxt[11]~3_combout\ = (\nios2_qsys_0|F_pc_no_crst_nxt[11]~2_combout\ & !\nios2_qsys_0|R_ctrl_exception~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc_no_crst_nxt[11]~2_combout\,
	datac => \nios2_qsys_0|R_ctrl_exception~q\,
	combout => \nios2_qsys_0|F_pc_no_crst_nxt[11]~3_combout\);

-- Location: FF_X30_Y26_N27
\nios2_qsys_0|F_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_pc_no_crst_nxt[11]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \nios2_qsys_0|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|F_pc\(11));

-- Location: LCCOMB_X30_Y25_N28
\mm_interconnect_0|addr_router|Equal1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router|Equal1~0_combout\ = (\nios2_qsys_0|F_pc\(11) & (\nios2_qsys_0|F_pc\(9) & \nios2_qsys_0|F_pc\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|F_pc\(11),
	datac => \nios2_qsys_0|F_pc\(9),
	datad => \nios2_qsys_0|F_pc\(10),
	combout => \mm_interconnect_0|addr_router|Equal1~0_combout\);

-- Location: LCCOMB_X28_Y21_N14
\mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~0_combout\ = (\mm_interconnect_0|addr_router|Equal1~0_combout\ & (((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & !\nios2_qsys_0|i_read~q\)))) # 
-- (!\mm_interconnect_0|addr_router|Equal1~0_combout\ & ((\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # ((\nios2_qsys_0|i_read~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router|Equal1~0_combout\,
	datab => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datad => \nios2_qsys_0|i_read~q\,
	combout => \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~0_combout\);

-- Location: LCCOMB_X28_Y21_N0
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ = (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|waitrequest~q\ & 
-- !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|waitrequest~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\);

-- Location: LCCOMB_X28_Y21_N26
\mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~1_combout\ = (\mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~0_combout\ & (((\mm_interconnect_0|addr_router|Equal1~0_combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\)))) # (!\mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~0_combout\ & 
-- (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & (!\mm_interconnect_0|addr_router|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~0_combout\,
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datac => \mm_interconnect_0|addr_router|Equal1~0_combout\,
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	combout => \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~1_combout\);

-- Location: LCCOMB_X28_Y20_N22
\mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~2_combout\ = (!\mm_interconnect_0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ & 
-- ((\mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~q\) # ((\mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~1_combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~1_combout\,
	datab => \mm_interconnect_0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	combout => \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~2_combout\);

-- Location: FF_X28_Y20_N23
\mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~q\);

-- Location: LCCOMB_X28_Y21_N8
\mm_interconnect_0|cmd_xbar_demux|src0_valid~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\ = (!\mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~q\ & !\nios2_qsys_0|i_read~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~q\,
	datad => \nios2_qsys_0|i_read~q\,
	combout => \mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\);

-- Location: LCCOMB_X30_Y25_N26
\mm_interconnect_0|cmd_xbar_demux|src1_valid~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\ = (\mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\ & (((!\nios2_qsys_0|F_pc\(10)) # (!\nios2_qsys_0|F_pc\(11))) # (!\nios2_qsys_0|F_pc\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\,
	datab => \nios2_qsys_0|F_pc\(9),
	datac => \nios2_qsys_0|F_pc\(11),
	datad => \nios2_qsys_0|F_pc\(10),
	combout => \mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\);

-- Location: LCCOMB_X29_Y23_N8
\mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1_combout\ = (\mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\ & (((\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(1) & !\mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\)) # 
-- (!\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\,
	datab => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(1),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(0),
	datad => \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1_combout\);

-- Location: FF_X29_Y23_N9
\mm_interconnect_0|cmd_xbar_mux_001|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0));

-- Location: LCCOMB_X29_Y23_N12
\mm_interconnect_0|cmd_xbar_mux_001|WideOr1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & ((\mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\) # ((\mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\ & 
-- \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))))) # (!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & (\mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\ & (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datab => \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\,
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\);

-- Location: LCCOMB_X29_Y23_N24
\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\ = (\nios2_qsys_0|d_read~q\ & (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & 
-- !\mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_read~q\,
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\,
	combout => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\);

-- Location: LCCOMB_X29_Y23_N26
\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\ & 
-- ((\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\) # ((\mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\,
	datab => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	datac => \mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\,
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\);

-- Location: LCCOMB_X28_Y20_N24
\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\ = (\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ & 
-- (!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datac => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	combout => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X28_Y20_N25
\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X28_Y20_N0
\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\) # 
-- ((\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\,
	datac => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: FF_X28_Y20_N1
\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X28_Y20_N12
\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (!\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X28_Y20_N18
\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)) # (!\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X28_Y20_N26
\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\) # 
-- ((\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ & (\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	datab => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datad => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	combout => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X28_Y20_N27
\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: FF_X28_Y20_N9
\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]~q\);

-- Location: LCCOMB_X28_Y20_N8
\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]~q\)) # (!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]~q\,
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: FF_X28_Y20_N11
\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~q\);

-- Location: LCCOMB_X28_Y20_N4
\mm_interconnect_0|rsp_xbar_demux_001|src1_valid\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ = (!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~q\ & \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~q\,
	datac => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\);

-- Location: LCCOMB_X29_Y20_N20
\mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~1_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q\) # 
-- ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q\)))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q\,
	datad => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q\,
	combout => \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~1_combout\);

-- Location: LCCOMB_X28_Y24_N12
\mm_interconnect_0|nios2_qsys_0_data_master_translator|end_begintransfer~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_data_master_translator|end_begintransfer~0_combout\ = (!\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~0_combout\ & ((\mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\) # 
-- ((\mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\) # (\mm_interconnect_0|nios2_qsys_0_data_master_translator|end_begintransfer~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\,
	datab => \mm_interconnect_0|can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_data_master_translator|end_begintransfer~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~0_combout\,
	combout => \mm_interconnect_0|nios2_qsys_0_data_master_translator|end_begintransfer~0_combout\);

-- Location: FF_X28_Y24_N13
\mm_interconnect_0|nios2_qsys_0_data_master_translator|end_begintransfer\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios2_qsys_0_data_master_translator|end_begintransfer~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_data_master_translator|end_begintransfer~q\);

-- Location: LCCOMB_X28_Y24_N0
\mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~0_combout\ = ((!\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\ & ((!\mm_interconnect_0|nios2_qsys_0_data_master_translator|end_begintransfer~q\) # 
-- (!\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~0_combout\)))) # (!\nios2_qsys_0|d_write~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~0_combout\,
	datab => \nios2_qsys_0|d_write~q\,
	datac => \mm_interconnect_0|nios2_qsys_0_data_master_translator|end_begintransfer~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\,
	combout => \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~0_combout\);

-- Location: LCCOMB_X28_Y24_N30
\mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~3_combout\ = (\nios2_qsys_0|d_read~q\ & ((\mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~1_combout\) # 
-- ((\mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~2_combout\)))) # (!\nios2_qsys_0|d_read~q\ & (((\mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~1_combout\,
	datab => \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~0_combout\,
	datac => \nios2_qsys_0|d_read~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~2_combout\,
	combout => \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~3_combout\);

-- Location: LCCOMB_X28_Y24_N28
\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~1_combout\ = (\mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~3_combout\ & ((\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\) # 
-- ((\nios2_qsys_0|d_write~q\ & \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~3_combout\,
	datab => \nios2_qsys_0|d_write~q\,
	datac => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~0_combout\,
	combout => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~1_combout\);

-- Location: FF_X28_Y24_N29
\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\);

-- Location: LCCOMB_X28_Y21_N6
\mm_interconnect_0|cmd_xbar_demux_001|src0_valid~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|src0_valid~4_combout\ = (\mm_interconnect_0|addr_router_001|Equal1~0_combout\ & ((\mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\) # 
-- ((!\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\ & \nios2_qsys_0|d_write~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\,
	datab => \mm_interconnect_0|addr_router_001|Equal1~0_combout\,
	datac => \nios2_qsys_0|d_write~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_demux_001|src0_valid~4_combout\);

-- Location: LCCOMB_X28_Y21_N20
\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\ = (\mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\ & ((\mm_interconnect_0|cmd_xbar_demux_001|src0_valid~4_combout\) # (\mm_interconnect_0|cmd_xbar_demux|src0_valid~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_demux_001|src0_valid~4_combout\,
	datac => \mm_interconnect_0|cmd_xbar_demux|src0_valid~1_combout\,
	datad => \mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\);

-- Location: FF_X28_Y21_N23
\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(0));

-- Location: LCCOMB_X28_Y21_N12
\mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1_combout\ = (\mm_interconnect_0|cmd_xbar_demux|src0_valid~1_combout\ & (((\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(1) & !\mm_interconnect_0|cmd_xbar_demux_001|src0_valid~4_combout\)) # 
-- (!\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(0),
	datab => \mm_interconnect_0|cmd_xbar_demux|src0_valid~1_combout\,
	datac => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(1),
	datad => \mm_interconnect_0|cmd_xbar_demux_001|src0_valid~4_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1_combout\);

-- Location: FF_X28_Y21_N13
\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(1));

-- Location: LCCOMB_X28_Y21_N16
\mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0_combout\ = (\mm_interconnect_0|cmd_xbar_demux_001|src0_valid~4_combout\ & ((\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(1)) # ((!\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(0) & 
-- !\mm_interconnect_0|cmd_xbar_demux|src0_valid~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(1),
	datab => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(0),
	datac => \mm_interconnect_0|cmd_xbar_demux|src0_valid~1_combout\,
	datad => \mm_interconnect_0|cmd_xbar_demux_001|src0_valid~4_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0_combout\);

-- Location: FF_X28_Y21_N17
\mm_interconnect_0|cmd_xbar_mux|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1));

-- Location: LCCOMB_X32_Y22_N26
\mm_interconnect_0|cmd_xbar_mux|src_payload~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~1_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~1_combout\);

-- Location: FF_X32_Y22_N27
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(0));

-- Location: LCCOMB_X31_Y20_N0
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|monitor_ready~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|monitor_ready~0_combout\ = (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|always1~0_combout\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|monitor_ready~q\) # ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(0) & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|writedata\(0),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|monitor_ready~q\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|always1~0_combout\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|monitor_ready~0_combout\);

-- Location: FF_X31_Y20_N1
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|monitor_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|monitor_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|monitor_ready~q\);

-- Location: LCCOMB_X39_Y21_N24
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\ = 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|monitor_ready~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|monitor_ready~q\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\);

-- Location: FF_X39_Y21_N25
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~q\);

-- Location: LCCOMB_X39_Y21_N26
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\ = 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~q\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\);

-- Location: FF_X39_Y21_N27
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0));

-- Location: FF_X39_Y21_N9
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|ir_out\(0));

-- Location: LCCOMB_X39_Y19_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|ir_out\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout\);

-- Location: FF_X39_Y19_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0));

-- Location: LCCOMB_X40_Y19_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\);

-- Location: LCCOMB_X38_Y19_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\);

-- Location: FF_X38_Y19_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\);

-- Location: LCCOMB_X38_Y20_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datad => VCC,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12\);

-- Location: LCCOMB_X38_Y20_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16\);

-- Location: LCCOMB_X38_Y20_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18\);

-- Location: LCCOMB_X39_Y20_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\);

-- Location: LCCOMB_X39_Y20_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout\);

-- Location: FF_X38_Y20_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3));

-- Location: LCCOMB_X38_Y20_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~19\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~19_combout\);

-- Location: LCCOMB_X38_Y20_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout\);

-- Location: FF_X38_Y20_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4));

-- Location: LCCOMB_X38_Y20_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~19_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout\);

-- Location: FF_X38_Y20_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0));

-- Location: LCCOMB_X38_Y20_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14\);

-- Location: FF_X38_Y20_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1));

-- Location: FF_X38_Y20_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2));

-- Location: LCCOMB_X38_Y20_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\);

-- Location: LCCOMB_X38_Y20_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\);

-- Location: LCCOMB_X38_Y20_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\);

-- Location: LCCOMB_X39_Y20_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\);

-- Location: LCCOMB_X39_Y20_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout\);

-- Location: FF_X39_Y20_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3));

-- Location: LCCOMB_X39_Y20_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\);

-- Location: LCCOMB_X38_Y20_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\);

-- Location: FF_X38_Y20_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2));

-- Location: LCCOMB_X38_Y20_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\);

-- Location: LCCOMB_X38_Y20_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\);

-- Location: FF_X38_Y20_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1));

-- Location: LCCOMB_X38_Y20_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\);

-- Location: LCCOMB_X38_Y20_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\);

-- Location: LCCOMB_X38_Y20_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\);

-- Location: FF_X38_Y20_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0));

-- Location: LCCOMB_X40_Y20_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\);

-- Location: LCCOMB_X40_Y20_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\);

-- Location: FF_X40_Y20_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3));

-- Location: LCCOMB_X40_Y20_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\);

-- Location: FF_X40_Y20_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2));

-- Location: LCCOMB_X40_Y20_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\);

-- Location: FF_X40_Y20_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1));

-- Location: LCCOMB_X40_Y20_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\);

-- Location: FF_X40_Y20_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0));

-- Location: LCCOMB_X39_Y19_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\);

-- Location: LCCOMB_X40_Y19_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\);

-- Location: LCCOMB_X40_Y19_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\);

-- Location: LCCOMB_X40_Y19_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\);

-- Location: LCCOMB_X40_Y18_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout\);

-- Location: LCCOMB_X39_Y19_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\);

-- Location: LCCOMB_X40_Y18_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\);

-- Location: FF_X40_Y18_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3));

-- Location: LCCOMB_X40_Y18_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout\);

-- Location: FF_X40_Y18_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2));

-- Location: FF_X40_Y18_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1));

-- Location: LCCOMB_X40_Y18_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\);

-- Location: FF_X40_Y18_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0));

-- Location: LCCOMB_X40_Y18_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\);

-- Location: FF_X40_Y18_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0));

-- Location: LCCOMB_X41_Y19_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => VCC,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6\);

-- Location: LCCOMB_X41_Y19_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8\);

-- Location: LCCOMB_X41_Y19_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10\);

-- Location: LCCOMB_X39_Y20_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout\);

-- Location: FF_X41_Y19_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2));

-- Location: LCCOMB_X41_Y19_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14\);

-- Location: FF_X41_Y19_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3));

-- Location: LCCOMB_X41_Y19_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\);

-- Location: LCCOMB_X41_Y19_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout\);

-- Location: FF_X41_Y19_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4));

-- Location: LCCOMB_X41_Y19_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11_combout\);

-- Location: FF_X41_Y19_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0));

-- Location: FF_X41_Y19_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1));

-- Location: LCCOMB_X41_Y19_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22_combout\);

-- Location: LCCOMB_X41_Y19_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23_combout\);

-- Location: LCCOMB_X41_Y19_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~12_combout\);

-- Location: LCCOMB_X41_Y19_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~12_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~13_combout\);

-- Location: LCCOMB_X40_Y19_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~13_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\);

-- Location: LCCOMB_X40_Y18_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\);

-- Location: FF_X40_Y18_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1));

-- Location: LCCOMB_X41_Y19_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000111010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout\);

-- Location: LCCOMB_X41_Y19_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21_combout\);

-- Location: LCCOMB_X40_Y19_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~13_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\);

-- Location: FF_X40_Y18_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2));

-- Location: LCCOMB_X40_Y18_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout\);

-- Location: LCCOMB_X41_Y19_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout\);

-- Location: LCCOMB_X40_Y19_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\);

-- Location: LCCOMB_X40_Y19_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\);

-- Location: LCCOMB_X41_Y19_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout\);

-- Location: LCCOMB_X41_Y19_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout\);

-- Location: LCCOMB_X40_Y18_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout\);

-- Location: FF_X40_Y18_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3));

-- Location: LCCOMB_X40_Y19_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~13_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\);

-- Location: LCCOMB_X40_Y19_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\);

-- Location: LCCOMB_X40_Y19_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\);

-- Location: FF_X40_Y19_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3));

-- Location: FF_X40_Y19_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2));

-- Location: FF_X40_Y19_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1));

-- Location: FF_X40_Y19_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0));

-- Location: LCCOMB_X40_Y19_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\);

-- Location: FF_X40_Y19_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\);

-- Location: LCCOMB_X40_Y19_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\);

-- Location: CLKCTRL_G1
\altera_internal_jtag~TCKUTAPclkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\);

-- Location: LCCOMB_X35_Y22_N24
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~22_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(21) & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(21),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~22_combout\);

-- Location: FF_X35_Y22_N25
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg~22_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(21));

-- Location: LCCOMB_X35_Y23_N10
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~62_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(21))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_break|break_readreg\(21),
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_ocimem|MonDReg\(21),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~62_combout\);

-- Location: LCCOMB_X36_Y20_N24
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~63_combout\ = 
-- (\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~62_combout\ & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(23))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\))) # 
-- (!\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~62_combout\ & 
-- (((\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~62_combout\,
	datab => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\,
	datac => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(23),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~63_combout\);

-- Location: FF_X36_Y20_N25
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr~63_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr[33]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(22));

-- Location: LCCOMB_X37_Y22_N6
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]~feeder_combout\ = 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_tck|sr\(22),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]~feeder_combout\);

-- Location: FF_X37_Y22_N7
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]~feeder_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(22));

-- Location: LCCOMB_X34_Y22_N22
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|resetrequest~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|resetrequest~feeder_combout\ = 
-- \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(22),
	combout => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|resetrequest~feeder_combout\);

-- Location: FF_X34_Y22_N23
\nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|resetrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|resetrequest~feeder_combout\,
	ena => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_jtag_debug_module_wrapper|the_can_nios2_qsys_0_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|resetrequest~q\);

-- Location: FF_X34_Y19_N31
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	clrn => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|ALT_INV_resetrequest~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: FF_X34_Y19_N19
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	clrn => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|ALT_INV_resetrequest~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X34_Y19_N14
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	combout => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: FF_X34_Y19_N15
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	clrn => \nios2_qsys_0|the_can_nios2_qsys_0_nios2_oci|the_can_nios2_qsys_0_nios2_oci_debug|ALT_INV_resetrequest~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: FF_X34_Y19_N11
\rst_controller|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X34_Y19_N4
\rst_controller|altera_reset_synchronizer_int_chain[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = \rst_controller|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|altera_reset_synchronizer_int_chain\(0),
	combout => \rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: FF_X34_Y19_N5
\rst_controller|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|altera_reset_synchronizer_int_chain\(1));

-- Location: FF_X34_Y19_N1
\rst_controller|altera_reset_synchronizer_int_chain[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \rst_controller|altera_reset_synchronizer_int_chain\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|altera_reset_synchronizer_int_chain\(2));

-- Location: LCCOMB_X34_Y19_N22
\rst_controller|r_sync_rst_chain[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rst_controller|r_sync_rst_chain[3]~feeder_combout\ = \rst_controller|altera_reset_synchronizer_int_chain\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \rst_controller|r_sync_rst_chain[3]~feeder_combout\);

-- Location: FF_X34_Y19_N23
\rst_controller|r_sync_rst_chain[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|r_sync_rst_chain[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|r_sync_rst_chain\(3));

-- Location: LCCOMB_X34_Y19_N26
\rst_controller|r_sync_rst_chain~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rst_controller|r_sync_rst_chain~1_combout\ = (\rst_controller|r_sync_rst_chain\(3) & \rst_controller|altera_reset_synchronizer_int_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst_controller|r_sync_rst_chain\(3),
	datad => \rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \rst_controller|r_sync_rst_chain~1_combout\);

-- Location: FF_X34_Y19_N27
\rst_controller|r_sync_rst_chain[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|r_sync_rst_chain~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|r_sync_rst_chain\(2));

-- Location: LCCOMB_X34_Y19_N20
\rst_controller|r_sync_rst_chain~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rst_controller|r_sync_rst_chain~0_combout\ = (\rst_controller|r_sync_rst_chain\(2) & \rst_controller|altera_reset_synchronizer_int_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst_controller|r_sync_rst_chain\(2),
	datad => \rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \rst_controller|r_sync_rst_chain~0_combout\);

-- Location: FF_X34_Y19_N21
\rst_controller|r_sync_rst_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|r_sync_rst_chain~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|r_sync_rst_chain\(1));

-- Location: LCCOMB_X34_Y19_N6
\rst_controller|altera_reset_synchronizer_int_chain[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\ = \rst_controller|altera_reset_synchronizer_int_chain\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\);

-- Location: FF_X34_Y19_N7
\rst_controller|altera_reset_synchronizer_int_chain[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|altera_reset_synchronizer_int_chain\(3));

-- Location: LCCOMB_X34_Y19_N2
\rst_controller|altera_reset_synchronizer_int_chain[4]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\ = !\rst_controller|altera_reset_synchronizer_int_chain\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|altera_reset_synchronizer_int_chain\(3),
	combout => \rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\);

-- Location: FF_X34_Y19_N3
\rst_controller|altera_reset_synchronizer_int_chain[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|altera_reset_synchronizer_int_chain\(4));

-- Location: LCCOMB_X34_Y19_N8
\rst_controller|WideOr0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rst_controller|WideOr0~0_combout\ = (\rst_controller|altera_reset_synchronizer_int_chain\(4)) # ((!\rst_controller|r_sync_rst_chain\(1) & \rst_controller|r_sync_rst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst_controller|r_sync_rst_chain\(1),
	datac => \rst_controller|r_sync_rst~q\,
	datad => \rst_controller|altera_reset_synchronizer_int_chain\(4),
	combout => \rst_controller|WideOr0~0_combout\);

-- Location: FF_X34_Y19_N9
\rst_controller|r_sync_rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|r_sync_rst~q\);

-- Location: LCCOMB_X17_Y25_N12
\can_controller_0|Can_int|CAN_BTL|TxCan_i~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|TxCan_i~1_combout\ = (\rst_controller|r_sync_rst~q\) # (\can_controller_0|Can_int|CAN_BTL|TRANSMIT_POINT~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst_controller|r_sync_rst~q\,
	datad => \can_controller_0|Can_int|CAN_BTL|TRANSMIT_POINT~q\,
	combout => \can_controller_0|Can_int|CAN_BTL|TxCan_i~1_combout\);

-- Location: LCCOMB_X17_Y25_N18
\can_controller_0|Can_int|CAN_BTL|TxCan_i~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|TxCan_i~0_combout\ = (\can_controller_0|Can_int|CAN_bit_stream_processor|bus_drive~combout\) # (!\can_controller_0|Can_int|CAN_BTL|TRANSMIT_POINT~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_controller_0|Can_int|CAN_bit_stream_processor|bus_drive~combout\,
	datad => \can_controller_0|Can_int|CAN_BTL|TRANSMIT_POINT~q\,
	combout => \can_controller_0|Can_int|CAN_BTL|TxCan_i~0_combout\);

-- Location: LCCOMB_X17_Y25_N30
\can_controller_0|Can_int|CAN_BTL|TxCan_i\ : cycloneiii_lcell_comb
-- Equation(s):
-- \can_controller_0|Can_int|CAN_BTL|TxCan_i~combout\ = (\can_controller_0|Can_int|CAN_BTL|TxCan_i~1_combout\ & ((\can_controller_0|Can_int|CAN_BTL|TxCan_i~0_combout\))) # (!\can_controller_0|Can_int|CAN_BTL|TxCan_i~1_combout\ & 
-- (\can_controller_0|Can_int|CAN_BTL|TxCan_i~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_controller_0|Can_int|CAN_BTL|TxCan_i~1_combout\,
	datac => \can_controller_0|Can_int|CAN_BTL|TxCan_i~combout\,
	datad => \can_controller_0|Can_int|CAN_BTL|TxCan_i~0_combout\,
	combout => \can_controller_0|Can_int|CAN_BTL|TxCan_i~combout\);

-- Location: FF_X39_Y19_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\);

-- Location: FF_X39_Y19_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\);

-- Location: LCCOMB_X4_Y10_N0
\auto_hub|~GND\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
;

-- Location: LCCOMB_X40_Y20_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\);

-- Location: LCCOMB_X41_Y21_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\);
END structure;


