Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Aug 28 10:15:27 2024
| Host         : asustuf running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -file boxlambda_top_timing_summary.rpt
| Design       : boxlambda_top
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (47)
6. checking no_output_delay (96)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (47)
-------------------------------
 There are 47 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (96)
--------------------------------
 There are 96 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.283        0.000                      0                43440        0.024        0.000                      0                43440        0.264        0.000                       0                 14611  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
ext_clk_pin         {0.000 5.000}        10.000          100.000         
  clk_100_unbuf     {0.000 5.000}        10.000          100.000         
    builder_pll_fb  {0.000 5.000}        10.000          100.000         
    main_clkout0    {0.000 2.500}        5.000           200.000         
    main_clkout1    {0.000 10.000}       20.000          50.000          
    main_clkout2    {0.000 5.000}        10.000          100.000         
    main_clkout3    {0.000 2.500}        5.000           200.000         
    main_clkout4    {1.250 3.750}        5.000           200.000         
  clk_fb_unbuf      {0.000 5.000}        10.000          100.000         
gp_clk_pin          {0.000 20.000}       40.000          25.000          
tck_o               {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ext_clk_pin                                                                                                                                                           3.000        0.000                       0                     1  
  clk_100_unbuf                                                                                                                                                       3.000        0.000                       0                     3  
    builder_pll_fb                                                                                                                                                    8.751        0.000                       0                     2  
    main_clkout0          1.223        0.000                      0                   14        0.160        0.000                      0                   14        0.264        0.000                       0                    10  
    main_clkout1          0.631        0.000                      0                38844        0.024        0.000                      0                38844        8.750        0.000                       0                 13622  
    main_clkout2          1.198        0.000                      0                 1613        0.081        0.000                      0                 1613        3.750        0.000                       0                   647  
    main_clkout3                                                                                                                                                      2.845        0.000                       0                    77  
    main_clkout4                                                                                                                                                      2.845        0.000                       0                     4  
  clk_fb_unbuf                                                                                                                                                        7.845        0.000                       0                     3  
tck_o                   991.691        0.000                      0                  322        0.117        0.000                      0                  322      499.500        0.000                       0                   242  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
main_clkout2  main_clkout1        0.821        0.000                      0                 1915        0.064        0.000                      0                 1915  
gp_clk_pin    main_clkout1       16.170        0.000                      0                    1        0.364        0.000                      0                    1  
main_clkout1  main_clkout2        0.283        0.000                      0                  720        0.091        0.000                      0                  720  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  main_clkout1       main_clkout1             8.776        0.000                      0                 2378        0.517        0.000                      0                 2378  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ext_clk_pin
  To Clock:  ext_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ext_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ext_clk_100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  boxlambda_soc_inst/clkgen/pll/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  boxlambda_soc_inst/clkgen/pll/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  boxlambda_soc_inst/clkgen/pll/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  boxlambda_soc_inst/clkgen/pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_unbuf
  To Clock:  clk_100_unbuf

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_unbuf
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { boxlambda_soc_inst/clkgen/pll/CLKOUT1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y30  boxlambda_soc_inst/clkgen/clk_100_bufg/I
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/PLLE2_ADV/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/PLLE2_ADV/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  builder_pll_fb
  To Clock:  builder_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         builder_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/PLLE2_ADV/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/PLLE2_ADV/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  main_clkout0
  To Clock:  main_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/FDPE/C
                            (rising edge-triggered cell FDPE clocked by main_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by main_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    1.219ns
    Clock Pessimism Removal (CPR):    -0.178ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r                 
    E3                                                0.000     0.000 r  static         ext_clk_100 (IN)
                         net (fo=0)                   0.000     0.000    static         boxlambda_soc_inst/clkgen/ext_clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  static         boxlambda_soc_inst/clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    static         boxlambda_soc_inst/clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  static         boxlambda_soc_inst/clkgen/pll/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    static         boxlambda_soc_inst/clkgen/clk_100_unbuf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  static         boxlambda_soc_inst/clkgen/clk_100_bufg/O
                         net (fo=1, routed)           1.659    -2.388    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/clk_100
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -2.300 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704    -0.595    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/main_clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.499 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/BUFG/O
                         net (fo=8, routed)           1.718     1.219    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/iodelay_clk
    SLICE_X88Y80         FDPE                                         r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/FDPE/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X88Y80         FDPE (Prop_fdpe_C_Q)         0.518     1.737 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/FDPE/Q
                         net (fo=1, routed)           0.190     1.927    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/builder_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X88Y80         FDPE                                         r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/FDPE_1/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    2.000     2.000                   
    E3                                                0.000     2.000 r  static         ext_clk_100 (IN)
                         net (fo=0)                   0.000     2.000    static         boxlambda_soc_inst/clkgen/ext_clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  static         boxlambda_soc_inst/clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     4.592    static         boxlambda_soc_inst/clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -3.264 r  static         boxlambda_soc_inst/clkgen/pll/CLKOUT1
                         net (fo=1, routed)           1.634    -1.630    static         boxlambda_soc_inst/clkgen/clk_100_unbuf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    -1.539 r  static         boxlambda_soc_inst/clkgen/clk_100_bufg/O
                         net (fo=1, routed)           1.538    -0.000    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/clk_100
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     0.083 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625     1.708    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/main_clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.799 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/BUFG/O
                         net (fo=8, routed)           1.598     3.397    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/iodelay_clk
    SLICE_X88Y80         FDPE                                         r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/FDPE_1/C
                         clock pessimism             -0.178     3.219                     
                         clock uncertainty           -0.053     3.166                     
    SLICE_X88Y80         FDPE (Setup_fdpe_C_D)       -0.016     3.150    static           boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/FDPE_1
  -------------------------------------------------------------------
                         required time                          3.150                     
                         arrival time                          -1.927                     
  -------------------------------------------------------------------
                         slack                                  1.223                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/FDPE/C
                            (rising edge-triggered cell FDPE clocked by main_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by main_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout0 rise@0.000ns - main_clkout0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r                 
    E3                                                0.000     0.000 r  static         ext_clk_100 (IN)
                         net (fo=0)                   0.000     0.000    static         boxlambda_soc_inst/clkgen/ext_clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  static         boxlambda_soc_inst/clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.690    static         boxlambda_soc_inst/clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  static         boxlambda_soc_inst/clkgen/pll/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    static         boxlambda_soc_inst/clkgen/clk_100_unbuf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  static         boxlambda_soc_inst/clkgen/clk_100_bufg/O
                         net (fo=1, routed)           0.563    -0.549    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/clk_100
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.499 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     0.011    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/main_clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.037 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/BUFG/O
                         net (fo=8, routed)           0.597     0.633    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/iodelay_clk
    SLICE_X88Y80         FDPE                                         r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/FDPE/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X88Y80         FDPE (Prop_fdpe_C_Q)         0.164     0.797 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/FDPE/Q
                         net (fo=1, routed)           0.056     0.853    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/builder_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X88Y80         FDPE                                         r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/FDPE_1/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r                 
    E3                                                0.000     0.000 r  static         ext_clk_100 (IN)
                         net (fo=0)                   0.000     0.000    static         boxlambda_soc_inst/clkgen/ext_clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  static         boxlambda_soc_inst/clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    static         boxlambda_soc_inst/clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  static         boxlambda_soc_inst/clkgen/pll/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    static         boxlambda_soc_inst/clkgen/clk_100_unbuf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  static         boxlambda_soc_inst/clkgen/clk_100_bufg/O
                         net (fo=1, routed)           0.833    -0.319    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/clk_100
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.266 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     0.289    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/main_clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.318 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/BUFG/O
                         net (fo=8, routed)           0.867     1.185    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/iodelay_clk
    SLICE_X88Y80         FDPE                                         r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/FDPE_1/C
                         clock pessimism             -0.552     0.633                     
    SLICE_X88Y80         FDPE (Hold_fdpe_C_D)         0.060     0.693    static           boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/FDPE_1
  -------------------------------------------------------------------
                         required time                         -0.693                     
                         arrival time                           0.853                     
  -------------------------------------------------------------------
                         slack                                  0.160                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_clkout0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/IDELAYCTRL/REFCLK
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y80     boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/FDPE/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y80     boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/FDPE/C



---------------------------------------------------------------------------------------------------
From Clock:  main_clkout1
  To Clock:  main_clkout1

Setup :            0  Failing Endpoints,  Worst Slack        0.631ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by main_clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (main_clkout1 rise@20.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        18.606ns  (logic 4.842ns (26.024%)  route 13.764ns (73.976%))
  Logic Levels:           25  (CARRY4=6 LUT2=3 LUT4=4 LUT5=6 LUT6=6)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 21.525 - 20.000 ) 
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r                 
    E3                                                0.000     0.000 r  static         ext_clk_100 (IN)
                         net (fo=0)                   0.000     0.000    static         boxlambda_soc_inst/clkgen/ext_clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  static         boxlambda_soc_inst/clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    static         boxlambda_soc_inst/clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  static         boxlambda_soc_inst/clkgen/pll/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    static         boxlambda_soc_inst/clkgen/clk_100_unbuf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  static         boxlambda_soc_inst/clkgen/clk_100_bufg/O
                         net (fo=1, routed)           1.659    -2.388    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/clk_100
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -2.300 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.704    -0.595    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/main_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.499 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/BUFG_1/O
                         net (fo=12609, routed)       0.140    -0.359    static         boxlambda_soc_inst/wb_ibex_core/u_top/core_clock_gate_i/gen_xilinx.u_impl_xilinx/clk
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -0.263 r  static         boxlambda_soc_inst/wb_ibex_core/u_top/core_clock_gate_i/gen_xilinx.u_impl_xilinx/gen_gate.gen_bufgce.u_bufgce/O
                         net (fo=1011, routed)        1.802     1.539    static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/if_stage_i/CLK
    SLICE_X69Y39         FDRE                                         r  static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[26]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X69Y39         FDRE (Prop_fdre_C_Q)         0.456     1.995 r  static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[26]/Q
                         net (fo=43, routed)          1.462     3.457    static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/if_stage_i/instr_rdata_alu_id[26]
    SLICE_X63Y37         LUT6 (Prop_lut6_I0_O)        0.124     3.581 f  static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/if_stage_i/gen_intermediate_val_reg[0].imd_val_q[0][33]_i_38/O
                         net (fo=1, routed)           0.943     4.524    static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/if_stage_i/gen_intermediate_val_reg[0].imd_val_q[0][33]_i_38_n_0
    SLICE_X64Y37         LUT6 (Prop_lut6_I2_O)        0.124     4.648 f  static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/if_stage_i/gen_intermediate_val_reg[0].imd_val_q[0][33]_i_23/O
                         net (fo=1, routed)           0.433     5.081    static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/if_stage_i/gen_intermediate_val_reg[0].imd_val_q[0][33]_i_23_n_0
    SLICE_X64Y37         LUT5 (Prop_lut5_I4_O)        0.124     5.205 f  static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/if_stage_i/gen_intermediate_val_reg[0].imd_val_q[0][33]_i_11/O
                         net (fo=30, routed)          1.273     6.478    static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/if_stage_i/alu_operator_ex[4]
    SLICE_X56Y33         LUT2 (Prop_lut2_I1_O)        0.150     6.628 r  static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/if_stage_i/rdata_offset_q[1]_i_20/O
                         net (fo=4, routed)           0.450     7.078    static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/if_stage_i/rdata_offset_q[1]_i_20_n_0
    SLICE_X56Y33         LUT5 (Prop_lut5_I4_O)        0.328     7.406 f  static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/if_stage_i/addr_last_q[30]_i_10/O
                         net (fo=31, routed)          0.657     8.063    static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/if_stage_i/addr_last_q[30]_i_10_n_0
    SLICE_X53Y34         LUT2 (Prop_lut2_I1_O)        0.118     8.181 f  static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/if_stage_i/rdata_offset_q[1]_i_10/O
                         net (fo=9, routed)           0.637     8.818    static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/if_stage_i/rdata_offset_q[1]_i_10_n_0
    SLICE_X51Y35         LUT6 (Prop_lut6_I2_O)        0.326     9.144 r  static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/if_stage_i/addr_last_q[14]_i_12/O
                         net (fo=1, routed)           0.433     9.577    static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/if_stage_i/addr_last_q[14]_i_12_n_0
    SLICE_X51Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.701 r  static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/if_stage_i/addr_last_q[14]_i_4/O
                         net (fo=2, routed)           0.579    10.280    static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/if_stage_i/ex_block_i/alu_i/adder_in_a[13]
    SLICE_X52Y37         LUT5 (Prop_lut5_I0_O)        0.124    10.404 r  static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/if_stage_i/addr_last_q[14]_i_8/O
                         net (fo=1, routed)           0.000    10.404    static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/if_stage_i/addr_last_q[14]_i_8_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.954 r  static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/if_stage_i/addr_last_q_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.954    static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/if_stage_i/addr_last_q_reg[14]_i_1_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.068 r  static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/if_stage_i/addr_last_q_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.068    static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/if_stage_i/addr_last_q_reg[18]_i_1_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.182 r  static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/if_stage_i/addr_last_q_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.182    static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/if_stage_i/addr_last_q_reg[22]_i_1_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.296 r  static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/if_stage_i/addr_last_q_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.296    static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/if_stage_i/addr_last_q_reg[26]_i_1_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.410 r  static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/if_stage_i/addr_last_q_reg[30]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.410    static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/if_stage_i/addr_last_q_reg[30]_i_1_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.645 f  static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/if_stage_i/addr_last_q_reg[31]_i_2/O[0]
                         net (fo=14, routed)          0.748    12.393    static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/if_stage_i/adder_result_ext_o[31]
    SLICE_X53Y39         LUT4 (Prop_lut4_I3_O)        0.299    12.692 f  static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/if_stage_i/FSM_sequential_md_state_q[2]_i_10/O
                         net (fo=1, routed)           0.404    13.096    static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/if_stage_i/FSM_sequential_md_state_q[2]_i_10_n_0
    SLICE_X53Y38         LUT5 (Prop_lut5_I4_O)        0.124    13.220 f  static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/if_stage_i/FSM_sequential_md_state_q[2]_i_6/O
                         net (fo=1, routed)           0.436    13.656    static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/if_stage_i/FSM_sequential_md_state_q[2]_i_6_n_0
    SLICE_X53Y37         LUT4 (Prop_lut4_I0_O)        0.124    13.780 r  static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/if_stage_i/FSM_sequential_md_state_q[2]_i_4/O
                         net (fo=5, routed)           0.308    14.088    static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/if_stage_i/alu_is_equal_result
    SLICE_X54Y37         LUT4 (Prop_lut4_I3_O)        0.124    14.212 f  static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/if_stage_i/g_branch_set_flop.branch_set_raw_q_i_2/O
                         net (fo=36, routed)          0.889    15.101    static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/if_stage_i/branch_decision
    SLICE_X62Y39         LUT5 (Prop_lut5_I3_O)        0.116    15.217 f  static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/if_stage_i/instr_valid_id_q_i_9/O
                         net (fo=1, routed)           0.652    15.868    static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/if_stage_i/instr_valid_id_q_i_9_n_0
    SLICE_X63Y39         LUT6 (Prop_lut6_I4_O)        0.328    16.196 f  static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/if_stage_i/instr_valid_id_q_i_4/O
                         net (fo=7, routed)           0.367    16.564    static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/if_stage_i/FSM_sequential_ls_fsm_cs_reg[2]
    SLICE_X65Y38         LUT5 (Prop_lut5_I2_O)        0.124    16.688 f  static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/if_stage_i/rdata_q[17]_i_6/O
                         net (fo=12, routed)          0.628    17.316    static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[5]_2
    SLICE_X68Y37         LUT2 (Prop_lut2_I1_O)        0.124    17.440 f  static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/if_stage_i/rdata_q[15]_i_7/O
                         net (fo=4, routed)           0.513    17.952    static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/if_stage_i/rdata_q[15]_i_7_n_0
    SLICE_X69Y37         LUT6 (Prop_lut6_I0_O)        0.124    18.076 f  static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/if_stage_i/rdata_q[15]_i_4__0/O
                         net (fo=2, routed)           0.718    18.795    static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/id_stage_i/controller_i/rdata_q_reg[0]
    SLICE_X66Y40         LUT4 (Prop_lut4_I2_O)        0.116    18.911 r  static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/id_stage_i/controller_i/rdata_q[31]_i_1__7/O
                         net (fo=31, routed)          1.234    20.145    static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[1]_1[0]
    SLICE_X53Y50         FDCE                                         r  static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[26]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock main_clkout1 rise edge)
                                                     20.000    20.000 r                 
    E3                                                0.000    20.000 r  static         ext_clk_100 (IN)
                         net (fo=0)                   0.000    20.000    static         boxlambda_soc_inst/clkgen/ext_clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  static         boxlambda_soc_inst/clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    22.592    static         boxlambda_soc_inst/clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  static         boxlambda_soc_inst/clkgen/pll/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    static         boxlambda_soc_inst/clkgen/clk_100_unbuf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    16.461 r  static         boxlambda_soc_inst/clkgen/clk_100_bufg/O
                         net (fo=1, routed)           1.538    18.000    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/clk_100
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.083 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.625    19.708    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/main_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    19.799 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/BUFG_1/O
                         net (fo=12609, routed)       0.133    19.932    static         boxlambda_soc_inst/wb_ibex_core/u_top/core_clock_gate_i/gen_xilinx.u_impl_xilinx/clk
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.023 r  static         boxlambda_soc_inst/wb_ibex_core/u_top/core_clock_gate_i/gen_xilinx.u_impl_xilinx/gen_gate.gen_bufgce.u_bufgce/O
                         net (fo=1011, routed)        1.502    21.525    static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/cs_registers_i/u_depc_csr/CLK
    SLICE_X53Y50         FDCE                                         r  static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[26]/C
                         clock pessimism             -0.278    21.247                     
                         clock uncertainty           -0.062    21.185                     
    SLICE_X53Y50         FDCE (Setup_fdce_C_CE)      -0.409    20.776    static           boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/cs_registers_i/u_depc_csr/rdata_q_reg[26]
  -------------------------------------------------------------------
                         required time                         20.776                     
                         arrival time                         -20.145                     
  -------------------------------------------------------------------
                         slack                                  0.631                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/main_litedramnativeportconverter_wdata_converter_converter_source_payload_data_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/main_litedramnativeportconverter_wdata_buffer_pipe_valid_source_payload_data_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout1 rise@0.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.032%)  route 0.220ns (60.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r                 
    E3                                                0.000     0.000 r  static         ext_clk_100 (IN)
                         net (fo=0)                   0.000     0.000    static         boxlambda_soc_inst/clkgen/ext_clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  static         boxlambda_soc_inst/clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.690    static         boxlambda_soc_inst/clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  static         boxlambda_soc_inst/clkgen/pll/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    static         boxlambda_soc_inst/clkgen/clk_100_unbuf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  static         boxlambda_soc_inst/clkgen/clk_100_bufg/O
                         net (fo=1, routed)           0.563    -0.549    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/clk_100
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.499 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     0.011    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/main_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.037 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/BUFG_1/O
                         net (fo=12609, routed)       0.603     0.639    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/BUFG_1_0
    SLICE_X83Y101        FDRE                                         r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/main_litedramnativeportconverter_wdata_converter_converter_source_payload_data_reg[53]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X83Y101        FDRE (Prop_fdre_C_Q)         0.141     0.780 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/main_litedramnativeportconverter_wdata_converter_converter_source_payload_data_reg[53]/Q
                         net (fo=1, routed)           0.220     1.001    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/main_litedramnativeportconverter_wdata_converter_source_payload_data_reg[49]
    SLICE_X84Y98         FDRE                                         r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/main_litedramnativeportconverter_wdata_buffer_pipe_valid_source_payload_data_reg[49]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r                 
    E3                                                0.000     0.000 r  static         ext_clk_100 (IN)
                         net (fo=0)                   0.000     0.000    static         boxlambda_soc_inst/clkgen/ext_clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  static         boxlambda_soc_inst/clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    static         boxlambda_soc_inst/clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  static         boxlambda_soc_inst/clkgen/pll/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    static         boxlambda_soc_inst/clkgen/clk_100_unbuf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  static         boxlambda_soc_inst/clkgen/clk_100_bufg/O
                         net (fo=1, routed)           0.833    -0.319    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/clk_100
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.266 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.556     0.289    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/main_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.318 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/BUFG_1/O
                         net (fo=12609, routed)       0.877     1.195    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/BUFG_1_0
    SLICE_X84Y98         FDRE                                         r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/main_litedramnativeportconverter_wdata_buffer_pipe_valid_source_payload_data_reg[49]/C
                         clock pessimism             -0.282     0.913                     
    SLICE_X84Y98         FDRE (Hold_fdre_C_D)         0.063     0.976    static           boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/main_litedramnativeportconverter_wdata_buffer_pipe_valid_source_payload_data_reg[49]
  -------------------------------------------------------------------
                         required time                         -0.976                     
                         arrival time                           1.001                     
  -------------------------------------------------------------------
                         slack                                  0.024                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_clkout1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/PLLE2_ADV/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK        n/a            3.884         20.000      16.116     DSP48_X0Y39     boxlambda_soc_inst/GENERATE_YM2149_MODULE.ym2149_sys_inst/ym2149_psg_sys_inst/FMIX_LEFT/m_audio_out_reg/CLK
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/PLLE2_ADV/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X80Y56    boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X80Y56    boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/storage_1_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  main_clkout2
  To Clock:  main_clkout2

Setup :            0  Failing Endpoints,  Worst Slack        1.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.198ns  (required time - arrival time)
  Source:                 boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/pico_mem_inst/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by main_clkout2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/picorv32_inst/reg_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_clkout2 rise@10.000ns - main_clkout2 rise@0.000ns)
  Data Path Delay:        8.624ns  (logic 3.572ns (41.419%)  route 5.052ns (58.581%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.298ns = ( 11.298 - 10.000 ) 
    Source Clock Delay      (SCD):    1.150ns
    Clock Pessimism Removal (CPR):    -0.298ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock main_clkout2 rise edge)
                                                      0.000     0.000 r                 
    E3                                                0.000     0.000 r  static         ext_clk_100 (IN)
                         net (fo=0)                   0.000     0.000    static         boxlambda_soc_inst/clkgen/ext_clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  static         boxlambda_soc_inst/clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    static         boxlambda_soc_inst/clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  static         boxlambda_soc_inst/clkgen/pll/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    static         boxlambda_soc_inst/clkgen/clk_100_unbuf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  static         boxlambda_soc_inst/clkgen/clk_100_bufg/O
                         net (fo=1, routed)           1.659    -2.388    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/clk_100
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088    -2.300 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.704    -0.595    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/main_clkout2
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.499 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/BUFG_2/O
                         net (fo=645, routed)         1.649     1.150    static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/pico_mem_inst/sys_clk_2x
    RAMB36_X1Y23         RAMB36E1                                     r  static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/pico_mem_inst/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     3.604 r  static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/pico_mem_inst/mem_reg/DOADO[7]
                         net (fo=2, routed)           2.415     6.019    static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/ram_rdata[7]
    SLICE_X47Y93         LUT2 (Prop_lut2_I0_O)        0.152     6.171 r  static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/mem_rdata_q[7]_i_3/O
                         net (fo=1, routed)           0.800     6.971    static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/mem_rdata_q[7]_i_3_n_0
    SLICE_X48Y88         LUT6 (Prop_lut6_I5_O)        0.326     7.297 r  static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/mem_rdata_q[7]_i_1/O
                         net (fo=4, routed)           1.020     8.317    static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/picorv32_inst/mem_rdata[7]
    SLICE_X49Y83         LUT6 (Prop_lut6_I0_O)        0.124     8.441 r  static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/picorv32_inst/reg_out[31]_i_7/O
                         net (fo=1, routed)           0.000     8.441    static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/picorv32_inst/reg_out[31]_i_7_n_0
    SLICE_X49Y83         MUXF7 (Prop_muxf7_I1_O)      0.217     8.658 r  static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/picorv32_inst/reg_out_reg[31]_i_2/O
                         net (fo=25, routed)          0.817     9.475    static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/picorv32_inst/reg_out_reg[31]_i_2_n_0
    SLICE_X49Y79         LUT6 (Prop_lut6_I0_O)        0.299     9.774 r  static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/picorv32_inst/reg_out[21]_i_1/O
                         net (fo=1, routed)           0.000     9.774    static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/picorv32_inst/reg_out[21]
    SLICE_X49Y79         FDRE                                         r  static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/picorv32_inst/reg_out_reg[21]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock main_clkout2 rise edge)
                                                     10.000    10.000 r                 
    E3                                                0.000    10.000 r  static         ext_clk_100 (IN)
                         net (fo=0)                   0.000    10.000    static         boxlambda_soc_inst/clkgen/ext_clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  static         boxlambda_soc_inst/clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    12.592    static         boxlambda_soc_inst/clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  static         boxlambda_soc_inst/clkgen/pll/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    static         boxlambda_soc_inst/clkgen/clk_100_unbuf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.461 r  static         boxlambda_soc_inst/clkgen/clk_100_bufg/O
                         net (fo=1, routed)           1.538     8.000    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/clk_100
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.083 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.625     9.708    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/main_clkout2
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.799 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/BUFG_2/O
                         net (fo=645, routed)         1.499    11.298    static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/picorv32_inst/sys_clk_2x
    SLICE_X49Y79         FDRE                                         r  static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/picorv32_inst/reg_out_reg[21]/C
                         clock pessimism             -0.298    11.000                     
                         clock uncertainty           -0.057    10.943                     
    SLICE_X49Y79         FDRE (Setup_fdre_C_D)        0.029    10.972    static           boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/picorv32_inst/reg_out_reg[21]
  -------------------------------------------------------------------
                         required time                         10.972                     
                         arrival time                          -9.774                     
  -------------------------------------------------------------------
                         slack                                  1.198                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/picorv32_inst/mem_rdata_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/picorv32_inst/decoded_imm_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by main_clkout2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout2 rise@0.000ns - main_clkout2 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.301%)  route 0.254ns (57.699%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.148ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock main_clkout2 rise edge)
                                                      0.000     0.000 r                 
    E3                                                0.000     0.000 r  static         ext_clk_100 (IN)
                         net (fo=0)                   0.000     0.000    static         boxlambda_soc_inst/clkgen/ext_clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  static         boxlambda_soc_inst/clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.690    static         boxlambda_soc_inst/clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  static         boxlambda_soc_inst/clkgen/pll/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    static         boxlambda_soc_inst/clkgen/clk_100_unbuf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  static         boxlambda_soc_inst/clkgen/clk_100_bufg/O
                         net (fo=1, routed)           0.563    -0.549    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/clk_100
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -0.499 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.510     0.011    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/main_clkout2
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.037 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/BUFG_2/O
                         net (fo=645, routed)         0.557     0.593    static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/picorv32_inst/sys_clk_2x
    SLICE_X53Y83         FDRE                                         r  static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/picorv32_inst/mem_rdata_q_reg[18]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/picorv32_inst/mem_rdata_q_reg[18]/Q
                         net (fo=3, routed)           0.254     0.988    static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/picorv32_inst/mem_rdata_q_reg_n_0_[18]
    SLICE_X45Y84         LUT5 (Prop_lut5_I4_O)        0.045     1.033 r  static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/picorv32_inst/decoded_imm[18]_i_1/O
                         net (fo=1, routed)           0.000     1.033    static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/picorv32_inst/decoded_imm[18]_i_1_n_0
    SLICE_X45Y84         FDSE                                         r  static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/picorv32_inst/decoded_imm_reg[18]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock main_clkout2 rise edge)
                                                      0.000     0.000 r                 
    E3                                                0.000     0.000 r  static         ext_clk_100 (IN)
                         net (fo=0)                   0.000     0.000    static         boxlambda_soc_inst/clkgen/ext_clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  static         boxlambda_soc_inst/clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    static         boxlambda_soc_inst/clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  static         boxlambda_soc_inst/clkgen/pll/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    static         boxlambda_soc_inst/clkgen/clk_100_unbuf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  static         boxlambda_soc_inst/clkgen/clk_100_bufg/O
                         net (fo=1, routed)           0.833    -0.319    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/clk_100
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -0.266 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.556     0.289    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/main_clkout2
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.318 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/BUFG_2/O
                         net (fo=645, routed)         0.830     1.148    static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/picorv32_inst/sys_clk_2x
    SLICE_X45Y84         FDSE                                         r  static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/picorv32_inst/decoded_imm_reg[18]/C
                         clock pessimism             -0.287     0.861                     
    SLICE_X45Y84         FDSE (Hold_fdse_C_D)         0.091     0.952    static           boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/picorv32_inst/decoded_imm_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.952                     
                         arrival time                           1.033                     
  -------------------------------------------------------------------
                         slack                                  0.081                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_clkout2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/PLLE2_ADV/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y23    boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/pico_mem_inst/mem_reg/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT2   n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/PLLE2_ADV/CLKOUT2
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y73    boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/picorv32_inst/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y73    boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/picorv32_inst/cpuregs_reg_r1_0_31_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  main_clkout3
  To Clock:  main_clkout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_clkout3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/PLLE2_ADV/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2   boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/BUFG_3/I
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y1  boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/PLLE2_ADV/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  main_clkout4
  To Clock:  main_clkout4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_clkout4
Waveform(ns):       { 1.250 3.750 }
Period(ns):         5.000
Sources:            { boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/PLLE2_ADV/CLKOUT4 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y8   boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/BUFG_4/I
Max Period  n/a     PLLE2_ADV/CLKOUT4  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y1  boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/PLLE2_ADV/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb_unbuf
  To Clock:  clk_fb_unbuf

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb_unbuf
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { boxlambda_soc_inst/clkgen/pll/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y31  boxlambda_soc_inst/clkgen/clk_fb_bufg/I
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  boxlambda_soc_inst/clkgen/pll/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  tck_o
  To Clock:  tck_o

Setup :            0  Failing Endpoints,  Worst Slack      991.691ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             991.691ns  (required time - arrival time)
  Source:                 boxlambda_soc_inst/GENERATE_DEBUG_MODULE.dmi_jtag_inst/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/FSM_sequential_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_o  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            boxlambda_soc_inst/GENERATE_DEBUG_MODULE.dmi_jtag_inst/dr_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by tck_o  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             tck_o
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (tck_o rise@1000.000ns - tck_o rise@0.000ns)
  Data Path Delay:        8.036ns  (logic 1.138ns (14.161%)  route 6.898ns (85.839%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.177ns = ( 1003.177 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.574ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck_o rise edge)      0.000     0.000 r                 
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  static         boxlambda_soc_inst/GENERATE_DEBUG_MODULE.dmi_jtag_inst/i_dmi_jtag_tap/i_tap_dtmcs/TCK
                         net (fo=1, routed)           1.832     1.832    static         boxlambda_soc_inst_n_88
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.928 r  static         FSM_sequential_state_q_reg[1]_i_2/O
                         net (fo=241, routed)         1.645     3.574    static         boxlambda_soc_inst/GENERATE_DEBUG_MODULE.dmi_jtag_inst/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/tck
    SLICE_X10Y56         FDRE                                         r  static         boxlambda_soc_inst/GENERATE_DEBUG_MODULE.dmi_jtag_inst/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/FSM_sequential_state_q_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y56         FDRE (Prop_fdre_C_Q)         0.518     4.092 r  static         boxlambda_soc_inst/GENERATE_DEBUG_MODULE.dmi_jtag_inst/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/FSM_sequential_state_q_reg[0]/Q
                         net (fo=4, routed)           0.841     4.933    static         boxlambda_soc_inst/GENERATE_DEBUG_MODULE.dmi_jtag_inst/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/state_q[0]
    SLICE_X10Y56         LUT3 (Prop_lut3_I1_O)        0.124     5.057 r  static         boxlambda_soc_inst/GENERATE_DEBUG_MODULE.dmi_jtag_inst/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/receiver_phase_q[1]_i_2__2/O
                         net (fo=5, routed)           0.656     5.713    static         boxlambda_soc_inst/GENERATE_DEBUG_MODULE.dmi_jtag_inst/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/FSM_sequential_state_q_reg[1]_0
    SLICE_X8Y56          LUT6 (Prop_lut6_I0_O)        0.124     5.837 f  static         boxlambda_soc_inst/GENERATE_DEBUG_MODULE.dmi_jtag_inst/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_i_1__0/O
                         net (fo=2, routed)           1.172     7.009    static         boxlambda_soc_inst/GENERATE_DEBUG_MODULE.dmi_jtag_inst/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg_1
    SLICE_X8Y59          LUT3 (Prop_lut3_I0_O)        0.124     7.133 r  static         boxlambda_soc_inst/GENERATE_DEBUG_MODULE.dmi_jtag_inst/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_d_reg_inferred_i_3/O
                         net (fo=5, routed)           0.824     7.956    static         boxlambda_soc_inst/GENERATE_DEBUG_MODULE.dmi_jtag_inst/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_d_reg_inferred_i_3_n_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.124     8.080 f  static         boxlambda_soc_inst/GENERATE_DEBUG_MODULE.dmi_jtag_inst/i_dmi_cdc/i_cdc_resp/i_dst/dr_q[40]_i_3/O
                         net (fo=5, routed)           0.978     9.058    static         boxlambda_soc_inst/GENERATE_DEBUG_MODULE.dmi_jtag_inst/i_dmi_jtag_tap/dr_q_reg[0]
    SLICE_X8Y64          LUT6 (Prop_lut6_I1_O)        0.124     9.182 r  static         boxlambda_soc_inst/GENERATE_DEBUG_MODULE.dmi_jtag_inst/i_dmi_jtag_tap/dr_q[40]_i_1/O
                         net (fo=41, routed)          2.428    11.610    static         boxlambda_soc_inst/GENERATE_DEBUG_MODULE.dmi_jtag_inst/i_dmi_jtag_tap_n_54
    SLICE_X11Y66         FDRE                                         r  static         boxlambda_soc_inst/GENERATE_DEBUG_MODULE.dmi_jtag_inst/dr_q_reg[5]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck_o rise edge)   1000.000  1000.000 r                 
    BSCAN_X0Y2           BSCANE2                      0.000  1000.000 r  static         boxlambda_soc_inst/GENERATE_DEBUG_MODULE.dmi_jtag_inst/i_dmi_jtag_tap/i_tap_dtmcs/TCK
                         net (fo=1, routed)           1.568  1001.568    static         boxlambda_soc_inst_n_88
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091  1001.659 r  static         FSM_sequential_state_q_reg[1]_i_2/O
                         net (fo=241, routed)         1.517  1003.177    static         boxlambda_soc_inst/GENERATE_DEBUG_MODULE.dmi_jtag_inst/tck
    SLICE_X11Y66         FDRE                                         r  static         boxlambda_soc_inst/GENERATE_DEBUG_MODULE.dmi_jtag_inst/dr_q_reg[5]/C
                         clock pessimism              0.365  1003.542                     
                         clock uncertainty           -0.035  1003.506                     
    SLICE_X11Y66         FDRE (Setup_fdre_C_CE)      -0.205  1003.301    static           boxlambda_soc_inst/GENERATE_DEBUG_MODULE.dmi_jtag_inst/dr_q_reg[5]
  -------------------------------------------------------------------
                         required time                       1003.301                     
                         arrival time                         -11.610                     
  -------------------------------------------------------------------
                         slack                                991.691                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 boxlambda_soc_inst/GENERATE_DEBUG_MODULE.dmi_jtag_inst/dr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tck_o  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            boxlambda_soc_inst/GENERATE_DEBUG_MODULE.dmi_jtag_inst/data_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tck_o  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             tck_o
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_o rise@0.000ns - tck_o rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.682ns
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck_o rise edge)      0.000     0.000 r                 
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  static         boxlambda_soc_inst/GENERATE_DEBUG_MODULE.dmi_jtag_inst/i_dmi_jtag_tap/i_tap_dtmcs/TCK
                         net (fo=1, routed)           0.701     0.701    static         boxlambda_soc_inst_n_88
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.727 r  static         FSM_sequential_state_q_reg[1]_i_2/O
                         net (fo=241, routed)         0.568     1.295    static         boxlambda_soc_inst/GENERATE_DEBUG_MODULE.dmi_jtag_inst/tck
    SLICE_X11Y66         FDRE                                         r  static         boxlambda_soc_inst/GENERATE_DEBUG_MODULE.dmi_jtag_inst/dr_q_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X11Y66         FDRE (Prop_fdre_C_Q)         0.141     1.436 r  static         boxlambda_soc_inst/GENERATE_DEBUG_MODULE.dmi_jtag_inst/dr_q_reg[7]/Q
                         net (fo=2, routed)           0.065     1.501    static         boxlambda_soc_inst/GENERATE_DEBUG_MODULE.dmi_jtag_inst/i_dmi_cdc/i_cdc_resp/i_dst/data_q_reg[5]
    SLICE_X10Y66         LUT6 (Prop_lut6_I5_O)        0.045     1.546 r  static         boxlambda_soc_inst/GENERATE_DEBUG_MODULE.dmi_jtag_inst/i_dmi_cdc/i_cdc_resp/i_dst/data_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.546    static         boxlambda_soc_inst/GENERATE_DEBUG_MODULE.dmi_jtag_inst/data_d[5]
    SLICE_X10Y66         FDRE                                         r  static         boxlambda_soc_inst/GENERATE_DEBUG_MODULE.dmi_jtag_inst/data_q_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck_o rise edge)      0.000     0.000 r                 
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  static         boxlambda_soc_inst/GENERATE_DEBUG_MODULE.dmi_jtag_inst/i_dmi_jtag_tap/i_tap_dtmcs/TCK
                         net (fo=1, routed)           0.816     0.816    static         boxlambda_soc_inst_n_88
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.845 r  static         FSM_sequential_state_q_reg[1]_i_2/O
                         net (fo=241, routed)         0.837     1.682    static         boxlambda_soc_inst/GENERATE_DEBUG_MODULE.dmi_jtag_inst/tck
    SLICE_X10Y66         FDRE                                         r  static         boxlambda_soc_inst/GENERATE_DEBUG_MODULE.dmi_jtag_inst/data_q_reg[5]/C
                         clock pessimism             -0.374     1.308                     
    SLICE_X10Y66         FDRE (Hold_fdre_C_D)         0.121     1.429    static           boxlambda_soc_inst/GENERATE_DEBUG_MODULE.dmi_jtag_inst/data_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.429                     
                         arrival time                           1.546                     
  -------------------------------------------------------------------
                         slack                                  0.117                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_o
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { boxlambda_soc_inst/GENERATE_DEBUG_MODULE.dmi_jtag_inst/i_dmi_jtag_tap/i_tap_dtmcs/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         1000.000    997.845    BUFGCTRL_X0Y6  FSM_sequential_state_q_reg[1]_i_2/I
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X8Y62    boxlambda_soc_inst/GENERATE_DEBUG_MODULE.dmi_jtag_inst/FSM_sequential_state_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X8Y62    boxlambda_soc_inst/GENERATE_DEBUG_MODULE.dmi_jtag_inst/FSM_sequential_state_q_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  main_clkout2
  To Clock:  main_clkout1

Setup :            0  Failing Endpoints,  Worst Slack        0.821ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.821ns  (required time - arrival time)
  Source:                 boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/picorv32_inst/mem_addr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            boxlambda_soc_inst/wb_xbar/ARBITRATE_REQUESTS[3].grant_reg[3][1]/CE
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_clkout1 rise@20.000ns - main_clkout2 rise@10.000ns)
  Data Path Delay:        8.598ns  (logic 1.572ns (18.283%)  route 7.026ns (81.717%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT6=6)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.312ns = ( 21.312 - 20.000 ) 
    Source Clock Delay      (SCD):    1.124ns = ( 11.124 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock main_clkout2 rise edge)
                                                     10.000    10.000 r                 
    E3                                                0.000    10.000 r  static         ext_clk_100 (IN)
                         net (fo=0)                   0.000    10.000    static         boxlambda_soc_inst/clkgen/ext_clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  static         boxlambda_soc_inst/clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253    12.735    static         boxlambda_soc_inst/clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     4.144 r  static         boxlambda_soc_inst/clkgen/pll/CLKOUT1
                         net (fo=1, routed)           1.713     5.857    static         boxlambda_soc_inst/clkgen/clk_100_unbuf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096     5.953 r  static         boxlambda_soc_inst/clkgen/clk_100_bufg/O
                         net (fo=1, routed)           1.659     7.612    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/clk_100
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.700 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.704     9.405    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/main_clkout2
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     9.501 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/BUFG_2/O
                         net (fo=645, routed)         1.623    11.124    static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/picorv32_inst/sys_clk_2x
    SLICE_X48Y82         FDRE                                         r  static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/picorv32_inst/mem_addr_reg[30]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.456    11.580 f  static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/picorv32_inst/mem_addr_reg[30]/Q
                         net (fo=7, routed)           1.531    13.111    static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/picorv32_inst/mem_addr[28]
    SLICE_X48Y73         LUT6 (Prop_lut6_I1_O)        0.124    13.235 f  static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/picorv32_inst/i___75_i_7/O
                         net (fo=1, routed)           0.456    13.691    static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/picorv32_inst/i___75_i_7_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I5_O)        0.124    13.815 f  static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/picorv32_inst/i___75_i_1/O
                         net (fo=3, routed)           0.431    14.246    static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/picorv32_inst_n_117
    SLICE_X49Y72         LUT4 (Prop_lut4_I0_O)        0.124    14.370 r  static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/i___75/O
                         net (fo=3, routed)           0.461    14.831    static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/i___75_n_0
    SLICE_X50Y71         LUT6 (Prop_lut6_I4_O)        0.124    14.955 f  static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/i___72/O
                         net (fo=49, routed)          1.013    15.967    static         boxlambda_soc_inst/wb_xbar/DECODE_REQUEST[2].adcd/xbar_mcyc[0]
    SLICE_X44Y65         LUT3 (Prop_lut3_I1_O)        0.124    16.091 f  static         boxlambda_soc_inst/wb_xbar/DECODE_REQUEST[2].adcd/ARBITRATE_REQUESTS[2].grant[2][8]_i_7/O
                         net (fo=7, routed)           0.852    16.943    static         boxlambda_soc_inst/wb_xbar/DECODE_REQUEST[1].adcd/GEN_SINDEX[0].SINDEX_MORE_THAN_ONE_MASTER.r_sindex_reg[2]_0
    SLICE_X36Y60         LUT6 (Prop_lut6_I2_O)        0.124    17.067 r  static         boxlambda_soc_inst/wb_xbar/DECODE_REQUEST[1].adcd/ARBITRATE_REQUESTS[3].MINDEX_MULTIPLE_SLAVES.r_mindex[3]_i_10/O
                         net (fo=2, routed)           0.648    17.715    static         boxlambda_soc_inst/wb_xbar/DECODE_REQUEST[3].adcd/ARBITRATE_REQUESTS[3].MINDEX_MULTIPLE_SLAVES.r_mindex_reg[0]_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I0_O)        0.124    17.839 r  static         boxlambda_soc_inst/wb_xbar/DECODE_REQUEST[3].adcd/ARBITRATE_REQUESTS[3].grant[3][8]_i_15/O
                         net (fo=1, routed)           0.652    18.492    static         boxlambda_soc_inst/wb_xbar/DECODE_REQUEST[3].adcd/ARBITRATE_REQUESTS[3].grant[3][8]_i_15_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I4_O)        0.124    18.616 r  static         boxlambda_soc_inst/wb_xbar/DECODE_REQUEST[3].adcd/ARBITRATE_REQUESTS[3].grant[3][8]_i_6/O
                         net (fo=11, routed)          0.482    19.097    static         boxlambda_soc_inst/wb_xbar/DECODE_REQUEST[3].adcd/ARBITRATE_REQUESTS[3].requested_channel_is_available
    SLICE_X33Y61         LUT4 (Prop_lut4_I2_O)        0.124    19.221 r  static         boxlambda_soc_inst/wb_xbar/DECODE_REQUEST[3].adcd/ARBITRATE_REQUESTS[3].grant[3][8]_i_2/O
                         net (fo=9, routed)           0.501    19.722    static         boxlambda_soc_inst/wb_xbar/DECODE_REQUEST[3].adcd_n_305
    SLICE_X35Y61         FDRE                                         r  static         boxlambda_soc_inst/wb_xbar/ARBITRATE_REQUESTS[3].grant_reg[3][1]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock main_clkout1 rise edge)
                                                     20.000    20.000 r                 
    E3                                                0.000    20.000 r  static         ext_clk_100 (IN)
                         net (fo=0)                   0.000    20.000    static         boxlambda_soc_inst/clkgen/ext_clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  static         boxlambda_soc_inst/clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    22.592    static         boxlambda_soc_inst/clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  static         boxlambda_soc_inst/clkgen/pll/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    static         boxlambda_soc_inst/clkgen/clk_100_unbuf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    16.461 r  static         boxlambda_soc_inst/clkgen/clk_100_bufg/O
                         net (fo=1, routed)           1.538    18.000    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/clk_100
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.083 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.625    19.708    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/main_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    19.799 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/BUFG_1/O
                         net (fo=12609, routed)       1.513    21.312    static         boxlambda_soc_inst/wb_xbar/clk
    SLICE_X35Y61         FDRE                                         r  static         boxlambda_soc_inst/wb_xbar/ARBITRATE_REQUESTS[3].grant_reg[3][1]/C
                         clock pessimism             -0.383    20.930                     
                         clock uncertainty           -0.181    20.748                     
    SLICE_X35Y61         FDRE (Setup_fdre_C_CE)      -0.205    20.543    static           boxlambda_soc_inst/wb_xbar/ARBITRATE_REQUESTS[3].grant_reg[3][1]
  -------------------------------------------------------------------
                         required time                         20.543                     
                         arrival time                         -19.722                     
  -------------------------------------------------------------------
                         slack                                  0.821                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/picorv32_inst/mem_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            boxlambda_soc_inst/wb_xbar/DECODE_REQUEST[2].iskid/LOGIC.r_data_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout1 rise@0.000ns - main_clkout2 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.209ns (32.753%)  route 0.429ns (67.247%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.145ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock main_clkout2 rise edge)
                                                      0.000     0.000 r                 
    E3                                                0.000     0.000 r  static         ext_clk_100 (IN)
                         net (fo=0)                   0.000     0.000    static         boxlambda_soc_inst/clkgen/ext_clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  static         boxlambda_soc_inst/clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.690    static         boxlambda_soc_inst/clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  static         boxlambda_soc_inst/clkgen/pll/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    static         boxlambda_soc_inst/clkgen/clk_100_unbuf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  static         boxlambda_soc_inst/clkgen/clk_100_bufg/O
                         net (fo=1, routed)           0.563    -0.549    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/clk_100
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -0.499 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.510     0.011    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/main_clkout2
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.037 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/BUFG_2/O
                         net (fo=645, routed)         0.553     0.589    static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/picorv32_inst/sys_clk_2x
    SLICE_X42Y75         FDRE                                         r  static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/picorv32_inst/mem_addr_reg[11]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.164     0.753 r  static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/picorv32_inst/mem_addr_reg[11]/Q
                         net (fo=6, routed)           0.255     1.008    static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/picorv_burst_fsm_instance/mem_addr[8]
    SLICE_X43Y71         LUT5 (Prop_lut5_I2_O)        0.045     1.053 r  static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/picorv_burst_fsm_instance/LOGIC.r_data[45]_i_1/O
                         net (fo=2, routed)           0.174     1.227    static         boxlambda_soc_inst/wb_xbar/DECODE_REQUEST[2].iskid/xbar_maddr[9]
    SLICE_X44Y68         FDRE                                         r  static         boxlambda_soc_inst/wb_xbar/DECODE_REQUEST[2].iskid/LOGIC.r_data_reg[45]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r                 
    E3                                                0.000     0.000 r  static         ext_clk_100 (IN)
                         net (fo=0)                   0.000     0.000    static         boxlambda_soc_inst/clkgen/ext_clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  static         boxlambda_soc_inst/clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    static         boxlambda_soc_inst/clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  static         boxlambda_soc_inst/clkgen/pll/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    static         boxlambda_soc_inst/clkgen/clk_100_unbuf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  static         boxlambda_soc_inst/clkgen/clk_100_bufg/O
                         net (fo=1, routed)           0.833    -0.319    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/clk_100
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.266 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.556     0.289    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/main_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.318 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/BUFG_1/O
                         net (fo=12609, routed)       0.827     1.145    static         boxlambda_soc_inst/wb_xbar/DECODE_REQUEST[2].iskid/clk
    SLICE_X44Y68         FDRE                                         r  static         boxlambda_soc_inst/wb_xbar/DECODE_REQUEST[2].iskid/LOGIC.r_data_reg[45]/C
                         clock pessimism             -0.233     0.912                     
                         clock uncertainty            0.181     1.093                     
    SLICE_X44Y68         FDRE (Hold_fdre_C_D)         0.070     1.163    static           boxlambda_soc_inst/wb_xbar/DECODE_REQUEST[2].iskid/LOGIC.r_data_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.163                     
                         arrival time                           1.227                     
  -------------------------------------------------------------------
                         slack                                  0.064                     





---------------------------------------------------------------------------------------------------
From Clock:  gp_clk_pin
  To Clock:  main_clkout1

Setup :            0  Failing Endpoints,  Worst Slack       16.170ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.364ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.170ns  (required time - arrival time)
  Source:                 gp_clk
                            (clock source 'gp_clk_pin'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            boxlambda_soc_inst/gpio_inst/sync_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by main_clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (main_clkout1 rise@40.000ns - gp_clk_pin fall@20.000ns)
  Data Path Delay:        5.025ns  (logic 1.497ns (29.798%)  route 3.528ns (70.202%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.396ns = ( 41.396 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.000 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock gp_clk_pin fall edge)
                                                     20.000    20.000 f                 
    T18                                               0.000    20.000 f  static         gp_clk (IN)
                         net (fo=0)                   0.000    20.000    static         gp_clk
    T18                  IBUF (Prop_ibuf_I_O)         1.497    21.497 f  static         gp_clk_IBUF_inst/O
                         net (fo=1, routed)           3.528    25.025    static         boxlambda_soc_inst/gpio_inst/clk_pad_i
    SLICE_X1Y85          FDCE                                         f  static         boxlambda_soc_inst/gpio_inst/sync_clk_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock main_clkout1 rise edge)
                                                     40.000    40.000 r                 
    E3                                                0.000    40.000 r  static         ext_clk_100 (IN)
                         net (fo=0)                   0.000    40.000    static         boxlambda_soc_inst/clkgen/ext_clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  static         boxlambda_soc_inst/clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    42.592    static         boxlambda_soc_inst/clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  static         boxlambda_soc_inst/clkgen/pll/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    static         boxlambda_soc_inst/clkgen/clk_100_unbuf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    36.461 r  static         boxlambda_soc_inst/clkgen/clk_100_bufg/O
                         net (fo=1, routed)           1.538    38.000    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/clk_100
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.083 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.625    39.708    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/main_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    39.799 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/BUFG_1/O
                         net (fo=12609, routed)       1.597    41.396    static         boxlambda_soc_inst/gpio_inst/clk
    SLICE_X1Y85          FDCE                                         r  static         boxlambda_soc_inst/gpio_inst/sync_clk_reg/C
                         clock pessimism              0.000    41.396                     
                         clock uncertainty           -0.140    41.256                     
    SLICE_X1Y85          FDCE (Setup_fdce_C_D)       -0.061    41.195    static           boxlambda_soc_inst/gpio_inst/sync_clk_reg
  -------------------------------------------------------------------
                         required time                         41.195                     
                         arrival time                         -25.025                     
  -------------------------------------------------------------------
                         slack                                 16.170                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 gp_clk
                            (clock source 'gp_clk_pin'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            boxlambda_soc_inst/gpio_inst/sync_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by main_clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout1 rise@20.000ns - gp_clk_pin fall@20.000ns)
  Data Path Delay:        1.762ns  (logic 0.265ns (15.045%)  route 1.497ns (84.956%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 21.188 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.000 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock gp_clk_pin fall edge)
                                                     20.000    20.000 f                 
    T18                                               0.000    20.000 f  static         gp_clk (IN)
                         net (fo=0)                   0.000    20.000    static         gp_clk
    T18                  IBUF (Prop_ibuf_I_O)         0.265    20.265 f  static         gp_clk_IBUF_inst/O
                         net (fo=1, routed)           1.497    21.762    static         boxlambda_soc_inst/gpio_inst/clk_pad_i
    SLICE_X1Y85          FDCE                                         f  static         boxlambda_soc_inst/gpio_inst/sync_clk_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock main_clkout1 rise edge)
                                                     20.000    20.000 r                 
    E3                                                0.000    20.000 r  static         ext_clk_100 (IN)
                         net (fo=0)                   0.000    20.000    static         boxlambda_soc_inst/clkgen/ext_clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 r  static         boxlambda_soc_inst/clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481    20.919    static         boxlambda_soc_inst/clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    18.260 r  static         boxlambda_soc_inst/clkgen/pll/CLKOUT1
                         net (fo=1, routed)           0.560    18.819    static         boxlambda_soc_inst/clkgen/clk_100_unbuf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    18.848 r  static         boxlambda_soc_inst/clkgen/clk_100_bufg/O
                         net (fo=1, routed)           0.833    19.681    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/clk_100
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    19.734 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.556    20.289    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/main_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    20.318 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/BUFG_1/O
                         net (fo=12609, routed)       0.870    21.188    static         boxlambda_soc_inst/gpio_inst/clk
    SLICE_X1Y85          FDCE                                         r  static         boxlambda_soc_inst/gpio_inst/sync_clk_reg/C
                         clock pessimism              0.000    21.188                     
                         clock uncertainty            0.140    21.328                     
    SLICE_X1Y85          FDCE (Hold_fdce_C_D)         0.070    21.398    static           boxlambda_soc_inst/gpio_inst/sync_clk_reg
  -------------------------------------------------------------------
                         required time                        -21.398                     
                         arrival time                          21.762                     
  -------------------------------------------------------------------
                         slack                                  0.364                     





---------------------------------------------------------------------------------------------------
From Clock:  main_clkout1
  To Clock:  main_clkout2

Setup :            0  Failing Endpoints,  Worst Slack        0.283ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 boxlambda_soc_inst/dmem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow_wp.for_mem_cols[1].mem_reg_bram_28/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by main_clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/burst_fsm_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_clkout2 rise@10.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        9.082ns  (logic 3.461ns (38.109%)  route 5.621ns (61.891%))
  Logic Levels:           6  (LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.294ns = ( 11.294 - 10.000 ) 
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r                 
    E3                                                0.000     0.000 r  static         ext_clk_100 (IN)
                         net (fo=0)                   0.000     0.000    static         boxlambda_soc_inst/clkgen/ext_clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  static         boxlambda_soc_inst/clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    static         boxlambda_soc_inst/clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  static         boxlambda_soc_inst/clkgen/pll/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    static         boxlambda_soc_inst/clkgen/clk_100_unbuf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  static         boxlambda_soc_inst/clkgen/clk_100_bufg/O
                         net (fo=1, routed)           1.659    -2.388    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/clk_100
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -2.300 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.704    -0.595    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/main_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.499 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/BUFG_1/O
                         net (fo=12609, routed)       1.897     1.398    static         boxlambda_soc_inst/dmem/xpm_memory_tdpram_inst/xpm_memory_base_inst/clka
    RAMB36_X2Y0          RAMB36E1                                     r  static         boxlambda_soc_inst/dmem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow_wp.for_mem_cols[1].mem_reg_bram_28/CLKBWRCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      2.454     3.852 r  static         boxlambda_soc_inst/dmem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow_wp.for_mem_cols[1].mem_reg_bram_28/DOBDO[25]
                         net (fo=1, routed)           2.165     6.017    static         boxlambda_soc_inst/dmem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow_wp.for_mem_cols[1].mem_reg_bram_28_n_42
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124     6.141 r  static         boxlambda_soc_inst/dmem/xpm_memory_tdpram_inst/xpm_memory_base_inst/douta[25]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     6.141    static         boxlambda_soc_inst/dmem/xpm_memory_tdpram_inst/xpm_memory_base_inst/douta[25]_INST_0_i_6_n_0
    SLICE_X62Y33         MUXF7 (Prop_muxf7_I1_O)      0.214     6.355 r  static         boxlambda_soc_inst/dmem/xpm_memory_tdpram_inst/xpm_memory_base_inst/douta[25]_INST_0_i_1/O
                         net (fo=1, routed)           1.491     7.846    static         boxlambda_soc_inst/dmem/xpm_memory_tdpram_inst/xpm_memory_base_inst/douta[25]_INST_0_i_1_n_0
    SLICE_X60Y54         LUT6 (Prop_lut6_I0_O)        0.297     8.143 r  static         boxlambda_soc_inst/dmem/xpm_memory_tdpram_inst/xpm_memory_base_inst/douta[25]_INST_0/O
                         net (fo=5, routed)           1.218     9.361    static         boxlambda_soc_inst/dmem/xbar_sdata_r[57]
    SLICE_X59Y70         LUT6 (Prop_lut6_I3_O)        0.124     9.485 r  static         boxlambda_soc_inst/dmem/burst_reg[4][17]_i_3/O
                         net (fo=1, routed)           0.426     9.911    static         boxlambda_soc_inst/wb_xbar/burst_fsm_rdata_reg[25]
    SLICE_X58Y71         LUT4 (Prop_lut4_I0_O)        0.124    10.035 r  static         boxlambda_soc_inst/wb_xbar/burst_reg[4][17]_i_2/O
                         net (fo=7, routed)           0.320    10.355    static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/picorv_burst_fsm_instance/xbar_mdata_r[25]
    SLICE_X59Y70         LUT6 (Prop_lut6_I2_O)        0.124    10.479 r  static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/picorv_burst_fsm_instance/burst_fsm_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000    10.479    static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/burst_fsm_rdata_xfer[25]
    SLICE_X59Y70         FDRE                                         r  static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/burst_fsm_rdata_reg[25]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock main_clkout2 rise edge)
                                                     10.000    10.000 r                 
    E3                                                0.000    10.000 r  static         ext_clk_100 (IN)
                         net (fo=0)                   0.000    10.000    static         boxlambda_soc_inst/clkgen/ext_clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  static         boxlambda_soc_inst/clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    12.592    static         boxlambda_soc_inst/clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  static         boxlambda_soc_inst/clkgen/pll/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    static         boxlambda_soc_inst/clkgen/clk_100_unbuf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.461 r  static         boxlambda_soc_inst/clkgen/clk_100_bufg/O
                         net (fo=1, routed)           1.538     8.000    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/clk_100
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.083 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.625     9.708    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/main_clkout2
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.799 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/BUFG_2/O
                         net (fo=645, routed)         1.495    11.294    static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/sys_clk_2x
    SLICE_X59Y70         FDRE                                         r  static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/burst_fsm_rdata_reg[25]/C
                         clock pessimism             -0.383    10.912                     
                         clock uncertainty           -0.181    10.730                     
    SLICE_X59Y70         FDRE (Setup_fdre_C_D)        0.032    10.762    static           boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/burst_fsm_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         10.762                     
                         arrival time                         -10.479                     
  -------------------------------------------------------------------
                         slack                                  0.283                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/picorv_burst_fsm_instance/burst_reg_reg[5][13]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/burst_fsm_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout2 rise@0.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.231ns (33.623%)  route 0.456ns (66.377%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.144ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r                 
    E3                                                0.000     0.000 r  static         ext_clk_100 (IN)
                         net (fo=0)                   0.000     0.000    static         boxlambda_soc_inst/clkgen/ext_clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  static         boxlambda_soc_inst/clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.690    static         boxlambda_soc_inst/clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  static         boxlambda_soc_inst/clkgen/pll/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    static         boxlambda_soc_inst/clkgen/clk_100_unbuf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  static         boxlambda_soc_inst/clkgen/clk_100_bufg/O
                         net (fo=1, routed)           0.563    -0.549    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/clk_100
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.499 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     0.011    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/main_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.037 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/BUFG_1/O
                         net (fo=12609, routed)       0.552     0.588    static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/picorv_burst_fsm_instance/clk
    SLICE_X55Y78         FDRE                                         r  static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/picorv_burst_fsm_instance/burst_reg_reg[5][13]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X55Y78         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/picorv_burst_fsm_instance/burst_reg_reg[5][13]/Q
                         net (fo=1, routed)           0.112     0.842    static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/picorv_burst_fsm_instance/burst_reg_reg_n_0_[5][13]
    SLICE_X55Y76         LUT6 (Prop_lut6_I4_O)        0.045     0.887 r  static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/picorv_burst_fsm_instance/burst_fsm_rdata[13]_i_3/O
                         net (fo=1, routed)           0.344     1.230    static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/picorv_burst_fsm_instance/burst_fsm_rdata[13]_i_3_n_0
    SLICE_X61Y68         LUT6 (Prop_lut6_I1_O)        0.045     1.275 r  static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/picorv_burst_fsm_instance/burst_fsm_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000     1.275    static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/burst_fsm_rdata_xfer[13]
    SLICE_X61Y68         FDRE                                         r  static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/burst_fsm_rdata_reg[13]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock main_clkout2 rise edge)
                                                      0.000     0.000 r                 
    E3                                                0.000     0.000 r  static         ext_clk_100 (IN)
                         net (fo=0)                   0.000     0.000    static         boxlambda_soc_inst/clkgen/ext_clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  static         boxlambda_soc_inst/clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    static         boxlambda_soc_inst/clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  static         boxlambda_soc_inst/clkgen/pll/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    static         boxlambda_soc_inst/clkgen/clk_100_unbuf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  static         boxlambda_soc_inst/clkgen/clk_100_bufg/O
                         net (fo=1, routed)           0.833    -0.319    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/clk_100
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -0.266 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.556     0.289    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/main_clkout2
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.318 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/BUFG_2/O
                         net (fo=645, routed)         0.826     1.144    static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/sys_clk_2x
    SLICE_X61Y68         FDRE                                         r  static         boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/burst_fsm_rdata_reg[13]/C
                         clock pessimism             -0.233     0.911                     
                         clock uncertainty            0.181     1.092                     
    SLICE_X61Y68         FDRE (Hold_fdre_C_D)         0.092     1.184    static           boxlambda_soc_inst/GENERATE_PICORV_MODULE.picorv_dma_inst/burst_fsm_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.184                     
                         arrival time                           1.275                     
  -------------------------------------------------------------------
                         slack                                  0.091                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  main_clkout1
  To Clock:  main_clkout1

Setup :            0  Failing Endpoints,  Worst Slack        8.776ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.517ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.776ns  (required time - arrival time)
  Source:                 boxlambda_soc_inst/reset_ctrl_inst/ndm_reset_o_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            boxlambda_soc_inst/gpio_inst/sync_reg[3]/CLR
                            (recovery check against rising-edge clock main_clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (main_clkout1 rise@20.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        10.804ns  (logic 0.518ns (4.795%)  route 10.286ns (95.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.399ns = ( 21.399 - 20.000 ) 
    Source Clock Delay      (SCD):    1.134ns
    Clock Pessimism Removal (CPR):    -0.218ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r                 
    E3                                                0.000     0.000 r  static         ext_clk_100 (IN)
                         net (fo=0)                   0.000     0.000    static         boxlambda_soc_inst/clkgen/ext_clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  static         boxlambda_soc_inst/clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    static         boxlambda_soc_inst/clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  static         boxlambda_soc_inst/clkgen/pll/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    static         boxlambda_soc_inst/clkgen/clk_100_unbuf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  static         boxlambda_soc_inst/clkgen/clk_100_bufg/O
                         net (fo=1, routed)           1.659    -2.388    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/clk_100
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -2.300 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.704    -0.595    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/main_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.499 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/BUFG_1/O
                         net (fo=12609, routed)       1.633     1.134    static         boxlambda_soc_inst/reset_ctrl_inst/clk
    SLICE_X38Y87         FDRE                                         r  static         boxlambda_soc_inst/reset_ctrl_inst/ndm_reset_o_reg_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.518     1.652 f  static         boxlambda_soc_inst/reset_ctrl_inst/ndm_reset_o_reg_reg/Q
                         net (fo=3966, routed)       10.286    11.938    static         boxlambda_soc_inst/gpio_inst/ndm_reset_o
    SLICE_X0Y59          FDCE                                         f  static         boxlambda_soc_inst/gpio_inst/sync_reg[3]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock main_clkout1 rise edge)
                                                     20.000    20.000 r                 
    E3                                                0.000    20.000 r  static         ext_clk_100 (IN)
                         net (fo=0)                   0.000    20.000    static         boxlambda_soc_inst/clkgen/ext_clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  static         boxlambda_soc_inst/clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    22.592    static         boxlambda_soc_inst/clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  static         boxlambda_soc_inst/clkgen/pll/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    static         boxlambda_soc_inst/clkgen/clk_100_unbuf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    16.461 r  static         boxlambda_soc_inst/clkgen/clk_100_bufg/O
                         net (fo=1, routed)           1.538    18.000    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/clk_100
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.083 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.625    19.708    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/main_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    19.799 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/BUFG_1/O
                         net (fo=12609, routed)       1.600    21.399    static         boxlambda_soc_inst/gpio_inst/clk
    SLICE_X0Y59          FDCE                                         r  static         boxlambda_soc_inst/gpio_inst/sync_reg[3]/C
                         clock pessimism             -0.218    21.181                     
                         clock uncertainty           -0.062    21.119                     
    SLICE_X0Y59          FDCE (Recov_fdce_C_CLR)     -0.405    20.714    static           boxlambda_soc_inst/gpio_inst/sync_reg[3]
  -------------------------------------------------------------------
                         required time                         20.714                     
                         arrival time                         -11.938                     
  -------------------------------------------------------------------
                         slack                                  8.776                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 boxlambda_soc_inst/reset_ctrl_inst/ndm_reset_o_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][32]/CLR
                            (removal check against rising-edge clock main_clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout1 rise@0.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.164ns (19.770%)  route 0.666ns (80.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r                 
    E3                                                0.000     0.000 r  static         ext_clk_100 (IN)
                         net (fo=0)                   0.000     0.000    static         boxlambda_soc_inst/clkgen/ext_clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  static         boxlambda_soc_inst/clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.690    static         boxlambda_soc_inst/clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  static         boxlambda_soc_inst/clkgen/pll/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    static         boxlambda_soc_inst/clkgen/clk_100_unbuf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  static         boxlambda_soc_inst/clkgen/clk_100_bufg/O
                         net (fo=1, routed)           0.563    -0.549    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/clk_100
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.499 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     0.011    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/main_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.037 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/BUFG_1/O
                         net (fo=12609, routed)       0.563     0.599    static         boxlambda_soc_inst/reset_ctrl_inst/clk
    SLICE_X38Y87         FDRE                                         r  static         boxlambda_soc_inst/reset_ctrl_inst/ndm_reset_o_reg_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.164     0.763 f  static         boxlambda_soc_inst/reset_ctrl_inst/ndm_reset_o_reg_reg/Q
                         net (fo=3966, routed)        0.666     1.429    static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/id_stage_i/ndm_reset_o
    SLICE_X47Y48         FDCE                                         f  static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][32]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r                 
    E3                                                0.000     0.000 r  static         ext_clk_100 (IN)
                         net (fo=0)                   0.000     0.000    static         boxlambda_soc_inst/clkgen/ext_clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  static         boxlambda_soc_inst/clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    static         boxlambda_soc_inst/clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  static         boxlambda_soc_inst/clkgen/pll/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    static         boxlambda_soc_inst/clkgen/clk_100_unbuf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  static         boxlambda_soc_inst/clkgen/clk_100_bufg/O
                         net (fo=1, routed)           0.833    -0.319    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/clk_100
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.266 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.556     0.289    static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/main_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.318 r  static         boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/BUFG_1/O
                         net (fo=12609, routed)       0.033     0.351    static         boxlambda_soc_inst/wb_ibex_core/u_top/core_clock_gate_i/gen_xilinx.u_impl_xilinx/clk
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.380 r  static         boxlambda_soc_inst/wb_ibex_core/u_top/core_clock_gate_i/gen_xilinx.u_impl_xilinx/gen_gate.gen_bufgce.u_bufgce/O
                         net (fo=1011, routed)        0.906     1.286    static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/id_stage_i/CLK
    SLICE_X47Y48         FDCE                                         r  static         boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][32]/C
                         clock pessimism             -0.282     1.004                     
    SLICE_X47Y48         FDCE (Remov_fdce_C_CLR)     -0.092     0.912    static           boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][32]
  -------------------------------------------------------------------
                         required time                         -0.912                     
                         arrival time                           1.429                     
  -------------------------------------------------------------------
                         slack                                  0.517                     





