-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity MPSQ_get_acceptanceCorners is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read4 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read15 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read6 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read7 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read8 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read9 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read10 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read11 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read12 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read13 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read14 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read16 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read17 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read18 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read36 : IN STD_LOGIC_VECTOR (2 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of MPSQ_get_acceptanceCorners is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal add_ln248_fu_243_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal a_corner_min_V_1_fu_274_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln248_fu_249_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal b_corner_min_V_3_fu_298_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal c_corner_max_V_1_fu_322_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal d_corner_max_V_3_fu_346_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_reg_184 : STD_LOGIC_VECTOR (2 downto 0);
    signal d_corner_max_V_reg_195 : STD_LOGIC_VECTOR (31 downto 0);
    signal c_corner_max_V_reg_207 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_corner_min_V_reg_219 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_corner_min_V_reg_231 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln878_fu_254_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_fu_258_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln878_fu_268_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal b_corner_min_V_2_fu_282_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln878_10_fu_292_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_306_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln886_fu_316_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal d_corner_max_V_2_fu_330_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln886_8_fu_340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal icmp_ln874_1_fu_359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln874_fu_354_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln284_fu_364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln874_2_fu_374_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln874_3_fu_385_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_fu_390_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln289_fu_379_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_1_fu_400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln886_7_fu_410_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_9_fu_432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln301_fu_416_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln308_fu_454_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln301_1_fu_424_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_corner_min_V_1_fu_438_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal d_corner_max_V_1_fu_446_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln294_fu_396_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln874_fu_370_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln886_fu_406_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln308_fu_460_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component MPSQ_mux_42_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    mux_42_32_1_1_U3149 : component MPSQ_mux_42_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => p_read,
        din1 => p_read6,
        din2 => p_read10,
        din3 => p_read14,
        din4 => trunc_ln878_fu_254_p1,
        dout => tmp_fu_258_p6);

    mux_42_32_1_1_U3150 : component MPSQ_mux_42_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => p_read1,
        din1 => p_read7,
        din2 => p_read11,
        din3 => p_read16,
        din4 => trunc_ln878_fu_254_p1,
        dout => b_corner_min_V_2_fu_282_p6);

    mux_42_32_1_1_U3151 : component MPSQ_mux_42_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => p_read2,
        din1 => p_read8,
        din2 => p_read12,
        din3 => p_read17,
        din4 => trunc_ln878_fu_254_p1,
        dout => tmp_s_fu_306_p6);

    mux_42_32_1_1_U3152 : component MPSQ_mux_42_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => p_read3,
        din1 => p_read9,
        din2 => p_read13,
        din3 => p_read18,
        din4 => trunc_ln878_fu_254_p1,
        dout => d_corner_max_V_2_fu_330_p6);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    a_corner_min_V_reg_231_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln248_fu_249_p2 = ap_const_lv1_0))) then 
                a_corner_min_V_reg_231 <= a_corner_min_V_1_fu_274_p3;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                a_corner_min_V_reg_231 <= ap_const_lv32_FFFFFFFF;
            end if; 
        end if;
    end process;

    b_corner_min_V_reg_219_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln248_fu_249_p2 = ap_const_lv1_0))) then 
                b_corner_min_V_reg_219 <= b_corner_min_V_3_fu_298_p3;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                b_corner_min_V_reg_219 <= ap_const_lv32_FFFFFFFF;
            end if; 
        end if;
    end process;

    c_corner_max_V_reg_207_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln248_fu_249_p2 = ap_const_lv1_0))) then 
                c_corner_max_V_reg_207 <= c_corner_max_V_1_fu_322_p3;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                c_corner_max_V_reg_207 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    d_corner_max_V_reg_195_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln248_fu_249_p2 = ap_const_lv1_0))) then 
                d_corner_max_V_reg_195 <= d_corner_max_V_3_fu_346_p3;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                d_corner_max_V_reg_195 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    i_reg_184_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln248_fu_249_p2 = ap_const_lv1_0))) then 
                i_reg_184 <= add_ln248_fu_243_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_reg_184 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln248_fu_249_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln248_fu_249_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    a_corner_min_V_1_fu_274_p3 <= 
        tmp_fu_258_p6 when (icmp_ln878_fu_268_p2(0) = '1') else 
        a_corner_min_V_reg_231;
    add_ln248_fu_243_p2 <= std_logic_vector(unsigned(i_reg_184) + unsigned(ap_const_lv3_1));
    and_ln284_fu_364_p2 <= (icmp_ln874_fu_354_p2 and icmp_ln874_1_fu_359_p2);
    and_ln289_fu_379_p2 <= (icmp_ln874_2_fu_374_p2 and and_ln284_fu_364_p2);
    and_ln294_1_fu_400_p2 <= (icmp_ln874_3_fu_385_p2 and and_ln289_fu_379_p2);
    and_ln294_fu_390_p2 <= (icmp_ln874_3_fu_385_p2 and icmp_ln874_2_fu_374_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= p_read4;
    ap_return_1 <= select_ln301_1_fu_424_p3;
    ap_return_10 <= zext_ln886_fu_406_p1;
    ap_return_11 <= zext_ln308_fu_460_p1;
    ap_return_2 <= p_read15;
    ap_return_3 <= b_corner_min_V_1_fu_438_p3;
    ap_return_4 <= p_read4;
    ap_return_5 <= select_ln301_fu_416_p3;
    ap_return_6 <= p_read15;
    ap_return_7 <= d_corner_max_V_1_fu_446_p3;
    ap_return_8 <= zext_ln294_fu_396_p1;
    ap_return_9 <= zext_ln874_fu_370_p1;
    b_corner_min_V_1_fu_438_p3 <= 
        select_ln301_fu_416_p3 when (icmp_ln878_9_fu_432_p2(0) = '1') else 
        b_corner_min_V_reg_219;
    b_corner_min_V_3_fu_298_p3 <= 
        b_corner_min_V_2_fu_282_p6 when (icmp_ln878_10_fu_292_p2(0) = '1') else 
        b_corner_min_V_reg_219;
    c_corner_max_V_1_fu_322_p3 <= 
        tmp_s_fu_306_p6 when (icmp_ln886_fu_316_p2(0) = '1') else 
        c_corner_max_V_reg_207;
    d_corner_max_V_1_fu_446_p3 <= 
        select_ln301_fu_416_p3 when (icmp_ln878_9_fu_432_p2(0) = '1') else 
        d_corner_max_V_reg_195;
    d_corner_max_V_3_fu_346_p3 <= 
        d_corner_max_V_2_fu_330_p6 when (icmp_ln886_8_fu_340_p2(0) = '1') else 
        d_corner_max_V_reg_195;
    icmp_ln248_fu_249_p2 <= "1" when (i_reg_184 = p_read36) else "0";
    icmp_ln874_1_fu_359_p2 <= "1" when (b_corner_min_V_reg_219 = p_read16) else "0";
    icmp_ln874_2_fu_374_p2 <= "1" when (c_corner_max_V_reg_207 = p_read17) else "0";
    icmp_ln874_3_fu_385_p2 <= "1" when (d_corner_max_V_reg_195 = p_read18) else "0";
    icmp_ln874_fu_354_p2 <= "1" when (a_corner_min_V_reg_231 = p_read14) else "0";
    icmp_ln878_10_fu_292_p2 <= "1" when (signed(b_corner_min_V_2_fu_282_p6) < signed(b_corner_min_V_reg_219)) else "0";
    icmp_ln878_9_fu_432_p2 <= "1" when (signed(b_corner_min_V_reg_219) < signed(d_corner_max_V_reg_195)) else "0";
    icmp_ln878_fu_268_p2 <= "1" when (signed(tmp_fu_258_p6) < signed(a_corner_min_V_reg_231)) else "0";
    icmp_ln886_7_fu_410_p2 <= "1" when (signed(c_corner_max_V_reg_207) > signed(a_corner_min_V_reg_231)) else "0";
    icmp_ln886_8_fu_340_p2 <= "1" when (signed(d_corner_max_V_2_fu_330_p6) > signed(d_corner_max_V_reg_195)) else "0";
    icmp_ln886_fu_316_p2 <= "1" when (signed(tmp_s_fu_306_p6) > signed(c_corner_max_V_reg_207)) else "0";
    or_ln308_fu_454_p2 <= (icmp_ln886_7_fu_410_p2 or icmp_ln878_9_fu_432_p2);
    select_ln301_1_fu_424_p3 <= 
        b_corner_min_V_reg_219 when (icmp_ln886_7_fu_410_p2(0) = '1') else 
        a_corner_min_V_reg_231;
    select_ln301_fu_416_p3 <= 
        b_corner_min_V_reg_219 when (icmp_ln886_7_fu_410_p2(0) = '1') else 
        c_corner_max_V_reg_207;
    trunc_ln878_fu_254_p1 <= i_reg_184(2 - 1 downto 0);
    zext_ln294_fu_396_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln294_fu_390_p2),32));
    zext_ln308_fu_460_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln308_fu_454_p2),32));
    zext_ln874_fu_370_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln284_fu_364_p2),32));
    zext_ln886_fu_406_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln294_1_fu_400_p2),32));
end behav;
