
uml_state_machine_state_handler_t.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005624  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000194  080057d4  080057d4  000157d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005968  08005968  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  08005968  08005968  00015968  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005970  08005970  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005970  08005970  00015970  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005974  08005974  00015974  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08005978  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000020c  20000068  080059e0  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000274  080059e0  00020274  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d4cb  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002267  00000000  00000000  0002d5a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000b00  00000000  00000000  0002f810  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000085f  00000000  00000000  00030310  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00029c3f  00000000  00000000  00030b6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d350  00000000  00000000  0005a7ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000fa09e  00000000  00000000  00067afe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003508  00000000  00000000  00161b9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  001650a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000068 	.word	0x20000068
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080057bc 	.word	0x080057bc

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	080057bc 	.word	0x080057bc

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002a4:	f000 b970 	b.w	8000588 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	460d      	mov	r5, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	460f      	mov	r7, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4694      	mov	ip, r2
 80002d4:	d965      	bls.n	80003a2 <__udivmoddi4+0xe2>
 80002d6:	fab2 f382 	clz	r3, r2
 80002da:	b143      	cbz	r3, 80002ee <__udivmoddi4+0x2e>
 80002dc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002e0:	f1c3 0220 	rsb	r2, r3, #32
 80002e4:	409f      	lsls	r7, r3
 80002e6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ea:	4317      	orrs	r7, r2
 80002ec:	409c      	lsls	r4, r3
 80002ee:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002f2:	fa1f f58c 	uxth.w	r5, ip
 80002f6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002fa:	0c22      	lsrs	r2, r4, #16
 80002fc:	fb0e 7711 	mls	r7, lr, r1, r7
 8000300:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000304:	fb01 f005 	mul.w	r0, r1, r5
 8000308:	4290      	cmp	r0, r2
 800030a:	d90a      	bls.n	8000322 <__udivmoddi4+0x62>
 800030c:	eb1c 0202 	adds.w	r2, ip, r2
 8000310:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000314:	f080 811c 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000318:	4290      	cmp	r0, r2
 800031a:	f240 8119 	bls.w	8000550 <__udivmoddi4+0x290>
 800031e:	3902      	subs	r1, #2
 8000320:	4462      	add	r2, ip
 8000322:	1a12      	subs	r2, r2, r0
 8000324:	b2a4      	uxth	r4, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000332:	fb00 f505 	mul.w	r5, r0, r5
 8000336:	42a5      	cmp	r5, r4
 8000338:	d90a      	bls.n	8000350 <__udivmoddi4+0x90>
 800033a:	eb1c 0404 	adds.w	r4, ip, r4
 800033e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000342:	f080 8107 	bcs.w	8000554 <__udivmoddi4+0x294>
 8000346:	42a5      	cmp	r5, r4
 8000348:	f240 8104 	bls.w	8000554 <__udivmoddi4+0x294>
 800034c:	4464      	add	r4, ip
 800034e:	3802      	subs	r0, #2
 8000350:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000354:	1b64      	subs	r4, r4, r5
 8000356:	2100      	movs	r1, #0
 8000358:	b11e      	cbz	r6, 8000362 <__udivmoddi4+0xa2>
 800035a:	40dc      	lsrs	r4, r3
 800035c:	2300      	movs	r3, #0
 800035e:	e9c6 4300 	strd	r4, r3, [r6]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d908      	bls.n	800037c <__udivmoddi4+0xbc>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80ed 	beq.w	800054a <__udivmoddi4+0x28a>
 8000370:	2100      	movs	r1, #0
 8000372:	e9c6 0500 	strd	r0, r5, [r6]
 8000376:	4608      	mov	r0, r1
 8000378:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037c:	fab3 f183 	clz	r1, r3
 8000380:	2900      	cmp	r1, #0
 8000382:	d149      	bne.n	8000418 <__udivmoddi4+0x158>
 8000384:	42ab      	cmp	r3, r5
 8000386:	d302      	bcc.n	800038e <__udivmoddi4+0xce>
 8000388:	4282      	cmp	r2, r0
 800038a:	f200 80f8 	bhi.w	800057e <__udivmoddi4+0x2be>
 800038e:	1a84      	subs	r4, r0, r2
 8000390:	eb65 0203 	sbc.w	r2, r5, r3
 8000394:	2001      	movs	r0, #1
 8000396:	4617      	mov	r7, r2
 8000398:	2e00      	cmp	r6, #0
 800039a:	d0e2      	beq.n	8000362 <__udivmoddi4+0xa2>
 800039c:	e9c6 4700 	strd	r4, r7, [r6]
 80003a0:	e7df      	b.n	8000362 <__udivmoddi4+0xa2>
 80003a2:	b902      	cbnz	r2, 80003a6 <__udivmoddi4+0xe6>
 80003a4:	deff      	udf	#255	; 0xff
 80003a6:	fab2 f382 	clz	r3, r2
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	f040 8090 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b0:	1a8a      	subs	r2, r1, r2
 80003b2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003b6:	fa1f fe8c 	uxth.w	lr, ip
 80003ba:	2101      	movs	r1, #1
 80003bc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003c0:	fb07 2015 	mls	r0, r7, r5, r2
 80003c4:	0c22      	lsrs	r2, r4, #16
 80003c6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ca:	fb0e f005 	mul.w	r0, lr, r5
 80003ce:	4290      	cmp	r0, r2
 80003d0:	d908      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d2:	eb1c 0202 	adds.w	r2, ip, r2
 80003d6:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4290      	cmp	r0, r2
 80003de:	f200 80cb 	bhi.w	8000578 <__udivmoddi4+0x2b8>
 80003e2:	4645      	mov	r5, r8
 80003e4:	1a12      	subs	r2, r2, r0
 80003e6:	b2a4      	uxth	r4, r4
 80003e8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003ec:	fb07 2210 	mls	r2, r7, r0, r2
 80003f0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003f4:	fb0e fe00 	mul.w	lr, lr, r0
 80003f8:	45a6      	cmp	lr, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x14e>
 80003fc:	eb1c 0404 	adds.w	r4, ip, r4
 8000400:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x14c>
 8000406:	45a6      	cmp	lr, r4
 8000408:	f200 80bb 	bhi.w	8000582 <__udivmoddi4+0x2c2>
 800040c:	4610      	mov	r0, r2
 800040e:	eba4 040e 	sub.w	r4, r4, lr
 8000412:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000416:	e79f      	b.n	8000358 <__udivmoddi4+0x98>
 8000418:	f1c1 0720 	rsb	r7, r1, #32
 800041c:	408b      	lsls	r3, r1
 800041e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000422:	ea4c 0c03 	orr.w	ip, ip, r3
 8000426:	fa05 f401 	lsl.w	r4, r5, r1
 800042a:	fa20 f307 	lsr.w	r3, r0, r7
 800042e:	40fd      	lsrs	r5, r7
 8000430:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000434:	4323      	orrs	r3, r4
 8000436:	fbb5 f8f9 	udiv	r8, r5, r9
 800043a:	fa1f fe8c 	uxth.w	lr, ip
 800043e:	fb09 5518 	mls	r5, r9, r8, r5
 8000442:	0c1c      	lsrs	r4, r3, #16
 8000444:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000448:	fb08 f50e 	mul.w	r5, r8, lr
 800044c:	42a5      	cmp	r5, r4
 800044e:	fa02 f201 	lsl.w	r2, r2, r1
 8000452:	fa00 f001 	lsl.w	r0, r0, r1
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1c 0404 	adds.w	r4, ip, r4
 800045c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000460:	f080 8088 	bcs.w	8000574 <__udivmoddi4+0x2b4>
 8000464:	42a5      	cmp	r5, r4
 8000466:	f240 8085 	bls.w	8000574 <__udivmoddi4+0x2b4>
 800046a:	f1a8 0802 	sub.w	r8, r8, #2
 800046e:	4464      	add	r4, ip
 8000470:	1b64      	subs	r4, r4, r5
 8000472:	b29d      	uxth	r5, r3
 8000474:	fbb4 f3f9 	udiv	r3, r4, r9
 8000478:	fb09 4413 	mls	r4, r9, r3, r4
 800047c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000480:	fb03 fe0e 	mul.w	lr, r3, lr
 8000484:	45a6      	cmp	lr, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1c 0404 	adds.w	r4, ip, r4
 800048c:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000490:	d26c      	bcs.n	800056c <__udivmoddi4+0x2ac>
 8000492:	45a6      	cmp	lr, r4
 8000494:	d96a      	bls.n	800056c <__udivmoddi4+0x2ac>
 8000496:	3b02      	subs	r3, #2
 8000498:	4464      	add	r4, ip
 800049a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800049e:	fba3 9502 	umull	r9, r5, r3, r2
 80004a2:	eba4 040e 	sub.w	r4, r4, lr
 80004a6:	42ac      	cmp	r4, r5
 80004a8:	46c8      	mov	r8, r9
 80004aa:	46ae      	mov	lr, r5
 80004ac:	d356      	bcc.n	800055c <__udivmoddi4+0x29c>
 80004ae:	d053      	beq.n	8000558 <__udivmoddi4+0x298>
 80004b0:	b156      	cbz	r6, 80004c8 <__udivmoddi4+0x208>
 80004b2:	ebb0 0208 	subs.w	r2, r0, r8
 80004b6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ba:	fa04 f707 	lsl.w	r7, r4, r7
 80004be:	40ca      	lsrs	r2, r1
 80004c0:	40cc      	lsrs	r4, r1
 80004c2:	4317      	orrs	r7, r2
 80004c4:	e9c6 7400 	strd	r7, r4, [r6]
 80004c8:	4618      	mov	r0, r3
 80004ca:	2100      	movs	r1, #0
 80004cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004d0:	f1c3 0120 	rsb	r1, r3, #32
 80004d4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004d8:	fa20 f201 	lsr.w	r2, r0, r1
 80004dc:	fa25 f101 	lsr.w	r1, r5, r1
 80004e0:	409d      	lsls	r5, r3
 80004e2:	432a      	orrs	r2, r5
 80004e4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e8:	fa1f fe8c 	uxth.w	lr, ip
 80004ec:	fbb1 f0f7 	udiv	r0, r1, r7
 80004f0:	fb07 1510 	mls	r5, r7, r0, r1
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004fa:	fb00 f50e 	mul.w	r5, r0, lr
 80004fe:	428d      	cmp	r5, r1
 8000500:	fa04 f403 	lsl.w	r4, r4, r3
 8000504:	d908      	bls.n	8000518 <__udivmoddi4+0x258>
 8000506:	eb1c 0101 	adds.w	r1, ip, r1
 800050a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800050e:	d22f      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000510:	428d      	cmp	r5, r1
 8000512:	d92d      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000514:	3802      	subs	r0, #2
 8000516:	4461      	add	r1, ip
 8000518:	1b49      	subs	r1, r1, r5
 800051a:	b292      	uxth	r2, r2
 800051c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000520:	fb07 1115 	mls	r1, r7, r5, r1
 8000524:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000528:	fb05 f10e 	mul.w	r1, r5, lr
 800052c:	4291      	cmp	r1, r2
 800052e:	d908      	bls.n	8000542 <__udivmoddi4+0x282>
 8000530:	eb1c 0202 	adds.w	r2, ip, r2
 8000534:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000538:	d216      	bcs.n	8000568 <__udivmoddi4+0x2a8>
 800053a:	4291      	cmp	r1, r2
 800053c:	d914      	bls.n	8000568 <__udivmoddi4+0x2a8>
 800053e:	3d02      	subs	r5, #2
 8000540:	4462      	add	r2, ip
 8000542:	1a52      	subs	r2, r2, r1
 8000544:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000548:	e738      	b.n	80003bc <__udivmoddi4+0xfc>
 800054a:	4631      	mov	r1, r6
 800054c:	4630      	mov	r0, r6
 800054e:	e708      	b.n	8000362 <__udivmoddi4+0xa2>
 8000550:	4639      	mov	r1, r7
 8000552:	e6e6      	b.n	8000322 <__udivmoddi4+0x62>
 8000554:	4610      	mov	r0, r2
 8000556:	e6fb      	b.n	8000350 <__udivmoddi4+0x90>
 8000558:	4548      	cmp	r0, r9
 800055a:	d2a9      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 800055c:	ebb9 0802 	subs.w	r8, r9, r2
 8000560:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000564:	3b01      	subs	r3, #1
 8000566:	e7a3      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000568:	4645      	mov	r5, r8
 800056a:	e7ea      	b.n	8000542 <__udivmoddi4+0x282>
 800056c:	462b      	mov	r3, r5
 800056e:	e794      	b.n	800049a <__udivmoddi4+0x1da>
 8000570:	4640      	mov	r0, r8
 8000572:	e7d1      	b.n	8000518 <__udivmoddi4+0x258>
 8000574:	46d0      	mov	r8, sl
 8000576:	e77b      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000578:	3d02      	subs	r5, #2
 800057a:	4462      	add	r2, ip
 800057c:	e732      	b.n	80003e4 <__udivmoddi4+0x124>
 800057e:	4608      	mov	r0, r1
 8000580:	e70a      	b.n	8000398 <__udivmoddi4+0xd8>
 8000582:	4464      	add	r4, ip
 8000584:	3802      	subs	r0, #2
 8000586:	e742      	b.n	800040e <__udivmoddi4+0x14e>

08000588 <__aeabi_idiv0>:
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop

0800058c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b084      	sub	sp, #16
 8000590:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000592:	f000 fcaa 	bl	8000eea <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000596:	f000 f86d 	bl	8000674 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800059a:	f000 f8e9 	bl	8000770 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 800059e:	f000 f8bb 	bl	8000718 <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */
  protimer_init(&protimer);
 80005a2:	4830      	ldr	r0, [pc, #192]	; (8000664 <main+0xd8>)
 80005a4:	f000 f948 	bl	8000838 <protimer_init>

  HAL_UART_Receive_IT(&hlpuart1, &rx_data, 1);
 80005a8:	2201      	movs	r2, #1
 80005aa:	492f      	ldr	r1, [pc, #188]	; (8000668 <main+0xdc>)
 80005ac:	482f      	ldr	r0, [pc, #188]	; (800066c <main+0xe0>)
 80005ae:	f002 fcab 	bl	8002f08 <HAL_UART_Receive_IT>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  if (flag)
 80005b2:	4b2f      	ldr	r3, [pc, #188]	; (8000670 <main+0xe4>)
 80005b4:	781b      	ldrb	r3, [r3, #0]
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d033      	beq.n	8000622 <main+0x96>
	  {
	    event_t evt;
	    switch (rx_data)
 80005ba:	4b2b      	ldr	r3, [pc, #172]	; (8000668 <main+0xdc>)
 80005bc:	781b      	ldrb	r3, [r3, #0]
 80005be:	3b31      	subs	r3, #49	; 0x31
 80005c0:	2b03      	cmp	r3, #3
 80005c2:	d817      	bhi.n	80005f4 <main+0x68>
 80005c4:	a201      	add	r2, pc, #4	; (adr r2, 80005cc <main+0x40>)
 80005c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005ca:	bf00      	nop
 80005cc:	080005dd 	.word	0x080005dd
 80005d0:	080005e3 	.word	0x080005e3
 80005d4:	080005e9 	.word	0x080005e9
 80005d8:	080005ef 	.word	0x080005ef
	    {
	    case '1':
	      evt.sig = INC_TIME;
 80005dc:	2300      	movs	r3, #0
 80005de:	723b      	strb	r3, [r7, #8]
	      break;
 80005e0:	e011      	b.n	8000606 <main+0x7a>
	    case '2':
	      evt.sig = DEC_TIME;
 80005e2:	2301      	movs	r3, #1
 80005e4:	723b      	strb	r3, [r7, #8]
	      break;
 80005e6:	e00e      	b.n	8000606 <main+0x7a>
	    case '3':
	      evt.sig = START_PAUSE;
 80005e8:	2303      	movs	r3, #3
 80005ea:	723b      	strb	r3, [r7, #8]
	      break;
 80005ec:	e00b      	b.n	8000606 <main+0x7a>
//	    case '4':
//	      evt.sig = TIME_TICK;
//	      break;
	    case '4':
	      evt.sig = ABRT;
 80005ee:	2304      	movs	r3, #4
 80005f0:	723b      	strb	r3, [r7, #8]
	      break;
 80005f2:	e008      	b.n	8000606 <main+0x7a>
	    default:
	      HAL_UART_Receive_IT(&hlpuart1, &rx_data, 1);
 80005f4:	2201      	movs	r2, #1
 80005f6:	491c      	ldr	r1, [pc, #112]	; (8000668 <main+0xdc>)
 80005f8:	481c      	ldr	r0, [pc, #112]	; (800066c <main+0xe0>)
 80005fa:	f002 fc85 	bl	8002f08 <HAL_UART_Receive_IT>
	      flag = 0;
 80005fe:	4b1c      	ldr	r3, [pc, #112]	; (8000670 <main+0xe4>)
 8000600:	2200      	movs	r2, #0
 8000602:	701a      	strb	r2, [r3, #0]
 8000604:	e7d5      	b.n	80005b2 <main+0x26>
	      continue;
	    }

	    flag = 0;
 8000606:	4b1a      	ldr	r3, [pc, #104]	; (8000670 <main+0xe4>)
 8000608:	2200      	movs	r2, #0
 800060a:	701a      	strb	r2, [r3, #0]

	    // Dispatch the event to the state machine
	    protimer_event_dispatcher(&protimer, &evt);
 800060c:	f107 0308 	add.w	r3, r7, #8
 8000610:	4619      	mov	r1, r3
 8000612:	4814      	ldr	r0, [pc, #80]	; (8000664 <main+0xd8>)
 8000614:	f000 f8c4 	bl	80007a0 <protimer_event_dispatcher>

	    // Restart UART receive interrupt
	    HAL_UART_Receive_IT(&hlpuart1, &rx_data, 1);
 8000618:	2201      	movs	r2, #1
 800061a:	4913      	ldr	r1, [pc, #76]	; (8000668 <main+0xdc>)
 800061c:	4813      	ldr	r0, [pc, #76]	; (800066c <main+0xe0>)
 800061e:	f002 fc73 	bl	8002f08 <HAL_UART_Receive_IT>
	  }

	  // Simulate timer tick every 100ms

	  uint32_t currentTick = millis();
 8000622:	f000 f8fd 	bl	8000820 <millis>
 8000626:	4603      	mov	r3, r0
 8000628:	60fb      	str	r3, [r7, #12]
	  if (millis() - currentTick >= 100)
 800062a:	f000 f8f9 	bl	8000820 <millis>
 800062e:	4603      	mov	r3, r0
 8000630:	461a      	mov	r2, r3
 8000632:	68fb      	ldr	r3, [r7, #12]
 8000634:	1ad3      	subs	r3, r2, r3
 8000636:	2b63      	cmp	r3, #99	; 0x63
 8000638:	d9bb      	bls.n	80005b2 <main+0x26>
	  {
		currentTick = millis();
 800063a:	f000 f8f1 	bl	8000820 <millis>
 800063e:	4603      	mov	r3, r0
 8000640:	60fb      	str	r3, [r7, #12]
	    protimer_tick_event_t te;
	    te.super.sig = TIME_TICK;
 8000642:	2302      	movs	r3, #2
 8000644:	713b      	strb	r3, [r7, #4]
	    if(++te.ss > 10) te.ss = 1;
 8000646:	797b      	ldrb	r3, [r7, #5]
 8000648:	3301      	adds	r3, #1
 800064a:	b2db      	uxtb	r3, r3
 800064c:	717b      	strb	r3, [r7, #5]
 800064e:	797b      	ldrb	r3, [r7, #5]
 8000650:	2b0a      	cmp	r3, #10
 8000652:	d901      	bls.n	8000658 <main+0xcc>
 8000654:	2301      	movs	r3, #1
 8000656:	717b      	strb	r3, [r7, #5]
	    protimer_event_dispatcher(&protimer, &te.super);
 8000658:	1d3b      	adds	r3, r7, #4
 800065a:	4619      	mov	r1, r3
 800065c:	4801      	ldr	r0, [pc, #4]	; (8000664 <main+0xd8>)
 800065e:	f000 f89f 	bl	80007a0 <protimer_event_dispatcher>
  {
 8000662:	e7a6      	b.n	80005b2 <main+0x26>
 8000664:	2000010c 	.word	0x2000010c
 8000668:	2000011c 	.word	0x2000011c
 800066c:	20000084 	.word	0x20000084
 8000670:	2000011d 	.word	0x2000011d

08000674 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b096      	sub	sp, #88	; 0x58
 8000678:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800067a:	f107 0314 	add.w	r3, r7, #20
 800067e:	2244      	movs	r2, #68	; 0x44
 8000680:	2100      	movs	r1, #0
 8000682:	4618      	mov	r0, r3
 8000684:	f004 f958 	bl	8004938 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000688:	463b      	mov	r3, r7
 800068a:	2200      	movs	r2, #0
 800068c:	601a      	str	r2, [r3, #0]
 800068e:	605a      	str	r2, [r3, #4]
 8000690:	609a      	str	r2, [r3, #8]
 8000692:	60da      	str	r2, [r3, #12]
 8000694:	611a      	str	r2, [r3, #16]

  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000696:	f44f 7000 	mov.w	r0, #512	; 0x200
 800069a:	f000 ffef 	bl	800167c <HAL_PWREx_ControlVoltageScaling>
 800069e:	4603      	mov	r3, r0
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d001      	beq.n	80006a8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80006a4:	f000 f8c3 	bl	800082e <Error_Handler>
  }

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006a8:	2302      	movs	r3, #2
 80006aa:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006ac:	f44f 7380 	mov.w	r3, #256	; 0x100
 80006b0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006b2:	2340      	movs	r3, #64	; 0x40
 80006b4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006b6:	2302      	movs	r3, #2
 80006b8:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006ba:	2302      	movs	r3, #2
 80006bc:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80006be:	2301      	movs	r3, #1
 80006c0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80006c2:	230a      	movs	r3, #10
 80006c4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006c6:	2302      	movs	r3, #2
 80006c8:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006ca:	2302      	movs	r3, #2
 80006cc:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006ce:	2302      	movs	r3, #2
 80006d0:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006d2:	f107 0314 	add.w	r3, r7, #20
 80006d6:	4618      	mov	r0, r3
 80006d8:	f001 f836 	bl	8001748 <HAL_RCC_OscConfig>
 80006dc:	4603      	mov	r3, r0
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d001      	beq.n	80006e6 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80006e2:	f000 f8a4 	bl	800082e <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006e6:	230f      	movs	r3, #15
 80006e8:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006ea:	2303      	movs	r3, #3
 80006ec:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006ee:	2300      	movs	r3, #0
 80006f0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80006f6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006f8:	2300      	movs	r3, #0
 80006fa:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80006fc:	463b      	mov	r3, r7
 80006fe:	2104      	movs	r1, #4
 8000700:	4618      	mov	r0, r3
 8000702:	f001 fc3b 	bl	8001f7c <HAL_RCC_ClockConfig>
 8000706:	4603      	mov	r3, r0
 8000708:	2b00      	cmp	r3, #0
 800070a:	d001      	beq.n	8000710 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 800070c:	f000 f88f 	bl	800082e <Error_Handler>
  }
}
 8000710:	bf00      	nop
 8000712:	3758      	adds	r7, #88	; 0x58
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}

08000718 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	af00      	add	r7, sp, #0
  hlpuart1.Instance = LPUART1;
 800071c:	4b12      	ldr	r3, [pc, #72]	; (8000768 <MX_LPUART1_UART_Init+0x50>)
 800071e:	4a13      	ldr	r2, [pc, #76]	; (800076c <MX_LPUART1_UART_Init+0x54>)
 8000720:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8000722:	4b11      	ldr	r3, [pc, #68]	; (8000768 <MX_LPUART1_UART_Init+0x50>)
 8000724:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000728:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800072a:	4b0f      	ldr	r3, [pc, #60]	; (8000768 <MX_LPUART1_UART_Init+0x50>)
 800072c:	2200      	movs	r2, #0
 800072e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000730:	4b0d      	ldr	r3, [pc, #52]	; (8000768 <MX_LPUART1_UART_Init+0x50>)
 8000732:	2200      	movs	r2, #0
 8000734:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000736:	4b0c      	ldr	r3, [pc, #48]	; (8000768 <MX_LPUART1_UART_Init+0x50>)
 8000738:	2200      	movs	r2, #0
 800073a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800073c:	4b0a      	ldr	r3, [pc, #40]	; (8000768 <MX_LPUART1_UART_Init+0x50>)
 800073e:	220c      	movs	r2, #12
 8000740:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000742:	4b09      	ldr	r3, [pc, #36]	; (8000768 <MX_LPUART1_UART_Init+0x50>)
 8000744:	2200      	movs	r2, #0
 8000746:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000748:	4b07      	ldr	r3, [pc, #28]	; (8000768 <MX_LPUART1_UART_Init+0x50>)
 800074a:	2200      	movs	r2, #0
 800074c:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800074e:	4b06      	ldr	r3, [pc, #24]	; (8000768 <MX_LPUART1_UART_Init+0x50>)
 8000750:	2200      	movs	r2, #0
 8000752:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000754:	4804      	ldr	r0, [pc, #16]	; (8000768 <MX_LPUART1_UART_Init+0x50>)
 8000756:	f002 faff 	bl	8002d58 <HAL_UART_Init>
 800075a:	4603      	mov	r3, r0
 800075c:	2b00      	cmp	r3, #0
 800075e:	d001      	beq.n	8000764 <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 8000760:	f000 f865 	bl	800082e <Error_Handler>
  }
}
 8000764:	bf00      	nop
 8000766:	bd80      	pop	{r7, pc}
 8000768:	20000084 	.word	0x20000084
 800076c:	40008000 	.word	0x40008000

08000770 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b082      	sub	sp, #8
 8000774:	af00      	add	r7, sp, #0
  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000776:	4b09      	ldr	r3, [pc, #36]	; (800079c <MX_GPIO_Init+0x2c>)
 8000778:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800077a:	4a08      	ldr	r2, [pc, #32]	; (800079c <MX_GPIO_Init+0x2c>)
 800077c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000780:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000782:	4b06      	ldr	r3, [pc, #24]	; (800079c <MX_GPIO_Init+0x2c>)
 8000784:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000786:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800078a:	607b      	str	r3, [r7, #4]
 800078c:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 800078e:	f000 ffcb 	bl	8001728 <HAL_PWREx_EnableVddIO2>
}
 8000792:	bf00      	nop
 8000794:	3708      	adds	r7, #8
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}
 800079a:	bf00      	nop
 800079c:	40021000 	.word	0x40021000

080007a0 <protimer_event_dispatcher>:

/* USER CODE BEGIN 4 */
static event_status_t protimer_event_dispatcher(protimer_t *const mobj,event_t const *const e){
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b086      	sub	sp, #24
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
 80007a8:	6039      	str	r1, [r7, #0]

  event_status_t status;
  protimer_state_t source, target;

  source = mobj->active_state;
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	68db      	ldr	r3, [r3, #12]
 80007ae:	617b      	str	r3, [r7, #20]
  status = (*mobj->active_state)(mobj,e);
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	68db      	ldr	r3, [r3, #12]
 80007b4:	6839      	ldr	r1, [r7, #0]
 80007b6:	6878      	ldr	r0, [r7, #4]
 80007b8:	4798      	blx	r3
 80007ba:	4603      	mov	r3, r0
 80007bc:	74fb      	strb	r3, [r7, #19]

  if(status == EVENT_TRANSITION){
 80007be:	7cfb      	ldrb	r3, [r7, #19]
 80007c0:	2b02      	cmp	r3, #2
 80007c2:	d112      	bne.n	80007ea <protimer_event_dispatcher+0x4a>
    target = mobj->active_state;
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	68db      	ldr	r3, [r3, #12]
 80007c8:	60fb      	str	r3, [r7, #12]
    event_t ee;
    //1. run the exit action for the source state
    ee.sig = EXIT;
 80007ca:	2306      	movs	r3, #6
 80007cc:	723b      	strb	r3, [r7, #8]
   (*source)(mobj,&ee);
 80007ce:	f107 0208 	add.w	r2, r7, #8
 80007d2:	697b      	ldr	r3, [r7, #20]
 80007d4:	4611      	mov	r1, r2
 80007d6:	6878      	ldr	r0, [r7, #4]
 80007d8:	4798      	blx	r3

    //2. run the entry action for the target state
    ee.sig = ENTRY;
 80007da:	2305      	movs	r3, #5
 80007dc:	723b      	strb	r3, [r7, #8]
    (*target)(mobj,&ee);
 80007de:	f107 0208 	add.w	r2, r7, #8
 80007e2:	68fb      	ldr	r3, [r7, #12]
 80007e4:	4611      	mov	r1, r2
 80007e6:	6878      	ldr	r0, [r7, #4]
 80007e8:	4798      	blx	r3
  }

}
 80007ea:	bf00      	nop
 80007ec:	4618      	mov	r0, r3
 80007ee:	3718      	adds	r7, #24
 80007f0:	46bd      	mov	sp, r7
 80007f2:	bd80      	pop	{r7, pc}

080007f4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80007f4:	b480      	push	{r7}
 80007f6:	b083      	sub	sp, #12
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
    if (huart->Instance == LPUART1)
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	4a05      	ldr	r2, [pc, #20]	; (8000818 <HAL_UART_RxCpltCallback+0x24>)
 8000802:	4293      	cmp	r3, r2
 8000804:	d102      	bne.n	800080c <HAL_UART_RxCpltCallback+0x18>
    {
        flag = 1;
 8000806:	4b05      	ldr	r3, [pc, #20]	; (800081c <HAL_UART_RxCpltCallback+0x28>)
 8000808:	2201      	movs	r2, #1
 800080a:	701a      	strb	r2, [r3, #0]
    }
}
 800080c:	bf00      	nop
 800080e:	370c      	adds	r7, #12
 8000810:	46bd      	mov	sp, r7
 8000812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000816:	4770      	bx	lr
 8000818:	40008000 	.word	0x40008000
 800081c:	2000011d 	.word	0x2000011d

08000820 <millis>:

int millis(void){
 8000820:	b580      	push	{r7, lr}
 8000822:	af00      	add	r7, sp, #0
	return HAL_GetTick();
 8000824:	f000 fbca 	bl	8000fbc <HAL_GetTick>
 8000828:	4603      	mov	r3, r0
}
 800082a:	4618      	mov	r0, r3
 800082c:	bd80      	pop	{r7, pc}

0800082e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800082e:	b480      	push	{r7}
 8000830:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000832:	b672      	cpsid	i
}
 8000834:	bf00      	nop
  __disable_irq();
  while (1)
 8000836:	e7fe      	b.n	8000836 <Error_Handler+0x8>

08000838 <protimer_init>:
#define TIME_SET 	&protimer_state_handler_TIME_SET
#define COUNTDOWN	&protimer_state_handler_COUNTDOWN
#define PAUSE		&protimer_state_handler_PAUSE


void protimer_init(protimer_t *mobj) {
 8000838:	b580      	push	{r7, lr}
 800083a:	b084      	sub	sp, #16
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
    printf("Protimer application...\r\n");
 8000840:	480a      	ldr	r0, [pc, #40]	; (800086c <protimer_init+0x34>)
 8000842:	f003 ff79 	bl	8004738 <puts>
    event_t ee;
    ee.sig = ENTRY;
 8000846:	2305      	movs	r3, #5
 8000848:	733b      	strb	r3, [r7, #12]
    mobj->active_state = IDLE;
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	4a08      	ldr	r2, [pc, #32]	; (8000870 <protimer_init+0x38>)
 800084e:	60da      	str	r2, [r3, #12]
    mobj->pro_time = 0;
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	2200      	movs	r2, #0
 8000854:	609a      	str	r2, [r3, #8]
    (*mobj->active_state)(mobj,&ee);
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	68db      	ldr	r3, [r3, #12]
 800085a:	f107 020c 	add.w	r2, r7, #12
 800085e:	4611      	mov	r1, r2
 8000860:	6878      	ldr	r0, [r7, #4]
 8000862:	4798      	blx	r3
//    protimer_state_machine(mobj, &ee);
}
 8000864:	bf00      	nop
 8000866:	3710      	adds	r7, #16
 8000868:	46bd      	mov	sp, r7
 800086a:	bd80      	pop	{r7, pc}
 800086c:	080057d4 	.word	0x080057d4
 8000870:	08000875 	.word	0x08000875

08000874 <protimer_state_handler_IDLE>:
//        default:
//            return EVENT_IGNORED;
//    }protimer_state_mach
//}

static event_status_t protimer_state_handler_IDLE(protimer_t *const mobj, event_t const *const e) {
 8000874:	b580      	push	{r7, lr}
 8000876:	b082      	sub	sp, #8
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
 800087c:	6039      	str	r1, [r7, #0]
    switch (e->sig) {
 800087e:	683b      	ldr	r3, [r7, #0]
 8000880:	781b      	ldrb	r3, [r3, #0]
 8000882:	2b06      	cmp	r3, #6
 8000884:	d839      	bhi.n	80008fa <protimer_state_handler_IDLE+0x86>
 8000886:	a201      	add	r2, pc, #4	; (adr r2, 800088c <protimer_state_handler_IDLE+0x18>)
 8000888:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800088c:	080008cf 	.word	0x080008cf
 8000890:	080008fb 	.word	0x080008fb
 8000894:	080008e5 	.word	0x080008e5
 8000898:	080008fb 	.word	0x080008fb
 800089c:	080008fb 	.word	0x080008fb
 80008a0:	080008a9 	.word	0x080008a9
 80008a4:	080008cb 	.word	0x080008cb
        case ENTRY:
        {
        	printf("\r\nChoose a number\r\n");
 80008a8:	4816      	ldr	r0, [pc, #88]	; (8000904 <protimer_state_handler_IDLE+0x90>)
 80008aa:	f003 ff45 	bl	8004738 <puts>
        	printf(" 1. Increment \n 2. Decrement \n 3. Countdown/Pause \n 4. Abort \n ");
 80008ae:	4816      	ldr	r0, [pc, #88]	; (8000908 <protimer_state_handler_IDLE+0x94>)
 80008b0:	f003 fedc 	bl	800466c <iprintf>
            mobj->curr_time = 0;
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	2200      	movs	r2, #0
 80008b8:	601a      	str	r2, [r3, #0]
            mobj->elapsed_time = 0;
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	2200      	movs	r2, #0
 80008be:	605a      	str	r2, [r3, #4]
            printf("\r\nSet Time\r\n");
 80008c0:	4812      	ldr	r0, [pc, #72]	; (800090c <protimer_state_handler_IDLE+0x98>)
 80008c2:	f003 ff39 	bl	8004738 <puts>
            return EVENT_HANDLED;
 80008c6:	2300      	movs	r3, #0
 80008c8:	e018      	b.n	80008fc <protimer_state_handler_IDLE+0x88>
        }
        case EXIT:
        {
//            printf("Exit1\r\n");
            return EVENT_HANDLED;
 80008ca:	2300      	movs	r3, #0
 80008cc:	e016      	b.n	80008fc <protimer_state_handler_IDLE+0x88>
        }
        case INC_TIME:
        {
            mobj->curr_time += 60;
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	601a      	str	r2, [r3, #0]
            mobj->active_state = TIME_SET;
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	4a0c      	ldr	r2, [pc, #48]	; (8000910 <protimer_state_handler_IDLE+0x9c>)
 80008de:	60da      	str	r2, [r3, #12]
            return EVENT_TRANSITION;
 80008e0:	2302      	movs	r3, #2
 80008e2:	e00b      	b.n	80008fc <protimer_state_handler_IDLE+0x88>
//            mobj->active_state = STAT;
//            return EVENT_TRANSITION;
//        }
        case TIME_TICK:
        {
            if (((protimer_tick_event_t *)(e))->ss == 5) {
 80008e4:	683b      	ldr	r3, [r7, #0]
 80008e6:	785b      	ldrb	r3, [r3, #1]
 80008e8:	2b05      	cmp	r3, #5
 80008ea:	d104      	bne.n	80008f6 <protimer_state_handler_IDLE+0x82>
                printf("Time-tick event\r\n");
 80008ec:	4809      	ldr	r0, [pc, #36]	; (8000914 <protimer_state_handler_IDLE+0xa0>)
 80008ee:	f003 ff23 	bl	8004738 <puts>
                return EVENT_HANDLED;
 80008f2:	2300      	movs	r3, #0
 80008f4:	e002      	b.n	80008fc <protimer_state_handler_IDLE+0x88>
            }
            return EVENT_IGNORED;
 80008f6:	2301      	movs	r3, #1
 80008f8:	e000      	b.n	80008fc <protimer_state_handler_IDLE+0x88>
        }
        default:
            return EVENT_IGNORED;
 80008fa:	2301      	movs	r3, #1
    }
}
 80008fc:	4618      	mov	r0, r3
 80008fe:	3708      	adds	r7, #8
 8000900:	46bd      	mov	sp, r7
 8000902:	bd80      	pop	{r7, pc}
 8000904:	080057f0 	.word	0x080057f0
 8000908:	08005804 	.word	0x08005804
 800090c:	08005844 	.word	0x08005844
 8000910:	08000919 	.word	0x08000919
 8000914:	08005850 	.word	0x08005850

08000918 <protimer_state_handler_TIME_SET>:

static event_status_t protimer_state_handler_TIME_SET(protimer_t *const mobj, event_t const *const e) {
 8000918:	b580      	push	{r7, lr}
 800091a:	b082      	sub	sp, #8
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]
 8000920:	6039      	str	r1, [r7, #0]
    switch(e->sig) {
 8000922:	683b      	ldr	r3, [r7, #0]
 8000924:	781b      	ldrb	r3, [r3, #0]
 8000926:	2b06      	cmp	r3, #6
 8000928:	d84c      	bhi.n	80009c4 <protimer_state_handler_TIME_SET+0xac>
 800092a:	a201      	add	r2, pc, #4	; (adr r2, 8000930 <protimer_state_handler_TIME_SET+0x18>)
 800092c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000930:	08000965 	.word	0x08000965
 8000934:	0800097f 	.word	0x0800097f
 8000938:	080009c5 	.word	0x080009c5
 800093c:	080009af 	.word	0x080009af
 8000940:	080009a5 	.word	0x080009a5
 8000944:	0800094d 	.word	0x0800094d
 8000948:	0800095b 	.word	0x0800095b
        case ENTRY:
        {
            display_time(mobj->curr_time);
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	4618      	mov	r0, r3
 8000952:	f000 f903 	bl	8000b5c <display_time>
            return EVENT_HANDLED;
 8000956:	2300      	movs	r3, #0
 8000958:	e035      	b.n	80009c6 <protimer_state_handler_TIME_SET+0xae>
        }
        case EXIT:
        {
            printf("\r\nExit2..\r\n");
 800095a:	481d      	ldr	r0, [pc, #116]	; (80009d0 <protimer_state_handler_TIME_SET+0xb8>)
 800095c:	f003 feec 	bl	8004738 <puts>
            return EVENT_HANDLED;
 8000960:	2300      	movs	r3, #0
 8000962:	e030      	b.n	80009c6 <protimer_state_handler_TIME_SET+0xae>
        }
        case INC_TIME:
        {
            mobj->curr_time += 60;
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	601a      	str	r2, [r3, #0]
            display_time(mobj->curr_time);
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	4618      	mov	r0, r3
 8000976:	f000 f8f1 	bl	8000b5c <display_time>
            return EVENT_HANDLED;
 800097a:	2300      	movs	r3, #0
 800097c:	e023      	b.n	80009c6 <protimer_state_handler_TIME_SET+0xae>
        }
        case DEC_TIME:
        {
            if(mobj->curr_time >= 60) {
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	2b3b      	cmp	r3, #59	; 0x3b
 8000984:	d90c      	bls.n	80009a0 <protimer_state_handler_TIME_SET+0x88>
                mobj->curr_time -= 60;
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	f1a3 023c 	sub.w	r2, r3, #60	; 0x3c
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	601a      	str	r2, [r3, #0]
                display_time(mobj->curr_time);
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	4618      	mov	r0, r3
 8000998:	f000 f8e0 	bl	8000b5c <display_time>
                return EVENT_HANDLED;
 800099c:	2300      	movs	r3, #0
 800099e:	e012      	b.n	80009c6 <protimer_state_handler_TIME_SET+0xae>
            }
            return EVENT_IGNORED;
 80009a0:	2301      	movs	r3, #1
 80009a2:	e010      	b.n	80009c6 <protimer_state_handler_TIME_SET+0xae>
        }
        case ABRT:
        {
            mobj->active_state = IDLE;
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	4a0b      	ldr	r2, [pc, #44]	; (80009d4 <protimer_state_handler_TIME_SET+0xbc>)
 80009a8:	60da      	str	r2, [r3, #12]
            return EVENT_TRANSITION;
 80009aa:	2302      	movs	r3, #2
 80009ac:	e00b      	b.n	80009c6 <protimer_state_handler_TIME_SET+0xae>
        }
        case START_PAUSE:
        {
            if(mobj->curr_time >= 60) {
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	2b3b      	cmp	r3, #59	; 0x3b
 80009b4:	d904      	bls.n	80009c0 <protimer_state_handler_TIME_SET+0xa8>
                mobj->active_state = COUNTDOWN;
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	4a07      	ldr	r2, [pc, #28]	; (80009d8 <protimer_state_handler_TIME_SET+0xc0>)
 80009ba:	60da      	str	r2, [r3, #12]
                return EVENT_TRANSITION;
 80009bc:	2302      	movs	r3, #2
 80009be:	e002      	b.n	80009c6 <protimer_state_handler_TIME_SET+0xae>
            }
            return EVENT_IGNORED;
 80009c0:	2301      	movs	r3, #1
 80009c2:	e000      	b.n	80009c6 <protimer_state_handler_TIME_SET+0xae>
        }
    }

    return EVENT_IGNORED;
 80009c4:	2301      	movs	r3, #1
}
 80009c6:	4618      	mov	r0, r3
 80009c8:	3708      	adds	r7, #8
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bd80      	pop	{r7, pc}
 80009ce:	bf00      	nop
 80009d0:	08005864 	.word	0x08005864
 80009d4:	08000875 	.word	0x08000875
 80009d8:	080009dd 	.word	0x080009dd

080009dc <protimer_state_handler_COUNTDOWN>:

static event_status_t protimer_state_handler_COUNTDOWN(protimer_t *const mobj, event_t const *const e)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b082      	sub	sp, #8
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
 80009e4:	6039      	str	r1, [r7, #0]
    switch(e->sig)
 80009e6:	683b      	ldr	r3, [r7, #0]
 80009e8:	781b      	ldrb	r3, [r3, #0]
 80009ea:	3b02      	subs	r3, #2
 80009ec:	2b04      	cmp	r3, #4
 80009ee:	d846      	bhi.n	8000a7e <protimer_state_handler_COUNTDOWN+0xa2>
 80009f0:	a201      	add	r2, pc, #4	; (adr r2, 80009f8 <protimer_state_handler_COUNTDOWN+0x1c>)
 80009f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009f6:	bf00      	nop
 80009f8:	08000a41 	.word	0x08000a41
 80009fc:	08000a1b 	.word	0x08000a1b
 8000a00:	08000a2b 	.word	0x08000a2b
 8000a04:	08000a0d 	.word	0x08000a0d
 8000a08:	08000a17 	.word	0x08000a17
    {
        case ENTRY:
        {
            printf("\r\nCountdown Started\r\n");
 8000a0c:	481e      	ldr	r0, [pc, #120]	; (8000a88 <protimer_state_handler_COUNTDOWN+0xac>)
 8000a0e:	f003 fe93 	bl	8004738 <puts>
            return EVENT_HANDLED;
 8000a12:	2300      	movs	r3, #0
 8000a14:	e034      	b.n	8000a80 <protimer_state_handler_COUNTDOWN+0xa4>
        }
        case EXIT:
        {
//            printf("Exit Countdown\r\n");
            return EVENT_HANDLED;
 8000a16:	2300      	movs	r3, #0
 8000a18:	e032      	b.n	8000a80 <protimer_state_handler_COUNTDOWN+0xa4>
        }

        case START_PAUSE:
        {
            printf("\r\nPause Countdown\r\n");
 8000a1a:	481c      	ldr	r0, [pc, #112]	; (8000a8c <protimer_state_handler_COUNTDOWN+0xb0>)
 8000a1c:	f003 fe8c 	bl	8004738 <puts>
            mobj->active_state = PAUSE;
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	4a1b      	ldr	r2, [pc, #108]	; (8000a90 <protimer_state_handler_COUNTDOWN+0xb4>)
 8000a24:	60da      	str	r2, [r3, #12]
            return EVENT_TRANSITION;
 8000a26:	2302      	movs	r3, #2
 8000a28:	e02a      	b.n	8000a80 <protimer_state_handler_COUNTDOWN+0xa4>
        }
        case ABRT:
        {
            printf("\r\nAbort Countdown\r\n");
 8000a2a:	481a      	ldr	r0, [pc, #104]	; (8000a94 <protimer_state_handler_COUNTDOWN+0xb8>)
 8000a2c:	f003 fe84 	bl	8004738 <puts>
            mobj->curr_time = 0;
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	2200      	movs	r2, #0
 8000a34:	601a      	str	r2, [r3, #0]
            mobj->active_state = IDLE;
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	4a17      	ldr	r2, [pc, #92]	; (8000a98 <protimer_state_handler_COUNTDOWN+0xbc>)
 8000a3a:	60da      	str	r2, [r3, #12]
            return EVENT_TRANSITION;
 8000a3c:	2302      	movs	r3, #2
 8000a3e:	e01f      	b.n	8000a80 <protimer_state_handler_COUNTDOWN+0xa4>
        }
        case TIME_TICK:
        {
            printf("Time Tick Event\r\n");
 8000a40:	4816      	ldr	r0, [pc, #88]	; (8000a9c <protimer_state_handler_COUNTDOWN+0xc0>)
 8000a42:	f003 fe79 	bl	8004738 <puts>

            if (mobj->curr_time > 0) {
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d00f      	beq.n	8000a6e <protimer_state_handler_COUNTDOWN+0x92>
                --mobj->curr_time;
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	1e5a      	subs	r2, r3, #1
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	601a      	str	r2, [r3, #0]
                display_time(mobj->curr_time);
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	f000 f87d 	bl	8000b5c <display_time>
            } else {
                printf("Countdown Finished\r\n");
                mobj->active_state = IDLE;
                return EVENT_TRANSITION;
            }
            HAL_Delay(1000);
 8000a62:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a66:	f000 fab5 	bl	8000fd4 <HAL_Delay>
            return EVENT_HANDLED;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	e008      	b.n	8000a80 <protimer_state_handler_COUNTDOWN+0xa4>
                printf("Countdown Finished\r\n");
 8000a6e:	480c      	ldr	r0, [pc, #48]	; (8000aa0 <protimer_state_handler_COUNTDOWN+0xc4>)
 8000a70:	f003 fe62 	bl	8004738 <puts>
                mobj->active_state = IDLE;
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	4a08      	ldr	r2, [pc, #32]	; (8000a98 <protimer_state_handler_COUNTDOWN+0xbc>)
 8000a78:	60da      	str	r2, [r3, #12]
                return EVENT_TRANSITION;
 8000a7a:	2302      	movs	r3, #2
 8000a7c:	e000      	b.n	8000a80 <protimer_state_handler_COUNTDOWN+0xa4>
        }
    }
    return EVENT_IGNORED;
 8000a7e:	2301      	movs	r3, #1
}
 8000a80:	4618      	mov	r0, r3
 8000a82:	3708      	adds	r7, #8
 8000a84:	46bd      	mov	sp, r7
 8000a86:	bd80      	pop	{r7, pc}
 8000a88:	08005870 	.word	0x08005870
 8000a8c:	08005888 	.word	0x08005888
 8000a90:	08000aa5 	.word	0x08000aa5
 8000a94:	0800589c 	.word	0x0800589c
 8000a98:	08000875 	.word	0x08000875
 8000a9c:	080058b0 	.word	0x080058b0
 8000aa0:	080058c4 	.word	0x080058c4

08000aa4 <protimer_state_handler_PAUSE>:
//        }
//    }
//    return EVENT_IGNORED;
//}

static event_status_t protimer_state_handler_PAUSE(protimer_t *const mobj, event_t const *const e) {
 8000aa4:	b480      	push	{r7}
 8000aa6:	b083      	sub	sp, #12
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
 8000aac:	6039      	str	r1, [r7, #0]
    switch(e->sig) {
 8000aae:	683b      	ldr	r3, [r7, #0]
 8000ab0:	781b      	ldrb	r3, [r3, #0]
 8000ab2:	2b06      	cmp	r3, #6
 8000ab4:	d845      	bhi.n	8000b42 <protimer_state_handler_PAUSE+0x9e>
 8000ab6:	a201      	add	r2, pc, #4	; (adr r2, 8000abc <protimer_state_handler_PAUSE+0x18>)
 8000ab8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000abc:	08000ae1 	.word	0x08000ae1
 8000ac0:	08000af7 	.word	0x08000af7
 8000ac4:	08000b23 	.word	0x08000b23
 8000ac8:	08000b19 	.word	0x08000b19
 8000acc:	08000b39 	.word	0x08000b39
 8000ad0:	08000ad9 	.word	0x08000ad9
 8000ad4:	08000add 	.word	0x08000add
        case ENTRY:
        {
//            printf("Paused\r\n");
            return EVENT_HANDLED;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	e033      	b.n	8000b44 <protimer_state_handler_PAUSE+0xa0>
        }
        case EXIT:
        {
//            printf("Exit4..\r\n");
            return EVENT_HANDLED;
 8000adc:	2300      	movs	r3, #0
 8000ade:	e031      	b.n	8000b44 <protimer_state_handler_PAUSE+0xa0>
        }
        case INC_TIME:
        {
            mobj->curr_time += 60;
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	601a      	str	r2, [r3, #0]
            mobj->active_state = TIME_SET;
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	4a18      	ldr	r2, [pc, #96]	; (8000b50 <protimer_state_handler_PAUSE+0xac>)
 8000af0:	60da      	str	r2, [r3, #12]
            return EVENT_TRANSITION;
 8000af2:	2302      	movs	r3, #2
 8000af4:	e026      	b.n	8000b44 <protimer_state_handler_PAUSE+0xa0>
        }
        case DEC_TIME:
        {
            if(mobj->curr_time >= 60) {
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	2b3b      	cmp	r3, #59	; 0x3b
 8000afc:	d90a      	bls.n	8000b14 <protimer_state_handler_PAUSE+0x70>
                mobj->curr_time -= 60;
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	f1a3 023c 	sub.w	r2, r3, #60	; 0x3c
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	601a      	str	r2, [r3, #0]
                mobj->active_state = TIME_SET;
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	4a10      	ldr	r2, [pc, #64]	; (8000b50 <protimer_state_handler_PAUSE+0xac>)
 8000b0e:	60da      	str	r2, [r3, #12]
                return EVENT_TRANSITION;
 8000b10:	2302      	movs	r3, #2
 8000b12:	e017      	b.n	8000b44 <protimer_state_handler_PAUSE+0xa0>
            }
            return EVENT_IGNORED;
 8000b14:	2301      	movs	r3, #1
 8000b16:	e015      	b.n	8000b44 <protimer_state_handler_PAUSE+0xa0>
        }
        case START_PAUSE:
        {
            mobj->active_state = COUNTDOWN;
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	4a0e      	ldr	r2, [pc, #56]	; (8000b54 <protimer_state_handler_PAUSE+0xb0>)
 8000b1c:	60da      	str	r2, [r3, #12]
            return EVENT_TRANSITION;
 8000b1e:	2302      	movs	r3, #2
 8000b20:	e010      	b.n	8000b44 <protimer_state_handler_PAUSE+0xa0>
        }
        case TIME_TICK:
        {
            if (mobj->curr_time > 0) {
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d004      	beq.n	8000b34 <protimer_state_handler_PAUSE+0x90>
                mobj->active_state = COUNTDOWN;
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	4a09      	ldr	r2, [pc, #36]	; (8000b54 <protimer_state_handler_PAUSE+0xb0>)
 8000b2e:	60da      	str	r2, [r3, #12]
                return EVENT_TRANSITION;
 8000b30:	2302      	movs	r3, #2
 8000b32:	e007      	b.n	8000b44 <protimer_state_handler_PAUSE+0xa0>
            }
            return EVENT_IGNORED;
 8000b34:	2301      	movs	r3, #1
 8000b36:	e005      	b.n	8000b44 <protimer_state_handler_PAUSE+0xa0>
        }
        case ABRT:
        {
            mobj->active_state = IDLE;
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	4a07      	ldr	r2, [pc, #28]	; (8000b58 <protimer_state_handler_PAUSE+0xb4>)
 8000b3c:	60da      	str	r2, [r3, #12]
            return EVENT_TRANSITION;
 8000b3e:	2302      	movs	r3, #2
 8000b40:	e000      	b.n	8000b44 <protimer_state_handler_PAUSE+0xa0>
        }
    }
    return EVENT_IGNORED;
 8000b42:	2301      	movs	r3, #1
}
 8000b44:	4618      	mov	r0, r3
 8000b46:	370c      	adds	r7, #12
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4e:	4770      	bx	lr
 8000b50:	08000919 	.word	0x08000919
 8000b54:	080009dd 	.word	0x080009dd
 8000b58:	08000875 	.word	0x08000875

08000b5c <display_time>:

//************** HELPER FUNCTIONS ***************//
static void display_time(uint32_t time) {
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b086      	sub	sp, #24
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
    char buf[12];

    uint16_t m = time / 60;
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	4a11      	ldr	r2, [pc, #68]	; (8000bac <display_time+0x50>)
 8000b68:	fba2 2303 	umull	r2, r3, r2, r3
 8000b6c:	095b      	lsrs	r3, r3, #5
 8000b6e:	82fb      	strh	r3, [r7, #22]
    uint8_t s = time % 60;
 8000b70:	6879      	ldr	r1, [r7, #4]
 8000b72:	4b0e      	ldr	r3, [pc, #56]	; (8000bac <display_time+0x50>)
 8000b74:	fba3 2301 	umull	r2, r3, r3, r1
 8000b78:	095a      	lsrs	r2, r3, #5
 8000b7a:	4613      	mov	r3, r2
 8000b7c:	011b      	lsls	r3, r3, #4
 8000b7e:	1a9b      	subs	r3, r3, r2
 8000b80:	009b      	lsls	r3, r3, #2
 8000b82:	1aca      	subs	r2, r1, r3
 8000b84:	4613      	mov	r3, r2
 8000b86:	757b      	strb	r3, [r7, #21]

    // Format time string using sprintf
    sprintf(buf, "%02d:%02d\r\n", m, s);  // Add newline and carriage return
 8000b88:	8afa      	ldrh	r2, [r7, #22]
 8000b8a:	7d7b      	ldrb	r3, [r7, #21]
 8000b8c:	f107 0008 	add.w	r0, r7, #8
 8000b90:	4907      	ldr	r1, [pc, #28]	; (8000bb0 <display_time+0x54>)
 8000b92:	f003 fdd9 	bl	8004748 <siprintf>

    // Send formatted time string over UART
    // HAL_UART_Transmit(&hlpuart1, (uint8_t*)buf, strlen(buf), 500);  // Replace huart1 with your UART instance
    printf("%s\r\n", buf);
 8000b96:	f107 0308 	add.w	r3, r7, #8
 8000b9a:	4619      	mov	r1, r3
 8000b9c:	4805      	ldr	r0, [pc, #20]	; (8000bb4 <display_time+0x58>)
 8000b9e:	f003 fd65 	bl	800466c <iprintf>
}
 8000ba2:	bf00      	nop
 8000ba4:	3718      	adds	r7, #24
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bd80      	pop	{r7, pc}
 8000baa:	bf00      	nop
 8000bac:	88888889 	.word	0x88888889
 8000bb0:	080058d8 	.word	0x080058d8
 8000bb4:	080058e4 	.word	0x080058e4

08000bb8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	b083      	sub	sp, #12
 8000bbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bbe:	4b0f      	ldr	r3, [pc, #60]	; (8000bfc <HAL_MspInit+0x44>)
 8000bc0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000bc2:	4a0e      	ldr	r2, [pc, #56]	; (8000bfc <HAL_MspInit+0x44>)
 8000bc4:	f043 0301 	orr.w	r3, r3, #1
 8000bc8:	6613      	str	r3, [r2, #96]	; 0x60
 8000bca:	4b0c      	ldr	r3, [pc, #48]	; (8000bfc <HAL_MspInit+0x44>)
 8000bcc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000bce:	f003 0301 	and.w	r3, r3, #1
 8000bd2:	607b      	str	r3, [r7, #4]
 8000bd4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bd6:	4b09      	ldr	r3, [pc, #36]	; (8000bfc <HAL_MspInit+0x44>)
 8000bd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000bda:	4a08      	ldr	r2, [pc, #32]	; (8000bfc <HAL_MspInit+0x44>)
 8000bdc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000be0:	6593      	str	r3, [r2, #88]	; 0x58
 8000be2:	4b06      	ldr	r3, [pc, #24]	; (8000bfc <HAL_MspInit+0x44>)
 8000be4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000be6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bea:	603b      	str	r3, [r7, #0]
 8000bec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bee:	bf00      	nop
 8000bf0:	370c      	adds	r7, #12
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf8:	4770      	bx	lr
 8000bfa:	bf00      	nop
 8000bfc:	40021000 	.word	0x40021000

08000c00 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b0ac      	sub	sp, #176	; 0xb0
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c08:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	601a      	str	r2, [r3, #0]
 8000c10:	605a      	str	r2, [r3, #4]
 8000c12:	609a      	str	r2, [r3, #8]
 8000c14:	60da      	str	r2, [r3, #12]
 8000c16:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c18:	f107 0310 	add.w	r3, r7, #16
 8000c1c:	228c      	movs	r2, #140	; 0x8c
 8000c1e:	2100      	movs	r1, #0
 8000c20:	4618      	mov	r0, r3
 8000c22:	f003 fe89 	bl	8004938 <memset>
  if(huart->Instance==LPUART1)
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	4a26      	ldr	r2, [pc, #152]	; (8000cc4 <HAL_UART_MspInit+0xc4>)
 8000c2c:	4293      	cmp	r3, r2
 8000c2e:	d145      	bne.n	8000cbc <HAL_UART_MspInit+0xbc>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000c30:	2320      	movs	r3, #32
 8000c32:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000c34:	2300      	movs	r3, #0
 8000c36:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c38:	f107 0310 	add.w	r3, r7, #16
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	f001 fbc1 	bl	80023c4 <HAL_RCCEx_PeriphCLKConfig>
 8000c42:	4603      	mov	r3, r0
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d001      	beq.n	8000c4c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000c48:	f7ff fdf1 	bl	800082e <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000c4c:	4b1e      	ldr	r3, [pc, #120]	; (8000cc8 <HAL_UART_MspInit+0xc8>)
 8000c4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000c50:	4a1d      	ldr	r2, [pc, #116]	; (8000cc8 <HAL_UART_MspInit+0xc8>)
 8000c52:	f043 0301 	orr.w	r3, r3, #1
 8000c56:	65d3      	str	r3, [r2, #92]	; 0x5c
 8000c58:	4b1b      	ldr	r3, [pc, #108]	; (8000cc8 <HAL_UART_MspInit+0xc8>)
 8000c5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000c5c:	f003 0301 	and.w	r3, r3, #1
 8000c60:	60fb      	str	r3, [r7, #12]
 8000c62:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000c64:	4b18      	ldr	r3, [pc, #96]	; (8000cc8 <HAL_UART_MspInit+0xc8>)
 8000c66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c68:	4a17      	ldr	r2, [pc, #92]	; (8000cc8 <HAL_UART_MspInit+0xc8>)
 8000c6a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000c6e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c70:	4b15      	ldr	r3, [pc, #84]	; (8000cc8 <HAL_UART_MspInit+0xc8>)
 8000c72:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000c78:	60bb      	str	r3, [r7, #8]
 8000c7a:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8000c7c:	f000 fd54 	bl	8001728 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8000c80:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000c84:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c88:	2302      	movs	r3, #2
 8000c8a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c94:	2303      	movs	r3, #3
 8000c96:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8000c9a:	2308      	movs	r3, #8
 8000c9c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000ca0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000ca4:	4619      	mov	r1, r3
 8000ca6:	4809      	ldr	r0, [pc, #36]	; (8000ccc <HAL_UART_MspInit+0xcc>)
 8000ca8:	f000 fb48 	bl	800133c <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8000cac:	2200      	movs	r2, #0
 8000cae:	2100      	movs	r1, #0
 8000cb0:	2046      	movs	r0, #70	; 0x46
 8000cb2:	f000 fa8e 	bl	80011d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8000cb6:	2046      	movs	r0, #70	; 0x46
 8000cb8:	f000 faa7 	bl	800120a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8000cbc:	bf00      	nop
 8000cbe:	37b0      	adds	r7, #176	; 0xb0
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	bd80      	pop	{r7, pc}
 8000cc4:	40008000 	.word	0x40008000
 8000cc8:	40021000 	.word	0x40021000
 8000ccc:	48001800 	.word	0x48001800

08000cd0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000cd4:	e7fe      	b.n	8000cd4 <NMI_Handler+0x4>

08000cd6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cd6:	b480      	push	{r7}
 8000cd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cda:	e7fe      	b.n	8000cda <HardFault_Handler+0x4>

08000cdc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ce0:	e7fe      	b.n	8000ce0 <MemManage_Handler+0x4>

08000ce2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ce2:	b480      	push	{r7}
 8000ce4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ce6:	e7fe      	b.n	8000ce6 <BusFault_Handler+0x4>

08000ce8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cec:	e7fe      	b.n	8000cec <UsageFault_Handler+0x4>

08000cee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cee:	b480      	push	{r7}
 8000cf0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000cf2:	bf00      	nop
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfa:	4770      	bx	lr

08000cfc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d00:	bf00      	nop
 8000d02:	46bd      	mov	sp, r7
 8000d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d08:	4770      	bx	lr

08000d0a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d0a:	b480      	push	{r7}
 8000d0c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d0e:	bf00      	nop
 8000d10:	46bd      	mov	sp, r7
 8000d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d16:	4770      	bx	lr

08000d18 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d1c:	f000 f93a 	bl	8000f94 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d20:	bf00      	nop
 8000d22:	bd80      	pop	{r7, pc}

08000d24 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8000d28:	4802      	ldr	r0, [pc, #8]	; (8000d34 <LPUART1_IRQHandler+0x10>)
 8000d2a:	f002 f939 	bl	8002fa0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8000d2e:	bf00      	nop
 8000d30:	bd80      	pop	{r7, pc}
 8000d32:	bf00      	nop
 8000d34:	20000084 	.word	0x20000084

08000d38 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b086      	sub	sp, #24
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	60f8      	str	r0, [r7, #12]
 8000d40:	60b9      	str	r1, [r7, #8]
 8000d42:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d44:	2300      	movs	r3, #0
 8000d46:	617b      	str	r3, [r7, #20]
 8000d48:	e00a      	b.n	8000d60 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000d4a:	f3af 8000 	nop.w
 8000d4e:	4601      	mov	r1, r0
 8000d50:	68bb      	ldr	r3, [r7, #8]
 8000d52:	1c5a      	adds	r2, r3, #1
 8000d54:	60ba      	str	r2, [r7, #8]
 8000d56:	b2ca      	uxtb	r2, r1
 8000d58:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d5a:	697b      	ldr	r3, [r7, #20]
 8000d5c:	3301      	adds	r3, #1
 8000d5e:	617b      	str	r3, [r7, #20]
 8000d60:	697a      	ldr	r2, [r7, #20]
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	429a      	cmp	r2, r3
 8000d66:	dbf0      	blt.n	8000d4a <_read+0x12>
  }

  return len;
 8000d68:	687b      	ldr	r3, [r7, #4]
}
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	3718      	adds	r7, #24
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bd80      	pop	{r7, pc}
	...

08000d74 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b084      	sub	sp, #16
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	60f8      	str	r0, [r7, #12]
 8000d7c:	60b9      	str	r1, [r7, #8]
 8000d7e:	607a      	str	r2, [r7, #4]
//  for (DataIdx = 0; DataIdx < len; DataIdx++)
//  {
//    __io_putchar(*ptr++);
//  }

	HAL_UART_Transmit(&hlpuart1, (unsigned const char *)ptr, len, 2000);
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	b29a      	uxth	r2, r3
 8000d84:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000d88:	68b9      	ldr	r1, [r7, #8]
 8000d8a:	4804      	ldr	r0, [pc, #16]	; (8000d9c <_write+0x28>)
 8000d8c:	f002 f832 	bl	8002df4 <HAL_UART_Transmit>
	  return len;
 8000d90:	687b      	ldr	r3, [r7, #4]
}
 8000d92:	4618      	mov	r0, r3
 8000d94:	3710      	adds	r7, #16
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	bf00      	nop
 8000d9c:	20000084 	.word	0x20000084

08000da0 <_close>:

int _close(int file)
{
 8000da0:	b480      	push	{r7}
 8000da2:	b083      	sub	sp, #12
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000da8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000dac:	4618      	mov	r0, r3
 8000dae:	370c      	adds	r7, #12
 8000db0:	46bd      	mov	sp, r7
 8000db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db6:	4770      	bx	lr

08000db8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000db8:	b480      	push	{r7}
 8000dba:	b083      	sub	sp, #12
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
 8000dc0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000dc2:	683b      	ldr	r3, [r7, #0]
 8000dc4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000dc8:	605a      	str	r2, [r3, #4]
  return 0;
 8000dca:	2300      	movs	r3, #0
}
 8000dcc:	4618      	mov	r0, r3
 8000dce:	370c      	adds	r7, #12
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd6:	4770      	bx	lr

08000dd8 <_isatty>:

int _isatty(int file)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	b083      	sub	sp, #12
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000de0:	2301      	movs	r3, #1
}
 8000de2:	4618      	mov	r0, r3
 8000de4:	370c      	adds	r7, #12
 8000de6:	46bd      	mov	sp, r7
 8000de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dec:	4770      	bx	lr

08000dee <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000dee:	b480      	push	{r7}
 8000df0:	b085      	sub	sp, #20
 8000df2:	af00      	add	r7, sp, #0
 8000df4:	60f8      	str	r0, [r7, #12]
 8000df6:	60b9      	str	r1, [r7, #8]
 8000df8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000dfa:	2300      	movs	r3, #0
}
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	3714      	adds	r7, #20
 8000e00:	46bd      	mov	sp, r7
 8000e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e06:	4770      	bx	lr

08000e08 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b086      	sub	sp, #24
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e10:	4a14      	ldr	r2, [pc, #80]	; (8000e64 <_sbrk+0x5c>)
 8000e12:	4b15      	ldr	r3, [pc, #84]	; (8000e68 <_sbrk+0x60>)
 8000e14:	1ad3      	subs	r3, r2, r3
 8000e16:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e18:	697b      	ldr	r3, [r7, #20]
 8000e1a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e1c:	4b13      	ldr	r3, [pc, #76]	; (8000e6c <_sbrk+0x64>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d102      	bne.n	8000e2a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e24:	4b11      	ldr	r3, [pc, #68]	; (8000e6c <_sbrk+0x64>)
 8000e26:	4a12      	ldr	r2, [pc, #72]	; (8000e70 <_sbrk+0x68>)
 8000e28:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e2a:	4b10      	ldr	r3, [pc, #64]	; (8000e6c <_sbrk+0x64>)
 8000e2c:	681a      	ldr	r2, [r3, #0]
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	4413      	add	r3, r2
 8000e32:	693a      	ldr	r2, [r7, #16]
 8000e34:	429a      	cmp	r2, r3
 8000e36:	d207      	bcs.n	8000e48 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e38:	f003 fdcc 	bl	80049d4 <__errno>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	220c      	movs	r2, #12
 8000e40:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e42:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000e46:	e009      	b.n	8000e5c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e48:	4b08      	ldr	r3, [pc, #32]	; (8000e6c <_sbrk+0x64>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e4e:	4b07      	ldr	r3, [pc, #28]	; (8000e6c <_sbrk+0x64>)
 8000e50:	681a      	ldr	r2, [r3, #0]
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	4413      	add	r3, r2
 8000e56:	4a05      	ldr	r2, [pc, #20]	; (8000e6c <_sbrk+0x64>)
 8000e58:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e5a:	68fb      	ldr	r3, [r7, #12]
}
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	3718      	adds	r7, #24
 8000e60:	46bd      	mov	sp, r7
 8000e62:	bd80      	pop	{r7, pc}
 8000e64:	20050000 	.word	0x20050000
 8000e68:	00000400 	.word	0x00000400
 8000e6c:	20000120 	.word	0x20000120
 8000e70:	20000278 	.word	0x20000278

08000e74 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000e74:	b480      	push	{r7}
 8000e76:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000e78:	4b06      	ldr	r3, [pc, #24]	; (8000e94 <SystemInit+0x20>)
 8000e7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000e7e:	4a05      	ldr	r2, [pc, #20]	; (8000e94 <SystemInit+0x20>)
 8000e80:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e84:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000e88:	bf00      	nop
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e90:	4770      	bx	lr
 8000e92:	bf00      	nop
 8000e94:	e000ed00 	.word	0xe000ed00

08000e98 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000e98:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ed0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000e9c:	f7ff ffea 	bl	8000e74 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ea0:	480c      	ldr	r0, [pc, #48]	; (8000ed4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000ea2:	490d      	ldr	r1, [pc, #52]	; (8000ed8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ea4:	4a0d      	ldr	r2, [pc, #52]	; (8000edc <LoopForever+0xe>)
  movs r3, #0
 8000ea6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ea8:	e002      	b.n	8000eb0 <LoopCopyDataInit>

08000eaa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000eaa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000eac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000eae:	3304      	adds	r3, #4

08000eb0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000eb0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000eb2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000eb4:	d3f9      	bcc.n	8000eaa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000eb6:	4a0a      	ldr	r2, [pc, #40]	; (8000ee0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000eb8:	4c0a      	ldr	r4, [pc, #40]	; (8000ee4 <LoopForever+0x16>)
  movs r3, #0
 8000eba:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ebc:	e001      	b.n	8000ec2 <LoopFillZerobss>

08000ebe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ebe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ec0:	3204      	adds	r2, #4

08000ec2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ec2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ec4:	d3fb      	bcc.n	8000ebe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000ec6:	f003 fd8b 	bl	80049e0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000eca:	f7ff fb5f 	bl	800058c <main>

08000ece <LoopForever>:

LoopForever:
    b LoopForever
 8000ece:	e7fe      	b.n	8000ece <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000ed0:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8000ed4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ed8:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000edc:	08005978 	.word	0x08005978
  ldr r2, =_sbss
 8000ee0:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000ee4:	20000274 	.word	0x20000274

08000ee8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000ee8:	e7fe      	b.n	8000ee8 <ADC1_2_IRQHandler>

08000eea <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000eea:	b580      	push	{r7, lr}
 8000eec:	b082      	sub	sp, #8
 8000eee:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ef4:	2003      	movs	r0, #3
 8000ef6:	f000 f961 	bl	80011bc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000efa:	2000      	movs	r0, #0
 8000efc:	f000 f80e 	bl	8000f1c <HAL_InitTick>
 8000f00:	4603      	mov	r3, r0
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d002      	beq.n	8000f0c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000f06:	2301      	movs	r3, #1
 8000f08:	71fb      	strb	r3, [r7, #7]
 8000f0a:	e001      	b.n	8000f10 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000f0c:	f7ff fe54 	bl	8000bb8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000f10:	79fb      	ldrb	r3, [r7, #7]
}
 8000f12:	4618      	mov	r0, r3
 8000f14:	3708      	adds	r7, #8
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}
	...

08000f1c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b084      	sub	sp, #16
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000f24:	2300      	movs	r3, #0
 8000f26:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000f28:	4b17      	ldr	r3, [pc, #92]	; (8000f88 <HAL_InitTick+0x6c>)
 8000f2a:	781b      	ldrb	r3, [r3, #0]
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d023      	beq.n	8000f78 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000f30:	4b16      	ldr	r3, [pc, #88]	; (8000f8c <HAL_InitTick+0x70>)
 8000f32:	681a      	ldr	r2, [r3, #0]
 8000f34:	4b14      	ldr	r3, [pc, #80]	; (8000f88 <HAL_InitTick+0x6c>)
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	4619      	mov	r1, r3
 8000f3a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f3e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f42:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f46:	4618      	mov	r0, r3
 8000f48:	f000 f96d 	bl	8001226 <HAL_SYSTICK_Config>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d10f      	bne.n	8000f72 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	2b0f      	cmp	r3, #15
 8000f56:	d809      	bhi.n	8000f6c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f58:	2200      	movs	r2, #0
 8000f5a:	6879      	ldr	r1, [r7, #4]
 8000f5c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000f60:	f000 f937 	bl	80011d2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000f64:	4a0a      	ldr	r2, [pc, #40]	; (8000f90 <HAL_InitTick+0x74>)
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	6013      	str	r3, [r2, #0]
 8000f6a:	e007      	b.n	8000f7c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000f6c:	2301      	movs	r3, #1
 8000f6e:	73fb      	strb	r3, [r7, #15]
 8000f70:	e004      	b.n	8000f7c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000f72:	2301      	movs	r3, #1
 8000f74:	73fb      	strb	r3, [r7, #15]
 8000f76:	e001      	b.n	8000f7c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000f78:	2301      	movs	r3, #1
 8000f7a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000f7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f7e:	4618      	mov	r0, r3
 8000f80:	3710      	adds	r7, #16
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	20000008 	.word	0x20000008
 8000f8c:	20000000 	.word	0x20000000
 8000f90:	20000004 	.word	0x20000004

08000f94 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f94:	b480      	push	{r7}
 8000f96:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000f98:	4b06      	ldr	r3, [pc, #24]	; (8000fb4 <HAL_IncTick+0x20>)
 8000f9a:	781b      	ldrb	r3, [r3, #0]
 8000f9c:	461a      	mov	r2, r3
 8000f9e:	4b06      	ldr	r3, [pc, #24]	; (8000fb8 <HAL_IncTick+0x24>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	4413      	add	r3, r2
 8000fa4:	4a04      	ldr	r2, [pc, #16]	; (8000fb8 <HAL_IncTick+0x24>)
 8000fa6:	6013      	str	r3, [r2, #0]
}
 8000fa8:	bf00      	nop
 8000faa:	46bd      	mov	sp, r7
 8000fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop
 8000fb4:	20000008 	.word	0x20000008
 8000fb8:	20000124 	.word	0x20000124

08000fbc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	af00      	add	r7, sp, #0
  return uwTick;
 8000fc0:	4b03      	ldr	r3, [pc, #12]	; (8000fd0 <HAL_GetTick+0x14>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
}
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fcc:	4770      	bx	lr
 8000fce:	bf00      	nop
 8000fd0:	20000124 	.word	0x20000124

08000fd4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b084      	sub	sp, #16
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000fdc:	f7ff ffee 	bl	8000fbc <HAL_GetTick>
 8000fe0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000fec:	d005      	beq.n	8000ffa <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000fee:	4b0a      	ldr	r3, [pc, #40]	; (8001018 <HAL_Delay+0x44>)
 8000ff0:	781b      	ldrb	r3, [r3, #0]
 8000ff2:	461a      	mov	r2, r3
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	4413      	add	r3, r2
 8000ff8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000ffa:	bf00      	nop
 8000ffc:	f7ff ffde 	bl	8000fbc <HAL_GetTick>
 8001000:	4602      	mov	r2, r0
 8001002:	68bb      	ldr	r3, [r7, #8]
 8001004:	1ad3      	subs	r3, r2, r3
 8001006:	68fa      	ldr	r2, [r7, #12]
 8001008:	429a      	cmp	r2, r3
 800100a:	d8f7      	bhi.n	8000ffc <HAL_Delay+0x28>
  {
  }
}
 800100c:	bf00      	nop
 800100e:	bf00      	nop
 8001010:	3710      	adds	r7, #16
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}
 8001016:	bf00      	nop
 8001018:	20000008 	.word	0x20000008

0800101c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800101c:	b480      	push	{r7}
 800101e:	b085      	sub	sp, #20
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	f003 0307 	and.w	r3, r3, #7
 800102a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800102c:	4b0c      	ldr	r3, [pc, #48]	; (8001060 <__NVIC_SetPriorityGrouping+0x44>)
 800102e:	68db      	ldr	r3, [r3, #12]
 8001030:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001032:	68ba      	ldr	r2, [r7, #8]
 8001034:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001038:	4013      	ands	r3, r2
 800103a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001040:	68bb      	ldr	r3, [r7, #8]
 8001042:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001044:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001048:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800104c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800104e:	4a04      	ldr	r2, [pc, #16]	; (8001060 <__NVIC_SetPriorityGrouping+0x44>)
 8001050:	68bb      	ldr	r3, [r7, #8]
 8001052:	60d3      	str	r3, [r2, #12]
}
 8001054:	bf00      	nop
 8001056:	3714      	adds	r7, #20
 8001058:	46bd      	mov	sp, r7
 800105a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105e:	4770      	bx	lr
 8001060:	e000ed00 	.word	0xe000ed00

08001064 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001064:	b480      	push	{r7}
 8001066:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001068:	4b04      	ldr	r3, [pc, #16]	; (800107c <__NVIC_GetPriorityGrouping+0x18>)
 800106a:	68db      	ldr	r3, [r3, #12]
 800106c:	0a1b      	lsrs	r3, r3, #8
 800106e:	f003 0307 	and.w	r3, r3, #7
}
 8001072:	4618      	mov	r0, r3
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr
 800107c:	e000ed00 	.word	0xe000ed00

08001080 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001080:	b480      	push	{r7}
 8001082:	b083      	sub	sp, #12
 8001084:	af00      	add	r7, sp, #0
 8001086:	4603      	mov	r3, r0
 8001088:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800108a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800108e:	2b00      	cmp	r3, #0
 8001090:	db0b      	blt.n	80010aa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001092:	79fb      	ldrb	r3, [r7, #7]
 8001094:	f003 021f 	and.w	r2, r3, #31
 8001098:	4907      	ldr	r1, [pc, #28]	; (80010b8 <__NVIC_EnableIRQ+0x38>)
 800109a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800109e:	095b      	lsrs	r3, r3, #5
 80010a0:	2001      	movs	r0, #1
 80010a2:	fa00 f202 	lsl.w	r2, r0, r2
 80010a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80010aa:	bf00      	nop
 80010ac:	370c      	adds	r7, #12
 80010ae:	46bd      	mov	sp, r7
 80010b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b4:	4770      	bx	lr
 80010b6:	bf00      	nop
 80010b8:	e000e100 	.word	0xe000e100

080010bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010bc:	b480      	push	{r7}
 80010be:	b083      	sub	sp, #12
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	4603      	mov	r3, r0
 80010c4:	6039      	str	r1, [r7, #0]
 80010c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	db0a      	blt.n	80010e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010d0:	683b      	ldr	r3, [r7, #0]
 80010d2:	b2da      	uxtb	r2, r3
 80010d4:	490c      	ldr	r1, [pc, #48]	; (8001108 <__NVIC_SetPriority+0x4c>)
 80010d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010da:	0112      	lsls	r2, r2, #4
 80010dc:	b2d2      	uxtb	r2, r2
 80010de:	440b      	add	r3, r1
 80010e0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010e4:	e00a      	b.n	80010fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010e6:	683b      	ldr	r3, [r7, #0]
 80010e8:	b2da      	uxtb	r2, r3
 80010ea:	4908      	ldr	r1, [pc, #32]	; (800110c <__NVIC_SetPriority+0x50>)
 80010ec:	79fb      	ldrb	r3, [r7, #7]
 80010ee:	f003 030f 	and.w	r3, r3, #15
 80010f2:	3b04      	subs	r3, #4
 80010f4:	0112      	lsls	r2, r2, #4
 80010f6:	b2d2      	uxtb	r2, r2
 80010f8:	440b      	add	r3, r1
 80010fa:	761a      	strb	r2, [r3, #24]
}
 80010fc:	bf00      	nop
 80010fe:	370c      	adds	r7, #12
 8001100:	46bd      	mov	sp, r7
 8001102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001106:	4770      	bx	lr
 8001108:	e000e100 	.word	0xe000e100
 800110c:	e000ed00 	.word	0xe000ed00

08001110 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001110:	b480      	push	{r7}
 8001112:	b089      	sub	sp, #36	; 0x24
 8001114:	af00      	add	r7, sp, #0
 8001116:	60f8      	str	r0, [r7, #12]
 8001118:	60b9      	str	r1, [r7, #8]
 800111a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	f003 0307 	and.w	r3, r3, #7
 8001122:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001124:	69fb      	ldr	r3, [r7, #28]
 8001126:	f1c3 0307 	rsb	r3, r3, #7
 800112a:	2b04      	cmp	r3, #4
 800112c:	bf28      	it	cs
 800112e:	2304      	movcs	r3, #4
 8001130:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001132:	69fb      	ldr	r3, [r7, #28]
 8001134:	3304      	adds	r3, #4
 8001136:	2b06      	cmp	r3, #6
 8001138:	d902      	bls.n	8001140 <NVIC_EncodePriority+0x30>
 800113a:	69fb      	ldr	r3, [r7, #28]
 800113c:	3b03      	subs	r3, #3
 800113e:	e000      	b.n	8001142 <NVIC_EncodePriority+0x32>
 8001140:	2300      	movs	r3, #0
 8001142:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001144:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001148:	69bb      	ldr	r3, [r7, #24]
 800114a:	fa02 f303 	lsl.w	r3, r2, r3
 800114e:	43da      	mvns	r2, r3
 8001150:	68bb      	ldr	r3, [r7, #8]
 8001152:	401a      	ands	r2, r3
 8001154:	697b      	ldr	r3, [r7, #20]
 8001156:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001158:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800115c:	697b      	ldr	r3, [r7, #20]
 800115e:	fa01 f303 	lsl.w	r3, r1, r3
 8001162:	43d9      	mvns	r1, r3
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001168:	4313      	orrs	r3, r2
         );
}
 800116a:	4618      	mov	r0, r3
 800116c:	3724      	adds	r7, #36	; 0x24
 800116e:	46bd      	mov	sp, r7
 8001170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001174:	4770      	bx	lr
	...

08001178 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b082      	sub	sp, #8
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	3b01      	subs	r3, #1
 8001184:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001188:	d301      	bcc.n	800118e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800118a:	2301      	movs	r3, #1
 800118c:	e00f      	b.n	80011ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800118e:	4a0a      	ldr	r2, [pc, #40]	; (80011b8 <SysTick_Config+0x40>)
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	3b01      	subs	r3, #1
 8001194:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001196:	210f      	movs	r1, #15
 8001198:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800119c:	f7ff ff8e 	bl	80010bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011a0:	4b05      	ldr	r3, [pc, #20]	; (80011b8 <SysTick_Config+0x40>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011a6:	4b04      	ldr	r3, [pc, #16]	; (80011b8 <SysTick_Config+0x40>)
 80011a8:	2207      	movs	r2, #7
 80011aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80011ac:	2300      	movs	r3, #0
}
 80011ae:	4618      	mov	r0, r3
 80011b0:	3708      	adds	r7, #8
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	e000e010 	.word	0xe000e010

080011bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b082      	sub	sp, #8
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011c4:	6878      	ldr	r0, [r7, #4]
 80011c6:	f7ff ff29 	bl	800101c <__NVIC_SetPriorityGrouping>
}
 80011ca:	bf00      	nop
 80011cc:	3708      	adds	r7, #8
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}

080011d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011d2:	b580      	push	{r7, lr}
 80011d4:	b086      	sub	sp, #24
 80011d6:	af00      	add	r7, sp, #0
 80011d8:	4603      	mov	r3, r0
 80011da:	60b9      	str	r1, [r7, #8]
 80011dc:	607a      	str	r2, [r7, #4]
 80011de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80011e0:	2300      	movs	r3, #0
 80011e2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80011e4:	f7ff ff3e 	bl	8001064 <__NVIC_GetPriorityGrouping>
 80011e8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011ea:	687a      	ldr	r2, [r7, #4]
 80011ec:	68b9      	ldr	r1, [r7, #8]
 80011ee:	6978      	ldr	r0, [r7, #20]
 80011f0:	f7ff ff8e 	bl	8001110 <NVIC_EncodePriority>
 80011f4:	4602      	mov	r2, r0
 80011f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011fa:	4611      	mov	r1, r2
 80011fc:	4618      	mov	r0, r3
 80011fe:	f7ff ff5d 	bl	80010bc <__NVIC_SetPriority>
}
 8001202:	bf00      	nop
 8001204:	3718      	adds	r7, #24
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}

0800120a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800120a:	b580      	push	{r7, lr}
 800120c:	b082      	sub	sp, #8
 800120e:	af00      	add	r7, sp, #0
 8001210:	4603      	mov	r3, r0
 8001212:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001214:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001218:	4618      	mov	r0, r3
 800121a:	f7ff ff31 	bl	8001080 <__NVIC_EnableIRQ>
}
 800121e:	bf00      	nop
 8001220:	3708      	adds	r7, #8
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}

08001226 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001226:	b580      	push	{r7, lr}
 8001228:	b082      	sub	sp, #8
 800122a:	af00      	add	r7, sp, #0
 800122c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800122e:	6878      	ldr	r0, [r7, #4]
 8001230:	f7ff ffa2 	bl	8001178 <SysTick_Config>
 8001234:	4603      	mov	r3, r0
}
 8001236:	4618      	mov	r0, r3
 8001238:	3708      	adds	r7, #8
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}

0800123e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800123e:	b480      	push	{r7}
 8001240:	b085      	sub	sp, #20
 8001242:	af00      	add	r7, sp, #0
 8001244:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001246:	2300      	movs	r3, #0
 8001248:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001250:	b2db      	uxtb	r3, r3
 8001252:	2b02      	cmp	r3, #2
 8001254:	d008      	beq.n	8001268 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	2204      	movs	r2, #4
 800125a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	2200      	movs	r2, #0
 8001260:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001264:	2301      	movs	r3, #1
 8001266:	e022      	b.n	80012ae <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	681a      	ldr	r2, [r3, #0]
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	f022 020e 	bic.w	r2, r2, #14
 8001276:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	681a      	ldr	r2, [r3, #0]
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	f022 0201 	bic.w	r2, r2, #1
 8001286:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800128c:	f003 021c 	and.w	r2, r3, #28
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001294:	2101      	movs	r1, #1
 8001296:	fa01 f202 	lsl.w	r2, r1, r2
 800129a:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	2201      	movs	r2, #1
 80012a0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	2200      	movs	r2, #0
 80012a8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 80012ac:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80012ae:	4618      	mov	r0, r3
 80012b0:	3714      	adds	r7, #20
 80012b2:	46bd      	mov	sp, r7
 80012b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b8:	4770      	bx	lr

080012ba <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80012ba:	b580      	push	{r7, lr}
 80012bc:	b084      	sub	sp, #16
 80012be:	af00      	add	r7, sp, #0
 80012c0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80012c2:	2300      	movs	r3, #0
 80012c4:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80012cc:	b2db      	uxtb	r3, r3
 80012ce:	2b02      	cmp	r3, #2
 80012d0:	d005      	beq.n	80012de <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	2204      	movs	r2, #4
 80012d6:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80012d8:	2301      	movs	r3, #1
 80012da:	73fb      	strb	r3, [r7, #15]
 80012dc:	e029      	b.n	8001332 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	681a      	ldr	r2, [r3, #0]
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	f022 020e 	bic.w	r2, r2, #14
 80012ec:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	681a      	ldr	r2, [r3, #0]
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	f022 0201 	bic.w	r2, r2, #1
 80012fc:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001302:	f003 021c 	and.w	r2, r3, #28
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800130a:	2101      	movs	r1, #1
 800130c:	fa01 f202 	lsl.w	r2, r1, r2
 8001310:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	2201      	movs	r2, #1
 8001316:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	2200      	movs	r2, #0
 800131e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001326:	2b00      	cmp	r3, #0
 8001328:	d003      	beq.n	8001332 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800132e:	6878      	ldr	r0, [r7, #4]
 8001330:	4798      	blx	r3
    }
  }
  return status;
 8001332:	7bfb      	ldrb	r3, [r7, #15]
}
 8001334:	4618      	mov	r0, r3
 8001336:	3710      	adds	r7, #16
 8001338:	46bd      	mov	sp, r7
 800133a:	bd80      	pop	{r7, pc}

0800133c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800133c:	b480      	push	{r7}
 800133e:	b087      	sub	sp, #28
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
 8001344:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001346:	2300      	movs	r3, #0
 8001348:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800134a:	e166      	b.n	800161a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	681a      	ldr	r2, [r3, #0]
 8001350:	2101      	movs	r1, #1
 8001352:	697b      	ldr	r3, [r7, #20]
 8001354:	fa01 f303 	lsl.w	r3, r1, r3
 8001358:	4013      	ands	r3, r2
 800135a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	2b00      	cmp	r3, #0
 8001360:	f000 8158 	beq.w	8001614 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001364:	683b      	ldr	r3, [r7, #0]
 8001366:	685b      	ldr	r3, [r3, #4]
 8001368:	f003 0303 	and.w	r3, r3, #3
 800136c:	2b01      	cmp	r3, #1
 800136e:	d005      	beq.n	800137c <HAL_GPIO_Init+0x40>
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	685b      	ldr	r3, [r3, #4]
 8001374:	f003 0303 	and.w	r3, r3, #3
 8001378:	2b02      	cmp	r3, #2
 800137a:	d130      	bne.n	80013de <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	689b      	ldr	r3, [r3, #8]
 8001380:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001382:	697b      	ldr	r3, [r7, #20]
 8001384:	005b      	lsls	r3, r3, #1
 8001386:	2203      	movs	r2, #3
 8001388:	fa02 f303 	lsl.w	r3, r2, r3
 800138c:	43db      	mvns	r3, r3
 800138e:	693a      	ldr	r2, [r7, #16]
 8001390:	4013      	ands	r3, r2
 8001392:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001394:	683b      	ldr	r3, [r7, #0]
 8001396:	68da      	ldr	r2, [r3, #12]
 8001398:	697b      	ldr	r3, [r7, #20]
 800139a:	005b      	lsls	r3, r3, #1
 800139c:	fa02 f303 	lsl.w	r3, r2, r3
 80013a0:	693a      	ldr	r2, [r7, #16]
 80013a2:	4313      	orrs	r3, r2
 80013a4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	693a      	ldr	r2, [r7, #16]
 80013aa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	685b      	ldr	r3, [r3, #4]
 80013b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80013b2:	2201      	movs	r2, #1
 80013b4:	697b      	ldr	r3, [r7, #20]
 80013b6:	fa02 f303 	lsl.w	r3, r2, r3
 80013ba:	43db      	mvns	r3, r3
 80013bc:	693a      	ldr	r2, [r7, #16]
 80013be:	4013      	ands	r3, r2
 80013c0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	685b      	ldr	r3, [r3, #4]
 80013c6:	091b      	lsrs	r3, r3, #4
 80013c8:	f003 0201 	and.w	r2, r3, #1
 80013cc:	697b      	ldr	r3, [r7, #20]
 80013ce:	fa02 f303 	lsl.w	r3, r2, r3
 80013d2:	693a      	ldr	r2, [r7, #16]
 80013d4:	4313      	orrs	r3, r2
 80013d6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	693a      	ldr	r2, [r7, #16]
 80013dc:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80013de:	683b      	ldr	r3, [r7, #0]
 80013e0:	685b      	ldr	r3, [r3, #4]
 80013e2:	f003 0303 	and.w	r3, r3, #3
 80013e6:	2b03      	cmp	r3, #3
 80013e8:	d017      	beq.n	800141a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	68db      	ldr	r3, [r3, #12]
 80013ee:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80013f0:	697b      	ldr	r3, [r7, #20]
 80013f2:	005b      	lsls	r3, r3, #1
 80013f4:	2203      	movs	r2, #3
 80013f6:	fa02 f303 	lsl.w	r3, r2, r3
 80013fa:	43db      	mvns	r3, r3
 80013fc:	693a      	ldr	r2, [r7, #16]
 80013fe:	4013      	ands	r3, r2
 8001400:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001402:	683b      	ldr	r3, [r7, #0]
 8001404:	689a      	ldr	r2, [r3, #8]
 8001406:	697b      	ldr	r3, [r7, #20]
 8001408:	005b      	lsls	r3, r3, #1
 800140a:	fa02 f303 	lsl.w	r3, r2, r3
 800140e:	693a      	ldr	r2, [r7, #16]
 8001410:	4313      	orrs	r3, r2
 8001412:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	693a      	ldr	r2, [r7, #16]
 8001418:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	685b      	ldr	r3, [r3, #4]
 800141e:	f003 0303 	and.w	r3, r3, #3
 8001422:	2b02      	cmp	r3, #2
 8001424:	d123      	bne.n	800146e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001426:	697b      	ldr	r3, [r7, #20]
 8001428:	08da      	lsrs	r2, r3, #3
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	3208      	adds	r2, #8
 800142e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001432:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001434:	697b      	ldr	r3, [r7, #20]
 8001436:	f003 0307 	and.w	r3, r3, #7
 800143a:	009b      	lsls	r3, r3, #2
 800143c:	220f      	movs	r2, #15
 800143e:	fa02 f303 	lsl.w	r3, r2, r3
 8001442:	43db      	mvns	r3, r3
 8001444:	693a      	ldr	r2, [r7, #16]
 8001446:	4013      	ands	r3, r2
 8001448:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800144a:	683b      	ldr	r3, [r7, #0]
 800144c:	691a      	ldr	r2, [r3, #16]
 800144e:	697b      	ldr	r3, [r7, #20]
 8001450:	f003 0307 	and.w	r3, r3, #7
 8001454:	009b      	lsls	r3, r3, #2
 8001456:	fa02 f303 	lsl.w	r3, r2, r3
 800145a:	693a      	ldr	r2, [r7, #16]
 800145c:	4313      	orrs	r3, r2
 800145e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001460:	697b      	ldr	r3, [r7, #20]
 8001462:	08da      	lsrs	r2, r3, #3
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	3208      	adds	r2, #8
 8001468:	6939      	ldr	r1, [r7, #16]
 800146a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001474:	697b      	ldr	r3, [r7, #20]
 8001476:	005b      	lsls	r3, r3, #1
 8001478:	2203      	movs	r2, #3
 800147a:	fa02 f303 	lsl.w	r3, r2, r3
 800147e:	43db      	mvns	r3, r3
 8001480:	693a      	ldr	r2, [r7, #16]
 8001482:	4013      	ands	r3, r2
 8001484:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	685b      	ldr	r3, [r3, #4]
 800148a:	f003 0203 	and.w	r2, r3, #3
 800148e:	697b      	ldr	r3, [r7, #20]
 8001490:	005b      	lsls	r3, r3, #1
 8001492:	fa02 f303 	lsl.w	r3, r2, r3
 8001496:	693a      	ldr	r2, [r7, #16]
 8001498:	4313      	orrs	r3, r2
 800149a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	693a      	ldr	r2, [r7, #16]
 80014a0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	685b      	ldr	r3, [r3, #4]
 80014a6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	f000 80b2 	beq.w	8001614 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014b0:	4b61      	ldr	r3, [pc, #388]	; (8001638 <HAL_GPIO_Init+0x2fc>)
 80014b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80014b4:	4a60      	ldr	r2, [pc, #384]	; (8001638 <HAL_GPIO_Init+0x2fc>)
 80014b6:	f043 0301 	orr.w	r3, r3, #1
 80014ba:	6613      	str	r3, [r2, #96]	; 0x60
 80014bc:	4b5e      	ldr	r3, [pc, #376]	; (8001638 <HAL_GPIO_Init+0x2fc>)
 80014be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80014c0:	f003 0301 	and.w	r3, r3, #1
 80014c4:	60bb      	str	r3, [r7, #8]
 80014c6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80014c8:	4a5c      	ldr	r2, [pc, #368]	; (800163c <HAL_GPIO_Init+0x300>)
 80014ca:	697b      	ldr	r3, [r7, #20]
 80014cc:	089b      	lsrs	r3, r3, #2
 80014ce:	3302      	adds	r3, #2
 80014d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014d4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80014d6:	697b      	ldr	r3, [r7, #20]
 80014d8:	f003 0303 	and.w	r3, r3, #3
 80014dc:	009b      	lsls	r3, r3, #2
 80014de:	220f      	movs	r2, #15
 80014e0:	fa02 f303 	lsl.w	r3, r2, r3
 80014e4:	43db      	mvns	r3, r3
 80014e6:	693a      	ldr	r2, [r7, #16]
 80014e8:	4013      	ands	r3, r2
 80014ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80014f2:	d02b      	beq.n	800154c <HAL_GPIO_Init+0x210>
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	4a52      	ldr	r2, [pc, #328]	; (8001640 <HAL_GPIO_Init+0x304>)
 80014f8:	4293      	cmp	r3, r2
 80014fa:	d025      	beq.n	8001548 <HAL_GPIO_Init+0x20c>
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	4a51      	ldr	r2, [pc, #324]	; (8001644 <HAL_GPIO_Init+0x308>)
 8001500:	4293      	cmp	r3, r2
 8001502:	d01f      	beq.n	8001544 <HAL_GPIO_Init+0x208>
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	4a50      	ldr	r2, [pc, #320]	; (8001648 <HAL_GPIO_Init+0x30c>)
 8001508:	4293      	cmp	r3, r2
 800150a:	d019      	beq.n	8001540 <HAL_GPIO_Init+0x204>
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	4a4f      	ldr	r2, [pc, #316]	; (800164c <HAL_GPIO_Init+0x310>)
 8001510:	4293      	cmp	r3, r2
 8001512:	d013      	beq.n	800153c <HAL_GPIO_Init+0x200>
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	4a4e      	ldr	r2, [pc, #312]	; (8001650 <HAL_GPIO_Init+0x314>)
 8001518:	4293      	cmp	r3, r2
 800151a:	d00d      	beq.n	8001538 <HAL_GPIO_Init+0x1fc>
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	4a4d      	ldr	r2, [pc, #308]	; (8001654 <HAL_GPIO_Init+0x318>)
 8001520:	4293      	cmp	r3, r2
 8001522:	d007      	beq.n	8001534 <HAL_GPIO_Init+0x1f8>
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	4a4c      	ldr	r2, [pc, #304]	; (8001658 <HAL_GPIO_Init+0x31c>)
 8001528:	4293      	cmp	r3, r2
 800152a:	d101      	bne.n	8001530 <HAL_GPIO_Init+0x1f4>
 800152c:	2307      	movs	r3, #7
 800152e:	e00e      	b.n	800154e <HAL_GPIO_Init+0x212>
 8001530:	2308      	movs	r3, #8
 8001532:	e00c      	b.n	800154e <HAL_GPIO_Init+0x212>
 8001534:	2306      	movs	r3, #6
 8001536:	e00a      	b.n	800154e <HAL_GPIO_Init+0x212>
 8001538:	2305      	movs	r3, #5
 800153a:	e008      	b.n	800154e <HAL_GPIO_Init+0x212>
 800153c:	2304      	movs	r3, #4
 800153e:	e006      	b.n	800154e <HAL_GPIO_Init+0x212>
 8001540:	2303      	movs	r3, #3
 8001542:	e004      	b.n	800154e <HAL_GPIO_Init+0x212>
 8001544:	2302      	movs	r3, #2
 8001546:	e002      	b.n	800154e <HAL_GPIO_Init+0x212>
 8001548:	2301      	movs	r3, #1
 800154a:	e000      	b.n	800154e <HAL_GPIO_Init+0x212>
 800154c:	2300      	movs	r3, #0
 800154e:	697a      	ldr	r2, [r7, #20]
 8001550:	f002 0203 	and.w	r2, r2, #3
 8001554:	0092      	lsls	r2, r2, #2
 8001556:	4093      	lsls	r3, r2
 8001558:	693a      	ldr	r2, [r7, #16]
 800155a:	4313      	orrs	r3, r2
 800155c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800155e:	4937      	ldr	r1, [pc, #220]	; (800163c <HAL_GPIO_Init+0x300>)
 8001560:	697b      	ldr	r3, [r7, #20]
 8001562:	089b      	lsrs	r3, r3, #2
 8001564:	3302      	adds	r3, #2
 8001566:	693a      	ldr	r2, [r7, #16]
 8001568:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800156c:	4b3b      	ldr	r3, [pc, #236]	; (800165c <HAL_GPIO_Init+0x320>)
 800156e:	689b      	ldr	r3, [r3, #8]
 8001570:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	43db      	mvns	r3, r3
 8001576:	693a      	ldr	r2, [r7, #16]
 8001578:	4013      	ands	r3, r2
 800157a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	685b      	ldr	r3, [r3, #4]
 8001580:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001584:	2b00      	cmp	r3, #0
 8001586:	d003      	beq.n	8001590 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8001588:	693a      	ldr	r2, [r7, #16]
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	4313      	orrs	r3, r2
 800158e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001590:	4a32      	ldr	r2, [pc, #200]	; (800165c <HAL_GPIO_Init+0x320>)
 8001592:	693b      	ldr	r3, [r7, #16]
 8001594:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001596:	4b31      	ldr	r3, [pc, #196]	; (800165c <HAL_GPIO_Init+0x320>)
 8001598:	68db      	ldr	r3, [r3, #12]
 800159a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	43db      	mvns	r3, r3
 80015a0:	693a      	ldr	r2, [r7, #16]
 80015a2:	4013      	ands	r3, r2
 80015a4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80015a6:	683b      	ldr	r3, [r7, #0]
 80015a8:	685b      	ldr	r3, [r3, #4]
 80015aa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d003      	beq.n	80015ba <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80015b2:	693a      	ldr	r2, [r7, #16]
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	4313      	orrs	r3, r2
 80015b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80015ba:	4a28      	ldr	r2, [pc, #160]	; (800165c <HAL_GPIO_Init+0x320>)
 80015bc:	693b      	ldr	r3, [r7, #16]
 80015be:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80015c0:	4b26      	ldr	r3, [pc, #152]	; (800165c <HAL_GPIO_Init+0x320>)
 80015c2:	685b      	ldr	r3, [r3, #4]
 80015c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	43db      	mvns	r3, r3
 80015ca:	693a      	ldr	r2, [r7, #16]
 80015cc:	4013      	ands	r3, r2
 80015ce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80015d0:	683b      	ldr	r3, [r7, #0]
 80015d2:	685b      	ldr	r3, [r3, #4]
 80015d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d003      	beq.n	80015e4 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80015dc:	693a      	ldr	r2, [r7, #16]
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	4313      	orrs	r3, r2
 80015e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80015e4:	4a1d      	ldr	r2, [pc, #116]	; (800165c <HAL_GPIO_Init+0x320>)
 80015e6:	693b      	ldr	r3, [r7, #16]
 80015e8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80015ea:	4b1c      	ldr	r3, [pc, #112]	; (800165c <HAL_GPIO_Init+0x320>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	43db      	mvns	r3, r3
 80015f4:	693a      	ldr	r2, [r7, #16]
 80015f6:	4013      	ands	r3, r2
 80015f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80015fa:	683b      	ldr	r3, [r7, #0]
 80015fc:	685b      	ldr	r3, [r3, #4]
 80015fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001602:	2b00      	cmp	r3, #0
 8001604:	d003      	beq.n	800160e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8001606:	693a      	ldr	r2, [r7, #16]
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	4313      	orrs	r3, r2
 800160c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800160e:	4a13      	ldr	r2, [pc, #76]	; (800165c <HAL_GPIO_Init+0x320>)
 8001610:	693b      	ldr	r3, [r7, #16]
 8001612:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001614:	697b      	ldr	r3, [r7, #20]
 8001616:	3301      	adds	r3, #1
 8001618:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	681a      	ldr	r2, [r3, #0]
 800161e:	697b      	ldr	r3, [r7, #20]
 8001620:	fa22 f303 	lsr.w	r3, r2, r3
 8001624:	2b00      	cmp	r3, #0
 8001626:	f47f ae91 	bne.w	800134c <HAL_GPIO_Init+0x10>
  }
}
 800162a:	bf00      	nop
 800162c:	bf00      	nop
 800162e:	371c      	adds	r7, #28
 8001630:	46bd      	mov	sp, r7
 8001632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001636:	4770      	bx	lr
 8001638:	40021000 	.word	0x40021000
 800163c:	40010000 	.word	0x40010000
 8001640:	48000400 	.word	0x48000400
 8001644:	48000800 	.word	0x48000800
 8001648:	48000c00 	.word	0x48000c00
 800164c:	48001000 	.word	0x48001000
 8001650:	48001400 	.word	0x48001400
 8001654:	48001800 	.word	0x48001800
 8001658:	48001c00 	.word	0x48001c00
 800165c:	40010400 	.word	0x40010400

08001660 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001660:	b480      	push	{r7}
 8001662:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001664:	4b04      	ldr	r3, [pc, #16]	; (8001678 <HAL_PWREx_GetVoltageRange+0x18>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800166c:	4618      	mov	r0, r3
 800166e:	46bd      	mov	sp, r7
 8001670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001674:	4770      	bx	lr
 8001676:	bf00      	nop
 8001678:	40007000 	.word	0x40007000

0800167c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800167c:	b480      	push	{r7}
 800167e:	b085      	sub	sp, #20
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800168a:	d130      	bne.n	80016ee <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800168c:	4b23      	ldr	r3, [pc, #140]	; (800171c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001694:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001698:	d038      	beq.n	800170c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800169a:	4b20      	ldr	r3, [pc, #128]	; (800171c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80016a2:	4a1e      	ldr	r2, [pc, #120]	; (800171c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80016a4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80016a8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80016aa:	4b1d      	ldr	r3, [pc, #116]	; (8001720 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	2232      	movs	r2, #50	; 0x32
 80016b0:	fb02 f303 	mul.w	r3, r2, r3
 80016b4:	4a1b      	ldr	r2, [pc, #108]	; (8001724 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80016b6:	fba2 2303 	umull	r2, r3, r2, r3
 80016ba:	0c9b      	lsrs	r3, r3, #18
 80016bc:	3301      	adds	r3, #1
 80016be:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80016c0:	e002      	b.n	80016c8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	3b01      	subs	r3, #1
 80016c6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80016c8:	4b14      	ldr	r3, [pc, #80]	; (800171c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80016ca:	695b      	ldr	r3, [r3, #20]
 80016cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80016d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80016d4:	d102      	bne.n	80016dc <HAL_PWREx_ControlVoltageScaling+0x60>
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d1f2      	bne.n	80016c2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80016dc:	4b0f      	ldr	r3, [pc, #60]	; (800171c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80016de:	695b      	ldr	r3, [r3, #20]
 80016e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80016e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80016e8:	d110      	bne.n	800170c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80016ea:	2303      	movs	r3, #3
 80016ec:	e00f      	b.n	800170e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80016ee:	4b0b      	ldr	r3, [pc, #44]	; (800171c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80016f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80016fa:	d007      	beq.n	800170c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80016fc:	4b07      	ldr	r3, [pc, #28]	; (800171c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001704:	4a05      	ldr	r2, [pc, #20]	; (800171c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001706:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800170a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800170c:	2300      	movs	r3, #0
}
 800170e:	4618      	mov	r0, r3
 8001710:	3714      	adds	r7, #20
 8001712:	46bd      	mov	sp, r7
 8001714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001718:	4770      	bx	lr
 800171a:	bf00      	nop
 800171c:	40007000 	.word	0x40007000
 8001720:	20000000 	.word	0x20000000
 8001724:	431bde83 	.word	0x431bde83

08001728 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8001728:	b480      	push	{r7}
 800172a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 800172c:	4b05      	ldr	r3, [pc, #20]	; (8001744 <HAL_PWREx_EnableVddIO2+0x1c>)
 800172e:	685b      	ldr	r3, [r3, #4]
 8001730:	4a04      	ldr	r2, [pc, #16]	; (8001744 <HAL_PWREx_EnableVddIO2+0x1c>)
 8001732:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001736:	6053      	str	r3, [r2, #4]
}
 8001738:	bf00      	nop
 800173a:	46bd      	mov	sp, r7
 800173c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001740:	4770      	bx	lr
 8001742:	bf00      	nop
 8001744:	40007000 	.word	0x40007000

08001748 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b088      	sub	sp, #32
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	2b00      	cmp	r3, #0
 8001754:	d102      	bne.n	800175c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001756:	2301      	movs	r3, #1
 8001758:	f000 bc08 	b.w	8001f6c <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800175c:	4b96      	ldr	r3, [pc, #600]	; (80019b8 <HAL_RCC_OscConfig+0x270>)
 800175e:	689b      	ldr	r3, [r3, #8]
 8001760:	f003 030c 	and.w	r3, r3, #12
 8001764:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001766:	4b94      	ldr	r3, [pc, #592]	; (80019b8 <HAL_RCC_OscConfig+0x270>)
 8001768:	68db      	ldr	r3, [r3, #12]
 800176a:	f003 0303 	and.w	r3, r3, #3
 800176e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	f003 0310 	and.w	r3, r3, #16
 8001778:	2b00      	cmp	r3, #0
 800177a:	f000 80e4 	beq.w	8001946 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800177e:	69bb      	ldr	r3, [r7, #24]
 8001780:	2b00      	cmp	r3, #0
 8001782:	d007      	beq.n	8001794 <HAL_RCC_OscConfig+0x4c>
 8001784:	69bb      	ldr	r3, [r7, #24]
 8001786:	2b0c      	cmp	r3, #12
 8001788:	f040 808b 	bne.w	80018a2 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800178c:	697b      	ldr	r3, [r7, #20]
 800178e:	2b01      	cmp	r3, #1
 8001790:	f040 8087 	bne.w	80018a2 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001794:	4b88      	ldr	r3, [pc, #544]	; (80019b8 <HAL_RCC_OscConfig+0x270>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f003 0302 	and.w	r3, r3, #2
 800179c:	2b00      	cmp	r3, #0
 800179e:	d005      	beq.n	80017ac <HAL_RCC_OscConfig+0x64>
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	699b      	ldr	r3, [r3, #24]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d101      	bne.n	80017ac <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80017a8:	2301      	movs	r3, #1
 80017aa:	e3df      	b.n	8001f6c <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	6a1a      	ldr	r2, [r3, #32]
 80017b0:	4b81      	ldr	r3, [pc, #516]	; (80019b8 <HAL_RCC_OscConfig+0x270>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f003 0308 	and.w	r3, r3, #8
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d004      	beq.n	80017c6 <HAL_RCC_OscConfig+0x7e>
 80017bc:	4b7e      	ldr	r3, [pc, #504]	; (80019b8 <HAL_RCC_OscConfig+0x270>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80017c4:	e005      	b.n	80017d2 <HAL_RCC_OscConfig+0x8a>
 80017c6:	4b7c      	ldr	r3, [pc, #496]	; (80019b8 <HAL_RCC_OscConfig+0x270>)
 80017c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80017cc:	091b      	lsrs	r3, r3, #4
 80017ce:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80017d2:	4293      	cmp	r3, r2
 80017d4:	d223      	bcs.n	800181e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	6a1b      	ldr	r3, [r3, #32]
 80017da:	4618      	mov	r0, r3
 80017dc:	f000 fd92 	bl	8002304 <RCC_SetFlashLatencyFromMSIRange>
 80017e0:	4603      	mov	r3, r0
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d001      	beq.n	80017ea <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80017e6:	2301      	movs	r3, #1
 80017e8:	e3c0      	b.n	8001f6c <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80017ea:	4b73      	ldr	r3, [pc, #460]	; (80019b8 <HAL_RCC_OscConfig+0x270>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	4a72      	ldr	r2, [pc, #456]	; (80019b8 <HAL_RCC_OscConfig+0x270>)
 80017f0:	f043 0308 	orr.w	r3, r3, #8
 80017f4:	6013      	str	r3, [r2, #0]
 80017f6:	4b70      	ldr	r3, [pc, #448]	; (80019b8 <HAL_RCC_OscConfig+0x270>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	6a1b      	ldr	r3, [r3, #32]
 8001802:	496d      	ldr	r1, [pc, #436]	; (80019b8 <HAL_RCC_OscConfig+0x270>)
 8001804:	4313      	orrs	r3, r2
 8001806:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001808:	4b6b      	ldr	r3, [pc, #428]	; (80019b8 <HAL_RCC_OscConfig+0x270>)
 800180a:	685b      	ldr	r3, [r3, #4]
 800180c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	69db      	ldr	r3, [r3, #28]
 8001814:	021b      	lsls	r3, r3, #8
 8001816:	4968      	ldr	r1, [pc, #416]	; (80019b8 <HAL_RCC_OscConfig+0x270>)
 8001818:	4313      	orrs	r3, r2
 800181a:	604b      	str	r3, [r1, #4]
 800181c:	e025      	b.n	800186a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800181e:	4b66      	ldr	r3, [pc, #408]	; (80019b8 <HAL_RCC_OscConfig+0x270>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	4a65      	ldr	r2, [pc, #404]	; (80019b8 <HAL_RCC_OscConfig+0x270>)
 8001824:	f043 0308 	orr.w	r3, r3, #8
 8001828:	6013      	str	r3, [r2, #0]
 800182a:	4b63      	ldr	r3, [pc, #396]	; (80019b8 <HAL_RCC_OscConfig+0x270>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	6a1b      	ldr	r3, [r3, #32]
 8001836:	4960      	ldr	r1, [pc, #384]	; (80019b8 <HAL_RCC_OscConfig+0x270>)
 8001838:	4313      	orrs	r3, r2
 800183a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800183c:	4b5e      	ldr	r3, [pc, #376]	; (80019b8 <HAL_RCC_OscConfig+0x270>)
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	69db      	ldr	r3, [r3, #28]
 8001848:	021b      	lsls	r3, r3, #8
 800184a:	495b      	ldr	r1, [pc, #364]	; (80019b8 <HAL_RCC_OscConfig+0x270>)
 800184c:	4313      	orrs	r3, r2
 800184e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001850:	69bb      	ldr	r3, [r7, #24]
 8001852:	2b00      	cmp	r3, #0
 8001854:	d109      	bne.n	800186a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	6a1b      	ldr	r3, [r3, #32]
 800185a:	4618      	mov	r0, r3
 800185c:	f000 fd52 	bl	8002304 <RCC_SetFlashLatencyFromMSIRange>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d001      	beq.n	800186a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8001866:	2301      	movs	r3, #1
 8001868:	e380      	b.n	8001f6c <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800186a:	f000 fc87 	bl	800217c <HAL_RCC_GetSysClockFreq>
 800186e:	4602      	mov	r2, r0
 8001870:	4b51      	ldr	r3, [pc, #324]	; (80019b8 <HAL_RCC_OscConfig+0x270>)
 8001872:	689b      	ldr	r3, [r3, #8]
 8001874:	091b      	lsrs	r3, r3, #4
 8001876:	f003 030f 	and.w	r3, r3, #15
 800187a:	4950      	ldr	r1, [pc, #320]	; (80019bc <HAL_RCC_OscConfig+0x274>)
 800187c:	5ccb      	ldrb	r3, [r1, r3]
 800187e:	f003 031f 	and.w	r3, r3, #31
 8001882:	fa22 f303 	lsr.w	r3, r2, r3
 8001886:	4a4e      	ldr	r2, [pc, #312]	; (80019c0 <HAL_RCC_OscConfig+0x278>)
 8001888:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800188a:	4b4e      	ldr	r3, [pc, #312]	; (80019c4 <HAL_RCC_OscConfig+0x27c>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	4618      	mov	r0, r3
 8001890:	f7ff fb44 	bl	8000f1c <HAL_InitTick>
 8001894:	4603      	mov	r3, r0
 8001896:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001898:	7bfb      	ldrb	r3, [r7, #15]
 800189a:	2b00      	cmp	r3, #0
 800189c:	d052      	beq.n	8001944 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800189e:	7bfb      	ldrb	r3, [r7, #15]
 80018a0:	e364      	b.n	8001f6c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	699b      	ldr	r3, [r3, #24]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d032      	beq.n	8001910 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80018aa:	4b43      	ldr	r3, [pc, #268]	; (80019b8 <HAL_RCC_OscConfig+0x270>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	4a42      	ldr	r2, [pc, #264]	; (80019b8 <HAL_RCC_OscConfig+0x270>)
 80018b0:	f043 0301 	orr.w	r3, r3, #1
 80018b4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80018b6:	f7ff fb81 	bl	8000fbc <HAL_GetTick>
 80018ba:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80018bc:	e008      	b.n	80018d0 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80018be:	f7ff fb7d 	bl	8000fbc <HAL_GetTick>
 80018c2:	4602      	mov	r2, r0
 80018c4:	693b      	ldr	r3, [r7, #16]
 80018c6:	1ad3      	subs	r3, r2, r3
 80018c8:	2b02      	cmp	r3, #2
 80018ca:	d901      	bls.n	80018d0 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80018cc:	2303      	movs	r3, #3
 80018ce:	e34d      	b.n	8001f6c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80018d0:	4b39      	ldr	r3, [pc, #228]	; (80019b8 <HAL_RCC_OscConfig+0x270>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f003 0302 	and.w	r3, r3, #2
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d0f0      	beq.n	80018be <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80018dc:	4b36      	ldr	r3, [pc, #216]	; (80019b8 <HAL_RCC_OscConfig+0x270>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	4a35      	ldr	r2, [pc, #212]	; (80019b8 <HAL_RCC_OscConfig+0x270>)
 80018e2:	f043 0308 	orr.w	r3, r3, #8
 80018e6:	6013      	str	r3, [r2, #0]
 80018e8:	4b33      	ldr	r3, [pc, #204]	; (80019b8 <HAL_RCC_OscConfig+0x270>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	6a1b      	ldr	r3, [r3, #32]
 80018f4:	4930      	ldr	r1, [pc, #192]	; (80019b8 <HAL_RCC_OscConfig+0x270>)
 80018f6:	4313      	orrs	r3, r2
 80018f8:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80018fa:	4b2f      	ldr	r3, [pc, #188]	; (80019b8 <HAL_RCC_OscConfig+0x270>)
 80018fc:	685b      	ldr	r3, [r3, #4]
 80018fe:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	69db      	ldr	r3, [r3, #28]
 8001906:	021b      	lsls	r3, r3, #8
 8001908:	492b      	ldr	r1, [pc, #172]	; (80019b8 <HAL_RCC_OscConfig+0x270>)
 800190a:	4313      	orrs	r3, r2
 800190c:	604b      	str	r3, [r1, #4]
 800190e:	e01a      	b.n	8001946 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001910:	4b29      	ldr	r3, [pc, #164]	; (80019b8 <HAL_RCC_OscConfig+0x270>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	4a28      	ldr	r2, [pc, #160]	; (80019b8 <HAL_RCC_OscConfig+0x270>)
 8001916:	f023 0301 	bic.w	r3, r3, #1
 800191a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800191c:	f7ff fb4e 	bl	8000fbc <HAL_GetTick>
 8001920:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001922:	e008      	b.n	8001936 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001924:	f7ff fb4a 	bl	8000fbc <HAL_GetTick>
 8001928:	4602      	mov	r2, r0
 800192a:	693b      	ldr	r3, [r7, #16]
 800192c:	1ad3      	subs	r3, r2, r3
 800192e:	2b02      	cmp	r3, #2
 8001930:	d901      	bls.n	8001936 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8001932:	2303      	movs	r3, #3
 8001934:	e31a      	b.n	8001f6c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001936:	4b20      	ldr	r3, [pc, #128]	; (80019b8 <HAL_RCC_OscConfig+0x270>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f003 0302 	and.w	r3, r3, #2
 800193e:	2b00      	cmp	r3, #0
 8001940:	d1f0      	bne.n	8001924 <HAL_RCC_OscConfig+0x1dc>
 8001942:	e000      	b.n	8001946 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001944:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	f003 0301 	and.w	r3, r3, #1
 800194e:	2b00      	cmp	r3, #0
 8001950:	d073      	beq.n	8001a3a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001952:	69bb      	ldr	r3, [r7, #24]
 8001954:	2b08      	cmp	r3, #8
 8001956:	d005      	beq.n	8001964 <HAL_RCC_OscConfig+0x21c>
 8001958:	69bb      	ldr	r3, [r7, #24]
 800195a:	2b0c      	cmp	r3, #12
 800195c:	d10e      	bne.n	800197c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800195e:	697b      	ldr	r3, [r7, #20]
 8001960:	2b03      	cmp	r3, #3
 8001962:	d10b      	bne.n	800197c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001964:	4b14      	ldr	r3, [pc, #80]	; (80019b8 <HAL_RCC_OscConfig+0x270>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800196c:	2b00      	cmp	r3, #0
 800196e:	d063      	beq.n	8001a38 <HAL_RCC_OscConfig+0x2f0>
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	2b00      	cmp	r3, #0
 8001976:	d15f      	bne.n	8001a38 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001978:	2301      	movs	r3, #1
 800197a:	e2f7      	b.n	8001f6c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	685b      	ldr	r3, [r3, #4]
 8001980:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001984:	d106      	bne.n	8001994 <HAL_RCC_OscConfig+0x24c>
 8001986:	4b0c      	ldr	r3, [pc, #48]	; (80019b8 <HAL_RCC_OscConfig+0x270>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	4a0b      	ldr	r2, [pc, #44]	; (80019b8 <HAL_RCC_OscConfig+0x270>)
 800198c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001990:	6013      	str	r3, [r2, #0]
 8001992:	e025      	b.n	80019e0 <HAL_RCC_OscConfig+0x298>
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	685b      	ldr	r3, [r3, #4]
 8001998:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800199c:	d114      	bne.n	80019c8 <HAL_RCC_OscConfig+0x280>
 800199e:	4b06      	ldr	r3, [pc, #24]	; (80019b8 <HAL_RCC_OscConfig+0x270>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	4a05      	ldr	r2, [pc, #20]	; (80019b8 <HAL_RCC_OscConfig+0x270>)
 80019a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80019a8:	6013      	str	r3, [r2, #0]
 80019aa:	4b03      	ldr	r3, [pc, #12]	; (80019b8 <HAL_RCC_OscConfig+0x270>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4a02      	ldr	r2, [pc, #8]	; (80019b8 <HAL_RCC_OscConfig+0x270>)
 80019b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019b4:	6013      	str	r3, [r2, #0]
 80019b6:	e013      	b.n	80019e0 <HAL_RCC_OscConfig+0x298>
 80019b8:	40021000 	.word	0x40021000
 80019bc:	080058ec 	.word	0x080058ec
 80019c0:	20000000 	.word	0x20000000
 80019c4:	20000004 	.word	0x20000004
 80019c8:	4ba0      	ldr	r3, [pc, #640]	; (8001c4c <HAL_RCC_OscConfig+0x504>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	4a9f      	ldr	r2, [pc, #636]	; (8001c4c <HAL_RCC_OscConfig+0x504>)
 80019ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80019d2:	6013      	str	r3, [r2, #0]
 80019d4:	4b9d      	ldr	r3, [pc, #628]	; (8001c4c <HAL_RCC_OscConfig+0x504>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4a9c      	ldr	r2, [pc, #624]	; (8001c4c <HAL_RCC_OscConfig+0x504>)
 80019da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80019de:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d013      	beq.n	8001a10 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019e8:	f7ff fae8 	bl	8000fbc <HAL_GetTick>
 80019ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80019ee:	e008      	b.n	8001a02 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019f0:	f7ff fae4 	bl	8000fbc <HAL_GetTick>
 80019f4:	4602      	mov	r2, r0
 80019f6:	693b      	ldr	r3, [r7, #16]
 80019f8:	1ad3      	subs	r3, r2, r3
 80019fa:	2b64      	cmp	r3, #100	; 0x64
 80019fc:	d901      	bls.n	8001a02 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80019fe:	2303      	movs	r3, #3
 8001a00:	e2b4      	b.n	8001f6c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a02:	4b92      	ldr	r3, [pc, #584]	; (8001c4c <HAL_RCC_OscConfig+0x504>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d0f0      	beq.n	80019f0 <HAL_RCC_OscConfig+0x2a8>
 8001a0e:	e014      	b.n	8001a3a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a10:	f7ff fad4 	bl	8000fbc <HAL_GetTick>
 8001a14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001a16:	e008      	b.n	8001a2a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a18:	f7ff fad0 	bl	8000fbc <HAL_GetTick>
 8001a1c:	4602      	mov	r2, r0
 8001a1e:	693b      	ldr	r3, [r7, #16]
 8001a20:	1ad3      	subs	r3, r2, r3
 8001a22:	2b64      	cmp	r3, #100	; 0x64
 8001a24:	d901      	bls.n	8001a2a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001a26:	2303      	movs	r3, #3
 8001a28:	e2a0      	b.n	8001f6c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001a2a:	4b88      	ldr	r3, [pc, #544]	; (8001c4c <HAL_RCC_OscConfig+0x504>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d1f0      	bne.n	8001a18 <HAL_RCC_OscConfig+0x2d0>
 8001a36:	e000      	b.n	8001a3a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f003 0302 	and.w	r3, r3, #2
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d060      	beq.n	8001b08 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001a46:	69bb      	ldr	r3, [r7, #24]
 8001a48:	2b04      	cmp	r3, #4
 8001a4a:	d005      	beq.n	8001a58 <HAL_RCC_OscConfig+0x310>
 8001a4c:	69bb      	ldr	r3, [r7, #24]
 8001a4e:	2b0c      	cmp	r3, #12
 8001a50:	d119      	bne.n	8001a86 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001a52:	697b      	ldr	r3, [r7, #20]
 8001a54:	2b02      	cmp	r3, #2
 8001a56:	d116      	bne.n	8001a86 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001a58:	4b7c      	ldr	r3, [pc, #496]	; (8001c4c <HAL_RCC_OscConfig+0x504>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d005      	beq.n	8001a70 <HAL_RCC_OscConfig+0x328>
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	68db      	ldr	r3, [r3, #12]
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d101      	bne.n	8001a70 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001a6c:	2301      	movs	r3, #1
 8001a6e:	e27d      	b.n	8001f6c <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a70:	4b76      	ldr	r3, [pc, #472]	; (8001c4c <HAL_RCC_OscConfig+0x504>)
 8001a72:	685b      	ldr	r3, [r3, #4]
 8001a74:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	691b      	ldr	r3, [r3, #16]
 8001a7c:	061b      	lsls	r3, r3, #24
 8001a7e:	4973      	ldr	r1, [pc, #460]	; (8001c4c <HAL_RCC_OscConfig+0x504>)
 8001a80:	4313      	orrs	r3, r2
 8001a82:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001a84:	e040      	b.n	8001b08 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	68db      	ldr	r3, [r3, #12]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d023      	beq.n	8001ad6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a8e:	4b6f      	ldr	r3, [pc, #444]	; (8001c4c <HAL_RCC_OscConfig+0x504>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	4a6e      	ldr	r2, [pc, #440]	; (8001c4c <HAL_RCC_OscConfig+0x504>)
 8001a94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a98:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a9a:	f7ff fa8f 	bl	8000fbc <HAL_GetTick>
 8001a9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001aa0:	e008      	b.n	8001ab4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001aa2:	f7ff fa8b 	bl	8000fbc <HAL_GetTick>
 8001aa6:	4602      	mov	r2, r0
 8001aa8:	693b      	ldr	r3, [r7, #16]
 8001aaa:	1ad3      	subs	r3, r2, r3
 8001aac:	2b02      	cmp	r3, #2
 8001aae:	d901      	bls.n	8001ab4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001ab0:	2303      	movs	r3, #3
 8001ab2:	e25b      	b.n	8001f6c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001ab4:	4b65      	ldr	r3, [pc, #404]	; (8001c4c <HAL_RCC_OscConfig+0x504>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d0f0      	beq.n	8001aa2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ac0:	4b62      	ldr	r3, [pc, #392]	; (8001c4c <HAL_RCC_OscConfig+0x504>)
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	691b      	ldr	r3, [r3, #16]
 8001acc:	061b      	lsls	r3, r3, #24
 8001ace:	495f      	ldr	r1, [pc, #380]	; (8001c4c <HAL_RCC_OscConfig+0x504>)
 8001ad0:	4313      	orrs	r3, r2
 8001ad2:	604b      	str	r3, [r1, #4]
 8001ad4:	e018      	b.n	8001b08 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ad6:	4b5d      	ldr	r3, [pc, #372]	; (8001c4c <HAL_RCC_OscConfig+0x504>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	4a5c      	ldr	r2, [pc, #368]	; (8001c4c <HAL_RCC_OscConfig+0x504>)
 8001adc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001ae0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ae2:	f7ff fa6b 	bl	8000fbc <HAL_GetTick>
 8001ae6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001ae8:	e008      	b.n	8001afc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001aea:	f7ff fa67 	bl	8000fbc <HAL_GetTick>
 8001aee:	4602      	mov	r2, r0
 8001af0:	693b      	ldr	r3, [r7, #16]
 8001af2:	1ad3      	subs	r3, r2, r3
 8001af4:	2b02      	cmp	r3, #2
 8001af6:	d901      	bls.n	8001afc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001af8:	2303      	movs	r3, #3
 8001afa:	e237      	b.n	8001f6c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001afc:	4b53      	ldr	r3, [pc, #332]	; (8001c4c <HAL_RCC_OscConfig+0x504>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d1f0      	bne.n	8001aea <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f003 0308 	and.w	r3, r3, #8
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d03c      	beq.n	8001b8e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	695b      	ldr	r3, [r3, #20]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d01c      	beq.n	8001b56 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b1c:	4b4b      	ldr	r3, [pc, #300]	; (8001c4c <HAL_RCC_OscConfig+0x504>)
 8001b1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001b22:	4a4a      	ldr	r2, [pc, #296]	; (8001c4c <HAL_RCC_OscConfig+0x504>)
 8001b24:	f043 0301 	orr.w	r3, r3, #1
 8001b28:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b2c:	f7ff fa46 	bl	8000fbc <HAL_GetTick>
 8001b30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001b32:	e008      	b.n	8001b46 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b34:	f7ff fa42 	bl	8000fbc <HAL_GetTick>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	693b      	ldr	r3, [r7, #16]
 8001b3c:	1ad3      	subs	r3, r2, r3
 8001b3e:	2b02      	cmp	r3, #2
 8001b40:	d901      	bls.n	8001b46 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001b42:	2303      	movs	r3, #3
 8001b44:	e212      	b.n	8001f6c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001b46:	4b41      	ldr	r3, [pc, #260]	; (8001c4c <HAL_RCC_OscConfig+0x504>)
 8001b48:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001b4c:	f003 0302 	and.w	r3, r3, #2
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d0ef      	beq.n	8001b34 <HAL_RCC_OscConfig+0x3ec>
 8001b54:	e01b      	b.n	8001b8e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b56:	4b3d      	ldr	r3, [pc, #244]	; (8001c4c <HAL_RCC_OscConfig+0x504>)
 8001b58:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001b5c:	4a3b      	ldr	r2, [pc, #236]	; (8001c4c <HAL_RCC_OscConfig+0x504>)
 8001b5e:	f023 0301 	bic.w	r3, r3, #1
 8001b62:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b66:	f7ff fa29 	bl	8000fbc <HAL_GetTick>
 8001b6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001b6c:	e008      	b.n	8001b80 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b6e:	f7ff fa25 	bl	8000fbc <HAL_GetTick>
 8001b72:	4602      	mov	r2, r0
 8001b74:	693b      	ldr	r3, [r7, #16]
 8001b76:	1ad3      	subs	r3, r2, r3
 8001b78:	2b02      	cmp	r3, #2
 8001b7a:	d901      	bls.n	8001b80 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001b7c:	2303      	movs	r3, #3
 8001b7e:	e1f5      	b.n	8001f6c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001b80:	4b32      	ldr	r3, [pc, #200]	; (8001c4c <HAL_RCC_OscConfig+0x504>)
 8001b82:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001b86:	f003 0302 	and.w	r3, r3, #2
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d1ef      	bne.n	8001b6e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f003 0304 	and.w	r3, r3, #4
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	f000 80a6 	beq.w	8001ce8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001ba0:	4b2a      	ldr	r3, [pc, #168]	; (8001c4c <HAL_RCC_OscConfig+0x504>)
 8001ba2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ba4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d10d      	bne.n	8001bc8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001bac:	4b27      	ldr	r3, [pc, #156]	; (8001c4c <HAL_RCC_OscConfig+0x504>)
 8001bae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bb0:	4a26      	ldr	r2, [pc, #152]	; (8001c4c <HAL_RCC_OscConfig+0x504>)
 8001bb2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bb6:	6593      	str	r3, [r2, #88]	; 0x58
 8001bb8:	4b24      	ldr	r3, [pc, #144]	; (8001c4c <HAL_RCC_OscConfig+0x504>)
 8001bba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bbc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bc0:	60bb      	str	r3, [r7, #8]
 8001bc2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001bc8:	4b21      	ldr	r3, [pc, #132]	; (8001c50 <HAL_RCC_OscConfig+0x508>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d118      	bne.n	8001c06 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001bd4:	4b1e      	ldr	r3, [pc, #120]	; (8001c50 <HAL_RCC_OscConfig+0x508>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4a1d      	ldr	r2, [pc, #116]	; (8001c50 <HAL_RCC_OscConfig+0x508>)
 8001bda:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bde:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001be0:	f7ff f9ec 	bl	8000fbc <HAL_GetTick>
 8001be4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001be6:	e008      	b.n	8001bfa <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001be8:	f7ff f9e8 	bl	8000fbc <HAL_GetTick>
 8001bec:	4602      	mov	r2, r0
 8001bee:	693b      	ldr	r3, [r7, #16]
 8001bf0:	1ad3      	subs	r3, r2, r3
 8001bf2:	2b02      	cmp	r3, #2
 8001bf4:	d901      	bls.n	8001bfa <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001bf6:	2303      	movs	r3, #3
 8001bf8:	e1b8      	b.n	8001f6c <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001bfa:	4b15      	ldr	r3, [pc, #84]	; (8001c50 <HAL_RCC_OscConfig+0x508>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d0f0      	beq.n	8001be8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	689b      	ldr	r3, [r3, #8]
 8001c0a:	2b01      	cmp	r3, #1
 8001c0c:	d108      	bne.n	8001c20 <HAL_RCC_OscConfig+0x4d8>
 8001c0e:	4b0f      	ldr	r3, [pc, #60]	; (8001c4c <HAL_RCC_OscConfig+0x504>)
 8001c10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c14:	4a0d      	ldr	r2, [pc, #52]	; (8001c4c <HAL_RCC_OscConfig+0x504>)
 8001c16:	f043 0301 	orr.w	r3, r3, #1
 8001c1a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001c1e:	e029      	b.n	8001c74 <HAL_RCC_OscConfig+0x52c>
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	689b      	ldr	r3, [r3, #8]
 8001c24:	2b05      	cmp	r3, #5
 8001c26:	d115      	bne.n	8001c54 <HAL_RCC_OscConfig+0x50c>
 8001c28:	4b08      	ldr	r3, [pc, #32]	; (8001c4c <HAL_RCC_OscConfig+0x504>)
 8001c2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c2e:	4a07      	ldr	r2, [pc, #28]	; (8001c4c <HAL_RCC_OscConfig+0x504>)
 8001c30:	f043 0304 	orr.w	r3, r3, #4
 8001c34:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001c38:	4b04      	ldr	r3, [pc, #16]	; (8001c4c <HAL_RCC_OscConfig+0x504>)
 8001c3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c3e:	4a03      	ldr	r2, [pc, #12]	; (8001c4c <HAL_RCC_OscConfig+0x504>)
 8001c40:	f043 0301 	orr.w	r3, r3, #1
 8001c44:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001c48:	e014      	b.n	8001c74 <HAL_RCC_OscConfig+0x52c>
 8001c4a:	bf00      	nop
 8001c4c:	40021000 	.word	0x40021000
 8001c50:	40007000 	.word	0x40007000
 8001c54:	4b9d      	ldr	r3, [pc, #628]	; (8001ecc <HAL_RCC_OscConfig+0x784>)
 8001c56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c5a:	4a9c      	ldr	r2, [pc, #624]	; (8001ecc <HAL_RCC_OscConfig+0x784>)
 8001c5c:	f023 0301 	bic.w	r3, r3, #1
 8001c60:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001c64:	4b99      	ldr	r3, [pc, #612]	; (8001ecc <HAL_RCC_OscConfig+0x784>)
 8001c66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c6a:	4a98      	ldr	r2, [pc, #608]	; (8001ecc <HAL_RCC_OscConfig+0x784>)
 8001c6c:	f023 0304 	bic.w	r3, r3, #4
 8001c70:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	689b      	ldr	r3, [r3, #8]
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d016      	beq.n	8001caa <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c7c:	f7ff f99e 	bl	8000fbc <HAL_GetTick>
 8001c80:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c82:	e00a      	b.n	8001c9a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c84:	f7ff f99a 	bl	8000fbc <HAL_GetTick>
 8001c88:	4602      	mov	r2, r0
 8001c8a:	693b      	ldr	r3, [r7, #16]
 8001c8c:	1ad3      	subs	r3, r2, r3
 8001c8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c92:	4293      	cmp	r3, r2
 8001c94:	d901      	bls.n	8001c9a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001c96:	2303      	movs	r3, #3
 8001c98:	e168      	b.n	8001f6c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c9a:	4b8c      	ldr	r3, [pc, #560]	; (8001ecc <HAL_RCC_OscConfig+0x784>)
 8001c9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ca0:	f003 0302 	and.w	r3, r3, #2
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d0ed      	beq.n	8001c84 <HAL_RCC_OscConfig+0x53c>
 8001ca8:	e015      	b.n	8001cd6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001caa:	f7ff f987 	bl	8000fbc <HAL_GetTick>
 8001cae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001cb0:	e00a      	b.n	8001cc8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cb2:	f7ff f983 	bl	8000fbc <HAL_GetTick>
 8001cb6:	4602      	mov	r2, r0
 8001cb8:	693b      	ldr	r3, [r7, #16]
 8001cba:	1ad3      	subs	r3, r2, r3
 8001cbc:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cc0:	4293      	cmp	r3, r2
 8001cc2:	d901      	bls.n	8001cc8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001cc4:	2303      	movs	r3, #3
 8001cc6:	e151      	b.n	8001f6c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001cc8:	4b80      	ldr	r3, [pc, #512]	; (8001ecc <HAL_RCC_OscConfig+0x784>)
 8001cca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001cce:	f003 0302 	and.w	r3, r3, #2
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d1ed      	bne.n	8001cb2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001cd6:	7ffb      	ldrb	r3, [r7, #31]
 8001cd8:	2b01      	cmp	r3, #1
 8001cda:	d105      	bne.n	8001ce8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001cdc:	4b7b      	ldr	r3, [pc, #492]	; (8001ecc <HAL_RCC_OscConfig+0x784>)
 8001cde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ce0:	4a7a      	ldr	r2, [pc, #488]	; (8001ecc <HAL_RCC_OscConfig+0x784>)
 8001ce2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ce6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f003 0320 	and.w	r3, r3, #32
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d03c      	beq.n	8001d6e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d01c      	beq.n	8001d36 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001cfc:	4b73      	ldr	r3, [pc, #460]	; (8001ecc <HAL_RCC_OscConfig+0x784>)
 8001cfe:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001d02:	4a72      	ldr	r2, [pc, #456]	; (8001ecc <HAL_RCC_OscConfig+0x784>)
 8001d04:	f043 0301 	orr.w	r3, r3, #1
 8001d08:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d0c:	f7ff f956 	bl	8000fbc <HAL_GetTick>
 8001d10:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001d12:	e008      	b.n	8001d26 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001d14:	f7ff f952 	bl	8000fbc <HAL_GetTick>
 8001d18:	4602      	mov	r2, r0
 8001d1a:	693b      	ldr	r3, [r7, #16]
 8001d1c:	1ad3      	subs	r3, r2, r3
 8001d1e:	2b02      	cmp	r3, #2
 8001d20:	d901      	bls.n	8001d26 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8001d22:	2303      	movs	r3, #3
 8001d24:	e122      	b.n	8001f6c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001d26:	4b69      	ldr	r3, [pc, #420]	; (8001ecc <HAL_RCC_OscConfig+0x784>)
 8001d28:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001d2c:	f003 0302 	and.w	r3, r3, #2
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d0ef      	beq.n	8001d14 <HAL_RCC_OscConfig+0x5cc>
 8001d34:	e01b      	b.n	8001d6e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001d36:	4b65      	ldr	r3, [pc, #404]	; (8001ecc <HAL_RCC_OscConfig+0x784>)
 8001d38:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001d3c:	4a63      	ldr	r2, [pc, #396]	; (8001ecc <HAL_RCC_OscConfig+0x784>)
 8001d3e:	f023 0301 	bic.w	r3, r3, #1
 8001d42:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d46:	f7ff f939 	bl	8000fbc <HAL_GetTick>
 8001d4a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001d4c:	e008      	b.n	8001d60 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001d4e:	f7ff f935 	bl	8000fbc <HAL_GetTick>
 8001d52:	4602      	mov	r2, r0
 8001d54:	693b      	ldr	r3, [r7, #16]
 8001d56:	1ad3      	subs	r3, r2, r3
 8001d58:	2b02      	cmp	r3, #2
 8001d5a:	d901      	bls.n	8001d60 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8001d5c:	2303      	movs	r3, #3
 8001d5e:	e105      	b.n	8001f6c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001d60:	4b5a      	ldr	r3, [pc, #360]	; (8001ecc <HAL_RCC_OscConfig+0x784>)
 8001d62:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001d66:	f003 0302 	and.w	r3, r3, #2
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d1ef      	bne.n	8001d4e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	f000 80f9 	beq.w	8001f6a <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d7c:	2b02      	cmp	r3, #2
 8001d7e:	f040 80cf 	bne.w	8001f20 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001d82:	4b52      	ldr	r3, [pc, #328]	; (8001ecc <HAL_RCC_OscConfig+0x784>)
 8001d84:	68db      	ldr	r3, [r3, #12]
 8001d86:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d88:	697b      	ldr	r3, [r7, #20]
 8001d8a:	f003 0203 	and.w	r2, r3, #3
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d92:	429a      	cmp	r2, r3
 8001d94:	d12c      	bne.n	8001df0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001d96:	697b      	ldr	r3, [r7, #20]
 8001d98:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da0:	3b01      	subs	r3, #1
 8001da2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001da4:	429a      	cmp	r2, r3
 8001da6:	d123      	bne.n	8001df0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001da8:	697b      	ldr	r3, [r7, #20]
 8001daa:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001db2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001db4:	429a      	cmp	r2, r3
 8001db6:	d11b      	bne.n	8001df0 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001db8:	697b      	ldr	r3, [r7, #20]
 8001dba:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001dc2:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001dc4:	429a      	cmp	r2, r3
 8001dc6:	d113      	bne.n	8001df0 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001dc8:	697b      	ldr	r3, [r7, #20]
 8001dca:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001dd2:	085b      	lsrs	r3, r3, #1
 8001dd4:	3b01      	subs	r3, #1
 8001dd6:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001dd8:	429a      	cmp	r2, r3
 8001dda:	d109      	bne.n	8001df0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001ddc:	697b      	ldr	r3, [r7, #20]
 8001dde:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001de6:	085b      	lsrs	r3, r3, #1
 8001de8:	3b01      	subs	r3, #1
 8001dea:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001dec:	429a      	cmp	r2, r3
 8001dee:	d071      	beq.n	8001ed4 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001df0:	69bb      	ldr	r3, [r7, #24]
 8001df2:	2b0c      	cmp	r3, #12
 8001df4:	d068      	beq.n	8001ec8 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001df6:	4b35      	ldr	r3, [pc, #212]	; (8001ecc <HAL_RCC_OscConfig+0x784>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d105      	bne.n	8001e0e <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001e02:	4b32      	ldr	r3, [pc, #200]	; (8001ecc <HAL_RCC_OscConfig+0x784>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d001      	beq.n	8001e12 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	e0ac      	b.n	8001f6c <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001e12:	4b2e      	ldr	r3, [pc, #184]	; (8001ecc <HAL_RCC_OscConfig+0x784>)
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	4a2d      	ldr	r2, [pc, #180]	; (8001ecc <HAL_RCC_OscConfig+0x784>)
 8001e18:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001e1c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001e1e:	f7ff f8cd 	bl	8000fbc <HAL_GetTick>
 8001e22:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e24:	e008      	b.n	8001e38 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e26:	f7ff f8c9 	bl	8000fbc <HAL_GetTick>
 8001e2a:	4602      	mov	r2, r0
 8001e2c:	693b      	ldr	r3, [r7, #16]
 8001e2e:	1ad3      	subs	r3, r2, r3
 8001e30:	2b02      	cmp	r3, #2
 8001e32:	d901      	bls.n	8001e38 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8001e34:	2303      	movs	r3, #3
 8001e36:	e099      	b.n	8001f6c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e38:	4b24      	ldr	r3, [pc, #144]	; (8001ecc <HAL_RCC_OscConfig+0x784>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d1f0      	bne.n	8001e26 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e44:	4b21      	ldr	r3, [pc, #132]	; (8001ecc <HAL_RCC_OscConfig+0x784>)
 8001e46:	68da      	ldr	r2, [r3, #12]
 8001e48:	4b21      	ldr	r3, [pc, #132]	; (8001ed0 <HAL_RCC_OscConfig+0x788>)
 8001e4a:	4013      	ands	r3, r2
 8001e4c:	687a      	ldr	r2, [r7, #4]
 8001e4e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001e50:	687a      	ldr	r2, [r7, #4]
 8001e52:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001e54:	3a01      	subs	r2, #1
 8001e56:	0112      	lsls	r2, r2, #4
 8001e58:	4311      	orrs	r1, r2
 8001e5a:	687a      	ldr	r2, [r7, #4]
 8001e5c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001e5e:	0212      	lsls	r2, r2, #8
 8001e60:	4311      	orrs	r1, r2
 8001e62:	687a      	ldr	r2, [r7, #4]
 8001e64:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001e66:	0852      	lsrs	r2, r2, #1
 8001e68:	3a01      	subs	r2, #1
 8001e6a:	0552      	lsls	r2, r2, #21
 8001e6c:	4311      	orrs	r1, r2
 8001e6e:	687a      	ldr	r2, [r7, #4]
 8001e70:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001e72:	0852      	lsrs	r2, r2, #1
 8001e74:	3a01      	subs	r2, #1
 8001e76:	0652      	lsls	r2, r2, #25
 8001e78:	4311      	orrs	r1, r2
 8001e7a:	687a      	ldr	r2, [r7, #4]
 8001e7c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001e7e:	06d2      	lsls	r2, r2, #27
 8001e80:	430a      	orrs	r2, r1
 8001e82:	4912      	ldr	r1, [pc, #72]	; (8001ecc <HAL_RCC_OscConfig+0x784>)
 8001e84:	4313      	orrs	r3, r2
 8001e86:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001e88:	4b10      	ldr	r3, [pc, #64]	; (8001ecc <HAL_RCC_OscConfig+0x784>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4a0f      	ldr	r2, [pc, #60]	; (8001ecc <HAL_RCC_OscConfig+0x784>)
 8001e8e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001e92:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001e94:	4b0d      	ldr	r3, [pc, #52]	; (8001ecc <HAL_RCC_OscConfig+0x784>)
 8001e96:	68db      	ldr	r3, [r3, #12]
 8001e98:	4a0c      	ldr	r2, [pc, #48]	; (8001ecc <HAL_RCC_OscConfig+0x784>)
 8001e9a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001e9e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001ea0:	f7ff f88c 	bl	8000fbc <HAL_GetTick>
 8001ea4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ea6:	e008      	b.n	8001eba <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ea8:	f7ff f888 	bl	8000fbc <HAL_GetTick>
 8001eac:	4602      	mov	r2, r0
 8001eae:	693b      	ldr	r3, [r7, #16]
 8001eb0:	1ad3      	subs	r3, r2, r3
 8001eb2:	2b02      	cmp	r3, #2
 8001eb4:	d901      	bls.n	8001eba <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8001eb6:	2303      	movs	r3, #3
 8001eb8:	e058      	b.n	8001f6c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001eba:	4b04      	ldr	r3, [pc, #16]	; (8001ecc <HAL_RCC_OscConfig+0x784>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d0f0      	beq.n	8001ea8 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001ec6:	e050      	b.n	8001f6a <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001ec8:	2301      	movs	r3, #1
 8001eca:	e04f      	b.n	8001f6c <HAL_RCC_OscConfig+0x824>
 8001ecc:	40021000 	.word	0x40021000
 8001ed0:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ed4:	4b27      	ldr	r3, [pc, #156]	; (8001f74 <HAL_RCC_OscConfig+0x82c>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d144      	bne.n	8001f6a <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001ee0:	4b24      	ldr	r3, [pc, #144]	; (8001f74 <HAL_RCC_OscConfig+0x82c>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a23      	ldr	r2, [pc, #140]	; (8001f74 <HAL_RCC_OscConfig+0x82c>)
 8001ee6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001eea:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001eec:	4b21      	ldr	r3, [pc, #132]	; (8001f74 <HAL_RCC_OscConfig+0x82c>)
 8001eee:	68db      	ldr	r3, [r3, #12]
 8001ef0:	4a20      	ldr	r2, [pc, #128]	; (8001f74 <HAL_RCC_OscConfig+0x82c>)
 8001ef2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001ef6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001ef8:	f7ff f860 	bl	8000fbc <HAL_GetTick>
 8001efc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001efe:	e008      	b.n	8001f12 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f00:	f7ff f85c 	bl	8000fbc <HAL_GetTick>
 8001f04:	4602      	mov	r2, r0
 8001f06:	693b      	ldr	r3, [r7, #16]
 8001f08:	1ad3      	subs	r3, r2, r3
 8001f0a:	2b02      	cmp	r3, #2
 8001f0c:	d901      	bls.n	8001f12 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8001f0e:	2303      	movs	r3, #3
 8001f10:	e02c      	b.n	8001f6c <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f12:	4b18      	ldr	r3, [pc, #96]	; (8001f74 <HAL_RCC_OscConfig+0x82c>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d0f0      	beq.n	8001f00 <HAL_RCC_OscConfig+0x7b8>
 8001f1e:	e024      	b.n	8001f6a <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001f20:	69bb      	ldr	r3, [r7, #24]
 8001f22:	2b0c      	cmp	r3, #12
 8001f24:	d01f      	beq.n	8001f66 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f26:	4b13      	ldr	r3, [pc, #76]	; (8001f74 <HAL_RCC_OscConfig+0x82c>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4a12      	ldr	r2, [pc, #72]	; (8001f74 <HAL_RCC_OscConfig+0x82c>)
 8001f2c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001f30:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f32:	f7ff f843 	bl	8000fbc <HAL_GetTick>
 8001f36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f38:	e008      	b.n	8001f4c <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f3a:	f7ff f83f 	bl	8000fbc <HAL_GetTick>
 8001f3e:	4602      	mov	r2, r0
 8001f40:	693b      	ldr	r3, [r7, #16]
 8001f42:	1ad3      	subs	r3, r2, r3
 8001f44:	2b02      	cmp	r3, #2
 8001f46:	d901      	bls.n	8001f4c <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8001f48:	2303      	movs	r3, #3
 8001f4a:	e00f      	b.n	8001f6c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f4c:	4b09      	ldr	r3, [pc, #36]	; (8001f74 <HAL_RCC_OscConfig+0x82c>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d1f0      	bne.n	8001f3a <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001f58:	4b06      	ldr	r3, [pc, #24]	; (8001f74 <HAL_RCC_OscConfig+0x82c>)
 8001f5a:	68da      	ldr	r2, [r3, #12]
 8001f5c:	4905      	ldr	r1, [pc, #20]	; (8001f74 <HAL_RCC_OscConfig+0x82c>)
 8001f5e:	4b06      	ldr	r3, [pc, #24]	; (8001f78 <HAL_RCC_OscConfig+0x830>)
 8001f60:	4013      	ands	r3, r2
 8001f62:	60cb      	str	r3, [r1, #12]
 8001f64:	e001      	b.n	8001f6a <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001f66:	2301      	movs	r3, #1
 8001f68:	e000      	b.n	8001f6c <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8001f6a:	2300      	movs	r3, #0
}
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	3720      	adds	r7, #32
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}
 8001f74:	40021000 	.word	0x40021000
 8001f78:	feeefffc 	.word	0xfeeefffc

08001f7c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b084      	sub	sp, #16
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
 8001f84:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d101      	bne.n	8001f90 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f8c:	2301      	movs	r3, #1
 8001f8e:	e0e7      	b.n	8002160 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001f90:	4b75      	ldr	r3, [pc, #468]	; (8002168 <HAL_RCC_ClockConfig+0x1ec>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f003 0307 	and.w	r3, r3, #7
 8001f98:	683a      	ldr	r2, [r7, #0]
 8001f9a:	429a      	cmp	r2, r3
 8001f9c:	d910      	bls.n	8001fc0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f9e:	4b72      	ldr	r3, [pc, #456]	; (8002168 <HAL_RCC_ClockConfig+0x1ec>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f023 0207 	bic.w	r2, r3, #7
 8001fa6:	4970      	ldr	r1, [pc, #448]	; (8002168 <HAL_RCC_ClockConfig+0x1ec>)
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	4313      	orrs	r3, r2
 8001fac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fae:	4b6e      	ldr	r3, [pc, #440]	; (8002168 <HAL_RCC_ClockConfig+0x1ec>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f003 0307 	and.w	r3, r3, #7
 8001fb6:	683a      	ldr	r2, [r7, #0]
 8001fb8:	429a      	cmp	r2, r3
 8001fba:	d001      	beq.n	8001fc0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001fbc:	2301      	movs	r3, #1
 8001fbe:	e0cf      	b.n	8002160 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f003 0302 	and.w	r3, r3, #2
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d010      	beq.n	8001fee <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	689a      	ldr	r2, [r3, #8]
 8001fd0:	4b66      	ldr	r3, [pc, #408]	; (800216c <HAL_RCC_ClockConfig+0x1f0>)
 8001fd2:	689b      	ldr	r3, [r3, #8]
 8001fd4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001fd8:	429a      	cmp	r2, r3
 8001fda:	d908      	bls.n	8001fee <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001fdc:	4b63      	ldr	r3, [pc, #396]	; (800216c <HAL_RCC_ClockConfig+0x1f0>)
 8001fde:	689b      	ldr	r3, [r3, #8]
 8001fe0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	689b      	ldr	r3, [r3, #8]
 8001fe8:	4960      	ldr	r1, [pc, #384]	; (800216c <HAL_RCC_ClockConfig+0x1f0>)
 8001fea:	4313      	orrs	r3, r2
 8001fec:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f003 0301 	and.w	r3, r3, #1
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d04c      	beq.n	8002094 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	685b      	ldr	r3, [r3, #4]
 8001ffe:	2b03      	cmp	r3, #3
 8002000:	d107      	bne.n	8002012 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002002:	4b5a      	ldr	r3, [pc, #360]	; (800216c <HAL_RCC_ClockConfig+0x1f0>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800200a:	2b00      	cmp	r3, #0
 800200c:	d121      	bne.n	8002052 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800200e:	2301      	movs	r3, #1
 8002010:	e0a6      	b.n	8002160 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	685b      	ldr	r3, [r3, #4]
 8002016:	2b02      	cmp	r3, #2
 8002018:	d107      	bne.n	800202a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800201a:	4b54      	ldr	r3, [pc, #336]	; (800216c <HAL_RCC_ClockConfig+0x1f0>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002022:	2b00      	cmp	r3, #0
 8002024:	d115      	bne.n	8002052 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002026:	2301      	movs	r3, #1
 8002028:	e09a      	b.n	8002160 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	685b      	ldr	r3, [r3, #4]
 800202e:	2b00      	cmp	r3, #0
 8002030:	d107      	bne.n	8002042 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002032:	4b4e      	ldr	r3, [pc, #312]	; (800216c <HAL_RCC_ClockConfig+0x1f0>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f003 0302 	and.w	r3, r3, #2
 800203a:	2b00      	cmp	r3, #0
 800203c:	d109      	bne.n	8002052 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800203e:	2301      	movs	r3, #1
 8002040:	e08e      	b.n	8002160 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002042:	4b4a      	ldr	r3, [pc, #296]	; (800216c <HAL_RCC_ClockConfig+0x1f0>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800204a:	2b00      	cmp	r3, #0
 800204c:	d101      	bne.n	8002052 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800204e:	2301      	movs	r3, #1
 8002050:	e086      	b.n	8002160 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002052:	4b46      	ldr	r3, [pc, #280]	; (800216c <HAL_RCC_ClockConfig+0x1f0>)
 8002054:	689b      	ldr	r3, [r3, #8]
 8002056:	f023 0203 	bic.w	r2, r3, #3
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	4943      	ldr	r1, [pc, #268]	; (800216c <HAL_RCC_ClockConfig+0x1f0>)
 8002060:	4313      	orrs	r3, r2
 8002062:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002064:	f7fe ffaa 	bl	8000fbc <HAL_GetTick>
 8002068:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800206a:	e00a      	b.n	8002082 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800206c:	f7fe ffa6 	bl	8000fbc <HAL_GetTick>
 8002070:	4602      	mov	r2, r0
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	1ad3      	subs	r3, r2, r3
 8002076:	f241 3288 	movw	r2, #5000	; 0x1388
 800207a:	4293      	cmp	r3, r2
 800207c:	d901      	bls.n	8002082 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800207e:	2303      	movs	r3, #3
 8002080:	e06e      	b.n	8002160 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002082:	4b3a      	ldr	r3, [pc, #232]	; (800216c <HAL_RCC_ClockConfig+0x1f0>)
 8002084:	689b      	ldr	r3, [r3, #8]
 8002086:	f003 020c 	and.w	r2, r3, #12
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	009b      	lsls	r3, r3, #2
 8002090:	429a      	cmp	r2, r3
 8002092:	d1eb      	bne.n	800206c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f003 0302 	and.w	r3, r3, #2
 800209c:	2b00      	cmp	r3, #0
 800209e:	d010      	beq.n	80020c2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	689a      	ldr	r2, [r3, #8]
 80020a4:	4b31      	ldr	r3, [pc, #196]	; (800216c <HAL_RCC_ClockConfig+0x1f0>)
 80020a6:	689b      	ldr	r3, [r3, #8]
 80020a8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80020ac:	429a      	cmp	r2, r3
 80020ae:	d208      	bcs.n	80020c2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020b0:	4b2e      	ldr	r3, [pc, #184]	; (800216c <HAL_RCC_ClockConfig+0x1f0>)
 80020b2:	689b      	ldr	r3, [r3, #8]
 80020b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	689b      	ldr	r3, [r3, #8]
 80020bc:	492b      	ldr	r1, [pc, #172]	; (800216c <HAL_RCC_ClockConfig+0x1f0>)
 80020be:	4313      	orrs	r3, r2
 80020c0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80020c2:	4b29      	ldr	r3, [pc, #164]	; (8002168 <HAL_RCC_ClockConfig+0x1ec>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f003 0307 	and.w	r3, r3, #7
 80020ca:	683a      	ldr	r2, [r7, #0]
 80020cc:	429a      	cmp	r2, r3
 80020ce:	d210      	bcs.n	80020f2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020d0:	4b25      	ldr	r3, [pc, #148]	; (8002168 <HAL_RCC_ClockConfig+0x1ec>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f023 0207 	bic.w	r2, r3, #7
 80020d8:	4923      	ldr	r1, [pc, #140]	; (8002168 <HAL_RCC_ClockConfig+0x1ec>)
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	4313      	orrs	r3, r2
 80020de:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80020e0:	4b21      	ldr	r3, [pc, #132]	; (8002168 <HAL_RCC_ClockConfig+0x1ec>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f003 0307 	and.w	r3, r3, #7
 80020e8:	683a      	ldr	r2, [r7, #0]
 80020ea:	429a      	cmp	r2, r3
 80020ec:	d001      	beq.n	80020f2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80020ee:	2301      	movs	r3, #1
 80020f0:	e036      	b.n	8002160 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f003 0304 	and.w	r3, r3, #4
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d008      	beq.n	8002110 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80020fe:	4b1b      	ldr	r3, [pc, #108]	; (800216c <HAL_RCC_ClockConfig+0x1f0>)
 8002100:	689b      	ldr	r3, [r3, #8]
 8002102:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	68db      	ldr	r3, [r3, #12]
 800210a:	4918      	ldr	r1, [pc, #96]	; (800216c <HAL_RCC_ClockConfig+0x1f0>)
 800210c:	4313      	orrs	r3, r2
 800210e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f003 0308 	and.w	r3, r3, #8
 8002118:	2b00      	cmp	r3, #0
 800211a:	d009      	beq.n	8002130 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800211c:	4b13      	ldr	r3, [pc, #76]	; (800216c <HAL_RCC_ClockConfig+0x1f0>)
 800211e:	689b      	ldr	r3, [r3, #8]
 8002120:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	691b      	ldr	r3, [r3, #16]
 8002128:	00db      	lsls	r3, r3, #3
 800212a:	4910      	ldr	r1, [pc, #64]	; (800216c <HAL_RCC_ClockConfig+0x1f0>)
 800212c:	4313      	orrs	r3, r2
 800212e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002130:	f000 f824 	bl	800217c <HAL_RCC_GetSysClockFreq>
 8002134:	4602      	mov	r2, r0
 8002136:	4b0d      	ldr	r3, [pc, #52]	; (800216c <HAL_RCC_ClockConfig+0x1f0>)
 8002138:	689b      	ldr	r3, [r3, #8]
 800213a:	091b      	lsrs	r3, r3, #4
 800213c:	f003 030f 	and.w	r3, r3, #15
 8002140:	490b      	ldr	r1, [pc, #44]	; (8002170 <HAL_RCC_ClockConfig+0x1f4>)
 8002142:	5ccb      	ldrb	r3, [r1, r3]
 8002144:	f003 031f 	and.w	r3, r3, #31
 8002148:	fa22 f303 	lsr.w	r3, r2, r3
 800214c:	4a09      	ldr	r2, [pc, #36]	; (8002174 <HAL_RCC_ClockConfig+0x1f8>)
 800214e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002150:	4b09      	ldr	r3, [pc, #36]	; (8002178 <HAL_RCC_ClockConfig+0x1fc>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4618      	mov	r0, r3
 8002156:	f7fe fee1 	bl	8000f1c <HAL_InitTick>
 800215a:	4603      	mov	r3, r0
 800215c:	72fb      	strb	r3, [r7, #11]

  return status;
 800215e:	7afb      	ldrb	r3, [r7, #11]
}
 8002160:	4618      	mov	r0, r3
 8002162:	3710      	adds	r7, #16
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}
 8002168:	40022000 	.word	0x40022000
 800216c:	40021000 	.word	0x40021000
 8002170:	080058ec 	.word	0x080058ec
 8002174:	20000000 	.word	0x20000000
 8002178:	20000004 	.word	0x20000004

0800217c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800217c:	b480      	push	{r7}
 800217e:	b089      	sub	sp, #36	; 0x24
 8002180:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002182:	2300      	movs	r3, #0
 8002184:	61fb      	str	r3, [r7, #28]
 8002186:	2300      	movs	r3, #0
 8002188:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800218a:	4b3e      	ldr	r3, [pc, #248]	; (8002284 <HAL_RCC_GetSysClockFreq+0x108>)
 800218c:	689b      	ldr	r3, [r3, #8]
 800218e:	f003 030c 	and.w	r3, r3, #12
 8002192:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002194:	4b3b      	ldr	r3, [pc, #236]	; (8002284 <HAL_RCC_GetSysClockFreq+0x108>)
 8002196:	68db      	ldr	r3, [r3, #12]
 8002198:	f003 0303 	and.w	r3, r3, #3
 800219c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800219e:	693b      	ldr	r3, [r7, #16]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d005      	beq.n	80021b0 <HAL_RCC_GetSysClockFreq+0x34>
 80021a4:	693b      	ldr	r3, [r7, #16]
 80021a6:	2b0c      	cmp	r3, #12
 80021a8:	d121      	bne.n	80021ee <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	2b01      	cmp	r3, #1
 80021ae:	d11e      	bne.n	80021ee <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80021b0:	4b34      	ldr	r3, [pc, #208]	; (8002284 <HAL_RCC_GetSysClockFreq+0x108>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f003 0308 	and.w	r3, r3, #8
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d107      	bne.n	80021cc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80021bc:	4b31      	ldr	r3, [pc, #196]	; (8002284 <HAL_RCC_GetSysClockFreq+0x108>)
 80021be:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80021c2:	0a1b      	lsrs	r3, r3, #8
 80021c4:	f003 030f 	and.w	r3, r3, #15
 80021c8:	61fb      	str	r3, [r7, #28]
 80021ca:	e005      	b.n	80021d8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80021cc:	4b2d      	ldr	r3, [pc, #180]	; (8002284 <HAL_RCC_GetSysClockFreq+0x108>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	091b      	lsrs	r3, r3, #4
 80021d2:	f003 030f 	and.w	r3, r3, #15
 80021d6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80021d8:	4a2b      	ldr	r2, [pc, #172]	; (8002288 <HAL_RCC_GetSysClockFreq+0x10c>)
 80021da:	69fb      	ldr	r3, [r7, #28]
 80021dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021e0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80021e2:	693b      	ldr	r3, [r7, #16]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d10d      	bne.n	8002204 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80021e8:	69fb      	ldr	r3, [r7, #28]
 80021ea:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80021ec:	e00a      	b.n	8002204 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80021ee:	693b      	ldr	r3, [r7, #16]
 80021f0:	2b04      	cmp	r3, #4
 80021f2:	d102      	bne.n	80021fa <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80021f4:	4b25      	ldr	r3, [pc, #148]	; (800228c <HAL_RCC_GetSysClockFreq+0x110>)
 80021f6:	61bb      	str	r3, [r7, #24]
 80021f8:	e004      	b.n	8002204 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80021fa:	693b      	ldr	r3, [r7, #16]
 80021fc:	2b08      	cmp	r3, #8
 80021fe:	d101      	bne.n	8002204 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002200:	4b23      	ldr	r3, [pc, #140]	; (8002290 <HAL_RCC_GetSysClockFreq+0x114>)
 8002202:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002204:	693b      	ldr	r3, [r7, #16]
 8002206:	2b0c      	cmp	r3, #12
 8002208:	d134      	bne.n	8002274 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800220a:	4b1e      	ldr	r3, [pc, #120]	; (8002284 <HAL_RCC_GetSysClockFreq+0x108>)
 800220c:	68db      	ldr	r3, [r3, #12]
 800220e:	f003 0303 	and.w	r3, r3, #3
 8002212:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002214:	68bb      	ldr	r3, [r7, #8]
 8002216:	2b02      	cmp	r3, #2
 8002218:	d003      	beq.n	8002222 <HAL_RCC_GetSysClockFreq+0xa6>
 800221a:	68bb      	ldr	r3, [r7, #8]
 800221c:	2b03      	cmp	r3, #3
 800221e:	d003      	beq.n	8002228 <HAL_RCC_GetSysClockFreq+0xac>
 8002220:	e005      	b.n	800222e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002222:	4b1a      	ldr	r3, [pc, #104]	; (800228c <HAL_RCC_GetSysClockFreq+0x110>)
 8002224:	617b      	str	r3, [r7, #20]
      break;
 8002226:	e005      	b.n	8002234 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002228:	4b19      	ldr	r3, [pc, #100]	; (8002290 <HAL_RCC_GetSysClockFreq+0x114>)
 800222a:	617b      	str	r3, [r7, #20]
      break;
 800222c:	e002      	b.n	8002234 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800222e:	69fb      	ldr	r3, [r7, #28]
 8002230:	617b      	str	r3, [r7, #20]
      break;
 8002232:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002234:	4b13      	ldr	r3, [pc, #76]	; (8002284 <HAL_RCC_GetSysClockFreq+0x108>)
 8002236:	68db      	ldr	r3, [r3, #12]
 8002238:	091b      	lsrs	r3, r3, #4
 800223a:	f003 0307 	and.w	r3, r3, #7
 800223e:	3301      	adds	r3, #1
 8002240:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002242:	4b10      	ldr	r3, [pc, #64]	; (8002284 <HAL_RCC_GetSysClockFreq+0x108>)
 8002244:	68db      	ldr	r3, [r3, #12]
 8002246:	0a1b      	lsrs	r3, r3, #8
 8002248:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800224c:	697a      	ldr	r2, [r7, #20]
 800224e:	fb03 f202 	mul.w	r2, r3, r2
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	fbb2 f3f3 	udiv	r3, r2, r3
 8002258:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800225a:	4b0a      	ldr	r3, [pc, #40]	; (8002284 <HAL_RCC_GetSysClockFreq+0x108>)
 800225c:	68db      	ldr	r3, [r3, #12]
 800225e:	0e5b      	lsrs	r3, r3, #25
 8002260:	f003 0303 	and.w	r3, r3, #3
 8002264:	3301      	adds	r3, #1
 8002266:	005b      	lsls	r3, r3, #1
 8002268:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800226a:	697a      	ldr	r2, [r7, #20]
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002272:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002274:	69bb      	ldr	r3, [r7, #24]
}
 8002276:	4618      	mov	r0, r3
 8002278:	3724      	adds	r7, #36	; 0x24
 800227a:	46bd      	mov	sp, r7
 800227c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002280:	4770      	bx	lr
 8002282:	bf00      	nop
 8002284:	40021000 	.word	0x40021000
 8002288:	08005904 	.word	0x08005904
 800228c:	00f42400 	.word	0x00f42400
 8002290:	007a1200 	.word	0x007a1200

08002294 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002294:	b480      	push	{r7}
 8002296:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002298:	4b03      	ldr	r3, [pc, #12]	; (80022a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800229a:	681b      	ldr	r3, [r3, #0]
}
 800229c:	4618      	mov	r0, r3
 800229e:	46bd      	mov	sp, r7
 80022a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a4:	4770      	bx	lr
 80022a6:	bf00      	nop
 80022a8:	20000000 	.word	0x20000000

080022ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80022b0:	f7ff fff0 	bl	8002294 <HAL_RCC_GetHCLKFreq>
 80022b4:	4602      	mov	r2, r0
 80022b6:	4b06      	ldr	r3, [pc, #24]	; (80022d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80022b8:	689b      	ldr	r3, [r3, #8]
 80022ba:	0a1b      	lsrs	r3, r3, #8
 80022bc:	f003 0307 	and.w	r3, r3, #7
 80022c0:	4904      	ldr	r1, [pc, #16]	; (80022d4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80022c2:	5ccb      	ldrb	r3, [r1, r3]
 80022c4:	f003 031f 	and.w	r3, r3, #31
 80022c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80022cc:	4618      	mov	r0, r3
 80022ce:	bd80      	pop	{r7, pc}
 80022d0:	40021000 	.word	0x40021000
 80022d4:	080058fc 	.word	0x080058fc

080022d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80022dc:	f7ff ffda 	bl	8002294 <HAL_RCC_GetHCLKFreq>
 80022e0:	4602      	mov	r2, r0
 80022e2:	4b06      	ldr	r3, [pc, #24]	; (80022fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80022e4:	689b      	ldr	r3, [r3, #8]
 80022e6:	0adb      	lsrs	r3, r3, #11
 80022e8:	f003 0307 	and.w	r3, r3, #7
 80022ec:	4904      	ldr	r1, [pc, #16]	; (8002300 <HAL_RCC_GetPCLK2Freq+0x28>)
 80022ee:	5ccb      	ldrb	r3, [r1, r3]
 80022f0:	f003 031f 	and.w	r3, r3, #31
 80022f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80022f8:	4618      	mov	r0, r3
 80022fa:	bd80      	pop	{r7, pc}
 80022fc:	40021000 	.word	0x40021000
 8002300:	080058fc 	.word	0x080058fc

08002304 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b086      	sub	sp, #24
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800230c:	2300      	movs	r3, #0
 800230e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002310:	4b2a      	ldr	r3, [pc, #168]	; (80023bc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002312:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002314:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002318:	2b00      	cmp	r3, #0
 800231a:	d003      	beq.n	8002324 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800231c:	f7ff f9a0 	bl	8001660 <HAL_PWREx_GetVoltageRange>
 8002320:	6178      	str	r0, [r7, #20]
 8002322:	e014      	b.n	800234e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002324:	4b25      	ldr	r3, [pc, #148]	; (80023bc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002326:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002328:	4a24      	ldr	r2, [pc, #144]	; (80023bc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800232a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800232e:	6593      	str	r3, [r2, #88]	; 0x58
 8002330:	4b22      	ldr	r3, [pc, #136]	; (80023bc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002332:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002334:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002338:	60fb      	str	r3, [r7, #12]
 800233a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800233c:	f7ff f990 	bl	8001660 <HAL_PWREx_GetVoltageRange>
 8002340:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002342:	4b1e      	ldr	r3, [pc, #120]	; (80023bc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002344:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002346:	4a1d      	ldr	r2, [pc, #116]	; (80023bc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002348:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800234c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800234e:	697b      	ldr	r3, [r7, #20]
 8002350:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002354:	d10b      	bne.n	800236e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2b80      	cmp	r3, #128	; 0x80
 800235a:	d919      	bls.n	8002390 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	2ba0      	cmp	r3, #160	; 0xa0
 8002360:	d902      	bls.n	8002368 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002362:	2302      	movs	r3, #2
 8002364:	613b      	str	r3, [r7, #16]
 8002366:	e013      	b.n	8002390 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002368:	2301      	movs	r3, #1
 800236a:	613b      	str	r3, [r7, #16]
 800236c:	e010      	b.n	8002390 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	2b80      	cmp	r3, #128	; 0x80
 8002372:	d902      	bls.n	800237a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002374:	2303      	movs	r3, #3
 8002376:	613b      	str	r3, [r7, #16]
 8002378:	e00a      	b.n	8002390 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	2b80      	cmp	r3, #128	; 0x80
 800237e:	d102      	bne.n	8002386 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002380:	2302      	movs	r3, #2
 8002382:	613b      	str	r3, [r7, #16]
 8002384:	e004      	b.n	8002390 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	2b70      	cmp	r3, #112	; 0x70
 800238a:	d101      	bne.n	8002390 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800238c:	2301      	movs	r3, #1
 800238e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002390:	4b0b      	ldr	r3, [pc, #44]	; (80023c0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f023 0207 	bic.w	r2, r3, #7
 8002398:	4909      	ldr	r1, [pc, #36]	; (80023c0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800239a:	693b      	ldr	r3, [r7, #16]
 800239c:	4313      	orrs	r3, r2
 800239e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80023a0:	4b07      	ldr	r3, [pc, #28]	; (80023c0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f003 0307 	and.w	r3, r3, #7
 80023a8:	693a      	ldr	r2, [r7, #16]
 80023aa:	429a      	cmp	r2, r3
 80023ac:	d001      	beq.n	80023b2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80023ae:	2301      	movs	r3, #1
 80023b0:	e000      	b.n	80023b4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80023b2:	2300      	movs	r3, #0
}
 80023b4:	4618      	mov	r0, r3
 80023b6:	3718      	adds	r7, #24
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bd80      	pop	{r7, pc}
 80023bc:	40021000 	.word	0x40021000
 80023c0:	40022000 	.word	0x40022000

080023c4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b086      	sub	sp, #24
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80023cc:	2300      	movs	r3, #0
 80023ce:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80023d0:	2300      	movs	r3, #0
 80023d2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d041      	beq.n	8002464 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80023e4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80023e8:	d02a      	beq.n	8002440 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80023ea:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80023ee:	d824      	bhi.n	800243a <HAL_RCCEx_PeriphCLKConfig+0x76>
 80023f0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80023f4:	d008      	beq.n	8002408 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80023f6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80023fa:	d81e      	bhi.n	800243a <HAL_RCCEx_PeriphCLKConfig+0x76>
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d00a      	beq.n	8002416 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002400:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002404:	d010      	beq.n	8002428 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002406:	e018      	b.n	800243a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002408:	4b86      	ldr	r3, [pc, #536]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800240a:	68db      	ldr	r3, [r3, #12]
 800240c:	4a85      	ldr	r2, [pc, #532]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800240e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002412:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002414:	e015      	b.n	8002442 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	3304      	adds	r3, #4
 800241a:	2100      	movs	r1, #0
 800241c:	4618      	mov	r0, r3
 800241e:	f000 facd 	bl	80029bc <RCCEx_PLLSAI1_Config>
 8002422:	4603      	mov	r3, r0
 8002424:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002426:	e00c      	b.n	8002442 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	3320      	adds	r3, #32
 800242c:	2100      	movs	r1, #0
 800242e:	4618      	mov	r0, r3
 8002430:	f000 fbb6 	bl	8002ba0 <RCCEx_PLLSAI2_Config>
 8002434:	4603      	mov	r3, r0
 8002436:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002438:	e003      	b.n	8002442 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800243a:	2301      	movs	r3, #1
 800243c:	74fb      	strb	r3, [r7, #19]
      break;
 800243e:	e000      	b.n	8002442 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002440:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002442:	7cfb      	ldrb	r3, [r7, #19]
 8002444:	2b00      	cmp	r3, #0
 8002446:	d10b      	bne.n	8002460 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002448:	4b76      	ldr	r3, [pc, #472]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800244a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800244e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002456:	4973      	ldr	r1, [pc, #460]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002458:	4313      	orrs	r3, r2
 800245a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800245e:	e001      	b.n	8002464 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002460:	7cfb      	ldrb	r3, [r7, #19]
 8002462:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800246c:	2b00      	cmp	r3, #0
 800246e:	d041      	beq.n	80024f4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002474:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002478:	d02a      	beq.n	80024d0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800247a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800247e:	d824      	bhi.n	80024ca <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002480:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002484:	d008      	beq.n	8002498 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002486:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800248a:	d81e      	bhi.n	80024ca <HAL_RCCEx_PeriphCLKConfig+0x106>
 800248c:	2b00      	cmp	r3, #0
 800248e:	d00a      	beq.n	80024a6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002490:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002494:	d010      	beq.n	80024b8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002496:	e018      	b.n	80024ca <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002498:	4b62      	ldr	r3, [pc, #392]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800249a:	68db      	ldr	r3, [r3, #12]
 800249c:	4a61      	ldr	r2, [pc, #388]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800249e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024a2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80024a4:	e015      	b.n	80024d2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	3304      	adds	r3, #4
 80024aa:	2100      	movs	r1, #0
 80024ac:	4618      	mov	r0, r3
 80024ae:	f000 fa85 	bl	80029bc <RCCEx_PLLSAI1_Config>
 80024b2:	4603      	mov	r3, r0
 80024b4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80024b6:	e00c      	b.n	80024d2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	3320      	adds	r3, #32
 80024bc:	2100      	movs	r1, #0
 80024be:	4618      	mov	r0, r3
 80024c0:	f000 fb6e 	bl	8002ba0 <RCCEx_PLLSAI2_Config>
 80024c4:	4603      	mov	r3, r0
 80024c6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80024c8:	e003      	b.n	80024d2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80024ca:	2301      	movs	r3, #1
 80024cc:	74fb      	strb	r3, [r7, #19]
      break;
 80024ce:	e000      	b.n	80024d2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80024d0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80024d2:	7cfb      	ldrb	r3, [r7, #19]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d10b      	bne.n	80024f0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80024d8:	4b52      	ldr	r3, [pc, #328]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80024da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024de:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80024e6:	494f      	ldr	r1, [pc, #316]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80024e8:	4313      	orrs	r3, r2
 80024ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80024ee:	e001      	b.n	80024f4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80024f0:	7cfb      	ldrb	r3, [r7, #19]
 80024f2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	f000 80a0 	beq.w	8002642 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002502:	2300      	movs	r3, #0
 8002504:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002506:	4b47      	ldr	r3, [pc, #284]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002508:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800250a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800250e:	2b00      	cmp	r3, #0
 8002510:	d101      	bne.n	8002516 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002512:	2301      	movs	r3, #1
 8002514:	e000      	b.n	8002518 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002516:	2300      	movs	r3, #0
 8002518:	2b00      	cmp	r3, #0
 800251a:	d00d      	beq.n	8002538 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800251c:	4b41      	ldr	r3, [pc, #260]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800251e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002520:	4a40      	ldr	r2, [pc, #256]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002522:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002526:	6593      	str	r3, [r2, #88]	; 0x58
 8002528:	4b3e      	ldr	r3, [pc, #248]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800252a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800252c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002530:	60bb      	str	r3, [r7, #8]
 8002532:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002534:	2301      	movs	r3, #1
 8002536:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002538:	4b3b      	ldr	r3, [pc, #236]	; (8002628 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	4a3a      	ldr	r2, [pc, #232]	; (8002628 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800253e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002542:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002544:	f7fe fd3a 	bl	8000fbc <HAL_GetTick>
 8002548:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800254a:	e009      	b.n	8002560 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800254c:	f7fe fd36 	bl	8000fbc <HAL_GetTick>
 8002550:	4602      	mov	r2, r0
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	1ad3      	subs	r3, r2, r3
 8002556:	2b02      	cmp	r3, #2
 8002558:	d902      	bls.n	8002560 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800255a:	2303      	movs	r3, #3
 800255c:	74fb      	strb	r3, [r7, #19]
        break;
 800255e:	e005      	b.n	800256c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002560:	4b31      	ldr	r3, [pc, #196]	; (8002628 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002568:	2b00      	cmp	r3, #0
 800256a:	d0ef      	beq.n	800254c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800256c:	7cfb      	ldrb	r3, [r7, #19]
 800256e:	2b00      	cmp	r3, #0
 8002570:	d15c      	bne.n	800262c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002572:	4b2c      	ldr	r3, [pc, #176]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002574:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002578:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800257c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800257e:	697b      	ldr	r3, [r7, #20]
 8002580:	2b00      	cmp	r3, #0
 8002582:	d01f      	beq.n	80025c4 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800258a:	697a      	ldr	r2, [r7, #20]
 800258c:	429a      	cmp	r2, r3
 800258e:	d019      	beq.n	80025c4 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002590:	4b24      	ldr	r3, [pc, #144]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002592:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002596:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800259a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800259c:	4b21      	ldr	r3, [pc, #132]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800259e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025a2:	4a20      	ldr	r2, [pc, #128]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025a8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80025ac:	4b1d      	ldr	r3, [pc, #116]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025b2:	4a1c      	ldr	r2, [pc, #112]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025b8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80025bc:	4a19      	ldr	r2, [pc, #100]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025be:	697b      	ldr	r3, [r7, #20]
 80025c0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80025c4:	697b      	ldr	r3, [r7, #20]
 80025c6:	f003 0301 	and.w	r3, r3, #1
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d016      	beq.n	80025fc <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025ce:	f7fe fcf5 	bl	8000fbc <HAL_GetTick>
 80025d2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80025d4:	e00b      	b.n	80025ee <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025d6:	f7fe fcf1 	bl	8000fbc <HAL_GetTick>
 80025da:	4602      	mov	r2, r0
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	1ad3      	subs	r3, r2, r3
 80025e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80025e4:	4293      	cmp	r3, r2
 80025e6:	d902      	bls.n	80025ee <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80025e8:	2303      	movs	r3, #3
 80025ea:	74fb      	strb	r3, [r7, #19]
            break;
 80025ec:	e006      	b.n	80025fc <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80025ee:	4b0d      	ldr	r3, [pc, #52]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025f4:	f003 0302 	and.w	r3, r3, #2
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d0ec      	beq.n	80025d6 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80025fc:	7cfb      	ldrb	r3, [r7, #19]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d10c      	bne.n	800261c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002602:	4b08      	ldr	r3, [pc, #32]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002604:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002608:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002612:	4904      	ldr	r1, [pc, #16]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002614:	4313      	orrs	r3, r2
 8002616:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800261a:	e009      	b.n	8002630 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800261c:	7cfb      	ldrb	r3, [r7, #19]
 800261e:	74bb      	strb	r3, [r7, #18]
 8002620:	e006      	b.n	8002630 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002622:	bf00      	nop
 8002624:	40021000 	.word	0x40021000
 8002628:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800262c:	7cfb      	ldrb	r3, [r7, #19]
 800262e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002630:	7c7b      	ldrb	r3, [r7, #17]
 8002632:	2b01      	cmp	r3, #1
 8002634:	d105      	bne.n	8002642 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002636:	4ba6      	ldr	r3, [pc, #664]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002638:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800263a:	4aa5      	ldr	r2, [pc, #660]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800263c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002640:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f003 0301 	and.w	r3, r3, #1
 800264a:	2b00      	cmp	r3, #0
 800264c:	d00a      	beq.n	8002664 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800264e:	4ba0      	ldr	r3, [pc, #640]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002650:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002654:	f023 0203 	bic.w	r2, r3, #3
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800265c:	499c      	ldr	r1, [pc, #624]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800265e:	4313      	orrs	r3, r2
 8002660:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f003 0302 	and.w	r3, r3, #2
 800266c:	2b00      	cmp	r3, #0
 800266e:	d00a      	beq.n	8002686 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002670:	4b97      	ldr	r3, [pc, #604]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002672:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002676:	f023 020c 	bic.w	r2, r3, #12
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800267e:	4994      	ldr	r1, [pc, #592]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002680:	4313      	orrs	r3, r2
 8002682:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f003 0304 	and.w	r3, r3, #4
 800268e:	2b00      	cmp	r3, #0
 8002690:	d00a      	beq.n	80026a8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002692:	4b8f      	ldr	r3, [pc, #572]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002694:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002698:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026a0:	498b      	ldr	r1, [pc, #556]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80026a2:	4313      	orrs	r3, r2
 80026a4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f003 0308 	and.w	r3, r3, #8
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d00a      	beq.n	80026ca <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80026b4:	4b86      	ldr	r3, [pc, #536]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80026b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026ba:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026c2:	4983      	ldr	r1, [pc, #524]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80026c4:	4313      	orrs	r3, r2
 80026c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f003 0310 	and.w	r3, r3, #16
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d00a      	beq.n	80026ec <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80026d6:	4b7e      	ldr	r3, [pc, #504]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80026d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026dc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80026e4:	497a      	ldr	r1, [pc, #488]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80026e6:	4313      	orrs	r3, r2
 80026e8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f003 0320 	and.w	r3, r3, #32
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d00a      	beq.n	800270e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80026f8:	4b75      	ldr	r3, [pc, #468]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80026fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026fe:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002706:	4972      	ldr	r1, [pc, #456]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002708:	4313      	orrs	r3, r2
 800270a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002716:	2b00      	cmp	r3, #0
 8002718:	d00a      	beq.n	8002730 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800271a:	4b6d      	ldr	r3, [pc, #436]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800271c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002720:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002728:	4969      	ldr	r1, [pc, #420]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800272a:	4313      	orrs	r3, r2
 800272c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002738:	2b00      	cmp	r3, #0
 800273a:	d00a      	beq.n	8002752 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800273c:	4b64      	ldr	r3, [pc, #400]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800273e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002742:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800274a:	4961      	ldr	r1, [pc, #388]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800274c:	4313      	orrs	r3, r2
 800274e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800275a:	2b00      	cmp	r3, #0
 800275c:	d00a      	beq.n	8002774 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800275e:	4b5c      	ldr	r3, [pc, #368]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002760:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002764:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800276c:	4958      	ldr	r1, [pc, #352]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800276e:	4313      	orrs	r3, r2
 8002770:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800277c:	2b00      	cmp	r3, #0
 800277e:	d00a      	beq.n	8002796 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002780:	4b53      	ldr	r3, [pc, #332]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002782:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002786:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800278e:	4950      	ldr	r1, [pc, #320]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002790:	4313      	orrs	r3, r2
 8002792:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d00a      	beq.n	80027b8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80027a2:	4b4b      	ldr	r3, [pc, #300]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80027a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027a8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027b0:	4947      	ldr	r1, [pc, #284]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80027b2:	4313      	orrs	r3, r2
 80027b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d00a      	beq.n	80027da <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80027c4:	4b42      	ldr	r3, [pc, #264]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80027c6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80027ca:	f023 0203 	bic.w	r2, r3, #3
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027d2:	493f      	ldr	r1, [pc, #252]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80027d4:	4313      	orrs	r3, r2
 80027d6:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d028      	beq.n	8002838 <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80027e6:	4b3a      	ldr	r3, [pc, #232]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80027e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027ec:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027f4:	4936      	ldr	r1, [pc, #216]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80027f6:	4313      	orrs	r3, r2
 80027f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002800:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002804:	d106      	bne.n	8002814 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002806:	4b32      	ldr	r3, [pc, #200]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002808:	68db      	ldr	r3, [r3, #12]
 800280a:	4a31      	ldr	r2, [pc, #196]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800280c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002810:	60d3      	str	r3, [r2, #12]
 8002812:	e011      	b.n	8002838 <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002818:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800281c:	d10c      	bne.n	8002838 <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	3304      	adds	r3, #4
 8002822:	2101      	movs	r1, #1
 8002824:	4618      	mov	r0, r3
 8002826:	f000 f8c9 	bl	80029bc <RCCEx_PLLSAI1_Config>
 800282a:	4603      	mov	r3, r0
 800282c:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800282e:	7cfb      	ldrb	r3, [r7, #19]
 8002830:	2b00      	cmp	r3, #0
 8002832:	d001      	beq.n	8002838 <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 8002834:	7cfb      	ldrb	r3, [r7, #19]
 8002836:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002840:	2b00      	cmp	r3, #0
 8002842:	d028      	beq.n	8002896 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002844:	4b22      	ldr	r3, [pc, #136]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002846:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800284a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002852:	491f      	ldr	r1, [pc, #124]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002854:	4313      	orrs	r3, r2
 8002856:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800285e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002862:	d106      	bne.n	8002872 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002864:	4b1a      	ldr	r3, [pc, #104]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002866:	68db      	ldr	r3, [r3, #12]
 8002868:	4a19      	ldr	r2, [pc, #100]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800286a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800286e:	60d3      	str	r3, [r2, #12]
 8002870:	e011      	b.n	8002896 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002876:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800287a:	d10c      	bne.n	8002896 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	3304      	adds	r3, #4
 8002880:	2101      	movs	r1, #1
 8002882:	4618      	mov	r0, r3
 8002884:	f000 f89a 	bl	80029bc <RCCEx_PLLSAI1_Config>
 8002888:	4603      	mov	r3, r0
 800288a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800288c:	7cfb      	ldrb	r3, [r7, #19]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d001      	beq.n	8002896 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 8002892:	7cfb      	ldrb	r3, [r7, #19]
 8002894:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d02a      	beq.n	80028f8 <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80028a2:	4b0b      	ldr	r3, [pc, #44]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80028a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028a8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80028b0:	4907      	ldr	r1, [pc, #28]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80028b2:	4313      	orrs	r3, r2
 80028b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80028bc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80028c0:	d108      	bne.n	80028d4 <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80028c2:	4b03      	ldr	r3, [pc, #12]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80028c4:	68db      	ldr	r3, [r3, #12]
 80028c6:	4a02      	ldr	r2, [pc, #8]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80028c8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80028cc:	60d3      	str	r3, [r2, #12]
 80028ce:	e013      	b.n	80028f8 <HAL_RCCEx_PeriphCLKConfig+0x534>
 80028d0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80028d8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80028dc:	d10c      	bne.n	80028f8 <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	3304      	adds	r3, #4
 80028e2:	2101      	movs	r1, #1
 80028e4:	4618      	mov	r0, r3
 80028e6:	f000 f869 	bl	80029bc <RCCEx_PLLSAI1_Config>
 80028ea:	4603      	mov	r3, r0
 80028ec:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80028ee:	7cfb      	ldrb	r3, [r7, #19]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d001      	beq.n	80028f8 <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 80028f4:	7cfb      	ldrb	r3, [r7, #19]
 80028f6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002900:	2b00      	cmp	r3, #0
 8002902:	d02f      	beq.n	8002964 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002904:	4b2c      	ldr	r3, [pc, #176]	; (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8002906:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800290a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002912:	4929      	ldr	r1, [pc, #164]	; (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8002914:	4313      	orrs	r3, r2
 8002916:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800291e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002922:	d10d      	bne.n	8002940 <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	3304      	adds	r3, #4
 8002928:	2102      	movs	r1, #2
 800292a:	4618      	mov	r0, r3
 800292c:	f000 f846 	bl	80029bc <RCCEx_PLLSAI1_Config>
 8002930:	4603      	mov	r3, r0
 8002932:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002934:	7cfb      	ldrb	r3, [r7, #19]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d014      	beq.n	8002964 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 800293a:	7cfb      	ldrb	r3, [r7, #19]
 800293c:	74bb      	strb	r3, [r7, #18]
 800293e:	e011      	b.n	8002964 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002944:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002948:	d10c      	bne.n	8002964 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	3320      	adds	r3, #32
 800294e:	2102      	movs	r1, #2
 8002950:	4618      	mov	r0, r3
 8002952:	f000 f925 	bl	8002ba0 <RCCEx_PLLSAI2_Config>
 8002956:	4603      	mov	r3, r0
 8002958:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800295a:	7cfb      	ldrb	r3, [r7, #19]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d001      	beq.n	8002964 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8002960:	7cfb      	ldrb	r3, [r7, #19]
 8002962:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800296c:	2b00      	cmp	r3, #0
 800296e:	d00b      	beq.n	8002988 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002970:	4b11      	ldr	r3, [pc, #68]	; (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8002972:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002976:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002980:	490d      	ldr	r1, [pc, #52]	; (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8002982:	4313      	orrs	r3, r2
 8002984:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002990:	2b00      	cmp	r3, #0
 8002992:	d00b      	beq.n	80029ac <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002994:	4b08      	ldr	r3, [pc, #32]	; (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8002996:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800299a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80029a4:	4904      	ldr	r1, [pc, #16]	; (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80029a6:	4313      	orrs	r3, r2
 80029a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80029ac:	7cbb      	ldrb	r3, [r7, #18]
}
 80029ae:	4618      	mov	r0, r3
 80029b0:	3718      	adds	r7, #24
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bd80      	pop	{r7, pc}
 80029b6:	bf00      	nop
 80029b8:	40021000 	.word	0x40021000

080029bc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b084      	sub	sp, #16
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
 80029c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80029c6:	2300      	movs	r3, #0
 80029c8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80029ca:	4b74      	ldr	r3, [pc, #464]	; (8002b9c <RCCEx_PLLSAI1_Config+0x1e0>)
 80029cc:	68db      	ldr	r3, [r3, #12]
 80029ce:	f003 0303 	and.w	r3, r3, #3
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d018      	beq.n	8002a08 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80029d6:	4b71      	ldr	r3, [pc, #452]	; (8002b9c <RCCEx_PLLSAI1_Config+0x1e0>)
 80029d8:	68db      	ldr	r3, [r3, #12]
 80029da:	f003 0203 	and.w	r2, r3, #3
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	429a      	cmp	r2, r3
 80029e4:	d10d      	bne.n	8002a02 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
       ||
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d009      	beq.n	8002a02 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80029ee:	4b6b      	ldr	r3, [pc, #428]	; (8002b9c <RCCEx_PLLSAI1_Config+0x1e0>)
 80029f0:	68db      	ldr	r3, [r3, #12]
 80029f2:	091b      	lsrs	r3, r3, #4
 80029f4:	f003 0307 	and.w	r3, r3, #7
 80029f8:	1c5a      	adds	r2, r3, #1
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	685b      	ldr	r3, [r3, #4]
       ||
 80029fe:	429a      	cmp	r2, r3
 8002a00:	d047      	beq.n	8002a92 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002a02:	2301      	movs	r3, #1
 8002a04:	73fb      	strb	r3, [r7, #15]
 8002a06:	e044      	b.n	8002a92 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	2b03      	cmp	r3, #3
 8002a0e:	d018      	beq.n	8002a42 <RCCEx_PLLSAI1_Config+0x86>
 8002a10:	2b03      	cmp	r3, #3
 8002a12:	d825      	bhi.n	8002a60 <RCCEx_PLLSAI1_Config+0xa4>
 8002a14:	2b01      	cmp	r3, #1
 8002a16:	d002      	beq.n	8002a1e <RCCEx_PLLSAI1_Config+0x62>
 8002a18:	2b02      	cmp	r3, #2
 8002a1a:	d009      	beq.n	8002a30 <RCCEx_PLLSAI1_Config+0x74>
 8002a1c:	e020      	b.n	8002a60 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002a1e:	4b5f      	ldr	r3, [pc, #380]	; (8002b9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f003 0302 	and.w	r3, r3, #2
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d11d      	bne.n	8002a66 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a2e:	e01a      	b.n	8002a66 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002a30:	4b5a      	ldr	r3, [pc, #360]	; (8002b9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d116      	bne.n	8002a6a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a40:	e013      	b.n	8002a6a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002a42:	4b56      	ldr	r3, [pc, #344]	; (8002b9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d10f      	bne.n	8002a6e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002a4e:	4b53      	ldr	r3, [pc, #332]	; (8002b9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d109      	bne.n	8002a6e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002a5e:	e006      	b.n	8002a6e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002a60:	2301      	movs	r3, #1
 8002a62:	73fb      	strb	r3, [r7, #15]
      break;
 8002a64:	e004      	b.n	8002a70 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002a66:	bf00      	nop
 8002a68:	e002      	b.n	8002a70 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002a6a:	bf00      	nop
 8002a6c:	e000      	b.n	8002a70 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002a6e:	bf00      	nop
    }

    if(status == HAL_OK)
 8002a70:	7bfb      	ldrb	r3, [r7, #15]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d10d      	bne.n	8002a92 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002a76:	4b49      	ldr	r3, [pc, #292]	; (8002b9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002a78:	68db      	ldr	r3, [r3, #12]
 8002a7a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6819      	ldr	r1, [r3, #0]
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	3b01      	subs	r3, #1
 8002a88:	011b      	lsls	r3, r3, #4
 8002a8a:	430b      	orrs	r3, r1
 8002a8c:	4943      	ldr	r1, [pc, #268]	; (8002b9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002a8e:	4313      	orrs	r3, r2
 8002a90:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002a92:	7bfb      	ldrb	r3, [r7, #15]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d17c      	bne.n	8002b92 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002a98:	4b40      	ldr	r3, [pc, #256]	; (8002b9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	4a3f      	ldr	r2, [pc, #252]	; (8002b9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002a9e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002aa2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002aa4:	f7fe fa8a 	bl	8000fbc <HAL_GetTick>
 8002aa8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002aaa:	e009      	b.n	8002ac0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002aac:	f7fe fa86 	bl	8000fbc <HAL_GetTick>
 8002ab0:	4602      	mov	r2, r0
 8002ab2:	68bb      	ldr	r3, [r7, #8]
 8002ab4:	1ad3      	subs	r3, r2, r3
 8002ab6:	2b02      	cmp	r3, #2
 8002ab8:	d902      	bls.n	8002ac0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002aba:	2303      	movs	r3, #3
 8002abc:	73fb      	strb	r3, [r7, #15]
        break;
 8002abe:	e005      	b.n	8002acc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002ac0:	4b36      	ldr	r3, [pc, #216]	; (8002b9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d1ef      	bne.n	8002aac <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002acc:	7bfb      	ldrb	r3, [r7, #15]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d15f      	bne.n	8002b92 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d110      	bne.n	8002afa <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002ad8:	4b30      	ldr	r3, [pc, #192]	; (8002b9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002ada:	691b      	ldr	r3, [r3, #16]
 8002adc:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8002ae0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002ae4:	687a      	ldr	r2, [r7, #4]
 8002ae6:	6892      	ldr	r2, [r2, #8]
 8002ae8:	0211      	lsls	r1, r2, #8
 8002aea:	687a      	ldr	r2, [r7, #4]
 8002aec:	68d2      	ldr	r2, [r2, #12]
 8002aee:	06d2      	lsls	r2, r2, #27
 8002af0:	430a      	orrs	r2, r1
 8002af2:	492a      	ldr	r1, [pc, #168]	; (8002b9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002af4:	4313      	orrs	r3, r2
 8002af6:	610b      	str	r3, [r1, #16]
 8002af8:	e027      	b.n	8002b4a <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	2b01      	cmp	r3, #1
 8002afe:	d112      	bne.n	8002b26 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002b00:	4b26      	ldr	r3, [pc, #152]	; (8002b9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002b02:	691b      	ldr	r3, [r3, #16]
 8002b04:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002b08:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002b0c:	687a      	ldr	r2, [r7, #4]
 8002b0e:	6892      	ldr	r2, [r2, #8]
 8002b10:	0211      	lsls	r1, r2, #8
 8002b12:	687a      	ldr	r2, [r7, #4]
 8002b14:	6912      	ldr	r2, [r2, #16]
 8002b16:	0852      	lsrs	r2, r2, #1
 8002b18:	3a01      	subs	r2, #1
 8002b1a:	0552      	lsls	r2, r2, #21
 8002b1c:	430a      	orrs	r2, r1
 8002b1e:	491f      	ldr	r1, [pc, #124]	; (8002b9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002b20:	4313      	orrs	r3, r2
 8002b22:	610b      	str	r3, [r1, #16]
 8002b24:	e011      	b.n	8002b4a <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002b26:	4b1d      	ldr	r3, [pc, #116]	; (8002b9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002b28:	691b      	ldr	r3, [r3, #16]
 8002b2a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002b2e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002b32:	687a      	ldr	r2, [r7, #4]
 8002b34:	6892      	ldr	r2, [r2, #8]
 8002b36:	0211      	lsls	r1, r2, #8
 8002b38:	687a      	ldr	r2, [r7, #4]
 8002b3a:	6952      	ldr	r2, [r2, #20]
 8002b3c:	0852      	lsrs	r2, r2, #1
 8002b3e:	3a01      	subs	r2, #1
 8002b40:	0652      	lsls	r2, r2, #25
 8002b42:	430a      	orrs	r2, r1
 8002b44:	4915      	ldr	r1, [pc, #84]	; (8002b9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002b46:	4313      	orrs	r3, r2
 8002b48:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002b4a:	4b14      	ldr	r3, [pc, #80]	; (8002b9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	4a13      	ldr	r2, [pc, #76]	; (8002b9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002b50:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002b54:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b56:	f7fe fa31 	bl	8000fbc <HAL_GetTick>
 8002b5a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002b5c:	e009      	b.n	8002b72 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002b5e:	f7fe fa2d 	bl	8000fbc <HAL_GetTick>
 8002b62:	4602      	mov	r2, r0
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	1ad3      	subs	r3, r2, r3
 8002b68:	2b02      	cmp	r3, #2
 8002b6a:	d902      	bls.n	8002b72 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8002b6c:	2303      	movs	r3, #3
 8002b6e:	73fb      	strb	r3, [r7, #15]
          break;
 8002b70:	e005      	b.n	8002b7e <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002b72:	4b0a      	ldr	r3, [pc, #40]	; (8002b9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d0ef      	beq.n	8002b5e <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8002b7e:	7bfb      	ldrb	r3, [r7, #15]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d106      	bne.n	8002b92 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002b84:	4b05      	ldr	r3, [pc, #20]	; (8002b9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002b86:	691a      	ldr	r2, [r3, #16]
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	699b      	ldr	r3, [r3, #24]
 8002b8c:	4903      	ldr	r1, [pc, #12]	; (8002b9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002b8e:	4313      	orrs	r3, r2
 8002b90:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002b92:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b94:	4618      	mov	r0, r3
 8002b96:	3710      	adds	r7, #16
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	bd80      	pop	{r7, pc}
 8002b9c:	40021000 	.word	0x40021000

08002ba0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b084      	sub	sp, #16
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
 8002ba8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002baa:	2300      	movs	r3, #0
 8002bac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002bae:	4b69      	ldr	r3, [pc, #420]	; (8002d54 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002bb0:	68db      	ldr	r3, [r3, #12]
 8002bb2:	f003 0303 	and.w	r3, r3, #3
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d018      	beq.n	8002bec <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002bba:	4b66      	ldr	r3, [pc, #408]	; (8002d54 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002bbc:	68db      	ldr	r3, [r3, #12]
 8002bbe:	f003 0203 	and.w	r2, r3, #3
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	429a      	cmp	r2, r3
 8002bc8:	d10d      	bne.n	8002be6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
       ||
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d009      	beq.n	8002be6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002bd2:	4b60      	ldr	r3, [pc, #384]	; (8002d54 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002bd4:	68db      	ldr	r3, [r3, #12]
 8002bd6:	091b      	lsrs	r3, r3, #4
 8002bd8:	f003 0307 	and.w	r3, r3, #7
 8002bdc:	1c5a      	adds	r2, r3, #1
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	685b      	ldr	r3, [r3, #4]
       ||
 8002be2:	429a      	cmp	r2, r3
 8002be4:	d047      	beq.n	8002c76 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
 8002be8:	73fb      	strb	r3, [r7, #15]
 8002bea:	e044      	b.n	8002c76 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	2b03      	cmp	r3, #3
 8002bf2:	d018      	beq.n	8002c26 <RCCEx_PLLSAI2_Config+0x86>
 8002bf4:	2b03      	cmp	r3, #3
 8002bf6:	d825      	bhi.n	8002c44 <RCCEx_PLLSAI2_Config+0xa4>
 8002bf8:	2b01      	cmp	r3, #1
 8002bfa:	d002      	beq.n	8002c02 <RCCEx_PLLSAI2_Config+0x62>
 8002bfc:	2b02      	cmp	r3, #2
 8002bfe:	d009      	beq.n	8002c14 <RCCEx_PLLSAI2_Config+0x74>
 8002c00:	e020      	b.n	8002c44 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002c02:	4b54      	ldr	r3, [pc, #336]	; (8002d54 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f003 0302 	and.w	r3, r3, #2
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d11d      	bne.n	8002c4a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8002c0e:	2301      	movs	r3, #1
 8002c10:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c12:	e01a      	b.n	8002c4a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002c14:	4b4f      	ldr	r3, [pc, #316]	; (8002d54 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d116      	bne.n	8002c4e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002c20:	2301      	movs	r3, #1
 8002c22:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c24:	e013      	b.n	8002c4e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002c26:	4b4b      	ldr	r3, [pc, #300]	; (8002d54 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d10f      	bne.n	8002c52 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002c32:	4b48      	ldr	r3, [pc, #288]	; (8002d54 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d109      	bne.n	8002c52 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002c42:	e006      	b.n	8002c52 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002c44:	2301      	movs	r3, #1
 8002c46:	73fb      	strb	r3, [r7, #15]
      break;
 8002c48:	e004      	b.n	8002c54 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002c4a:	bf00      	nop
 8002c4c:	e002      	b.n	8002c54 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002c4e:	bf00      	nop
 8002c50:	e000      	b.n	8002c54 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002c52:	bf00      	nop
    }

    if(status == HAL_OK)
 8002c54:	7bfb      	ldrb	r3, [r7, #15]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d10d      	bne.n	8002c76 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002c5a:	4b3e      	ldr	r3, [pc, #248]	; (8002d54 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002c5c:	68db      	ldr	r3, [r3, #12]
 8002c5e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6819      	ldr	r1, [r3, #0]
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	3b01      	subs	r3, #1
 8002c6c:	011b      	lsls	r3, r3, #4
 8002c6e:	430b      	orrs	r3, r1
 8002c70:	4938      	ldr	r1, [pc, #224]	; (8002d54 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002c72:	4313      	orrs	r3, r2
 8002c74:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002c76:	7bfb      	ldrb	r3, [r7, #15]
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d166      	bne.n	8002d4a <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002c7c:	4b35      	ldr	r3, [pc, #212]	; (8002d54 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	4a34      	ldr	r2, [pc, #208]	; (8002d54 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002c82:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002c86:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c88:	f7fe f998 	bl	8000fbc <HAL_GetTick>
 8002c8c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002c8e:	e009      	b.n	8002ca4 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002c90:	f7fe f994 	bl	8000fbc <HAL_GetTick>
 8002c94:	4602      	mov	r2, r0
 8002c96:	68bb      	ldr	r3, [r7, #8]
 8002c98:	1ad3      	subs	r3, r2, r3
 8002c9a:	2b02      	cmp	r3, #2
 8002c9c:	d902      	bls.n	8002ca4 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002c9e:	2303      	movs	r3, #3
 8002ca0:	73fb      	strb	r3, [r7, #15]
        break;
 8002ca2:	e005      	b.n	8002cb0 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002ca4:	4b2b      	ldr	r3, [pc, #172]	; (8002d54 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d1ef      	bne.n	8002c90 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002cb0:	7bfb      	ldrb	r3, [r7, #15]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d149      	bne.n	8002d4a <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d110      	bne.n	8002cde <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002cbc:	4b25      	ldr	r3, [pc, #148]	; (8002d54 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002cbe:	695b      	ldr	r3, [r3, #20]
 8002cc0:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8002cc4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002cc8:	687a      	ldr	r2, [r7, #4]
 8002cca:	6892      	ldr	r2, [r2, #8]
 8002ccc:	0211      	lsls	r1, r2, #8
 8002cce:	687a      	ldr	r2, [r7, #4]
 8002cd0:	68d2      	ldr	r2, [r2, #12]
 8002cd2:	06d2      	lsls	r2, r2, #27
 8002cd4:	430a      	orrs	r2, r1
 8002cd6:	491f      	ldr	r1, [pc, #124]	; (8002d54 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002cd8:	4313      	orrs	r3, r2
 8002cda:	614b      	str	r3, [r1, #20]
 8002cdc:	e011      	b.n	8002d02 <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002cde:	4b1d      	ldr	r3, [pc, #116]	; (8002d54 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002ce0:	695b      	ldr	r3, [r3, #20]
 8002ce2:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002ce6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002cea:	687a      	ldr	r2, [r7, #4]
 8002cec:	6892      	ldr	r2, [r2, #8]
 8002cee:	0211      	lsls	r1, r2, #8
 8002cf0:	687a      	ldr	r2, [r7, #4]
 8002cf2:	6912      	ldr	r2, [r2, #16]
 8002cf4:	0852      	lsrs	r2, r2, #1
 8002cf6:	3a01      	subs	r2, #1
 8002cf8:	0652      	lsls	r2, r2, #25
 8002cfa:	430a      	orrs	r2, r1
 8002cfc:	4915      	ldr	r1, [pc, #84]	; (8002d54 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002cfe:	4313      	orrs	r3, r2
 8002d00:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002d02:	4b14      	ldr	r3, [pc, #80]	; (8002d54 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	4a13      	ldr	r2, [pc, #76]	; (8002d54 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002d08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d0c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d0e:	f7fe f955 	bl	8000fbc <HAL_GetTick>
 8002d12:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002d14:	e009      	b.n	8002d2a <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002d16:	f7fe f951 	bl	8000fbc <HAL_GetTick>
 8002d1a:	4602      	mov	r2, r0
 8002d1c:	68bb      	ldr	r3, [r7, #8]
 8002d1e:	1ad3      	subs	r3, r2, r3
 8002d20:	2b02      	cmp	r3, #2
 8002d22:	d902      	bls.n	8002d2a <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 8002d24:	2303      	movs	r3, #3
 8002d26:	73fb      	strb	r3, [r7, #15]
          break;
 8002d28:	e005      	b.n	8002d36 <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002d2a:	4b0a      	ldr	r3, [pc, #40]	; (8002d54 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d0ef      	beq.n	8002d16 <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 8002d36:	7bfb      	ldrb	r3, [r7, #15]
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d106      	bne.n	8002d4a <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002d3c:	4b05      	ldr	r3, [pc, #20]	; (8002d54 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002d3e:	695a      	ldr	r2, [r3, #20]
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	695b      	ldr	r3, [r3, #20]
 8002d44:	4903      	ldr	r1, [pc, #12]	; (8002d54 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002d46:	4313      	orrs	r3, r2
 8002d48:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002d4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	3710      	adds	r7, #16
 8002d50:	46bd      	mov	sp, r7
 8002d52:	bd80      	pop	{r7, pc}
 8002d54:	40021000 	.word	0x40021000

08002d58 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b082      	sub	sp, #8
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d101      	bne.n	8002d6a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002d66:	2301      	movs	r3, #1
 8002d68:	e040      	b.n	8002dec <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d106      	bne.n	8002d80 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	2200      	movs	r2, #0
 8002d76:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002d7a:	6878      	ldr	r0, [r7, #4]
 8002d7c:	f7fd ff40 	bl	8000c00 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2224      	movs	r2, #36	; 0x24
 8002d84:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	681a      	ldr	r2, [r3, #0]
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f022 0201 	bic.w	r2, r2, #1
 8002d94:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d002      	beq.n	8002da4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8002d9e:	6878      	ldr	r0, [r7, #4]
 8002da0:	f000 fec0 	bl	8003b24 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002da4:	6878      	ldr	r0, [r7, #4]
 8002da6:	f000 fc05 	bl	80035b4 <UART_SetConfig>
 8002daa:	4603      	mov	r3, r0
 8002dac:	2b01      	cmp	r3, #1
 8002dae:	d101      	bne.n	8002db4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8002db0:	2301      	movs	r3, #1
 8002db2:	e01b      	b.n	8002dec <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	685a      	ldr	r2, [r3, #4]
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002dc2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	689a      	ldr	r2, [r3, #8]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002dd2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	681a      	ldr	r2, [r3, #0]
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f042 0201 	orr.w	r2, r2, #1
 8002de2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002de4:	6878      	ldr	r0, [r7, #4]
 8002de6:	f000 ff3f 	bl	8003c68 <UART_CheckIdleState>
 8002dea:	4603      	mov	r3, r0
}
 8002dec:	4618      	mov	r0, r3
 8002dee:	3708      	adds	r7, #8
 8002df0:	46bd      	mov	sp, r7
 8002df2:	bd80      	pop	{r7, pc}

08002df4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b08a      	sub	sp, #40	; 0x28
 8002df8:	af02      	add	r7, sp, #8
 8002dfa:	60f8      	str	r0, [r7, #12]
 8002dfc:	60b9      	str	r1, [r7, #8]
 8002dfe:	603b      	str	r3, [r7, #0]
 8002e00:	4613      	mov	r3, r2
 8002e02:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002e08:	2b20      	cmp	r3, #32
 8002e0a:	d178      	bne.n	8002efe <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e0c:	68bb      	ldr	r3, [r7, #8]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d002      	beq.n	8002e18 <HAL_UART_Transmit+0x24>
 8002e12:	88fb      	ldrh	r3, [r7, #6]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d101      	bne.n	8002e1c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8002e18:	2301      	movs	r3, #1
 8002e1a:	e071      	b.n	8002f00 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	2200      	movs	r2, #0
 8002e20:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	2221      	movs	r2, #33	; 0x21
 8002e28:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002e2a:	f7fe f8c7 	bl	8000fbc <HAL_GetTick>
 8002e2e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	88fa      	ldrh	r2, [r7, #6]
 8002e34:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	88fa      	ldrh	r2, [r7, #6]
 8002e3c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	689b      	ldr	r3, [r3, #8]
 8002e44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e48:	d108      	bne.n	8002e5c <HAL_UART_Transmit+0x68>
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	691b      	ldr	r3, [r3, #16]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d104      	bne.n	8002e5c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8002e52:	2300      	movs	r3, #0
 8002e54:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002e56:	68bb      	ldr	r3, [r7, #8]
 8002e58:	61bb      	str	r3, [r7, #24]
 8002e5a:	e003      	b.n	8002e64 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8002e5c:	68bb      	ldr	r3, [r7, #8]
 8002e5e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002e60:	2300      	movs	r3, #0
 8002e62:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002e64:	e030      	b.n	8002ec8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	9300      	str	r3, [sp, #0]
 8002e6a:	697b      	ldr	r3, [r7, #20]
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	2180      	movs	r1, #128	; 0x80
 8002e70:	68f8      	ldr	r0, [r7, #12]
 8002e72:	f000 ffa1 	bl	8003db8 <UART_WaitOnFlagUntilTimeout>
 8002e76:	4603      	mov	r3, r0
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d004      	beq.n	8002e86 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	2220      	movs	r2, #32
 8002e80:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8002e82:	2303      	movs	r3, #3
 8002e84:	e03c      	b.n	8002f00 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8002e86:	69fb      	ldr	r3, [r7, #28]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d10b      	bne.n	8002ea4 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002e8c:	69bb      	ldr	r3, [r7, #24]
 8002e8e:	881a      	ldrh	r2, [r3, #0]
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002e98:	b292      	uxth	r2, r2
 8002e9a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002e9c:	69bb      	ldr	r3, [r7, #24]
 8002e9e:	3302      	adds	r3, #2
 8002ea0:	61bb      	str	r3, [r7, #24]
 8002ea2:	e008      	b.n	8002eb6 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002ea4:	69fb      	ldr	r3, [r7, #28]
 8002ea6:	781a      	ldrb	r2, [r3, #0]
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	b292      	uxth	r2, r2
 8002eae:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002eb0:	69fb      	ldr	r3, [r7, #28]
 8002eb2:	3301      	adds	r3, #1
 8002eb4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002ebc:	b29b      	uxth	r3, r3
 8002ebe:	3b01      	subs	r3, #1
 8002ec0:	b29a      	uxth	r2, r3
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002ece:	b29b      	uxth	r3, r3
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d1c8      	bne.n	8002e66 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	9300      	str	r3, [sp, #0]
 8002ed8:	697b      	ldr	r3, [r7, #20]
 8002eda:	2200      	movs	r2, #0
 8002edc:	2140      	movs	r1, #64	; 0x40
 8002ede:	68f8      	ldr	r0, [r7, #12]
 8002ee0:	f000 ff6a 	bl	8003db8 <UART_WaitOnFlagUntilTimeout>
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d004      	beq.n	8002ef4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	2220      	movs	r2, #32
 8002eee:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8002ef0:	2303      	movs	r3, #3
 8002ef2:	e005      	b.n	8002f00 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	2220      	movs	r2, #32
 8002ef8:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8002efa:	2300      	movs	r3, #0
 8002efc:	e000      	b.n	8002f00 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8002efe:	2302      	movs	r3, #2
  }
}
 8002f00:	4618      	mov	r0, r3
 8002f02:	3720      	adds	r7, #32
 8002f04:	46bd      	mov	sp, r7
 8002f06:	bd80      	pop	{r7, pc}

08002f08 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b08a      	sub	sp, #40	; 0x28
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	60f8      	str	r0, [r7, #12]
 8002f10:	60b9      	str	r1, [r7, #8]
 8002f12:	4613      	mov	r3, r2
 8002f14:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002f1c:	2b20      	cmp	r3, #32
 8002f1e:	d137      	bne.n	8002f90 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f20:	68bb      	ldr	r3, [r7, #8]
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d002      	beq.n	8002f2c <HAL_UART_Receive_IT+0x24>
 8002f26:	88fb      	ldrh	r3, [r7, #6]
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d101      	bne.n	8002f30 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	e030      	b.n	8002f92 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	2200      	movs	r2, #0
 8002f34:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4a18      	ldr	r2, [pc, #96]	; (8002f9c <HAL_UART_Receive_IT+0x94>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d01f      	beq.n	8002f80 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	685b      	ldr	r3, [r3, #4]
 8002f46:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d018      	beq.n	8002f80 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f54:	697b      	ldr	r3, [r7, #20]
 8002f56:	e853 3f00 	ldrex	r3, [r3]
 8002f5a:	613b      	str	r3, [r7, #16]
   return(result);
 8002f5c:	693b      	ldr	r3, [r7, #16]
 8002f5e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002f62:	627b      	str	r3, [r7, #36]	; 0x24
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	461a      	mov	r2, r3
 8002f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f6c:	623b      	str	r3, [r7, #32]
 8002f6e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f70:	69f9      	ldr	r1, [r7, #28]
 8002f72:	6a3a      	ldr	r2, [r7, #32]
 8002f74:	e841 2300 	strex	r3, r2, [r1]
 8002f78:	61bb      	str	r3, [r7, #24]
   return(result);
 8002f7a:	69bb      	ldr	r3, [r7, #24]
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d1e6      	bne.n	8002f4e <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002f80:	88fb      	ldrh	r3, [r7, #6]
 8002f82:	461a      	mov	r2, r3
 8002f84:	68b9      	ldr	r1, [r7, #8]
 8002f86:	68f8      	ldr	r0, [r7, #12]
 8002f88:	f000 ff7e 	bl	8003e88 <UART_Start_Receive_IT>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	e000      	b.n	8002f92 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002f90:	2302      	movs	r3, #2
  }
}
 8002f92:	4618      	mov	r0, r3
 8002f94:	3728      	adds	r7, #40	; 0x28
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bd80      	pop	{r7, pc}
 8002f9a:	bf00      	nop
 8002f9c:	40008000 	.word	0x40008000

08002fa0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b0ba      	sub	sp, #232	; 0xe8
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	69db      	ldr	r3, [r3, #28]
 8002fae:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	689b      	ldr	r3, [r3, #8]
 8002fc2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002fc6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8002fca:	f640 030f 	movw	r3, #2063	; 0x80f
 8002fce:	4013      	ands	r3, r2
 8002fd0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8002fd4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d115      	bne.n	8003008 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002fdc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002fe0:	f003 0320 	and.w	r3, r3, #32
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d00f      	beq.n	8003008 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002fe8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002fec:	f003 0320 	and.w	r3, r3, #32
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d009      	beq.n	8003008 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	f000 82ae 	beq.w	800355a <HAL_UART_IRQHandler+0x5ba>
      {
        huart->RxISR(huart);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003002:	6878      	ldr	r0, [r7, #4]
 8003004:	4798      	blx	r3
      }
      return;
 8003006:	e2a8      	b.n	800355a <HAL_UART_IRQHandler+0x5ba>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8003008:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800300c:	2b00      	cmp	r3, #0
 800300e:	f000 8117 	beq.w	8003240 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003012:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003016:	f003 0301 	and.w	r3, r3, #1
 800301a:	2b00      	cmp	r3, #0
 800301c:	d106      	bne.n	800302c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800301e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8003022:	4b85      	ldr	r3, [pc, #532]	; (8003238 <HAL_UART_IRQHandler+0x298>)
 8003024:	4013      	ands	r3, r2
 8003026:	2b00      	cmp	r3, #0
 8003028:	f000 810a 	beq.w	8003240 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800302c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003030:	f003 0301 	and.w	r3, r3, #1
 8003034:	2b00      	cmp	r3, #0
 8003036:	d011      	beq.n	800305c <HAL_UART_IRQHandler+0xbc>
 8003038:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800303c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003040:	2b00      	cmp	r3, #0
 8003042:	d00b      	beq.n	800305c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	2201      	movs	r2, #1
 800304a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003052:	f043 0201 	orr.w	r2, r3, #1
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800305c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003060:	f003 0302 	and.w	r3, r3, #2
 8003064:	2b00      	cmp	r3, #0
 8003066:	d011      	beq.n	800308c <HAL_UART_IRQHandler+0xec>
 8003068:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800306c:	f003 0301 	and.w	r3, r3, #1
 8003070:	2b00      	cmp	r3, #0
 8003072:	d00b      	beq.n	800308c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	2202      	movs	r2, #2
 800307a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003082:	f043 0204 	orr.w	r2, r3, #4
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800308c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003090:	f003 0304 	and.w	r3, r3, #4
 8003094:	2b00      	cmp	r3, #0
 8003096:	d011      	beq.n	80030bc <HAL_UART_IRQHandler+0x11c>
 8003098:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800309c:	f003 0301 	and.w	r3, r3, #1
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d00b      	beq.n	80030bc <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	2204      	movs	r2, #4
 80030aa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80030b2:	f043 0202 	orr.w	r2, r3, #2
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80030bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80030c0:	f003 0308 	and.w	r3, r3, #8
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d017      	beq.n	80030f8 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80030c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80030cc:	f003 0320 	and.w	r3, r3, #32
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d105      	bne.n	80030e0 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80030d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80030d8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d00b      	beq.n	80030f8 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	2208      	movs	r2, #8
 80030e6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80030ee:	f043 0208 	orr.w	r2, r3, #8
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80030f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80030fc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003100:	2b00      	cmp	r3, #0
 8003102:	d012      	beq.n	800312a <HAL_UART_IRQHandler+0x18a>
 8003104:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003108:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800310c:	2b00      	cmp	r3, #0
 800310e:	d00c      	beq.n	800312a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003118:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003120:	f043 0220 	orr.w	r2, r3, #32
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003130:	2b00      	cmp	r3, #0
 8003132:	f000 8214 	beq.w	800355e <HAL_UART_IRQHandler+0x5be>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003136:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800313a:	f003 0320 	and.w	r3, r3, #32
 800313e:	2b00      	cmp	r3, #0
 8003140:	d00d      	beq.n	800315e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003142:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003146:	f003 0320 	and.w	r3, r3, #32
 800314a:	2b00      	cmp	r3, #0
 800314c:	d007      	beq.n	800315e <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003152:	2b00      	cmp	r3, #0
 8003154:	d003      	beq.n	800315e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800315a:	6878      	ldr	r0, [r7, #4]
 800315c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003164:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	689b      	ldr	r3, [r3, #8]
 800316e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003172:	2b40      	cmp	r3, #64	; 0x40
 8003174:	d005      	beq.n	8003182 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003176:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800317a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800317e:	2b00      	cmp	r3, #0
 8003180:	d04f      	beq.n	8003222 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003182:	6878      	ldr	r0, [r7, #4]
 8003184:	f000 ff46 	bl	8004014 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	689b      	ldr	r3, [r3, #8]
 800318e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003192:	2b40      	cmp	r3, #64	; 0x40
 8003194:	d141      	bne.n	800321a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	3308      	adds	r3, #8
 800319c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031a0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80031a4:	e853 3f00 	ldrex	r3, [r3]
 80031a8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80031ac:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80031b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80031b4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	3308      	adds	r3, #8
 80031be:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80031c2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80031c6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031ca:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80031ce:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80031d2:	e841 2300 	strex	r3, r2, [r1]
 80031d6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80031da:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d1d9      	bne.n	8003196 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d013      	beq.n	8003212 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80031ee:	4a13      	ldr	r2, [pc, #76]	; (800323c <HAL_UART_IRQHandler+0x29c>)
 80031f0:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80031f6:	4618      	mov	r0, r3
 80031f8:	f7fe f85f 	bl	80012ba <HAL_DMA_Abort_IT>
 80031fc:	4603      	mov	r3, r0
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d017      	beq.n	8003232 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003206:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003208:	687a      	ldr	r2, [r7, #4]
 800320a:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800320c:	4610      	mov	r0, r2
 800320e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003210:	e00f      	b.n	8003232 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003212:	6878      	ldr	r0, [r7, #4]
 8003214:	f000 f9b8 	bl	8003588 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003218:	e00b      	b.n	8003232 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800321a:	6878      	ldr	r0, [r7, #4]
 800321c:	f000 f9b4 	bl	8003588 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003220:	e007      	b.n	8003232 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003222:	6878      	ldr	r0, [r7, #4]
 8003224:	f000 f9b0 	bl	8003588 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2200      	movs	r2, #0
 800322c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8003230:	e195      	b.n	800355e <HAL_UART_IRQHandler+0x5be>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003232:	bf00      	nop
    return;
 8003234:	e193      	b.n	800355e <HAL_UART_IRQHandler+0x5be>
 8003236:	bf00      	nop
 8003238:	04000120 	.word	0x04000120
 800323c:	080040dd 	.word	0x080040dd

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003244:	2b01      	cmp	r3, #1
 8003246:	f040 814e 	bne.w	80034e6 <HAL_UART_IRQHandler+0x546>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800324a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800324e:	f003 0310 	and.w	r3, r3, #16
 8003252:	2b00      	cmp	r3, #0
 8003254:	f000 8147 	beq.w	80034e6 <HAL_UART_IRQHandler+0x546>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003258:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800325c:	f003 0310 	and.w	r3, r3, #16
 8003260:	2b00      	cmp	r3, #0
 8003262:	f000 8140 	beq.w	80034e6 <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	2210      	movs	r2, #16
 800326c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	689b      	ldr	r3, [r3, #8]
 8003274:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003278:	2b40      	cmp	r3, #64	; 0x40
 800327a:	f040 80b8 	bne.w	80033ee <HAL_UART_IRQHandler+0x44e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800328a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800328e:	2b00      	cmp	r3, #0
 8003290:	f000 8167 	beq.w	8003562 <HAL_UART_IRQHandler+0x5c2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800329a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800329e:	429a      	cmp	r2, r3
 80032a0:	f080 815f 	bcs.w	8003562 <HAL_UART_IRQHandler+0x5c2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80032aa:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f003 0320 	and.w	r3, r3, #32
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	f040 8086 	bne.w	80033cc <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032c8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80032cc:	e853 3f00 	ldrex	r3, [r3]
 80032d0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80032d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80032d8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80032dc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	461a      	mov	r2, r3
 80032e6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80032ea:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80032ee:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032f2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80032f6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80032fa:	e841 2300 	strex	r3, r2, [r1]
 80032fe:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003302:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003306:	2b00      	cmp	r3, #0
 8003308:	d1da      	bne.n	80032c0 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	3308      	adds	r3, #8
 8003310:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003312:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003314:	e853 3f00 	ldrex	r3, [r3]
 8003318:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800331a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800331c:	f023 0301 	bic.w	r3, r3, #1
 8003320:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	3308      	adds	r3, #8
 800332a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800332e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003332:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003334:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003336:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800333a:	e841 2300 	strex	r3, r2, [r1]
 800333e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003340:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003342:	2b00      	cmp	r3, #0
 8003344:	d1e1      	bne.n	800330a <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	3308      	adds	r3, #8
 800334c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800334e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003350:	e853 3f00 	ldrex	r3, [r3]
 8003354:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003356:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003358:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800335c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	3308      	adds	r3, #8
 8003366:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800336a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800336c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800336e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003370:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003372:	e841 2300 	strex	r3, r2, [r1]
 8003376:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003378:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800337a:	2b00      	cmp	r3, #0
 800337c:	d1e3      	bne.n	8003346 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2220      	movs	r2, #32
 8003382:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2200      	movs	r2, #0
 800338a:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003392:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003394:	e853 3f00 	ldrex	r3, [r3]
 8003398:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800339a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800339c:	f023 0310 	bic.w	r3, r3, #16
 80033a0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	461a      	mov	r2, r3
 80033aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80033ae:	65bb      	str	r3, [r7, #88]	; 0x58
 80033b0:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033b2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80033b4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80033b6:	e841 2300 	strex	r3, r2, [r1]
 80033ba:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80033bc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d1e4      	bne.n	800338c <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033c6:	4618      	mov	r0, r3
 80033c8:	f7fd ff39 	bl	800123e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2202      	movs	r2, #2
 80033d0:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80033de:	b29b      	uxth	r3, r3
 80033e0:	1ad3      	subs	r3, r2, r3
 80033e2:	b29b      	uxth	r3, r3
 80033e4:	4619      	mov	r1, r3
 80033e6:	6878      	ldr	r0, [r7, #4]
 80033e8:	f000 f8d8 	bl	800359c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80033ec:	e0b9      	b.n	8003562 <HAL_UART_IRQHandler+0x5c2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80033fa:	b29b      	uxth	r3, r3
 80033fc:	1ad3      	subs	r3, r2, r3
 80033fe:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003408:	b29b      	uxth	r3, r3
 800340a:	2b00      	cmp	r3, #0
 800340c:	f000 80ab 	beq.w	8003566 <HAL_UART_IRQHandler+0x5c6>
          && (nb_rx_data > 0U))
 8003410:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003414:	2b00      	cmp	r3, #0
 8003416:	f000 80a6 	beq.w	8003566 <HAL_UART_IRQHandler+0x5c6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003420:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003422:	e853 3f00 	ldrex	r3, [r3]
 8003426:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003428:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800342a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800342e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	461a      	mov	r2, r3
 8003438:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800343c:	647b      	str	r3, [r7, #68]	; 0x44
 800343e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003440:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003442:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003444:	e841 2300 	strex	r3, r2, [r1]
 8003448:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800344a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800344c:	2b00      	cmp	r3, #0
 800344e:	d1e4      	bne.n	800341a <HAL_UART_IRQHandler+0x47a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	3308      	adds	r3, #8
 8003456:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800345a:	e853 3f00 	ldrex	r3, [r3]
 800345e:	623b      	str	r3, [r7, #32]
   return(result);
 8003460:	6a3b      	ldr	r3, [r7, #32]
 8003462:	f023 0301 	bic.w	r3, r3, #1
 8003466:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	3308      	adds	r3, #8
 8003470:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003474:	633a      	str	r2, [r7, #48]	; 0x30
 8003476:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003478:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800347a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800347c:	e841 2300 	strex	r3, r2, [r1]
 8003480:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003482:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003484:	2b00      	cmp	r3, #0
 8003486:	d1e3      	bne.n	8003450 <HAL_UART_IRQHandler+0x4b0>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2220      	movs	r2, #32
 800348c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2200      	movs	r2, #0
 8003494:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2200      	movs	r2, #0
 800349a:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034a2:	693b      	ldr	r3, [r7, #16]
 80034a4:	e853 3f00 	ldrex	r3, [r3]
 80034a8:	60fb      	str	r3, [r7, #12]
   return(result);
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	f023 0310 	bic.w	r3, r3, #16
 80034b0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	461a      	mov	r2, r3
 80034ba:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80034be:	61fb      	str	r3, [r7, #28]
 80034c0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034c2:	69b9      	ldr	r1, [r7, #24]
 80034c4:	69fa      	ldr	r2, [r7, #28]
 80034c6:	e841 2300 	strex	r3, r2, [r1]
 80034ca:	617b      	str	r3, [r7, #20]
   return(result);
 80034cc:	697b      	ldr	r3, [r7, #20]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d1e4      	bne.n	800349c <HAL_UART_IRQHandler+0x4fc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2202      	movs	r2, #2
 80034d6:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80034d8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80034dc:	4619      	mov	r1, r3
 80034de:	6878      	ldr	r0, [r7, #4]
 80034e0:	f000 f85c 	bl	800359c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80034e4:	e03f      	b.n	8003566 <HAL_UART_IRQHandler+0x5c6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80034e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80034ea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d00e      	beq.n	8003510 <HAL_UART_IRQHandler+0x570>
 80034f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80034f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d008      	beq.n	8003510 <HAL_UART_IRQHandler+0x570>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003506:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003508:	6878      	ldr	r0, [r7, #4]
 800350a:	f000 ffe3 	bl	80044d4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800350e:	e02d      	b.n	800356c <HAL_UART_IRQHandler+0x5cc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003510:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003514:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003518:	2b00      	cmp	r3, #0
 800351a:	d00e      	beq.n	800353a <HAL_UART_IRQHandler+0x59a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800351c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003520:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003524:	2b00      	cmp	r3, #0
 8003526:	d008      	beq.n	800353a <HAL_UART_IRQHandler+0x59a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800352c:	2b00      	cmp	r3, #0
 800352e:	d01c      	beq.n	800356a <HAL_UART_IRQHandler+0x5ca>
    {
      huart->TxISR(huart);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003534:	6878      	ldr	r0, [r7, #4]
 8003536:	4798      	blx	r3
    }
    return;
 8003538:	e017      	b.n	800356a <HAL_UART_IRQHandler+0x5ca>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800353a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800353e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003542:	2b00      	cmp	r3, #0
 8003544:	d012      	beq.n	800356c <HAL_UART_IRQHandler+0x5cc>
 8003546:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800354a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800354e:	2b00      	cmp	r3, #0
 8003550:	d00c      	beq.n	800356c <HAL_UART_IRQHandler+0x5cc>
  {
    UART_EndTransmit_IT(huart);
 8003552:	6878      	ldr	r0, [r7, #4]
 8003554:	f000 fdd8 	bl	8004108 <UART_EndTransmit_IT>
    return;
 8003558:	e008      	b.n	800356c <HAL_UART_IRQHandler+0x5cc>
      return;
 800355a:	bf00      	nop
 800355c:	e006      	b.n	800356c <HAL_UART_IRQHandler+0x5cc>
    return;
 800355e:	bf00      	nop
 8003560:	e004      	b.n	800356c <HAL_UART_IRQHandler+0x5cc>
      return;
 8003562:	bf00      	nop
 8003564:	e002      	b.n	800356c <HAL_UART_IRQHandler+0x5cc>
      return;
 8003566:	bf00      	nop
 8003568:	e000      	b.n	800356c <HAL_UART_IRQHandler+0x5cc>
    return;
 800356a:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800356c:	37e8      	adds	r7, #232	; 0xe8
 800356e:	46bd      	mov	sp, r7
 8003570:	bd80      	pop	{r7, pc}
 8003572:	bf00      	nop

08003574 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003574:	b480      	push	{r7}
 8003576:	b083      	sub	sp, #12
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800357c:	bf00      	nop
 800357e:	370c      	adds	r7, #12
 8003580:	46bd      	mov	sp, r7
 8003582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003586:	4770      	bx	lr

08003588 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003588:	b480      	push	{r7}
 800358a:	b083      	sub	sp, #12
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003590:	bf00      	nop
 8003592:	370c      	adds	r7, #12
 8003594:	46bd      	mov	sp, r7
 8003596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359a:	4770      	bx	lr

0800359c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800359c:	b480      	push	{r7}
 800359e:	b083      	sub	sp, #12
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
 80035a4:	460b      	mov	r3, r1
 80035a6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80035a8:	bf00      	nop
 80035aa:	370c      	adds	r7, #12
 80035ac:	46bd      	mov	sp, r7
 80035ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b2:	4770      	bx	lr

080035b4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80035b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80035b8:	b08a      	sub	sp, #40	; 0x28
 80035ba:	af00      	add	r7, sp, #0
 80035bc:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80035be:	2300      	movs	r3, #0
 80035c0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	689a      	ldr	r2, [r3, #8]
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	691b      	ldr	r3, [r3, #16]
 80035cc:	431a      	orrs	r2, r3
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	695b      	ldr	r3, [r3, #20]
 80035d2:	431a      	orrs	r2, r3
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	69db      	ldr	r3, [r3, #28]
 80035d8:	4313      	orrs	r3, r2
 80035da:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	681a      	ldr	r2, [r3, #0]
 80035e2:	4ba4      	ldr	r3, [pc, #656]	; (8003874 <UART_SetConfig+0x2c0>)
 80035e4:	4013      	ands	r3, r2
 80035e6:	68fa      	ldr	r2, [r7, #12]
 80035e8:	6812      	ldr	r2, [r2, #0]
 80035ea:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80035ec:	430b      	orrs	r3, r1
 80035ee:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	685b      	ldr	r3, [r3, #4]
 80035f6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	68da      	ldr	r2, [r3, #12]
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	430a      	orrs	r2, r1
 8003604:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	699b      	ldr	r3, [r3, #24]
 800360a:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	4a99      	ldr	r2, [pc, #612]	; (8003878 <UART_SetConfig+0x2c4>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d004      	beq.n	8003620 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	6a1b      	ldr	r3, [r3, #32]
 800361a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800361c:	4313      	orrs	r3, r2
 800361e:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	689b      	ldr	r3, [r3, #8]
 8003626:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003630:	430a      	orrs	r2, r1
 8003632:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	4a90      	ldr	r2, [pc, #576]	; (800387c <UART_SetConfig+0x2c8>)
 800363a:	4293      	cmp	r3, r2
 800363c:	d126      	bne.n	800368c <UART_SetConfig+0xd8>
 800363e:	4b90      	ldr	r3, [pc, #576]	; (8003880 <UART_SetConfig+0x2cc>)
 8003640:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003644:	f003 0303 	and.w	r3, r3, #3
 8003648:	2b03      	cmp	r3, #3
 800364a:	d81b      	bhi.n	8003684 <UART_SetConfig+0xd0>
 800364c:	a201      	add	r2, pc, #4	; (adr r2, 8003654 <UART_SetConfig+0xa0>)
 800364e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003652:	bf00      	nop
 8003654:	08003665 	.word	0x08003665
 8003658:	08003675 	.word	0x08003675
 800365c:	0800366d 	.word	0x0800366d
 8003660:	0800367d 	.word	0x0800367d
 8003664:	2301      	movs	r3, #1
 8003666:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800366a:	e116      	b.n	800389a <UART_SetConfig+0x2e6>
 800366c:	2302      	movs	r3, #2
 800366e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003672:	e112      	b.n	800389a <UART_SetConfig+0x2e6>
 8003674:	2304      	movs	r3, #4
 8003676:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800367a:	e10e      	b.n	800389a <UART_SetConfig+0x2e6>
 800367c:	2308      	movs	r3, #8
 800367e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003682:	e10a      	b.n	800389a <UART_SetConfig+0x2e6>
 8003684:	2310      	movs	r3, #16
 8003686:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800368a:	e106      	b.n	800389a <UART_SetConfig+0x2e6>
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	4a7c      	ldr	r2, [pc, #496]	; (8003884 <UART_SetConfig+0x2d0>)
 8003692:	4293      	cmp	r3, r2
 8003694:	d138      	bne.n	8003708 <UART_SetConfig+0x154>
 8003696:	4b7a      	ldr	r3, [pc, #488]	; (8003880 <UART_SetConfig+0x2cc>)
 8003698:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800369c:	f003 030c 	and.w	r3, r3, #12
 80036a0:	2b0c      	cmp	r3, #12
 80036a2:	d82d      	bhi.n	8003700 <UART_SetConfig+0x14c>
 80036a4:	a201      	add	r2, pc, #4	; (adr r2, 80036ac <UART_SetConfig+0xf8>)
 80036a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036aa:	bf00      	nop
 80036ac:	080036e1 	.word	0x080036e1
 80036b0:	08003701 	.word	0x08003701
 80036b4:	08003701 	.word	0x08003701
 80036b8:	08003701 	.word	0x08003701
 80036bc:	080036f1 	.word	0x080036f1
 80036c0:	08003701 	.word	0x08003701
 80036c4:	08003701 	.word	0x08003701
 80036c8:	08003701 	.word	0x08003701
 80036cc:	080036e9 	.word	0x080036e9
 80036d0:	08003701 	.word	0x08003701
 80036d4:	08003701 	.word	0x08003701
 80036d8:	08003701 	.word	0x08003701
 80036dc:	080036f9 	.word	0x080036f9
 80036e0:	2300      	movs	r3, #0
 80036e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80036e6:	e0d8      	b.n	800389a <UART_SetConfig+0x2e6>
 80036e8:	2302      	movs	r3, #2
 80036ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80036ee:	e0d4      	b.n	800389a <UART_SetConfig+0x2e6>
 80036f0:	2304      	movs	r3, #4
 80036f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80036f6:	e0d0      	b.n	800389a <UART_SetConfig+0x2e6>
 80036f8:	2308      	movs	r3, #8
 80036fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80036fe:	e0cc      	b.n	800389a <UART_SetConfig+0x2e6>
 8003700:	2310      	movs	r3, #16
 8003702:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003706:	e0c8      	b.n	800389a <UART_SetConfig+0x2e6>
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	4a5e      	ldr	r2, [pc, #376]	; (8003888 <UART_SetConfig+0x2d4>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d125      	bne.n	800375e <UART_SetConfig+0x1aa>
 8003712:	4b5b      	ldr	r3, [pc, #364]	; (8003880 <UART_SetConfig+0x2cc>)
 8003714:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003718:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800371c:	2b30      	cmp	r3, #48	; 0x30
 800371e:	d016      	beq.n	800374e <UART_SetConfig+0x19a>
 8003720:	2b30      	cmp	r3, #48	; 0x30
 8003722:	d818      	bhi.n	8003756 <UART_SetConfig+0x1a2>
 8003724:	2b20      	cmp	r3, #32
 8003726:	d00a      	beq.n	800373e <UART_SetConfig+0x18a>
 8003728:	2b20      	cmp	r3, #32
 800372a:	d814      	bhi.n	8003756 <UART_SetConfig+0x1a2>
 800372c:	2b00      	cmp	r3, #0
 800372e:	d002      	beq.n	8003736 <UART_SetConfig+0x182>
 8003730:	2b10      	cmp	r3, #16
 8003732:	d008      	beq.n	8003746 <UART_SetConfig+0x192>
 8003734:	e00f      	b.n	8003756 <UART_SetConfig+0x1a2>
 8003736:	2300      	movs	r3, #0
 8003738:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800373c:	e0ad      	b.n	800389a <UART_SetConfig+0x2e6>
 800373e:	2302      	movs	r3, #2
 8003740:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003744:	e0a9      	b.n	800389a <UART_SetConfig+0x2e6>
 8003746:	2304      	movs	r3, #4
 8003748:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800374c:	e0a5      	b.n	800389a <UART_SetConfig+0x2e6>
 800374e:	2308      	movs	r3, #8
 8003750:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003754:	e0a1      	b.n	800389a <UART_SetConfig+0x2e6>
 8003756:	2310      	movs	r3, #16
 8003758:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800375c:	e09d      	b.n	800389a <UART_SetConfig+0x2e6>
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4a4a      	ldr	r2, [pc, #296]	; (800388c <UART_SetConfig+0x2d8>)
 8003764:	4293      	cmp	r3, r2
 8003766:	d125      	bne.n	80037b4 <UART_SetConfig+0x200>
 8003768:	4b45      	ldr	r3, [pc, #276]	; (8003880 <UART_SetConfig+0x2cc>)
 800376a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800376e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003772:	2bc0      	cmp	r3, #192	; 0xc0
 8003774:	d016      	beq.n	80037a4 <UART_SetConfig+0x1f0>
 8003776:	2bc0      	cmp	r3, #192	; 0xc0
 8003778:	d818      	bhi.n	80037ac <UART_SetConfig+0x1f8>
 800377a:	2b80      	cmp	r3, #128	; 0x80
 800377c:	d00a      	beq.n	8003794 <UART_SetConfig+0x1e0>
 800377e:	2b80      	cmp	r3, #128	; 0x80
 8003780:	d814      	bhi.n	80037ac <UART_SetConfig+0x1f8>
 8003782:	2b00      	cmp	r3, #0
 8003784:	d002      	beq.n	800378c <UART_SetConfig+0x1d8>
 8003786:	2b40      	cmp	r3, #64	; 0x40
 8003788:	d008      	beq.n	800379c <UART_SetConfig+0x1e8>
 800378a:	e00f      	b.n	80037ac <UART_SetConfig+0x1f8>
 800378c:	2300      	movs	r3, #0
 800378e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003792:	e082      	b.n	800389a <UART_SetConfig+0x2e6>
 8003794:	2302      	movs	r3, #2
 8003796:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800379a:	e07e      	b.n	800389a <UART_SetConfig+0x2e6>
 800379c:	2304      	movs	r3, #4
 800379e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80037a2:	e07a      	b.n	800389a <UART_SetConfig+0x2e6>
 80037a4:	2308      	movs	r3, #8
 80037a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80037aa:	e076      	b.n	800389a <UART_SetConfig+0x2e6>
 80037ac:	2310      	movs	r3, #16
 80037ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80037b2:	e072      	b.n	800389a <UART_SetConfig+0x2e6>
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4a35      	ldr	r2, [pc, #212]	; (8003890 <UART_SetConfig+0x2dc>)
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d12a      	bne.n	8003814 <UART_SetConfig+0x260>
 80037be:	4b30      	ldr	r3, [pc, #192]	; (8003880 <UART_SetConfig+0x2cc>)
 80037c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037c4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80037c8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80037cc:	d01a      	beq.n	8003804 <UART_SetConfig+0x250>
 80037ce:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80037d2:	d81b      	bhi.n	800380c <UART_SetConfig+0x258>
 80037d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80037d8:	d00c      	beq.n	80037f4 <UART_SetConfig+0x240>
 80037da:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80037de:	d815      	bhi.n	800380c <UART_SetConfig+0x258>
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d003      	beq.n	80037ec <UART_SetConfig+0x238>
 80037e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80037e8:	d008      	beq.n	80037fc <UART_SetConfig+0x248>
 80037ea:	e00f      	b.n	800380c <UART_SetConfig+0x258>
 80037ec:	2300      	movs	r3, #0
 80037ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80037f2:	e052      	b.n	800389a <UART_SetConfig+0x2e6>
 80037f4:	2302      	movs	r3, #2
 80037f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80037fa:	e04e      	b.n	800389a <UART_SetConfig+0x2e6>
 80037fc:	2304      	movs	r3, #4
 80037fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003802:	e04a      	b.n	800389a <UART_SetConfig+0x2e6>
 8003804:	2308      	movs	r3, #8
 8003806:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800380a:	e046      	b.n	800389a <UART_SetConfig+0x2e6>
 800380c:	2310      	movs	r3, #16
 800380e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003812:	e042      	b.n	800389a <UART_SetConfig+0x2e6>
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	4a17      	ldr	r2, [pc, #92]	; (8003878 <UART_SetConfig+0x2c4>)
 800381a:	4293      	cmp	r3, r2
 800381c:	d13a      	bne.n	8003894 <UART_SetConfig+0x2e0>
 800381e:	4b18      	ldr	r3, [pc, #96]	; (8003880 <UART_SetConfig+0x2cc>)
 8003820:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003824:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003828:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800382c:	d01a      	beq.n	8003864 <UART_SetConfig+0x2b0>
 800382e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003832:	d81b      	bhi.n	800386c <UART_SetConfig+0x2b8>
 8003834:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003838:	d00c      	beq.n	8003854 <UART_SetConfig+0x2a0>
 800383a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800383e:	d815      	bhi.n	800386c <UART_SetConfig+0x2b8>
 8003840:	2b00      	cmp	r3, #0
 8003842:	d003      	beq.n	800384c <UART_SetConfig+0x298>
 8003844:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003848:	d008      	beq.n	800385c <UART_SetConfig+0x2a8>
 800384a:	e00f      	b.n	800386c <UART_SetConfig+0x2b8>
 800384c:	2300      	movs	r3, #0
 800384e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003852:	e022      	b.n	800389a <UART_SetConfig+0x2e6>
 8003854:	2302      	movs	r3, #2
 8003856:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800385a:	e01e      	b.n	800389a <UART_SetConfig+0x2e6>
 800385c:	2304      	movs	r3, #4
 800385e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003862:	e01a      	b.n	800389a <UART_SetConfig+0x2e6>
 8003864:	2308      	movs	r3, #8
 8003866:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800386a:	e016      	b.n	800389a <UART_SetConfig+0x2e6>
 800386c:	2310      	movs	r3, #16
 800386e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003872:	e012      	b.n	800389a <UART_SetConfig+0x2e6>
 8003874:	efff69f3 	.word	0xefff69f3
 8003878:	40008000 	.word	0x40008000
 800387c:	40013800 	.word	0x40013800
 8003880:	40021000 	.word	0x40021000
 8003884:	40004400 	.word	0x40004400
 8003888:	40004800 	.word	0x40004800
 800388c:	40004c00 	.word	0x40004c00
 8003890:	40005000 	.word	0x40005000
 8003894:	2310      	movs	r3, #16
 8003896:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4a9f      	ldr	r2, [pc, #636]	; (8003b1c <UART_SetConfig+0x568>)
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d17a      	bne.n	800399a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80038a4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80038a8:	2b08      	cmp	r3, #8
 80038aa:	d824      	bhi.n	80038f6 <UART_SetConfig+0x342>
 80038ac:	a201      	add	r2, pc, #4	; (adr r2, 80038b4 <UART_SetConfig+0x300>)
 80038ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038b2:	bf00      	nop
 80038b4:	080038d9 	.word	0x080038d9
 80038b8:	080038f7 	.word	0x080038f7
 80038bc:	080038e1 	.word	0x080038e1
 80038c0:	080038f7 	.word	0x080038f7
 80038c4:	080038e7 	.word	0x080038e7
 80038c8:	080038f7 	.word	0x080038f7
 80038cc:	080038f7 	.word	0x080038f7
 80038d0:	080038f7 	.word	0x080038f7
 80038d4:	080038ef 	.word	0x080038ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80038d8:	f7fe fce8 	bl	80022ac <HAL_RCC_GetPCLK1Freq>
 80038dc:	61f8      	str	r0, [r7, #28]
        break;
 80038de:	e010      	b.n	8003902 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80038e0:	4b8f      	ldr	r3, [pc, #572]	; (8003b20 <UART_SetConfig+0x56c>)
 80038e2:	61fb      	str	r3, [r7, #28]
        break;
 80038e4:	e00d      	b.n	8003902 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80038e6:	f7fe fc49 	bl	800217c <HAL_RCC_GetSysClockFreq>
 80038ea:	61f8      	str	r0, [r7, #28]
        break;
 80038ec:	e009      	b.n	8003902 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80038ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80038f2:	61fb      	str	r3, [r7, #28]
        break;
 80038f4:	e005      	b.n	8003902 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80038f6:	2300      	movs	r3, #0
 80038f8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80038fa:	2301      	movs	r3, #1
 80038fc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003900:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003902:	69fb      	ldr	r3, [r7, #28]
 8003904:	2b00      	cmp	r3, #0
 8003906:	f000 80fb 	beq.w	8003b00 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	685a      	ldr	r2, [r3, #4]
 800390e:	4613      	mov	r3, r2
 8003910:	005b      	lsls	r3, r3, #1
 8003912:	4413      	add	r3, r2
 8003914:	69fa      	ldr	r2, [r7, #28]
 8003916:	429a      	cmp	r2, r3
 8003918:	d305      	bcc.n	8003926 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003920:	69fa      	ldr	r2, [r7, #28]
 8003922:	429a      	cmp	r2, r3
 8003924:	d903      	bls.n	800392e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8003926:	2301      	movs	r3, #1
 8003928:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800392c:	e0e8      	b.n	8003b00 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800392e:	69fb      	ldr	r3, [r7, #28]
 8003930:	2200      	movs	r2, #0
 8003932:	461c      	mov	r4, r3
 8003934:	4615      	mov	r5, r2
 8003936:	f04f 0200 	mov.w	r2, #0
 800393a:	f04f 0300 	mov.w	r3, #0
 800393e:	022b      	lsls	r3, r5, #8
 8003940:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8003944:	0222      	lsls	r2, r4, #8
 8003946:	68f9      	ldr	r1, [r7, #12]
 8003948:	6849      	ldr	r1, [r1, #4]
 800394a:	0849      	lsrs	r1, r1, #1
 800394c:	2000      	movs	r0, #0
 800394e:	4688      	mov	r8, r1
 8003950:	4681      	mov	r9, r0
 8003952:	eb12 0a08 	adds.w	sl, r2, r8
 8003956:	eb43 0b09 	adc.w	fp, r3, r9
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	685b      	ldr	r3, [r3, #4]
 800395e:	2200      	movs	r2, #0
 8003960:	603b      	str	r3, [r7, #0]
 8003962:	607a      	str	r2, [r7, #4]
 8003964:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003968:	4650      	mov	r0, sl
 800396a:	4659      	mov	r1, fp
 800396c:	f7fc fc90 	bl	8000290 <__aeabi_uldivmod>
 8003970:	4602      	mov	r2, r0
 8003972:	460b      	mov	r3, r1
 8003974:	4613      	mov	r3, r2
 8003976:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003978:	69bb      	ldr	r3, [r7, #24]
 800397a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800397e:	d308      	bcc.n	8003992 <UART_SetConfig+0x3de>
 8003980:	69bb      	ldr	r3, [r7, #24]
 8003982:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003986:	d204      	bcs.n	8003992 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	69ba      	ldr	r2, [r7, #24]
 800398e:	60da      	str	r2, [r3, #12]
 8003990:	e0b6      	b.n	8003b00 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8003992:	2301      	movs	r3, #1
 8003994:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8003998:	e0b2      	b.n	8003b00 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	69db      	ldr	r3, [r3, #28]
 800399e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80039a2:	d15e      	bne.n	8003a62 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80039a4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80039a8:	2b08      	cmp	r3, #8
 80039aa:	d828      	bhi.n	80039fe <UART_SetConfig+0x44a>
 80039ac:	a201      	add	r2, pc, #4	; (adr r2, 80039b4 <UART_SetConfig+0x400>)
 80039ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039b2:	bf00      	nop
 80039b4:	080039d9 	.word	0x080039d9
 80039b8:	080039e1 	.word	0x080039e1
 80039bc:	080039e9 	.word	0x080039e9
 80039c0:	080039ff 	.word	0x080039ff
 80039c4:	080039ef 	.word	0x080039ef
 80039c8:	080039ff 	.word	0x080039ff
 80039cc:	080039ff 	.word	0x080039ff
 80039d0:	080039ff 	.word	0x080039ff
 80039d4:	080039f7 	.word	0x080039f7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80039d8:	f7fe fc68 	bl	80022ac <HAL_RCC_GetPCLK1Freq>
 80039dc:	61f8      	str	r0, [r7, #28]
        break;
 80039de:	e014      	b.n	8003a0a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80039e0:	f7fe fc7a 	bl	80022d8 <HAL_RCC_GetPCLK2Freq>
 80039e4:	61f8      	str	r0, [r7, #28]
        break;
 80039e6:	e010      	b.n	8003a0a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80039e8:	4b4d      	ldr	r3, [pc, #308]	; (8003b20 <UART_SetConfig+0x56c>)
 80039ea:	61fb      	str	r3, [r7, #28]
        break;
 80039ec:	e00d      	b.n	8003a0a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80039ee:	f7fe fbc5 	bl	800217c <HAL_RCC_GetSysClockFreq>
 80039f2:	61f8      	str	r0, [r7, #28]
        break;
 80039f4:	e009      	b.n	8003a0a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80039f6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80039fa:	61fb      	str	r3, [r7, #28]
        break;
 80039fc:	e005      	b.n	8003a0a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80039fe:	2300      	movs	r3, #0
 8003a00:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003a02:	2301      	movs	r3, #1
 8003a04:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003a08:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003a0a:	69fb      	ldr	r3, [r7, #28]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d077      	beq.n	8003b00 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003a10:	69fb      	ldr	r3, [r7, #28]
 8003a12:	005a      	lsls	r2, r3, #1
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	085b      	lsrs	r3, r3, #1
 8003a1a:	441a      	add	r2, r3
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	685b      	ldr	r3, [r3, #4]
 8003a20:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a24:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003a26:	69bb      	ldr	r3, [r7, #24]
 8003a28:	2b0f      	cmp	r3, #15
 8003a2a:	d916      	bls.n	8003a5a <UART_SetConfig+0x4a6>
 8003a2c:	69bb      	ldr	r3, [r7, #24]
 8003a2e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a32:	d212      	bcs.n	8003a5a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003a34:	69bb      	ldr	r3, [r7, #24]
 8003a36:	b29b      	uxth	r3, r3
 8003a38:	f023 030f 	bic.w	r3, r3, #15
 8003a3c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003a3e:	69bb      	ldr	r3, [r7, #24]
 8003a40:	085b      	lsrs	r3, r3, #1
 8003a42:	b29b      	uxth	r3, r3
 8003a44:	f003 0307 	and.w	r3, r3, #7
 8003a48:	b29a      	uxth	r2, r3
 8003a4a:	8afb      	ldrh	r3, [r7, #22]
 8003a4c:	4313      	orrs	r3, r2
 8003a4e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	8afa      	ldrh	r2, [r7, #22]
 8003a56:	60da      	str	r2, [r3, #12]
 8003a58:	e052      	b.n	8003b00 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8003a60:	e04e      	b.n	8003b00 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003a62:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003a66:	2b08      	cmp	r3, #8
 8003a68:	d827      	bhi.n	8003aba <UART_SetConfig+0x506>
 8003a6a:	a201      	add	r2, pc, #4	; (adr r2, 8003a70 <UART_SetConfig+0x4bc>)
 8003a6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a70:	08003a95 	.word	0x08003a95
 8003a74:	08003a9d 	.word	0x08003a9d
 8003a78:	08003aa5 	.word	0x08003aa5
 8003a7c:	08003abb 	.word	0x08003abb
 8003a80:	08003aab 	.word	0x08003aab
 8003a84:	08003abb 	.word	0x08003abb
 8003a88:	08003abb 	.word	0x08003abb
 8003a8c:	08003abb 	.word	0x08003abb
 8003a90:	08003ab3 	.word	0x08003ab3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003a94:	f7fe fc0a 	bl	80022ac <HAL_RCC_GetPCLK1Freq>
 8003a98:	61f8      	str	r0, [r7, #28]
        break;
 8003a9a:	e014      	b.n	8003ac6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003a9c:	f7fe fc1c 	bl	80022d8 <HAL_RCC_GetPCLK2Freq>
 8003aa0:	61f8      	str	r0, [r7, #28]
        break;
 8003aa2:	e010      	b.n	8003ac6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003aa4:	4b1e      	ldr	r3, [pc, #120]	; (8003b20 <UART_SetConfig+0x56c>)
 8003aa6:	61fb      	str	r3, [r7, #28]
        break;
 8003aa8:	e00d      	b.n	8003ac6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003aaa:	f7fe fb67 	bl	800217c <HAL_RCC_GetSysClockFreq>
 8003aae:	61f8      	str	r0, [r7, #28]
        break;
 8003ab0:	e009      	b.n	8003ac6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003ab2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003ab6:	61fb      	str	r3, [r7, #28]
        break;
 8003ab8:	e005      	b.n	8003ac6 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8003aba:	2300      	movs	r3, #0
 8003abc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003abe:	2301      	movs	r3, #1
 8003ac0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003ac4:	bf00      	nop
    }

    if (pclk != 0U)
 8003ac6:	69fb      	ldr	r3, [r7, #28]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d019      	beq.n	8003b00 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	685b      	ldr	r3, [r3, #4]
 8003ad0:	085a      	lsrs	r2, r3, #1
 8003ad2:	69fb      	ldr	r3, [r7, #28]
 8003ad4:	441a      	add	r2, r3
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	685b      	ldr	r3, [r3, #4]
 8003ada:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ade:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003ae0:	69bb      	ldr	r3, [r7, #24]
 8003ae2:	2b0f      	cmp	r3, #15
 8003ae4:	d909      	bls.n	8003afa <UART_SetConfig+0x546>
 8003ae6:	69bb      	ldr	r3, [r7, #24]
 8003ae8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003aec:	d205      	bcs.n	8003afa <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003aee:	69bb      	ldr	r3, [r7, #24]
 8003af0:	b29a      	uxth	r2, r3
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	60da      	str	r2, [r3, #12]
 8003af8:	e002      	b.n	8003b00 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003afa:	2301      	movs	r3, #1
 8003afc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	2200      	movs	r2, #0
 8003b04:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	2200      	movs	r2, #0
 8003b0a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8003b0c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8003b10:	4618      	mov	r0, r3
 8003b12:	3728      	adds	r7, #40	; 0x28
 8003b14:	46bd      	mov	sp, r7
 8003b16:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003b1a:	bf00      	nop
 8003b1c:	40008000 	.word	0x40008000
 8003b20:	00f42400 	.word	0x00f42400

08003b24 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003b24:	b480      	push	{r7}
 8003b26:	b083      	sub	sp, #12
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b30:	f003 0308 	and.w	r3, r3, #8
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d00a      	beq.n	8003b4e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	430a      	orrs	r2, r1
 8003b4c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b52:	f003 0301 	and.w	r3, r3, #1
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d00a      	beq.n	8003b70 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	685b      	ldr	r3, [r3, #4]
 8003b60:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	430a      	orrs	r2, r1
 8003b6e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b74:	f003 0302 	and.w	r3, r3, #2
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d00a      	beq.n	8003b92 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	685b      	ldr	r3, [r3, #4]
 8003b82:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	430a      	orrs	r2, r1
 8003b90:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b96:	f003 0304 	and.w	r3, r3, #4
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d00a      	beq.n	8003bb4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	430a      	orrs	r2, r1
 8003bb2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bb8:	f003 0310 	and.w	r3, r3, #16
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d00a      	beq.n	8003bd6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	689b      	ldr	r3, [r3, #8]
 8003bc6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	430a      	orrs	r2, r1
 8003bd4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bda:	f003 0320 	and.w	r3, r3, #32
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d00a      	beq.n	8003bf8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	689b      	ldr	r3, [r3, #8]
 8003be8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	430a      	orrs	r2, r1
 8003bf6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bfc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d01a      	beq.n	8003c3a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	685b      	ldr	r3, [r3, #4]
 8003c0a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	430a      	orrs	r2, r1
 8003c18:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c1e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003c22:	d10a      	bne.n	8003c3a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	430a      	orrs	r2, r1
 8003c38:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d00a      	beq.n	8003c5c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	685b      	ldr	r3, [r3, #4]
 8003c4c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	430a      	orrs	r2, r1
 8003c5a:	605a      	str	r2, [r3, #4]
  }
}
 8003c5c:	bf00      	nop
 8003c5e:	370c      	adds	r7, #12
 8003c60:	46bd      	mov	sp, r7
 8003c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c66:	4770      	bx	lr

08003c68 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b098      	sub	sp, #96	; 0x60
 8003c6c:	af02      	add	r7, sp, #8
 8003c6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2200      	movs	r2, #0
 8003c74:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003c78:	f7fd f9a0 	bl	8000fbc <HAL_GetTick>
 8003c7c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f003 0308 	and.w	r3, r3, #8
 8003c88:	2b08      	cmp	r3, #8
 8003c8a:	d12e      	bne.n	8003cea <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003c8c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003c90:	9300      	str	r3, [sp, #0]
 8003c92:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c94:	2200      	movs	r2, #0
 8003c96:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003c9a:	6878      	ldr	r0, [r7, #4]
 8003c9c:	f000 f88c 	bl	8003db8 <UART_WaitOnFlagUntilTimeout>
 8003ca0:	4603      	mov	r3, r0
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d021      	beq.n	8003cea <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003cae:	e853 3f00 	ldrex	r3, [r3]
 8003cb2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003cb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003cb6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003cba:	653b      	str	r3, [r7, #80]	; 0x50
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	461a      	mov	r2, r3
 8003cc2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003cc4:	647b      	str	r3, [r7, #68]	; 0x44
 8003cc6:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cc8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003cca:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003ccc:	e841 2300 	strex	r3, r2, [r1]
 8003cd0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003cd2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d1e6      	bne.n	8003ca6 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2220      	movs	r2, #32
 8003cdc:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003ce6:	2303      	movs	r3, #3
 8003ce8:	e062      	b.n	8003db0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f003 0304 	and.w	r3, r3, #4
 8003cf4:	2b04      	cmp	r3, #4
 8003cf6:	d149      	bne.n	8003d8c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003cf8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003cfc:	9300      	str	r3, [sp, #0]
 8003cfe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003d00:	2200      	movs	r2, #0
 8003d02:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003d06:	6878      	ldr	r0, [r7, #4]
 8003d08:	f000 f856 	bl	8003db8 <UART_WaitOnFlagUntilTimeout>
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d03c      	beq.n	8003d8c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d1a:	e853 3f00 	ldrex	r3, [r3]
 8003d1e:	623b      	str	r3, [r7, #32]
   return(result);
 8003d20:	6a3b      	ldr	r3, [r7, #32]
 8003d22:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003d26:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	461a      	mov	r2, r3
 8003d2e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003d30:	633b      	str	r3, [r7, #48]	; 0x30
 8003d32:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d34:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003d36:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003d38:	e841 2300 	strex	r3, r2, [r1]
 8003d3c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003d3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d1e6      	bne.n	8003d12 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	3308      	adds	r3, #8
 8003d4a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d4c:	693b      	ldr	r3, [r7, #16]
 8003d4e:	e853 3f00 	ldrex	r3, [r3]
 8003d52:	60fb      	str	r3, [r7, #12]
   return(result);
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	f023 0301 	bic.w	r3, r3, #1
 8003d5a:	64bb      	str	r3, [r7, #72]	; 0x48
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	3308      	adds	r3, #8
 8003d62:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003d64:	61fa      	str	r2, [r7, #28]
 8003d66:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d68:	69b9      	ldr	r1, [r7, #24]
 8003d6a:	69fa      	ldr	r2, [r7, #28]
 8003d6c:	e841 2300 	strex	r3, r2, [r1]
 8003d70:	617b      	str	r3, [r7, #20]
   return(result);
 8003d72:	697b      	ldr	r3, [r7, #20]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d1e5      	bne.n	8003d44 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2220      	movs	r2, #32
 8003d7c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2200      	movs	r2, #0
 8003d84:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003d88:	2303      	movs	r3, #3
 8003d8a:	e011      	b.n	8003db0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2220      	movs	r2, #32
 8003d90:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	2220      	movs	r2, #32
 8003d96:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2200      	movs	r2, #0
 8003da4:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2200      	movs	r2, #0
 8003daa:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8003dae:	2300      	movs	r3, #0
}
 8003db0:	4618      	mov	r0, r3
 8003db2:	3758      	adds	r7, #88	; 0x58
 8003db4:	46bd      	mov	sp, r7
 8003db6:	bd80      	pop	{r7, pc}

08003db8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b084      	sub	sp, #16
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	60f8      	str	r0, [r7, #12]
 8003dc0:	60b9      	str	r1, [r7, #8]
 8003dc2:	603b      	str	r3, [r7, #0]
 8003dc4:	4613      	mov	r3, r2
 8003dc6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003dc8:	e049      	b.n	8003e5e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003dca:	69bb      	ldr	r3, [r7, #24]
 8003dcc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003dd0:	d045      	beq.n	8003e5e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003dd2:	f7fd f8f3 	bl	8000fbc <HAL_GetTick>
 8003dd6:	4602      	mov	r2, r0
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	1ad3      	subs	r3, r2, r3
 8003ddc:	69ba      	ldr	r2, [r7, #24]
 8003dde:	429a      	cmp	r2, r3
 8003de0:	d302      	bcc.n	8003de8 <UART_WaitOnFlagUntilTimeout+0x30>
 8003de2:	69bb      	ldr	r3, [r7, #24]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d101      	bne.n	8003dec <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003de8:	2303      	movs	r3, #3
 8003dea:	e048      	b.n	8003e7e <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f003 0304 	and.w	r3, r3, #4
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d031      	beq.n	8003e5e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	69db      	ldr	r3, [r3, #28]
 8003e00:	f003 0308 	and.w	r3, r3, #8
 8003e04:	2b08      	cmp	r3, #8
 8003e06:	d110      	bne.n	8003e2a <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	2208      	movs	r2, #8
 8003e0e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003e10:	68f8      	ldr	r0, [r7, #12]
 8003e12:	f000 f8ff 	bl	8004014 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	2208      	movs	r2, #8
 8003e1a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	2200      	movs	r2, #0
 8003e22:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8003e26:	2301      	movs	r3, #1
 8003e28:	e029      	b.n	8003e7e <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	69db      	ldr	r3, [r3, #28]
 8003e30:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003e34:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003e38:	d111      	bne.n	8003e5e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003e42:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003e44:	68f8      	ldr	r0, [r7, #12]
 8003e46:	f000 f8e5 	bl	8004014 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	2220      	movs	r2, #32
 8003e4e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	2200      	movs	r2, #0
 8003e56:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8003e5a:	2303      	movs	r3, #3
 8003e5c:	e00f      	b.n	8003e7e <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	69da      	ldr	r2, [r3, #28]
 8003e64:	68bb      	ldr	r3, [r7, #8]
 8003e66:	4013      	ands	r3, r2
 8003e68:	68ba      	ldr	r2, [r7, #8]
 8003e6a:	429a      	cmp	r2, r3
 8003e6c:	bf0c      	ite	eq
 8003e6e:	2301      	moveq	r3, #1
 8003e70:	2300      	movne	r3, #0
 8003e72:	b2db      	uxtb	r3, r3
 8003e74:	461a      	mov	r2, r3
 8003e76:	79fb      	ldrb	r3, [r7, #7]
 8003e78:	429a      	cmp	r2, r3
 8003e7a:	d0a6      	beq.n	8003dca <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003e7c:	2300      	movs	r3, #0
}
 8003e7e:	4618      	mov	r0, r3
 8003e80:	3710      	adds	r7, #16
 8003e82:	46bd      	mov	sp, r7
 8003e84:	bd80      	pop	{r7, pc}
	...

08003e88 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	b097      	sub	sp, #92	; 0x5c
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	60f8      	str	r0, [r7, #12]
 8003e90:	60b9      	str	r1, [r7, #8]
 8003e92:	4613      	mov	r3, r2
 8003e94:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	68ba      	ldr	r2, [r7, #8]
 8003e9a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	88fa      	ldrh	r2, [r7, #6]
 8003ea0:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	88fa      	ldrh	r2, [r7, #6]
 8003ea8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	2200      	movs	r2, #0
 8003eb0:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	689b      	ldr	r3, [r3, #8]
 8003eb6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003eba:	d10e      	bne.n	8003eda <UART_Start_Receive_IT+0x52>
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	691b      	ldr	r3, [r3, #16]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d105      	bne.n	8003ed0 <UART_Start_Receive_IT+0x48>
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	f240 12ff 	movw	r2, #511	; 0x1ff
 8003eca:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003ece:	e02d      	b.n	8003f2c <UART_Start_Receive_IT+0xa4>
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	22ff      	movs	r2, #255	; 0xff
 8003ed4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003ed8:	e028      	b.n	8003f2c <UART_Start_Receive_IT+0xa4>
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	689b      	ldr	r3, [r3, #8]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d10d      	bne.n	8003efe <UART_Start_Receive_IT+0x76>
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	691b      	ldr	r3, [r3, #16]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d104      	bne.n	8003ef4 <UART_Start_Receive_IT+0x6c>
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	22ff      	movs	r2, #255	; 0xff
 8003eee:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003ef2:	e01b      	b.n	8003f2c <UART_Start_Receive_IT+0xa4>
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	227f      	movs	r2, #127	; 0x7f
 8003ef8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003efc:	e016      	b.n	8003f2c <UART_Start_Receive_IT+0xa4>
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	689b      	ldr	r3, [r3, #8]
 8003f02:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003f06:	d10d      	bne.n	8003f24 <UART_Start_Receive_IT+0x9c>
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	691b      	ldr	r3, [r3, #16]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d104      	bne.n	8003f1a <UART_Start_Receive_IT+0x92>
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	227f      	movs	r2, #127	; 0x7f
 8003f14:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003f18:	e008      	b.n	8003f2c <UART_Start_Receive_IT+0xa4>
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	223f      	movs	r2, #63	; 0x3f
 8003f1e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003f22:	e003      	b.n	8003f2c <UART_Start_Receive_IT+0xa4>
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	2200      	movs	r2, #0
 8003f28:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	2200      	movs	r2, #0
 8003f30:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	2222      	movs	r2, #34	; 0x22
 8003f38:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	3308      	adds	r3, #8
 8003f42:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f44:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003f46:	e853 3f00 	ldrex	r3, [r3]
 8003f4a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003f4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f4e:	f043 0301 	orr.w	r3, r3, #1
 8003f52:	657b      	str	r3, [r7, #84]	; 0x54
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	3308      	adds	r3, #8
 8003f5a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003f5c:	64ba      	str	r2, [r7, #72]	; 0x48
 8003f5e:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f60:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003f62:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003f64:	e841 2300 	strex	r3, r2, [r1]
 8003f68:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003f6a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d1e5      	bne.n	8003f3c <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	689b      	ldr	r3, [r3, #8]
 8003f74:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f78:	d107      	bne.n	8003f8a <UART_Start_Receive_IT+0x102>
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	691b      	ldr	r3, [r3, #16]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d103      	bne.n	8003f8a <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	4a21      	ldr	r2, [pc, #132]	; (800400c <UART_Start_Receive_IT+0x184>)
 8003f86:	669a      	str	r2, [r3, #104]	; 0x68
 8003f88:	e002      	b.n	8003f90 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	4a20      	ldr	r2, [pc, #128]	; (8004010 <UART_Start_Receive_IT+0x188>)
 8003f8e:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	691b      	ldr	r3, [r3, #16]
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d019      	beq.n	8003fcc <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fa0:	e853 3f00 	ldrex	r3, [r3]
 8003fa4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003fa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fa8:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8003fac:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	461a      	mov	r2, r3
 8003fb4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003fb6:	637b      	str	r3, [r7, #52]	; 0x34
 8003fb8:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fba:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003fbc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003fbe:	e841 2300 	strex	r3, r2, [r1]
 8003fc2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003fc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d1e6      	bne.n	8003f98 <UART_Start_Receive_IT+0x110>
 8003fca:	e018      	b.n	8003ffe <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fd2:	697b      	ldr	r3, [r7, #20]
 8003fd4:	e853 3f00 	ldrex	r3, [r3]
 8003fd8:	613b      	str	r3, [r7, #16]
   return(result);
 8003fda:	693b      	ldr	r3, [r7, #16]
 8003fdc:	f043 0320 	orr.w	r3, r3, #32
 8003fe0:	653b      	str	r3, [r7, #80]	; 0x50
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	461a      	mov	r2, r3
 8003fe8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003fea:	623b      	str	r3, [r7, #32]
 8003fec:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fee:	69f9      	ldr	r1, [r7, #28]
 8003ff0:	6a3a      	ldr	r2, [r7, #32]
 8003ff2:	e841 2300 	strex	r3, r2, [r1]
 8003ff6:	61bb      	str	r3, [r7, #24]
   return(result);
 8003ff8:	69bb      	ldr	r3, [r7, #24]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d1e6      	bne.n	8003fcc <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8003ffe:	2300      	movs	r3, #0
}
 8004000:	4618      	mov	r0, r3
 8004002:	375c      	adds	r7, #92	; 0x5c
 8004004:	46bd      	mov	sp, r7
 8004006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400a:	4770      	bx	lr
 800400c:	08004319 	.word	0x08004319
 8004010:	0800415d 	.word	0x0800415d

08004014 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004014:	b480      	push	{r7}
 8004016:	b095      	sub	sp, #84	; 0x54
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004022:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004024:	e853 3f00 	ldrex	r3, [r3]
 8004028:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800402a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800402c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004030:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	461a      	mov	r2, r3
 8004038:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800403a:	643b      	str	r3, [r7, #64]	; 0x40
 800403c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800403e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004040:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004042:	e841 2300 	strex	r3, r2, [r1]
 8004046:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004048:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800404a:	2b00      	cmp	r3, #0
 800404c:	d1e6      	bne.n	800401c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	3308      	adds	r3, #8
 8004054:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004056:	6a3b      	ldr	r3, [r7, #32]
 8004058:	e853 3f00 	ldrex	r3, [r3]
 800405c:	61fb      	str	r3, [r7, #28]
   return(result);
 800405e:	69fb      	ldr	r3, [r7, #28]
 8004060:	f023 0301 	bic.w	r3, r3, #1
 8004064:	64bb      	str	r3, [r7, #72]	; 0x48
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	3308      	adds	r3, #8
 800406c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800406e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004070:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004072:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004074:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004076:	e841 2300 	strex	r3, r2, [r1]
 800407a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800407c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800407e:	2b00      	cmp	r3, #0
 8004080:	d1e5      	bne.n	800404e <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004086:	2b01      	cmp	r3, #1
 8004088:	d118      	bne.n	80040bc <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	e853 3f00 	ldrex	r3, [r3]
 8004096:	60bb      	str	r3, [r7, #8]
   return(result);
 8004098:	68bb      	ldr	r3, [r7, #8]
 800409a:	f023 0310 	bic.w	r3, r3, #16
 800409e:	647b      	str	r3, [r7, #68]	; 0x44
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	461a      	mov	r2, r3
 80040a6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80040a8:	61bb      	str	r3, [r7, #24]
 80040aa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040ac:	6979      	ldr	r1, [r7, #20]
 80040ae:	69ba      	ldr	r2, [r7, #24]
 80040b0:	e841 2300 	strex	r3, r2, [r1]
 80040b4:	613b      	str	r3, [r7, #16]
   return(result);
 80040b6:	693b      	ldr	r3, [r7, #16]
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d1e6      	bne.n	800408a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2220      	movs	r2, #32
 80040c0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2200      	movs	r2, #0
 80040c8:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2200      	movs	r2, #0
 80040ce:	669a      	str	r2, [r3, #104]	; 0x68
}
 80040d0:	bf00      	nop
 80040d2:	3754      	adds	r7, #84	; 0x54
 80040d4:	46bd      	mov	sp, r7
 80040d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040da:	4770      	bx	lr

080040dc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b084      	sub	sp, #16
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040e8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	2200      	movs	r2, #0
 80040ee:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	2200      	movs	r2, #0
 80040f6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80040fa:	68f8      	ldr	r0, [r7, #12]
 80040fc:	f7ff fa44 	bl	8003588 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004100:	bf00      	nop
 8004102:	3710      	adds	r7, #16
 8004104:	46bd      	mov	sp, r7
 8004106:	bd80      	pop	{r7, pc}

08004108 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b088      	sub	sp, #32
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	e853 3f00 	ldrex	r3, [r3]
 800411c:	60bb      	str	r3, [r7, #8]
   return(result);
 800411e:	68bb      	ldr	r3, [r7, #8]
 8004120:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004124:	61fb      	str	r3, [r7, #28]
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	461a      	mov	r2, r3
 800412c:	69fb      	ldr	r3, [r7, #28]
 800412e:	61bb      	str	r3, [r7, #24]
 8004130:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004132:	6979      	ldr	r1, [r7, #20]
 8004134:	69ba      	ldr	r2, [r7, #24]
 8004136:	e841 2300 	strex	r3, r2, [r1]
 800413a:	613b      	str	r3, [r7, #16]
   return(result);
 800413c:	693b      	ldr	r3, [r7, #16]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d1e6      	bne.n	8004110 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2220      	movs	r2, #32
 8004146:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2200      	movs	r2, #0
 800414c:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800414e:	6878      	ldr	r0, [r7, #4]
 8004150:	f7ff fa10 	bl	8003574 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004154:	bf00      	nop
 8004156:	3720      	adds	r7, #32
 8004158:	46bd      	mov	sp, r7
 800415a:	bd80      	pop	{r7, pc}

0800415c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b09c      	sub	sp, #112	; 0x70
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800416a:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004174:	2b22      	cmp	r3, #34	; 0x22
 8004176:	f040 80be 	bne.w	80042f6 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8004180:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004184:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8004188:	b2d9      	uxtb	r1, r3
 800418a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800418e:	b2da      	uxtb	r2, r3
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004194:	400a      	ands	r2, r1
 8004196:	b2d2      	uxtb	r2, r2
 8004198:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800419e:	1c5a      	adds	r2, r3, #1
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80041aa:	b29b      	uxth	r3, r3
 80041ac:	3b01      	subs	r3, #1
 80041ae:	b29a      	uxth	r2, r3
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80041bc:	b29b      	uxth	r3, r3
 80041be:	2b00      	cmp	r3, #0
 80041c0:	f040 80a3 	bne.w	800430a <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80041cc:	e853 3f00 	ldrex	r3, [r3]
 80041d0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80041d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80041d4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80041d8:	66bb      	str	r3, [r7, #104]	; 0x68
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	461a      	mov	r2, r3
 80041e0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80041e2:	65bb      	str	r3, [r7, #88]	; 0x58
 80041e4:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041e6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80041e8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80041ea:	e841 2300 	strex	r3, r2, [r1]
 80041ee:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80041f0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d1e6      	bne.n	80041c4 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	3308      	adds	r3, #8
 80041fc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004200:	e853 3f00 	ldrex	r3, [r3]
 8004204:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004206:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004208:	f023 0301 	bic.w	r3, r3, #1
 800420c:	667b      	str	r3, [r7, #100]	; 0x64
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	3308      	adds	r3, #8
 8004214:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004216:	647a      	str	r2, [r7, #68]	; 0x44
 8004218:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800421a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800421c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800421e:	e841 2300 	strex	r3, r2, [r1]
 8004222:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004224:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004226:	2b00      	cmp	r3, #0
 8004228:	d1e5      	bne.n	80041f6 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2220      	movs	r2, #32
 800422e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2200      	movs	r2, #0
 8004236:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2200      	movs	r2, #0
 800423c:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	4a34      	ldr	r2, [pc, #208]	; (8004314 <UART_RxISR_8BIT+0x1b8>)
 8004244:	4293      	cmp	r3, r2
 8004246:	d01f      	beq.n	8004288 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	685b      	ldr	r3, [r3, #4]
 800424e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004252:	2b00      	cmp	r3, #0
 8004254:	d018      	beq.n	8004288 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800425c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800425e:	e853 3f00 	ldrex	r3, [r3]
 8004262:	623b      	str	r3, [r7, #32]
   return(result);
 8004264:	6a3b      	ldr	r3, [r7, #32]
 8004266:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800426a:	663b      	str	r3, [r7, #96]	; 0x60
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	461a      	mov	r2, r3
 8004272:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004274:	633b      	str	r3, [r7, #48]	; 0x30
 8004276:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004278:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800427a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800427c:	e841 2300 	strex	r3, r2, [r1]
 8004280:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004282:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004284:	2b00      	cmp	r3, #0
 8004286:	d1e6      	bne.n	8004256 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800428c:	2b01      	cmp	r3, #1
 800428e:	d12e      	bne.n	80042ee <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2200      	movs	r2, #0
 8004294:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800429c:	693b      	ldr	r3, [r7, #16]
 800429e:	e853 3f00 	ldrex	r3, [r3]
 80042a2:	60fb      	str	r3, [r7, #12]
   return(result);
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	f023 0310 	bic.w	r3, r3, #16
 80042aa:	65fb      	str	r3, [r7, #92]	; 0x5c
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	461a      	mov	r2, r3
 80042b2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80042b4:	61fb      	str	r3, [r7, #28]
 80042b6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042b8:	69b9      	ldr	r1, [r7, #24]
 80042ba:	69fa      	ldr	r2, [r7, #28]
 80042bc:	e841 2300 	strex	r3, r2, [r1]
 80042c0:	617b      	str	r3, [r7, #20]
   return(result);
 80042c2:	697b      	ldr	r3, [r7, #20]
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d1e6      	bne.n	8004296 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	69db      	ldr	r3, [r3, #28]
 80042ce:	f003 0310 	and.w	r3, r3, #16
 80042d2:	2b10      	cmp	r3, #16
 80042d4:	d103      	bne.n	80042de <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	2210      	movs	r2, #16
 80042dc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80042e4:	4619      	mov	r1, r3
 80042e6:	6878      	ldr	r0, [r7, #4]
 80042e8:	f7ff f958 	bl	800359c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80042ec:	e00d      	b.n	800430a <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 80042ee:	6878      	ldr	r0, [r7, #4]
 80042f0:	f7fc fa80 	bl	80007f4 <HAL_UART_RxCpltCallback>
}
 80042f4:	e009      	b.n	800430a <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	8b1b      	ldrh	r3, [r3, #24]
 80042fc:	b29a      	uxth	r2, r3
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f042 0208 	orr.w	r2, r2, #8
 8004306:	b292      	uxth	r2, r2
 8004308:	831a      	strh	r2, [r3, #24]
}
 800430a:	bf00      	nop
 800430c:	3770      	adds	r7, #112	; 0x70
 800430e:	46bd      	mov	sp, r7
 8004310:	bd80      	pop	{r7, pc}
 8004312:	bf00      	nop
 8004314:	40008000 	.word	0x40008000

08004318 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004318:	b580      	push	{r7, lr}
 800431a:	b09c      	sub	sp, #112	; 0x70
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004326:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004330:	2b22      	cmp	r3, #34	; 0x22
 8004332:	f040 80be 	bne.w	80044b2 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800433c:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004344:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8004346:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 800434a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800434e:	4013      	ands	r3, r2
 8004350:	b29a      	uxth	r2, r3
 8004352:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004354:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800435a:	1c9a      	adds	r2, r3, #2
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004366:	b29b      	uxth	r3, r3
 8004368:	3b01      	subs	r3, #1
 800436a:	b29a      	uxth	r2, r3
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004378:	b29b      	uxth	r3, r3
 800437a:	2b00      	cmp	r3, #0
 800437c:	f040 80a3 	bne.w	80044c6 <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004386:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004388:	e853 3f00 	ldrex	r3, [r3]
 800438c:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800438e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004390:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004394:	667b      	str	r3, [r7, #100]	; 0x64
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	461a      	mov	r2, r3
 800439c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800439e:	657b      	str	r3, [r7, #84]	; 0x54
 80043a0:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043a2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80043a4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80043a6:	e841 2300 	strex	r3, r2, [r1]
 80043aa:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80043ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d1e6      	bne.n	8004380 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	3308      	adds	r3, #8
 80043b8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80043bc:	e853 3f00 	ldrex	r3, [r3]
 80043c0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80043c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043c4:	f023 0301 	bic.w	r3, r3, #1
 80043c8:	663b      	str	r3, [r7, #96]	; 0x60
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	3308      	adds	r3, #8
 80043d0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80043d2:	643a      	str	r2, [r7, #64]	; 0x40
 80043d4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043d6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80043d8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80043da:	e841 2300 	strex	r3, r2, [r1]
 80043de:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80043e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d1e5      	bne.n	80043b2 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2220      	movs	r2, #32
 80043ea:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2200      	movs	r2, #0
 80043f2:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2200      	movs	r2, #0
 80043f8:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	4a34      	ldr	r2, [pc, #208]	; (80044d0 <UART_RxISR_16BIT+0x1b8>)
 8004400:	4293      	cmp	r3, r2
 8004402:	d01f      	beq.n	8004444 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	685b      	ldr	r3, [r3, #4]
 800440a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800440e:	2b00      	cmp	r3, #0
 8004410:	d018      	beq.n	8004444 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004418:	6a3b      	ldr	r3, [r7, #32]
 800441a:	e853 3f00 	ldrex	r3, [r3]
 800441e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004420:	69fb      	ldr	r3, [r7, #28]
 8004422:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004426:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	461a      	mov	r2, r3
 800442e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004430:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004432:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004434:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004436:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004438:	e841 2300 	strex	r3, r2, [r1]
 800443c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800443e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004440:	2b00      	cmp	r3, #0
 8004442:	d1e6      	bne.n	8004412 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004448:	2b01      	cmp	r3, #1
 800444a:	d12e      	bne.n	80044aa <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2200      	movs	r2, #0
 8004450:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	e853 3f00 	ldrex	r3, [r3]
 800445e:	60bb      	str	r3, [r7, #8]
   return(result);
 8004460:	68bb      	ldr	r3, [r7, #8]
 8004462:	f023 0310 	bic.w	r3, r3, #16
 8004466:	65bb      	str	r3, [r7, #88]	; 0x58
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	461a      	mov	r2, r3
 800446e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004470:	61bb      	str	r3, [r7, #24]
 8004472:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004474:	6979      	ldr	r1, [r7, #20]
 8004476:	69ba      	ldr	r2, [r7, #24]
 8004478:	e841 2300 	strex	r3, r2, [r1]
 800447c:	613b      	str	r3, [r7, #16]
   return(result);
 800447e:	693b      	ldr	r3, [r7, #16]
 8004480:	2b00      	cmp	r3, #0
 8004482:	d1e6      	bne.n	8004452 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	69db      	ldr	r3, [r3, #28]
 800448a:	f003 0310 	and.w	r3, r3, #16
 800448e:	2b10      	cmp	r3, #16
 8004490:	d103      	bne.n	800449a <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	2210      	movs	r2, #16
 8004498:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80044a0:	4619      	mov	r1, r3
 80044a2:	6878      	ldr	r0, [r7, #4]
 80044a4:	f7ff f87a 	bl	800359c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80044a8:	e00d      	b.n	80044c6 <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 80044aa:	6878      	ldr	r0, [r7, #4]
 80044ac:	f7fc f9a2 	bl	80007f4 <HAL_UART_RxCpltCallback>
}
 80044b0:	e009      	b.n	80044c6 <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	8b1b      	ldrh	r3, [r3, #24]
 80044b8:	b29a      	uxth	r2, r3
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f042 0208 	orr.w	r2, r2, #8
 80044c2:	b292      	uxth	r2, r2
 80044c4:	831a      	strh	r2, [r3, #24]
}
 80044c6:	bf00      	nop
 80044c8:	3770      	adds	r7, #112	; 0x70
 80044ca:	46bd      	mov	sp, r7
 80044cc:	bd80      	pop	{r7, pc}
 80044ce:	bf00      	nop
 80044d0:	40008000 	.word	0x40008000

080044d4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80044d4:	b480      	push	{r7}
 80044d6:	b083      	sub	sp, #12
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80044dc:	bf00      	nop
 80044de:	370c      	adds	r7, #12
 80044e0:	46bd      	mov	sp, r7
 80044e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e6:	4770      	bx	lr

080044e8 <std>:
 80044e8:	2300      	movs	r3, #0
 80044ea:	b510      	push	{r4, lr}
 80044ec:	4604      	mov	r4, r0
 80044ee:	e9c0 3300 	strd	r3, r3, [r0]
 80044f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80044f6:	6083      	str	r3, [r0, #8]
 80044f8:	8181      	strh	r1, [r0, #12]
 80044fa:	6643      	str	r3, [r0, #100]	; 0x64
 80044fc:	81c2      	strh	r2, [r0, #14]
 80044fe:	6183      	str	r3, [r0, #24]
 8004500:	4619      	mov	r1, r3
 8004502:	2208      	movs	r2, #8
 8004504:	305c      	adds	r0, #92	; 0x5c
 8004506:	f000 fa17 	bl	8004938 <memset>
 800450a:	4b0d      	ldr	r3, [pc, #52]	; (8004540 <std+0x58>)
 800450c:	6263      	str	r3, [r4, #36]	; 0x24
 800450e:	4b0d      	ldr	r3, [pc, #52]	; (8004544 <std+0x5c>)
 8004510:	62a3      	str	r3, [r4, #40]	; 0x28
 8004512:	4b0d      	ldr	r3, [pc, #52]	; (8004548 <std+0x60>)
 8004514:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004516:	4b0d      	ldr	r3, [pc, #52]	; (800454c <std+0x64>)
 8004518:	6323      	str	r3, [r4, #48]	; 0x30
 800451a:	4b0d      	ldr	r3, [pc, #52]	; (8004550 <std+0x68>)
 800451c:	6224      	str	r4, [r4, #32]
 800451e:	429c      	cmp	r4, r3
 8004520:	d006      	beq.n	8004530 <std+0x48>
 8004522:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8004526:	4294      	cmp	r4, r2
 8004528:	d002      	beq.n	8004530 <std+0x48>
 800452a:	33d0      	adds	r3, #208	; 0xd0
 800452c:	429c      	cmp	r4, r3
 800452e:	d105      	bne.n	800453c <std+0x54>
 8004530:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004534:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004538:	f000 ba76 	b.w	8004a28 <__retarget_lock_init_recursive>
 800453c:	bd10      	pop	{r4, pc}
 800453e:	bf00      	nop
 8004540:	08004789 	.word	0x08004789
 8004544:	080047ab 	.word	0x080047ab
 8004548:	080047e3 	.word	0x080047e3
 800454c:	08004807 	.word	0x08004807
 8004550:	20000128 	.word	0x20000128

08004554 <stdio_exit_handler>:
 8004554:	4a02      	ldr	r2, [pc, #8]	; (8004560 <stdio_exit_handler+0xc>)
 8004556:	4903      	ldr	r1, [pc, #12]	; (8004564 <stdio_exit_handler+0x10>)
 8004558:	4803      	ldr	r0, [pc, #12]	; (8004568 <stdio_exit_handler+0x14>)
 800455a:	f000 b869 	b.w	8004630 <_fwalk_sglue>
 800455e:	bf00      	nop
 8004560:	2000000c 	.word	0x2000000c
 8004564:	08005585 	.word	0x08005585
 8004568:	20000018 	.word	0x20000018

0800456c <cleanup_stdio>:
 800456c:	6841      	ldr	r1, [r0, #4]
 800456e:	4b0c      	ldr	r3, [pc, #48]	; (80045a0 <cleanup_stdio+0x34>)
 8004570:	4299      	cmp	r1, r3
 8004572:	b510      	push	{r4, lr}
 8004574:	4604      	mov	r4, r0
 8004576:	d001      	beq.n	800457c <cleanup_stdio+0x10>
 8004578:	f001 f804 	bl	8005584 <_fflush_r>
 800457c:	68a1      	ldr	r1, [r4, #8]
 800457e:	4b09      	ldr	r3, [pc, #36]	; (80045a4 <cleanup_stdio+0x38>)
 8004580:	4299      	cmp	r1, r3
 8004582:	d002      	beq.n	800458a <cleanup_stdio+0x1e>
 8004584:	4620      	mov	r0, r4
 8004586:	f000 fffd 	bl	8005584 <_fflush_r>
 800458a:	68e1      	ldr	r1, [r4, #12]
 800458c:	4b06      	ldr	r3, [pc, #24]	; (80045a8 <cleanup_stdio+0x3c>)
 800458e:	4299      	cmp	r1, r3
 8004590:	d004      	beq.n	800459c <cleanup_stdio+0x30>
 8004592:	4620      	mov	r0, r4
 8004594:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004598:	f000 bff4 	b.w	8005584 <_fflush_r>
 800459c:	bd10      	pop	{r4, pc}
 800459e:	bf00      	nop
 80045a0:	20000128 	.word	0x20000128
 80045a4:	20000190 	.word	0x20000190
 80045a8:	200001f8 	.word	0x200001f8

080045ac <global_stdio_init.part.0>:
 80045ac:	b510      	push	{r4, lr}
 80045ae:	4b0b      	ldr	r3, [pc, #44]	; (80045dc <global_stdio_init.part.0+0x30>)
 80045b0:	4c0b      	ldr	r4, [pc, #44]	; (80045e0 <global_stdio_init.part.0+0x34>)
 80045b2:	4a0c      	ldr	r2, [pc, #48]	; (80045e4 <global_stdio_init.part.0+0x38>)
 80045b4:	601a      	str	r2, [r3, #0]
 80045b6:	4620      	mov	r0, r4
 80045b8:	2200      	movs	r2, #0
 80045ba:	2104      	movs	r1, #4
 80045bc:	f7ff ff94 	bl	80044e8 <std>
 80045c0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80045c4:	2201      	movs	r2, #1
 80045c6:	2109      	movs	r1, #9
 80045c8:	f7ff ff8e 	bl	80044e8 <std>
 80045cc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80045d0:	2202      	movs	r2, #2
 80045d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80045d6:	2112      	movs	r1, #18
 80045d8:	f7ff bf86 	b.w	80044e8 <std>
 80045dc:	20000260 	.word	0x20000260
 80045e0:	20000128 	.word	0x20000128
 80045e4:	08004555 	.word	0x08004555

080045e8 <__sfp_lock_acquire>:
 80045e8:	4801      	ldr	r0, [pc, #4]	; (80045f0 <__sfp_lock_acquire+0x8>)
 80045ea:	f000 ba1e 	b.w	8004a2a <__retarget_lock_acquire_recursive>
 80045ee:	bf00      	nop
 80045f0:	20000269 	.word	0x20000269

080045f4 <__sfp_lock_release>:
 80045f4:	4801      	ldr	r0, [pc, #4]	; (80045fc <__sfp_lock_release+0x8>)
 80045f6:	f000 ba19 	b.w	8004a2c <__retarget_lock_release_recursive>
 80045fa:	bf00      	nop
 80045fc:	20000269 	.word	0x20000269

08004600 <__sinit>:
 8004600:	b510      	push	{r4, lr}
 8004602:	4604      	mov	r4, r0
 8004604:	f7ff fff0 	bl	80045e8 <__sfp_lock_acquire>
 8004608:	6a23      	ldr	r3, [r4, #32]
 800460a:	b11b      	cbz	r3, 8004614 <__sinit+0x14>
 800460c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004610:	f7ff bff0 	b.w	80045f4 <__sfp_lock_release>
 8004614:	4b04      	ldr	r3, [pc, #16]	; (8004628 <__sinit+0x28>)
 8004616:	6223      	str	r3, [r4, #32]
 8004618:	4b04      	ldr	r3, [pc, #16]	; (800462c <__sinit+0x2c>)
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	2b00      	cmp	r3, #0
 800461e:	d1f5      	bne.n	800460c <__sinit+0xc>
 8004620:	f7ff ffc4 	bl	80045ac <global_stdio_init.part.0>
 8004624:	e7f2      	b.n	800460c <__sinit+0xc>
 8004626:	bf00      	nop
 8004628:	0800456d 	.word	0x0800456d
 800462c:	20000260 	.word	0x20000260

08004630 <_fwalk_sglue>:
 8004630:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004634:	4607      	mov	r7, r0
 8004636:	4688      	mov	r8, r1
 8004638:	4614      	mov	r4, r2
 800463a:	2600      	movs	r6, #0
 800463c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004640:	f1b9 0901 	subs.w	r9, r9, #1
 8004644:	d505      	bpl.n	8004652 <_fwalk_sglue+0x22>
 8004646:	6824      	ldr	r4, [r4, #0]
 8004648:	2c00      	cmp	r4, #0
 800464a:	d1f7      	bne.n	800463c <_fwalk_sglue+0xc>
 800464c:	4630      	mov	r0, r6
 800464e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004652:	89ab      	ldrh	r3, [r5, #12]
 8004654:	2b01      	cmp	r3, #1
 8004656:	d907      	bls.n	8004668 <_fwalk_sglue+0x38>
 8004658:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800465c:	3301      	adds	r3, #1
 800465e:	d003      	beq.n	8004668 <_fwalk_sglue+0x38>
 8004660:	4629      	mov	r1, r5
 8004662:	4638      	mov	r0, r7
 8004664:	47c0      	blx	r8
 8004666:	4306      	orrs	r6, r0
 8004668:	3568      	adds	r5, #104	; 0x68
 800466a:	e7e9      	b.n	8004640 <_fwalk_sglue+0x10>

0800466c <iprintf>:
 800466c:	b40f      	push	{r0, r1, r2, r3}
 800466e:	b507      	push	{r0, r1, r2, lr}
 8004670:	4906      	ldr	r1, [pc, #24]	; (800468c <iprintf+0x20>)
 8004672:	ab04      	add	r3, sp, #16
 8004674:	6808      	ldr	r0, [r1, #0]
 8004676:	f853 2b04 	ldr.w	r2, [r3], #4
 800467a:	6881      	ldr	r1, [r0, #8]
 800467c:	9301      	str	r3, [sp, #4]
 800467e:	f000 fc51 	bl	8004f24 <_vfiprintf_r>
 8004682:	b003      	add	sp, #12
 8004684:	f85d eb04 	ldr.w	lr, [sp], #4
 8004688:	b004      	add	sp, #16
 800468a:	4770      	bx	lr
 800468c:	20000064 	.word	0x20000064

08004690 <_puts_r>:
 8004690:	6a03      	ldr	r3, [r0, #32]
 8004692:	b570      	push	{r4, r5, r6, lr}
 8004694:	6884      	ldr	r4, [r0, #8]
 8004696:	4605      	mov	r5, r0
 8004698:	460e      	mov	r6, r1
 800469a:	b90b      	cbnz	r3, 80046a0 <_puts_r+0x10>
 800469c:	f7ff ffb0 	bl	8004600 <__sinit>
 80046a0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80046a2:	07db      	lsls	r3, r3, #31
 80046a4:	d405      	bmi.n	80046b2 <_puts_r+0x22>
 80046a6:	89a3      	ldrh	r3, [r4, #12]
 80046a8:	0598      	lsls	r0, r3, #22
 80046aa:	d402      	bmi.n	80046b2 <_puts_r+0x22>
 80046ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80046ae:	f000 f9bc 	bl	8004a2a <__retarget_lock_acquire_recursive>
 80046b2:	89a3      	ldrh	r3, [r4, #12]
 80046b4:	0719      	lsls	r1, r3, #28
 80046b6:	d513      	bpl.n	80046e0 <_puts_r+0x50>
 80046b8:	6923      	ldr	r3, [r4, #16]
 80046ba:	b18b      	cbz	r3, 80046e0 <_puts_r+0x50>
 80046bc:	3e01      	subs	r6, #1
 80046be:	68a3      	ldr	r3, [r4, #8]
 80046c0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80046c4:	3b01      	subs	r3, #1
 80046c6:	60a3      	str	r3, [r4, #8]
 80046c8:	b9e9      	cbnz	r1, 8004706 <_puts_r+0x76>
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	da2e      	bge.n	800472c <_puts_r+0x9c>
 80046ce:	4622      	mov	r2, r4
 80046d0:	210a      	movs	r1, #10
 80046d2:	4628      	mov	r0, r5
 80046d4:	f000 f89b 	bl	800480e <__swbuf_r>
 80046d8:	3001      	adds	r0, #1
 80046da:	d007      	beq.n	80046ec <_puts_r+0x5c>
 80046dc:	250a      	movs	r5, #10
 80046de:	e007      	b.n	80046f0 <_puts_r+0x60>
 80046e0:	4621      	mov	r1, r4
 80046e2:	4628      	mov	r0, r5
 80046e4:	f000 f8d0 	bl	8004888 <__swsetup_r>
 80046e8:	2800      	cmp	r0, #0
 80046ea:	d0e7      	beq.n	80046bc <_puts_r+0x2c>
 80046ec:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 80046f0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80046f2:	07da      	lsls	r2, r3, #31
 80046f4:	d405      	bmi.n	8004702 <_puts_r+0x72>
 80046f6:	89a3      	ldrh	r3, [r4, #12]
 80046f8:	059b      	lsls	r3, r3, #22
 80046fa:	d402      	bmi.n	8004702 <_puts_r+0x72>
 80046fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80046fe:	f000 f995 	bl	8004a2c <__retarget_lock_release_recursive>
 8004702:	4628      	mov	r0, r5
 8004704:	bd70      	pop	{r4, r5, r6, pc}
 8004706:	2b00      	cmp	r3, #0
 8004708:	da04      	bge.n	8004714 <_puts_r+0x84>
 800470a:	69a2      	ldr	r2, [r4, #24]
 800470c:	429a      	cmp	r2, r3
 800470e:	dc06      	bgt.n	800471e <_puts_r+0x8e>
 8004710:	290a      	cmp	r1, #10
 8004712:	d004      	beq.n	800471e <_puts_r+0x8e>
 8004714:	6823      	ldr	r3, [r4, #0]
 8004716:	1c5a      	adds	r2, r3, #1
 8004718:	6022      	str	r2, [r4, #0]
 800471a:	7019      	strb	r1, [r3, #0]
 800471c:	e7cf      	b.n	80046be <_puts_r+0x2e>
 800471e:	4622      	mov	r2, r4
 8004720:	4628      	mov	r0, r5
 8004722:	f000 f874 	bl	800480e <__swbuf_r>
 8004726:	3001      	adds	r0, #1
 8004728:	d1c9      	bne.n	80046be <_puts_r+0x2e>
 800472a:	e7df      	b.n	80046ec <_puts_r+0x5c>
 800472c:	6823      	ldr	r3, [r4, #0]
 800472e:	250a      	movs	r5, #10
 8004730:	1c5a      	adds	r2, r3, #1
 8004732:	6022      	str	r2, [r4, #0]
 8004734:	701d      	strb	r5, [r3, #0]
 8004736:	e7db      	b.n	80046f0 <_puts_r+0x60>

08004738 <puts>:
 8004738:	4b02      	ldr	r3, [pc, #8]	; (8004744 <puts+0xc>)
 800473a:	4601      	mov	r1, r0
 800473c:	6818      	ldr	r0, [r3, #0]
 800473e:	f7ff bfa7 	b.w	8004690 <_puts_r>
 8004742:	bf00      	nop
 8004744:	20000064 	.word	0x20000064

08004748 <siprintf>:
 8004748:	b40e      	push	{r1, r2, r3}
 800474a:	b500      	push	{lr}
 800474c:	b09c      	sub	sp, #112	; 0x70
 800474e:	ab1d      	add	r3, sp, #116	; 0x74
 8004750:	9002      	str	r0, [sp, #8]
 8004752:	9006      	str	r0, [sp, #24]
 8004754:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004758:	4809      	ldr	r0, [pc, #36]	; (8004780 <siprintf+0x38>)
 800475a:	9107      	str	r1, [sp, #28]
 800475c:	9104      	str	r1, [sp, #16]
 800475e:	4909      	ldr	r1, [pc, #36]	; (8004784 <siprintf+0x3c>)
 8004760:	f853 2b04 	ldr.w	r2, [r3], #4
 8004764:	9105      	str	r1, [sp, #20]
 8004766:	6800      	ldr	r0, [r0, #0]
 8004768:	9301      	str	r3, [sp, #4]
 800476a:	a902      	add	r1, sp, #8
 800476c:	f000 fab2 	bl	8004cd4 <_svfiprintf_r>
 8004770:	9b02      	ldr	r3, [sp, #8]
 8004772:	2200      	movs	r2, #0
 8004774:	701a      	strb	r2, [r3, #0]
 8004776:	b01c      	add	sp, #112	; 0x70
 8004778:	f85d eb04 	ldr.w	lr, [sp], #4
 800477c:	b003      	add	sp, #12
 800477e:	4770      	bx	lr
 8004780:	20000064 	.word	0x20000064
 8004784:	ffff0208 	.word	0xffff0208

08004788 <__sread>:
 8004788:	b510      	push	{r4, lr}
 800478a:	460c      	mov	r4, r1
 800478c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004790:	f000 f8fc 	bl	800498c <_read_r>
 8004794:	2800      	cmp	r0, #0
 8004796:	bfab      	itete	ge
 8004798:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800479a:	89a3      	ldrhlt	r3, [r4, #12]
 800479c:	181b      	addge	r3, r3, r0
 800479e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80047a2:	bfac      	ite	ge
 80047a4:	6563      	strge	r3, [r4, #84]	; 0x54
 80047a6:	81a3      	strhlt	r3, [r4, #12]
 80047a8:	bd10      	pop	{r4, pc}

080047aa <__swrite>:
 80047aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80047ae:	461f      	mov	r7, r3
 80047b0:	898b      	ldrh	r3, [r1, #12]
 80047b2:	05db      	lsls	r3, r3, #23
 80047b4:	4605      	mov	r5, r0
 80047b6:	460c      	mov	r4, r1
 80047b8:	4616      	mov	r6, r2
 80047ba:	d505      	bpl.n	80047c8 <__swrite+0x1e>
 80047bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80047c0:	2302      	movs	r3, #2
 80047c2:	2200      	movs	r2, #0
 80047c4:	f000 f8d0 	bl	8004968 <_lseek_r>
 80047c8:	89a3      	ldrh	r3, [r4, #12]
 80047ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80047ce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80047d2:	81a3      	strh	r3, [r4, #12]
 80047d4:	4632      	mov	r2, r6
 80047d6:	463b      	mov	r3, r7
 80047d8:	4628      	mov	r0, r5
 80047da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80047de:	f000 b8e7 	b.w	80049b0 <_write_r>

080047e2 <__sseek>:
 80047e2:	b510      	push	{r4, lr}
 80047e4:	460c      	mov	r4, r1
 80047e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80047ea:	f000 f8bd 	bl	8004968 <_lseek_r>
 80047ee:	1c43      	adds	r3, r0, #1
 80047f0:	89a3      	ldrh	r3, [r4, #12]
 80047f2:	bf15      	itete	ne
 80047f4:	6560      	strne	r0, [r4, #84]	; 0x54
 80047f6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80047fa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80047fe:	81a3      	strheq	r3, [r4, #12]
 8004800:	bf18      	it	ne
 8004802:	81a3      	strhne	r3, [r4, #12]
 8004804:	bd10      	pop	{r4, pc}

08004806 <__sclose>:
 8004806:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800480a:	f000 b89d 	b.w	8004948 <_close_r>

0800480e <__swbuf_r>:
 800480e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004810:	460e      	mov	r6, r1
 8004812:	4614      	mov	r4, r2
 8004814:	4605      	mov	r5, r0
 8004816:	b118      	cbz	r0, 8004820 <__swbuf_r+0x12>
 8004818:	6a03      	ldr	r3, [r0, #32]
 800481a:	b90b      	cbnz	r3, 8004820 <__swbuf_r+0x12>
 800481c:	f7ff fef0 	bl	8004600 <__sinit>
 8004820:	69a3      	ldr	r3, [r4, #24]
 8004822:	60a3      	str	r3, [r4, #8]
 8004824:	89a3      	ldrh	r3, [r4, #12]
 8004826:	071a      	lsls	r2, r3, #28
 8004828:	d525      	bpl.n	8004876 <__swbuf_r+0x68>
 800482a:	6923      	ldr	r3, [r4, #16]
 800482c:	b31b      	cbz	r3, 8004876 <__swbuf_r+0x68>
 800482e:	6823      	ldr	r3, [r4, #0]
 8004830:	6922      	ldr	r2, [r4, #16]
 8004832:	1a98      	subs	r0, r3, r2
 8004834:	6963      	ldr	r3, [r4, #20]
 8004836:	b2f6      	uxtb	r6, r6
 8004838:	4283      	cmp	r3, r0
 800483a:	4637      	mov	r7, r6
 800483c:	dc04      	bgt.n	8004848 <__swbuf_r+0x3a>
 800483e:	4621      	mov	r1, r4
 8004840:	4628      	mov	r0, r5
 8004842:	f000 fe9f 	bl	8005584 <_fflush_r>
 8004846:	b9e0      	cbnz	r0, 8004882 <__swbuf_r+0x74>
 8004848:	68a3      	ldr	r3, [r4, #8]
 800484a:	3b01      	subs	r3, #1
 800484c:	60a3      	str	r3, [r4, #8]
 800484e:	6823      	ldr	r3, [r4, #0]
 8004850:	1c5a      	adds	r2, r3, #1
 8004852:	6022      	str	r2, [r4, #0]
 8004854:	701e      	strb	r6, [r3, #0]
 8004856:	6962      	ldr	r2, [r4, #20]
 8004858:	1c43      	adds	r3, r0, #1
 800485a:	429a      	cmp	r2, r3
 800485c:	d004      	beq.n	8004868 <__swbuf_r+0x5a>
 800485e:	89a3      	ldrh	r3, [r4, #12]
 8004860:	07db      	lsls	r3, r3, #31
 8004862:	d506      	bpl.n	8004872 <__swbuf_r+0x64>
 8004864:	2e0a      	cmp	r6, #10
 8004866:	d104      	bne.n	8004872 <__swbuf_r+0x64>
 8004868:	4621      	mov	r1, r4
 800486a:	4628      	mov	r0, r5
 800486c:	f000 fe8a 	bl	8005584 <_fflush_r>
 8004870:	b938      	cbnz	r0, 8004882 <__swbuf_r+0x74>
 8004872:	4638      	mov	r0, r7
 8004874:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004876:	4621      	mov	r1, r4
 8004878:	4628      	mov	r0, r5
 800487a:	f000 f805 	bl	8004888 <__swsetup_r>
 800487e:	2800      	cmp	r0, #0
 8004880:	d0d5      	beq.n	800482e <__swbuf_r+0x20>
 8004882:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8004886:	e7f4      	b.n	8004872 <__swbuf_r+0x64>

08004888 <__swsetup_r>:
 8004888:	b538      	push	{r3, r4, r5, lr}
 800488a:	4b2a      	ldr	r3, [pc, #168]	; (8004934 <__swsetup_r+0xac>)
 800488c:	4605      	mov	r5, r0
 800488e:	6818      	ldr	r0, [r3, #0]
 8004890:	460c      	mov	r4, r1
 8004892:	b118      	cbz	r0, 800489c <__swsetup_r+0x14>
 8004894:	6a03      	ldr	r3, [r0, #32]
 8004896:	b90b      	cbnz	r3, 800489c <__swsetup_r+0x14>
 8004898:	f7ff feb2 	bl	8004600 <__sinit>
 800489c:	89a3      	ldrh	r3, [r4, #12]
 800489e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80048a2:	0718      	lsls	r0, r3, #28
 80048a4:	d422      	bmi.n	80048ec <__swsetup_r+0x64>
 80048a6:	06d9      	lsls	r1, r3, #27
 80048a8:	d407      	bmi.n	80048ba <__swsetup_r+0x32>
 80048aa:	2309      	movs	r3, #9
 80048ac:	602b      	str	r3, [r5, #0]
 80048ae:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80048b2:	81a3      	strh	r3, [r4, #12]
 80048b4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80048b8:	e034      	b.n	8004924 <__swsetup_r+0x9c>
 80048ba:	0758      	lsls	r0, r3, #29
 80048bc:	d512      	bpl.n	80048e4 <__swsetup_r+0x5c>
 80048be:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80048c0:	b141      	cbz	r1, 80048d4 <__swsetup_r+0x4c>
 80048c2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80048c6:	4299      	cmp	r1, r3
 80048c8:	d002      	beq.n	80048d0 <__swsetup_r+0x48>
 80048ca:	4628      	mov	r0, r5
 80048cc:	f000 f8b0 	bl	8004a30 <_free_r>
 80048d0:	2300      	movs	r3, #0
 80048d2:	6363      	str	r3, [r4, #52]	; 0x34
 80048d4:	89a3      	ldrh	r3, [r4, #12]
 80048d6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80048da:	81a3      	strh	r3, [r4, #12]
 80048dc:	2300      	movs	r3, #0
 80048de:	6063      	str	r3, [r4, #4]
 80048e0:	6923      	ldr	r3, [r4, #16]
 80048e2:	6023      	str	r3, [r4, #0]
 80048e4:	89a3      	ldrh	r3, [r4, #12]
 80048e6:	f043 0308 	orr.w	r3, r3, #8
 80048ea:	81a3      	strh	r3, [r4, #12]
 80048ec:	6923      	ldr	r3, [r4, #16]
 80048ee:	b94b      	cbnz	r3, 8004904 <__swsetup_r+0x7c>
 80048f0:	89a3      	ldrh	r3, [r4, #12]
 80048f2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80048f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80048fa:	d003      	beq.n	8004904 <__swsetup_r+0x7c>
 80048fc:	4621      	mov	r1, r4
 80048fe:	4628      	mov	r0, r5
 8004900:	f000 fe8e 	bl	8005620 <__smakebuf_r>
 8004904:	89a0      	ldrh	r0, [r4, #12]
 8004906:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800490a:	f010 0301 	ands.w	r3, r0, #1
 800490e:	d00a      	beq.n	8004926 <__swsetup_r+0x9e>
 8004910:	2300      	movs	r3, #0
 8004912:	60a3      	str	r3, [r4, #8]
 8004914:	6963      	ldr	r3, [r4, #20]
 8004916:	425b      	negs	r3, r3
 8004918:	61a3      	str	r3, [r4, #24]
 800491a:	6923      	ldr	r3, [r4, #16]
 800491c:	b943      	cbnz	r3, 8004930 <__swsetup_r+0xa8>
 800491e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004922:	d1c4      	bne.n	80048ae <__swsetup_r+0x26>
 8004924:	bd38      	pop	{r3, r4, r5, pc}
 8004926:	0781      	lsls	r1, r0, #30
 8004928:	bf58      	it	pl
 800492a:	6963      	ldrpl	r3, [r4, #20]
 800492c:	60a3      	str	r3, [r4, #8]
 800492e:	e7f4      	b.n	800491a <__swsetup_r+0x92>
 8004930:	2000      	movs	r0, #0
 8004932:	e7f7      	b.n	8004924 <__swsetup_r+0x9c>
 8004934:	20000064 	.word	0x20000064

08004938 <memset>:
 8004938:	4402      	add	r2, r0
 800493a:	4603      	mov	r3, r0
 800493c:	4293      	cmp	r3, r2
 800493e:	d100      	bne.n	8004942 <memset+0xa>
 8004940:	4770      	bx	lr
 8004942:	f803 1b01 	strb.w	r1, [r3], #1
 8004946:	e7f9      	b.n	800493c <memset+0x4>

08004948 <_close_r>:
 8004948:	b538      	push	{r3, r4, r5, lr}
 800494a:	4d06      	ldr	r5, [pc, #24]	; (8004964 <_close_r+0x1c>)
 800494c:	2300      	movs	r3, #0
 800494e:	4604      	mov	r4, r0
 8004950:	4608      	mov	r0, r1
 8004952:	602b      	str	r3, [r5, #0]
 8004954:	f7fc fa24 	bl	8000da0 <_close>
 8004958:	1c43      	adds	r3, r0, #1
 800495a:	d102      	bne.n	8004962 <_close_r+0x1a>
 800495c:	682b      	ldr	r3, [r5, #0]
 800495e:	b103      	cbz	r3, 8004962 <_close_r+0x1a>
 8004960:	6023      	str	r3, [r4, #0]
 8004962:	bd38      	pop	{r3, r4, r5, pc}
 8004964:	20000264 	.word	0x20000264

08004968 <_lseek_r>:
 8004968:	b538      	push	{r3, r4, r5, lr}
 800496a:	4d07      	ldr	r5, [pc, #28]	; (8004988 <_lseek_r+0x20>)
 800496c:	4604      	mov	r4, r0
 800496e:	4608      	mov	r0, r1
 8004970:	4611      	mov	r1, r2
 8004972:	2200      	movs	r2, #0
 8004974:	602a      	str	r2, [r5, #0]
 8004976:	461a      	mov	r2, r3
 8004978:	f7fc fa39 	bl	8000dee <_lseek>
 800497c:	1c43      	adds	r3, r0, #1
 800497e:	d102      	bne.n	8004986 <_lseek_r+0x1e>
 8004980:	682b      	ldr	r3, [r5, #0]
 8004982:	b103      	cbz	r3, 8004986 <_lseek_r+0x1e>
 8004984:	6023      	str	r3, [r4, #0]
 8004986:	bd38      	pop	{r3, r4, r5, pc}
 8004988:	20000264 	.word	0x20000264

0800498c <_read_r>:
 800498c:	b538      	push	{r3, r4, r5, lr}
 800498e:	4d07      	ldr	r5, [pc, #28]	; (80049ac <_read_r+0x20>)
 8004990:	4604      	mov	r4, r0
 8004992:	4608      	mov	r0, r1
 8004994:	4611      	mov	r1, r2
 8004996:	2200      	movs	r2, #0
 8004998:	602a      	str	r2, [r5, #0]
 800499a:	461a      	mov	r2, r3
 800499c:	f7fc f9cc 	bl	8000d38 <_read>
 80049a0:	1c43      	adds	r3, r0, #1
 80049a2:	d102      	bne.n	80049aa <_read_r+0x1e>
 80049a4:	682b      	ldr	r3, [r5, #0]
 80049a6:	b103      	cbz	r3, 80049aa <_read_r+0x1e>
 80049a8:	6023      	str	r3, [r4, #0]
 80049aa:	bd38      	pop	{r3, r4, r5, pc}
 80049ac:	20000264 	.word	0x20000264

080049b0 <_write_r>:
 80049b0:	b538      	push	{r3, r4, r5, lr}
 80049b2:	4d07      	ldr	r5, [pc, #28]	; (80049d0 <_write_r+0x20>)
 80049b4:	4604      	mov	r4, r0
 80049b6:	4608      	mov	r0, r1
 80049b8:	4611      	mov	r1, r2
 80049ba:	2200      	movs	r2, #0
 80049bc:	602a      	str	r2, [r5, #0]
 80049be:	461a      	mov	r2, r3
 80049c0:	f7fc f9d8 	bl	8000d74 <_write>
 80049c4:	1c43      	adds	r3, r0, #1
 80049c6:	d102      	bne.n	80049ce <_write_r+0x1e>
 80049c8:	682b      	ldr	r3, [r5, #0]
 80049ca:	b103      	cbz	r3, 80049ce <_write_r+0x1e>
 80049cc:	6023      	str	r3, [r4, #0]
 80049ce:	bd38      	pop	{r3, r4, r5, pc}
 80049d0:	20000264 	.word	0x20000264

080049d4 <__errno>:
 80049d4:	4b01      	ldr	r3, [pc, #4]	; (80049dc <__errno+0x8>)
 80049d6:	6818      	ldr	r0, [r3, #0]
 80049d8:	4770      	bx	lr
 80049da:	bf00      	nop
 80049dc:	20000064 	.word	0x20000064

080049e0 <__libc_init_array>:
 80049e0:	b570      	push	{r4, r5, r6, lr}
 80049e2:	4d0d      	ldr	r5, [pc, #52]	; (8004a18 <__libc_init_array+0x38>)
 80049e4:	4c0d      	ldr	r4, [pc, #52]	; (8004a1c <__libc_init_array+0x3c>)
 80049e6:	1b64      	subs	r4, r4, r5
 80049e8:	10a4      	asrs	r4, r4, #2
 80049ea:	2600      	movs	r6, #0
 80049ec:	42a6      	cmp	r6, r4
 80049ee:	d109      	bne.n	8004a04 <__libc_init_array+0x24>
 80049f0:	4d0b      	ldr	r5, [pc, #44]	; (8004a20 <__libc_init_array+0x40>)
 80049f2:	4c0c      	ldr	r4, [pc, #48]	; (8004a24 <__libc_init_array+0x44>)
 80049f4:	f000 fee2 	bl	80057bc <_init>
 80049f8:	1b64      	subs	r4, r4, r5
 80049fa:	10a4      	asrs	r4, r4, #2
 80049fc:	2600      	movs	r6, #0
 80049fe:	42a6      	cmp	r6, r4
 8004a00:	d105      	bne.n	8004a0e <__libc_init_array+0x2e>
 8004a02:	bd70      	pop	{r4, r5, r6, pc}
 8004a04:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a08:	4798      	blx	r3
 8004a0a:	3601      	adds	r6, #1
 8004a0c:	e7ee      	b.n	80049ec <__libc_init_array+0xc>
 8004a0e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a12:	4798      	blx	r3
 8004a14:	3601      	adds	r6, #1
 8004a16:	e7f2      	b.n	80049fe <__libc_init_array+0x1e>
 8004a18:	08005970 	.word	0x08005970
 8004a1c:	08005970 	.word	0x08005970
 8004a20:	08005970 	.word	0x08005970
 8004a24:	08005974 	.word	0x08005974

08004a28 <__retarget_lock_init_recursive>:
 8004a28:	4770      	bx	lr

08004a2a <__retarget_lock_acquire_recursive>:
 8004a2a:	4770      	bx	lr

08004a2c <__retarget_lock_release_recursive>:
 8004a2c:	4770      	bx	lr
	...

08004a30 <_free_r>:
 8004a30:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004a32:	2900      	cmp	r1, #0
 8004a34:	d044      	beq.n	8004ac0 <_free_r+0x90>
 8004a36:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004a3a:	9001      	str	r0, [sp, #4]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	f1a1 0404 	sub.w	r4, r1, #4
 8004a42:	bfb8      	it	lt
 8004a44:	18e4      	addlt	r4, r4, r3
 8004a46:	f000 f8df 	bl	8004c08 <__malloc_lock>
 8004a4a:	4a1e      	ldr	r2, [pc, #120]	; (8004ac4 <_free_r+0x94>)
 8004a4c:	9801      	ldr	r0, [sp, #4]
 8004a4e:	6813      	ldr	r3, [r2, #0]
 8004a50:	b933      	cbnz	r3, 8004a60 <_free_r+0x30>
 8004a52:	6063      	str	r3, [r4, #4]
 8004a54:	6014      	str	r4, [r2, #0]
 8004a56:	b003      	add	sp, #12
 8004a58:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004a5c:	f000 b8da 	b.w	8004c14 <__malloc_unlock>
 8004a60:	42a3      	cmp	r3, r4
 8004a62:	d908      	bls.n	8004a76 <_free_r+0x46>
 8004a64:	6825      	ldr	r5, [r4, #0]
 8004a66:	1961      	adds	r1, r4, r5
 8004a68:	428b      	cmp	r3, r1
 8004a6a:	bf01      	itttt	eq
 8004a6c:	6819      	ldreq	r1, [r3, #0]
 8004a6e:	685b      	ldreq	r3, [r3, #4]
 8004a70:	1949      	addeq	r1, r1, r5
 8004a72:	6021      	streq	r1, [r4, #0]
 8004a74:	e7ed      	b.n	8004a52 <_free_r+0x22>
 8004a76:	461a      	mov	r2, r3
 8004a78:	685b      	ldr	r3, [r3, #4]
 8004a7a:	b10b      	cbz	r3, 8004a80 <_free_r+0x50>
 8004a7c:	42a3      	cmp	r3, r4
 8004a7e:	d9fa      	bls.n	8004a76 <_free_r+0x46>
 8004a80:	6811      	ldr	r1, [r2, #0]
 8004a82:	1855      	adds	r5, r2, r1
 8004a84:	42a5      	cmp	r5, r4
 8004a86:	d10b      	bne.n	8004aa0 <_free_r+0x70>
 8004a88:	6824      	ldr	r4, [r4, #0]
 8004a8a:	4421      	add	r1, r4
 8004a8c:	1854      	adds	r4, r2, r1
 8004a8e:	42a3      	cmp	r3, r4
 8004a90:	6011      	str	r1, [r2, #0]
 8004a92:	d1e0      	bne.n	8004a56 <_free_r+0x26>
 8004a94:	681c      	ldr	r4, [r3, #0]
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	6053      	str	r3, [r2, #4]
 8004a9a:	440c      	add	r4, r1
 8004a9c:	6014      	str	r4, [r2, #0]
 8004a9e:	e7da      	b.n	8004a56 <_free_r+0x26>
 8004aa0:	d902      	bls.n	8004aa8 <_free_r+0x78>
 8004aa2:	230c      	movs	r3, #12
 8004aa4:	6003      	str	r3, [r0, #0]
 8004aa6:	e7d6      	b.n	8004a56 <_free_r+0x26>
 8004aa8:	6825      	ldr	r5, [r4, #0]
 8004aaa:	1961      	adds	r1, r4, r5
 8004aac:	428b      	cmp	r3, r1
 8004aae:	bf04      	itt	eq
 8004ab0:	6819      	ldreq	r1, [r3, #0]
 8004ab2:	685b      	ldreq	r3, [r3, #4]
 8004ab4:	6063      	str	r3, [r4, #4]
 8004ab6:	bf04      	itt	eq
 8004ab8:	1949      	addeq	r1, r1, r5
 8004aba:	6021      	streq	r1, [r4, #0]
 8004abc:	6054      	str	r4, [r2, #4]
 8004abe:	e7ca      	b.n	8004a56 <_free_r+0x26>
 8004ac0:	b003      	add	sp, #12
 8004ac2:	bd30      	pop	{r4, r5, pc}
 8004ac4:	2000026c 	.word	0x2000026c

08004ac8 <sbrk_aligned>:
 8004ac8:	b570      	push	{r4, r5, r6, lr}
 8004aca:	4e0e      	ldr	r6, [pc, #56]	; (8004b04 <sbrk_aligned+0x3c>)
 8004acc:	460c      	mov	r4, r1
 8004ace:	6831      	ldr	r1, [r6, #0]
 8004ad0:	4605      	mov	r5, r0
 8004ad2:	b911      	cbnz	r1, 8004ada <sbrk_aligned+0x12>
 8004ad4:	f000 fe1c 	bl	8005710 <_sbrk_r>
 8004ad8:	6030      	str	r0, [r6, #0]
 8004ada:	4621      	mov	r1, r4
 8004adc:	4628      	mov	r0, r5
 8004ade:	f000 fe17 	bl	8005710 <_sbrk_r>
 8004ae2:	1c43      	adds	r3, r0, #1
 8004ae4:	d00a      	beq.n	8004afc <sbrk_aligned+0x34>
 8004ae6:	1cc4      	adds	r4, r0, #3
 8004ae8:	f024 0403 	bic.w	r4, r4, #3
 8004aec:	42a0      	cmp	r0, r4
 8004aee:	d007      	beq.n	8004b00 <sbrk_aligned+0x38>
 8004af0:	1a21      	subs	r1, r4, r0
 8004af2:	4628      	mov	r0, r5
 8004af4:	f000 fe0c 	bl	8005710 <_sbrk_r>
 8004af8:	3001      	adds	r0, #1
 8004afa:	d101      	bne.n	8004b00 <sbrk_aligned+0x38>
 8004afc:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8004b00:	4620      	mov	r0, r4
 8004b02:	bd70      	pop	{r4, r5, r6, pc}
 8004b04:	20000270 	.word	0x20000270

08004b08 <_malloc_r>:
 8004b08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004b0c:	1ccd      	adds	r5, r1, #3
 8004b0e:	f025 0503 	bic.w	r5, r5, #3
 8004b12:	3508      	adds	r5, #8
 8004b14:	2d0c      	cmp	r5, #12
 8004b16:	bf38      	it	cc
 8004b18:	250c      	movcc	r5, #12
 8004b1a:	2d00      	cmp	r5, #0
 8004b1c:	4607      	mov	r7, r0
 8004b1e:	db01      	blt.n	8004b24 <_malloc_r+0x1c>
 8004b20:	42a9      	cmp	r1, r5
 8004b22:	d905      	bls.n	8004b30 <_malloc_r+0x28>
 8004b24:	230c      	movs	r3, #12
 8004b26:	603b      	str	r3, [r7, #0]
 8004b28:	2600      	movs	r6, #0
 8004b2a:	4630      	mov	r0, r6
 8004b2c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004b30:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8004c04 <_malloc_r+0xfc>
 8004b34:	f000 f868 	bl	8004c08 <__malloc_lock>
 8004b38:	f8d8 3000 	ldr.w	r3, [r8]
 8004b3c:	461c      	mov	r4, r3
 8004b3e:	bb5c      	cbnz	r4, 8004b98 <_malloc_r+0x90>
 8004b40:	4629      	mov	r1, r5
 8004b42:	4638      	mov	r0, r7
 8004b44:	f7ff ffc0 	bl	8004ac8 <sbrk_aligned>
 8004b48:	1c43      	adds	r3, r0, #1
 8004b4a:	4604      	mov	r4, r0
 8004b4c:	d155      	bne.n	8004bfa <_malloc_r+0xf2>
 8004b4e:	f8d8 4000 	ldr.w	r4, [r8]
 8004b52:	4626      	mov	r6, r4
 8004b54:	2e00      	cmp	r6, #0
 8004b56:	d145      	bne.n	8004be4 <_malloc_r+0xdc>
 8004b58:	2c00      	cmp	r4, #0
 8004b5a:	d048      	beq.n	8004bee <_malloc_r+0xe6>
 8004b5c:	6823      	ldr	r3, [r4, #0]
 8004b5e:	4631      	mov	r1, r6
 8004b60:	4638      	mov	r0, r7
 8004b62:	eb04 0903 	add.w	r9, r4, r3
 8004b66:	f000 fdd3 	bl	8005710 <_sbrk_r>
 8004b6a:	4581      	cmp	r9, r0
 8004b6c:	d13f      	bne.n	8004bee <_malloc_r+0xe6>
 8004b6e:	6821      	ldr	r1, [r4, #0]
 8004b70:	1a6d      	subs	r5, r5, r1
 8004b72:	4629      	mov	r1, r5
 8004b74:	4638      	mov	r0, r7
 8004b76:	f7ff ffa7 	bl	8004ac8 <sbrk_aligned>
 8004b7a:	3001      	adds	r0, #1
 8004b7c:	d037      	beq.n	8004bee <_malloc_r+0xe6>
 8004b7e:	6823      	ldr	r3, [r4, #0]
 8004b80:	442b      	add	r3, r5
 8004b82:	6023      	str	r3, [r4, #0]
 8004b84:	f8d8 3000 	ldr.w	r3, [r8]
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d038      	beq.n	8004bfe <_malloc_r+0xf6>
 8004b8c:	685a      	ldr	r2, [r3, #4]
 8004b8e:	42a2      	cmp	r2, r4
 8004b90:	d12b      	bne.n	8004bea <_malloc_r+0xe2>
 8004b92:	2200      	movs	r2, #0
 8004b94:	605a      	str	r2, [r3, #4]
 8004b96:	e00f      	b.n	8004bb8 <_malloc_r+0xb0>
 8004b98:	6822      	ldr	r2, [r4, #0]
 8004b9a:	1b52      	subs	r2, r2, r5
 8004b9c:	d41f      	bmi.n	8004bde <_malloc_r+0xd6>
 8004b9e:	2a0b      	cmp	r2, #11
 8004ba0:	d917      	bls.n	8004bd2 <_malloc_r+0xca>
 8004ba2:	1961      	adds	r1, r4, r5
 8004ba4:	42a3      	cmp	r3, r4
 8004ba6:	6025      	str	r5, [r4, #0]
 8004ba8:	bf18      	it	ne
 8004baa:	6059      	strne	r1, [r3, #4]
 8004bac:	6863      	ldr	r3, [r4, #4]
 8004bae:	bf08      	it	eq
 8004bb0:	f8c8 1000 	streq.w	r1, [r8]
 8004bb4:	5162      	str	r2, [r4, r5]
 8004bb6:	604b      	str	r3, [r1, #4]
 8004bb8:	4638      	mov	r0, r7
 8004bba:	f104 060b 	add.w	r6, r4, #11
 8004bbe:	f000 f829 	bl	8004c14 <__malloc_unlock>
 8004bc2:	f026 0607 	bic.w	r6, r6, #7
 8004bc6:	1d23      	adds	r3, r4, #4
 8004bc8:	1af2      	subs	r2, r6, r3
 8004bca:	d0ae      	beq.n	8004b2a <_malloc_r+0x22>
 8004bcc:	1b9b      	subs	r3, r3, r6
 8004bce:	50a3      	str	r3, [r4, r2]
 8004bd0:	e7ab      	b.n	8004b2a <_malloc_r+0x22>
 8004bd2:	42a3      	cmp	r3, r4
 8004bd4:	6862      	ldr	r2, [r4, #4]
 8004bd6:	d1dd      	bne.n	8004b94 <_malloc_r+0x8c>
 8004bd8:	f8c8 2000 	str.w	r2, [r8]
 8004bdc:	e7ec      	b.n	8004bb8 <_malloc_r+0xb0>
 8004bde:	4623      	mov	r3, r4
 8004be0:	6864      	ldr	r4, [r4, #4]
 8004be2:	e7ac      	b.n	8004b3e <_malloc_r+0x36>
 8004be4:	4634      	mov	r4, r6
 8004be6:	6876      	ldr	r6, [r6, #4]
 8004be8:	e7b4      	b.n	8004b54 <_malloc_r+0x4c>
 8004bea:	4613      	mov	r3, r2
 8004bec:	e7cc      	b.n	8004b88 <_malloc_r+0x80>
 8004bee:	230c      	movs	r3, #12
 8004bf0:	603b      	str	r3, [r7, #0]
 8004bf2:	4638      	mov	r0, r7
 8004bf4:	f000 f80e 	bl	8004c14 <__malloc_unlock>
 8004bf8:	e797      	b.n	8004b2a <_malloc_r+0x22>
 8004bfa:	6025      	str	r5, [r4, #0]
 8004bfc:	e7dc      	b.n	8004bb8 <_malloc_r+0xb0>
 8004bfe:	605b      	str	r3, [r3, #4]
 8004c00:	deff      	udf	#255	; 0xff
 8004c02:	bf00      	nop
 8004c04:	2000026c 	.word	0x2000026c

08004c08 <__malloc_lock>:
 8004c08:	4801      	ldr	r0, [pc, #4]	; (8004c10 <__malloc_lock+0x8>)
 8004c0a:	f7ff bf0e 	b.w	8004a2a <__retarget_lock_acquire_recursive>
 8004c0e:	bf00      	nop
 8004c10:	20000268 	.word	0x20000268

08004c14 <__malloc_unlock>:
 8004c14:	4801      	ldr	r0, [pc, #4]	; (8004c1c <__malloc_unlock+0x8>)
 8004c16:	f7ff bf09 	b.w	8004a2c <__retarget_lock_release_recursive>
 8004c1a:	bf00      	nop
 8004c1c:	20000268 	.word	0x20000268

08004c20 <__ssputs_r>:
 8004c20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c24:	688e      	ldr	r6, [r1, #8]
 8004c26:	461f      	mov	r7, r3
 8004c28:	42be      	cmp	r6, r7
 8004c2a:	680b      	ldr	r3, [r1, #0]
 8004c2c:	4682      	mov	sl, r0
 8004c2e:	460c      	mov	r4, r1
 8004c30:	4690      	mov	r8, r2
 8004c32:	d82c      	bhi.n	8004c8e <__ssputs_r+0x6e>
 8004c34:	898a      	ldrh	r2, [r1, #12]
 8004c36:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004c3a:	d026      	beq.n	8004c8a <__ssputs_r+0x6a>
 8004c3c:	6965      	ldr	r5, [r4, #20]
 8004c3e:	6909      	ldr	r1, [r1, #16]
 8004c40:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004c44:	eba3 0901 	sub.w	r9, r3, r1
 8004c48:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004c4c:	1c7b      	adds	r3, r7, #1
 8004c4e:	444b      	add	r3, r9
 8004c50:	106d      	asrs	r5, r5, #1
 8004c52:	429d      	cmp	r5, r3
 8004c54:	bf38      	it	cc
 8004c56:	461d      	movcc	r5, r3
 8004c58:	0553      	lsls	r3, r2, #21
 8004c5a:	d527      	bpl.n	8004cac <__ssputs_r+0x8c>
 8004c5c:	4629      	mov	r1, r5
 8004c5e:	f7ff ff53 	bl	8004b08 <_malloc_r>
 8004c62:	4606      	mov	r6, r0
 8004c64:	b360      	cbz	r0, 8004cc0 <__ssputs_r+0xa0>
 8004c66:	6921      	ldr	r1, [r4, #16]
 8004c68:	464a      	mov	r2, r9
 8004c6a:	f000 fd61 	bl	8005730 <memcpy>
 8004c6e:	89a3      	ldrh	r3, [r4, #12]
 8004c70:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004c74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004c78:	81a3      	strh	r3, [r4, #12]
 8004c7a:	6126      	str	r6, [r4, #16]
 8004c7c:	6165      	str	r5, [r4, #20]
 8004c7e:	444e      	add	r6, r9
 8004c80:	eba5 0509 	sub.w	r5, r5, r9
 8004c84:	6026      	str	r6, [r4, #0]
 8004c86:	60a5      	str	r5, [r4, #8]
 8004c88:	463e      	mov	r6, r7
 8004c8a:	42be      	cmp	r6, r7
 8004c8c:	d900      	bls.n	8004c90 <__ssputs_r+0x70>
 8004c8e:	463e      	mov	r6, r7
 8004c90:	6820      	ldr	r0, [r4, #0]
 8004c92:	4632      	mov	r2, r6
 8004c94:	4641      	mov	r1, r8
 8004c96:	f000 fcff 	bl	8005698 <memmove>
 8004c9a:	68a3      	ldr	r3, [r4, #8]
 8004c9c:	1b9b      	subs	r3, r3, r6
 8004c9e:	60a3      	str	r3, [r4, #8]
 8004ca0:	6823      	ldr	r3, [r4, #0]
 8004ca2:	4433      	add	r3, r6
 8004ca4:	6023      	str	r3, [r4, #0]
 8004ca6:	2000      	movs	r0, #0
 8004ca8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004cac:	462a      	mov	r2, r5
 8004cae:	f000 fd4d 	bl	800574c <_realloc_r>
 8004cb2:	4606      	mov	r6, r0
 8004cb4:	2800      	cmp	r0, #0
 8004cb6:	d1e0      	bne.n	8004c7a <__ssputs_r+0x5a>
 8004cb8:	6921      	ldr	r1, [r4, #16]
 8004cba:	4650      	mov	r0, sl
 8004cbc:	f7ff feb8 	bl	8004a30 <_free_r>
 8004cc0:	230c      	movs	r3, #12
 8004cc2:	f8ca 3000 	str.w	r3, [sl]
 8004cc6:	89a3      	ldrh	r3, [r4, #12]
 8004cc8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004ccc:	81a3      	strh	r3, [r4, #12]
 8004cce:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004cd2:	e7e9      	b.n	8004ca8 <__ssputs_r+0x88>

08004cd4 <_svfiprintf_r>:
 8004cd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cd8:	4698      	mov	r8, r3
 8004cda:	898b      	ldrh	r3, [r1, #12]
 8004cdc:	061b      	lsls	r3, r3, #24
 8004cde:	b09d      	sub	sp, #116	; 0x74
 8004ce0:	4607      	mov	r7, r0
 8004ce2:	460d      	mov	r5, r1
 8004ce4:	4614      	mov	r4, r2
 8004ce6:	d50e      	bpl.n	8004d06 <_svfiprintf_r+0x32>
 8004ce8:	690b      	ldr	r3, [r1, #16]
 8004cea:	b963      	cbnz	r3, 8004d06 <_svfiprintf_r+0x32>
 8004cec:	2140      	movs	r1, #64	; 0x40
 8004cee:	f7ff ff0b 	bl	8004b08 <_malloc_r>
 8004cf2:	6028      	str	r0, [r5, #0]
 8004cf4:	6128      	str	r0, [r5, #16]
 8004cf6:	b920      	cbnz	r0, 8004d02 <_svfiprintf_r+0x2e>
 8004cf8:	230c      	movs	r3, #12
 8004cfa:	603b      	str	r3, [r7, #0]
 8004cfc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004d00:	e0d0      	b.n	8004ea4 <_svfiprintf_r+0x1d0>
 8004d02:	2340      	movs	r3, #64	; 0x40
 8004d04:	616b      	str	r3, [r5, #20]
 8004d06:	2300      	movs	r3, #0
 8004d08:	9309      	str	r3, [sp, #36]	; 0x24
 8004d0a:	2320      	movs	r3, #32
 8004d0c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004d10:	f8cd 800c 	str.w	r8, [sp, #12]
 8004d14:	2330      	movs	r3, #48	; 0x30
 8004d16:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8004ebc <_svfiprintf_r+0x1e8>
 8004d1a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004d1e:	f04f 0901 	mov.w	r9, #1
 8004d22:	4623      	mov	r3, r4
 8004d24:	469a      	mov	sl, r3
 8004d26:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004d2a:	b10a      	cbz	r2, 8004d30 <_svfiprintf_r+0x5c>
 8004d2c:	2a25      	cmp	r2, #37	; 0x25
 8004d2e:	d1f9      	bne.n	8004d24 <_svfiprintf_r+0x50>
 8004d30:	ebba 0b04 	subs.w	fp, sl, r4
 8004d34:	d00b      	beq.n	8004d4e <_svfiprintf_r+0x7a>
 8004d36:	465b      	mov	r3, fp
 8004d38:	4622      	mov	r2, r4
 8004d3a:	4629      	mov	r1, r5
 8004d3c:	4638      	mov	r0, r7
 8004d3e:	f7ff ff6f 	bl	8004c20 <__ssputs_r>
 8004d42:	3001      	adds	r0, #1
 8004d44:	f000 80a9 	beq.w	8004e9a <_svfiprintf_r+0x1c6>
 8004d48:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004d4a:	445a      	add	r2, fp
 8004d4c:	9209      	str	r2, [sp, #36]	; 0x24
 8004d4e:	f89a 3000 	ldrb.w	r3, [sl]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	f000 80a1 	beq.w	8004e9a <_svfiprintf_r+0x1c6>
 8004d58:	2300      	movs	r3, #0
 8004d5a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004d5e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004d62:	f10a 0a01 	add.w	sl, sl, #1
 8004d66:	9304      	str	r3, [sp, #16]
 8004d68:	9307      	str	r3, [sp, #28]
 8004d6a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004d6e:	931a      	str	r3, [sp, #104]	; 0x68
 8004d70:	4654      	mov	r4, sl
 8004d72:	2205      	movs	r2, #5
 8004d74:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004d78:	4850      	ldr	r0, [pc, #320]	; (8004ebc <_svfiprintf_r+0x1e8>)
 8004d7a:	f7fb fa39 	bl	80001f0 <memchr>
 8004d7e:	9a04      	ldr	r2, [sp, #16]
 8004d80:	b9d8      	cbnz	r0, 8004dba <_svfiprintf_r+0xe6>
 8004d82:	06d0      	lsls	r0, r2, #27
 8004d84:	bf44      	itt	mi
 8004d86:	2320      	movmi	r3, #32
 8004d88:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004d8c:	0711      	lsls	r1, r2, #28
 8004d8e:	bf44      	itt	mi
 8004d90:	232b      	movmi	r3, #43	; 0x2b
 8004d92:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004d96:	f89a 3000 	ldrb.w	r3, [sl]
 8004d9a:	2b2a      	cmp	r3, #42	; 0x2a
 8004d9c:	d015      	beq.n	8004dca <_svfiprintf_r+0xf6>
 8004d9e:	9a07      	ldr	r2, [sp, #28]
 8004da0:	4654      	mov	r4, sl
 8004da2:	2000      	movs	r0, #0
 8004da4:	f04f 0c0a 	mov.w	ip, #10
 8004da8:	4621      	mov	r1, r4
 8004daa:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004dae:	3b30      	subs	r3, #48	; 0x30
 8004db0:	2b09      	cmp	r3, #9
 8004db2:	d94d      	bls.n	8004e50 <_svfiprintf_r+0x17c>
 8004db4:	b1b0      	cbz	r0, 8004de4 <_svfiprintf_r+0x110>
 8004db6:	9207      	str	r2, [sp, #28]
 8004db8:	e014      	b.n	8004de4 <_svfiprintf_r+0x110>
 8004dba:	eba0 0308 	sub.w	r3, r0, r8
 8004dbe:	fa09 f303 	lsl.w	r3, r9, r3
 8004dc2:	4313      	orrs	r3, r2
 8004dc4:	9304      	str	r3, [sp, #16]
 8004dc6:	46a2      	mov	sl, r4
 8004dc8:	e7d2      	b.n	8004d70 <_svfiprintf_r+0x9c>
 8004dca:	9b03      	ldr	r3, [sp, #12]
 8004dcc:	1d19      	adds	r1, r3, #4
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	9103      	str	r1, [sp, #12]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	bfbb      	ittet	lt
 8004dd6:	425b      	neglt	r3, r3
 8004dd8:	f042 0202 	orrlt.w	r2, r2, #2
 8004ddc:	9307      	strge	r3, [sp, #28]
 8004dde:	9307      	strlt	r3, [sp, #28]
 8004de0:	bfb8      	it	lt
 8004de2:	9204      	strlt	r2, [sp, #16]
 8004de4:	7823      	ldrb	r3, [r4, #0]
 8004de6:	2b2e      	cmp	r3, #46	; 0x2e
 8004de8:	d10c      	bne.n	8004e04 <_svfiprintf_r+0x130>
 8004dea:	7863      	ldrb	r3, [r4, #1]
 8004dec:	2b2a      	cmp	r3, #42	; 0x2a
 8004dee:	d134      	bne.n	8004e5a <_svfiprintf_r+0x186>
 8004df0:	9b03      	ldr	r3, [sp, #12]
 8004df2:	1d1a      	adds	r2, r3, #4
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	9203      	str	r2, [sp, #12]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	bfb8      	it	lt
 8004dfc:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8004e00:	3402      	adds	r4, #2
 8004e02:	9305      	str	r3, [sp, #20]
 8004e04:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8004ecc <_svfiprintf_r+0x1f8>
 8004e08:	7821      	ldrb	r1, [r4, #0]
 8004e0a:	2203      	movs	r2, #3
 8004e0c:	4650      	mov	r0, sl
 8004e0e:	f7fb f9ef 	bl	80001f0 <memchr>
 8004e12:	b138      	cbz	r0, 8004e24 <_svfiprintf_r+0x150>
 8004e14:	9b04      	ldr	r3, [sp, #16]
 8004e16:	eba0 000a 	sub.w	r0, r0, sl
 8004e1a:	2240      	movs	r2, #64	; 0x40
 8004e1c:	4082      	lsls	r2, r0
 8004e1e:	4313      	orrs	r3, r2
 8004e20:	3401      	adds	r4, #1
 8004e22:	9304      	str	r3, [sp, #16]
 8004e24:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004e28:	4825      	ldr	r0, [pc, #148]	; (8004ec0 <_svfiprintf_r+0x1ec>)
 8004e2a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004e2e:	2206      	movs	r2, #6
 8004e30:	f7fb f9de 	bl	80001f0 <memchr>
 8004e34:	2800      	cmp	r0, #0
 8004e36:	d038      	beq.n	8004eaa <_svfiprintf_r+0x1d6>
 8004e38:	4b22      	ldr	r3, [pc, #136]	; (8004ec4 <_svfiprintf_r+0x1f0>)
 8004e3a:	bb1b      	cbnz	r3, 8004e84 <_svfiprintf_r+0x1b0>
 8004e3c:	9b03      	ldr	r3, [sp, #12]
 8004e3e:	3307      	adds	r3, #7
 8004e40:	f023 0307 	bic.w	r3, r3, #7
 8004e44:	3308      	adds	r3, #8
 8004e46:	9303      	str	r3, [sp, #12]
 8004e48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e4a:	4433      	add	r3, r6
 8004e4c:	9309      	str	r3, [sp, #36]	; 0x24
 8004e4e:	e768      	b.n	8004d22 <_svfiprintf_r+0x4e>
 8004e50:	fb0c 3202 	mla	r2, ip, r2, r3
 8004e54:	460c      	mov	r4, r1
 8004e56:	2001      	movs	r0, #1
 8004e58:	e7a6      	b.n	8004da8 <_svfiprintf_r+0xd4>
 8004e5a:	2300      	movs	r3, #0
 8004e5c:	3401      	adds	r4, #1
 8004e5e:	9305      	str	r3, [sp, #20]
 8004e60:	4619      	mov	r1, r3
 8004e62:	f04f 0c0a 	mov.w	ip, #10
 8004e66:	4620      	mov	r0, r4
 8004e68:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004e6c:	3a30      	subs	r2, #48	; 0x30
 8004e6e:	2a09      	cmp	r2, #9
 8004e70:	d903      	bls.n	8004e7a <_svfiprintf_r+0x1a6>
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d0c6      	beq.n	8004e04 <_svfiprintf_r+0x130>
 8004e76:	9105      	str	r1, [sp, #20]
 8004e78:	e7c4      	b.n	8004e04 <_svfiprintf_r+0x130>
 8004e7a:	fb0c 2101 	mla	r1, ip, r1, r2
 8004e7e:	4604      	mov	r4, r0
 8004e80:	2301      	movs	r3, #1
 8004e82:	e7f0      	b.n	8004e66 <_svfiprintf_r+0x192>
 8004e84:	ab03      	add	r3, sp, #12
 8004e86:	9300      	str	r3, [sp, #0]
 8004e88:	462a      	mov	r2, r5
 8004e8a:	4b0f      	ldr	r3, [pc, #60]	; (8004ec8 <_svfiprintf_r+0x1f4>)
 8004e8c:	a904      	add	r1, sp, #16
 8004e8e:	4638      	mov	r0, r7
 8004e90:	f3af 8000 	nop.w
 8004e94:	1c42      	adds	r2, r0, #1
 8004e96:	4606      	mov	r6, r0
 8004e98:	d1d6      	bne.n	8004e48 <_svfiprintf_r+0x174>
 8004e9a:	89ab      	ldrh	r3, [r5, #12]
 8004e9c:	065b      	lsls	r3, r3, #25
 8004e9e:	f53f af2d 	bmi.w	8004cfc <_svfiprintf_r+0x28>
 8004ea2:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004ea4:	b01d      	add	sp, #116	; 0x74
 8004ea6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004eaa:	ab03      	add	r3, sp, #12
 8004eac:	9300      	str	r3, [sp, #0]
 8004eae:	462a      	mov	r2, r5
 8004eb0:	4b05      	ldr	r3, [pc, #20]	; (8004ec8 <_svfiprintf_r+0x1f4>)
 8004eb2:	a904      	add	r1, sp, #16
 8004eb4:	4638      	mov	r0, r7
 8004eb6:	f000 f9bd 	bl	8005234 <_printf_i>
 8004eba:	e7eb      	b.n	8004e94 <_svfiprintf_r+0x1c0>
 8004ebc:	08005934 	.word	0x08005934
 8004ec0:	0800593e 	.word	0x0800593e
 8004ec4:	00000000 	.word	0x00000000
 8004ec8:	08004c21 	.word	0x08004c21
 8004ecc:	0800593a 	.word	0x0800593a

08004ed0 <__sfputc_r>:
 8004ed0:	6893      	ldr	r3, [r2, #8]
 8004ed2:	3b01      	subs	r3, #1
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	b410      	push	{r4}
 8004ed8:	6093      	str	r3, [r2, #8]
 8004eda:	da08      	bge.n	8004eee <__sfputc_r+0x1e>
 8004edc:	6994      	ldr	r4, [r2, #24]
 8004ede:	42a3      	cmp	r3, r4
 8004ee0:	db01      	blt.n	8004ee6 <__sfputc_r+0x16>
 8004ee2:	290a      	cmp	r1, #10
 8004ee4:	d103      	bne.n	8004eee <__sfputc_r+0x1e>
 8004ee6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004eea:	f7ff bc90 	b.w	800480e <__swbuf_r>
 8004eee:	6813      	ldr	r3, [r2, #0]
 8004ef0:	1c58      	adds	r0, r3, #1
 8004ef2:	6010      	str	r0, [r2, #0]
 8004ef4:	7019      	strb	r1, [r3, #0]
 8004ef6:	4608      	mov	r0, r1
 8004ef8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004efc:	4770      	bx	lr

08004efe <__sfputs_r>:
 8004efe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f00:	4606      	mov	r6, r0
 8004f02:	460f      	mov	r7, r1
 8004f04:	4614      	mov	r4, r2
 8004f06:	18d5      	adds	r5, r2, r3
 8004f08:	42ac      	cmp	r4, r5
 8004f0a:	d101      	bne.n	8004f10 <__sfputs_r+0x12>
 8004f0c:	2000      	movs	r0, #0
 8004f0e:	e007      	b.n	8004f20 <__sfputs_r+0x22>
 8004f10:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004f14:	463a      	mov	r2, r7
 8004f16:	4630      	mov	r0, r6
 8004f18:	f7ff ffda 	bl	8004ed0 <__sfputc_r>
 8004f1c:	1c43      	adds	r3, r0, #1
 8004f1e:	d1f3      	bne.n	8004f08 <__sfputs_r+0xa>
 8004f20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004f24 <_vfiprintf_r>:
 8004f24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f28:	460d      	mov	r5, r1
 8004f2a:	b09d      	sub	sp, #116	; 0x74
 8004f2c:	4614      	mov	r4, r2
 8004f2e:	4698      	mov	r8, r3
 8004f30:	4606      	mov	r6, r0
 8004f32:	b118      	cbz	r0, 8004f3c <_vfiprintf_r+0x18>
 8004f34:	6a03      	ldr	r3, [r0, #32]
 8004f36:	b90b      	cbnz	r3, 8004f3c <_vfiprintf_r+0x18>
 8004f38:	f7ff fb62 	bl	8004600 <__sinit>
 8004f3c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004f3e:	07d9      	lsls	r1, r3, #31
 8004f40:	d405      	bmi.n	8004f4e <_vfiprintf_r+0x2a>
 8004f42:	89ab      	ldrh	r3, [r5, #12]
 8004f44:	059a      	lsls	r2, r3, #22
 8004f46:	d402      	bmi.n	8004f4e <_vfiprintf_r+0x2a>
 8004f48:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004f4a:	f7ff fd6e 	bl	8004a2a <__retarget_lock_acquire_recursive>
 8004f4e:	89ab      	ldrh	r3, [r5, #12]
 8004f50:	071b      	lsls	r3, r3, #28
 8004f52:	d501      	bpl.n	8004f58 <_vfiprintf_r+0x34>
 8004f54:	692b      	ldr	r3, [r5, #16]
 8004f56:	b99b      	cbnz	r3, 8004f80 <_vfiprintf_r+0x5c>
 8004f58:	4629      	mov	r1, r5
 8004f5a:	4630      	mov	r0, r6
 8004f5c:	f7ff fc94 	bl	8004888 <__swsetup_r>
 8004f60:	b170      	cbz	r0, 8004f80 <_vfiprintf_r+0x5c>
 8004f62:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004f64:	07dc      	lsls	r4, r3, #31
 8004f66:	d504      	bpl.n	8004f72 <_vfiprintf_r+0x4e>
 8004f68:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004f6c:	b01d      	add	sp, #116	; 0x74
 8004f6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f72:	89ab      	ldrh	r3, [r5, #12]
 8004f74:	0598      	lsls	r0, r3, #22
 8004f76:	d4f7      	bmi.n	8004f68 <_vfiprintf_r+0x44>
 8004f78:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004f7a:	f7ff fd57 	bl	8004a2c <__retarget_lock_release_recursive>
 8004f7e:	e7f3      	b.n	8004f68 <_vfiprintf_r+0x44>
 8004f80:	2300      	movs	r3, #0
 8004f82:	9309      	str	r3, [sp, #36]	; 0x24
 8004f84:	2320      	movs	r3, #32
 8004f86:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004f8a:	f8cd 800c 	str.w	r8, [sp, #12]
 8004f8e:	2330      	movs	r3, #48	; 0x30
 8004f90:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8005144 <_vfiprintf_r+0x220>
 8004f94:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004f98:	f04f 0901 	mov.w	r9, #1
 8004f9c:	4623      	mov	r3, r4
 8004f9e:	469a      	mov	sl, r3
 8004fa0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004fa4:	b10a      	cbz	r2, 8004faa <_vfiprintf_r+0x86>
 8004fa6:	2a25      	cmp	r2, #37	; 0x25
 8004fa8:	d1f9      	bne.n	8004f9e <_vfiprintf_r+0x7a>
 8004faa:	ebba 0b04 	subs.w	fp, sl, r4
 8004fae:	d00b      	beq.n	8004fc8 <_vfiprintf_r+0xa4>
 8004fb0:	465b      	mov	r3, fp
 8004fb2:	4622      	mov	r2, r4
 8004fb4:	4629      	mov	r1, r5
 8004fb6:	4630      	mov	r0, r6
 8004fb8:	f7ff ffa1 	bl	8004efe <__sfputs_r>
 8004fbc:	3001      	adds	r0, #1
 8004fbe:	f000 80a9 	beq.w	8005114 <_vfiprintf_r+0x1f0>
 8004fc2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004fc4:	445a      	add	r2, fp
 8004fc6:	9209      	str	r2, [sp, #36]	; 0x24
 8004fc8:	f89a 3000 	ldrb.w	r3, [sl]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	f000 80a1 	beq.w	8005114 <_vfiprintf_r+0x1f0>
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004fd8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004fdc:	f10a 0a01 	add.w	sl, sl, #1
 8004fe0:	9304      	str	r3, [sp, #16]
 8004fe2:	9307      	str	r3, [sp, #28]
 8004fe4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004fe8:	931a      	str	r3, [sp, #104]	; 0x68
 8004fea:	4654      	mov	r4, sl
 8004fec:	2205      	movs	r2, #5
 8004fee:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004ff2:	4854      	ldr	r0, [pc, #336]	; (8005144 <_vfiprintf_r+0x220>)
 8004ff4:	f7fb f8fc 	bl	80001f0 <memchr>
 8004ff8:	9a04      	ldr	r2, [sp, #16]
 8004ffa:	b9d8      	cbnz	r0, 8005034 <_vfiprintf_r+0x110>
 8004ffc:	06d1      	lsls	r1, r2, #27
 8004ffe:	bf44      	itt	mi
 8005000:	2320      	movmi	r3, #32
 8005002:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005006:	0713      	lsls	r3, r2, #28
 8005008:	bf44      	itt	mi
 800500a:	232b      	movmi	r3, #43	; 0x2b
 800500c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005010:	f89a 3000 	ldrb.w	r3, [sl]
 8005014:	2b2a      	cmp	r3, #42	; 0x2a
 8005016:	d015      	beq.n	8005044 <_vfiprintf_r+0x120>
 8005018:	9a07      	ldr	r2, [sp, #28]
 800501a:	4654      	mov	r4, sl
 800501c:	2000      	movs	r0, #0
 800501e:	f04f 0c0a 	mov.w	ip, #10
 8005022:	4621      	mov	r1, r4
 8005024:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005028:	3b30      	subs	r3, #48	; 0x30
 800502a:	2b09      	cmp	r3, #9
 800502c:	d94d      	bls.n	80050ca <_vfiprintf_r+0x1a6>
 800502e:	b1b0      	cbz	r0, 800505e <_vfiprintf_r+0x13a>
 8005030:	9207      	str	r2, [sp, #28]
 8005032:	e014      	b.n	800505e <_vfiprintf_r+0x13a>
 8005034:	eba0 0308 	sub.w	r3, r0, r8
 8005038:	fa09 f303 	lsl.w	r3, r9, r3
 800503c:	4313      	orrs	r3, r2
 800503e:	9304      	str	r3, [sp, #16]
 8005040:	46a2      	mov	sl, r4
 8005042:	e7d2      	b.n	8004fea <_vfiprintf_r+0xc6>
 8005044:	9b03      	ldr	r3, [sp, #12]
 8005046:	1d19      	adds	r1, r3, #4
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	9103      	str	r1, [sp, #12]
 800504c:	2b00      	cmp	r3, #0
 800504e:	bfbb      	ittet	lt
 8005050:	425b      	neglt	r3, r3
 8005052:	f042 0202 	orrlt.w	r2, r2, #2
 8005056:	9307      	strge	r3, [sp, #28]
 8005058:	9307      	strlt	r3, [sp, #28]
 800505a:	bfb8      	it	lt
 800505c:	9204      	strlt	r2, [sp, #16]
 800505e:	7823      	ldrb	r3, [r4, #0]
 8005060:	2b2e      	cmp	r3, #46	; 0x2e
 8005062:	d10c      	bne.n	800507e <_vfiprintf_r+0x15a>
 8005064:	7863      	ldrb	r3, [r4, #1]
 8005066:	2b2a      	cmp	r3, #42	; 0x2a
 8005068:	d134      	bne.n	80050d4 <_vfiprintf_r+0x1b0>
 800506a:	9b03      	ldr	r3, [sp, #12]
 800506c:	1d1a      	adds	r2, r3, #4
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	9203      	str	r2, [sp, #12]
 8005072:	2b00      	cmp	r3, #0
 8005074:	bfb8      	it	lt
 8005076:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800507a:	3402      	adds	r4, #2
 800507c:	9305      	str	r3, [sp, #20]
 800507e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8005154 <_vfiprintf_r+0x230>
 8005082:	7821      	ldrb	r1, [r4, #0]
 8005084:	2203      	movs	r2, #3
 8005086:	4650      	mov	r0, sl
 8005088:	f7fb f8b2 	bl	80001f0 <memchr>
 800508c:	b138      	cbz	r0, 800509e <_vfiprintf_r+0x17a>
 800508e:	9b04      	ldr	r3, [sp, #16]
 8005090:	eba0 000a 	sub.w	r0, r0, sl
 8005094:	2240      	movs	r2, #64	; 0x40
 8005096:	4082      	lsls	r2, r0
 8005098:	4313      	orrs	r3, r2
 800509a:	3401      	adds	r4, #1
 800509c:	9304      	str	r3, [sp, #16]
 800509e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80050a2:	4829      	ldr	r0, [pc, #164]	; (8005148 <_vfiprintf_r+0x224>)
 80050a4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80050a8:	2206      	movs	r2, #6
 80050aa:	f7fb f8a1 	bl	80001f0 <memchr>
 80050ae:	2800      	cmp	r0, #0
 80050b0:	d03f      	beq.n	8005132 <_vfiprintf_r+0x20e>
 80050b2:	4b26      	ldr	r3, [pc, #152]	; (800514c <_vfiprintf_r+0x228>)
 80050b4:	bb1b      	cbnz	r3, 80050fe <_vfiprintf_r+0x1da>
 80050b6:	9b03      	ldr	r3, [sp, #12]
 80050b8:	3307      	adds	r3, #7
 80050ba:	f023 0307 	bic.w	r3, r3, #7
 80050be:	3308      	adds	r3, #8
 80050c0:	9303      	str	r3, [sp, #12]
 80050c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80050c4:	443b      	add	r3, r7
 80050c6:	9309      	str	r3, [sp, #36]	; 0x24
 80050c8:	e768      	b.n	8004f9c <_vfiprintf_r+0x78>
 80050ca:	fb0c 3202 	mla	r2, ip, r2, r3
 80050ce:	460c      	mov	r4, r1
 80050d0:	2001      	movs	r0, #1
 80050d2:	e7a6      	b.n	8005022 <_vfiprintf_r+0xfe>
 80050d4:	2300      	movs	r3, #0
 80050d6:	3401      	adds	r4, #1
 80050d8:	9305      	str	r3, [sp, #20]
 80050da:	4619      	mov	r1, r3
 80050dc:	f04f 0c0a 	mov.w	ip, #10
 80050e0:	4620      	mov	r0, r4
 80050e2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80050e6:	3a30      	subs	r2, #48	; 0x30
 80050e8:	2a09      	cmp	r2, #9
 80050ea:	d903      	bls.n	80050f4 <_vfiprintf_r+0x1d0>
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d0c6      	beq.n	800507e <_vfiprintf_r+0x15a>
 80050f0:	9105      	str	r1, [sp, #20]
 80050f2:	e7c4      	b.n	800507e <_vfiprintf_r+0x15a>
 80050f4:	fb0c 2101 	mla	r1, ip, r1, r2
 80050f8:	4604      	mov	r4, r0
 80050fa:	2301      	movs	r3, #1
 80050fc:	e7f0      	b.n	80050e0 <_vfiprintf_r+0x1bc>
 80050fe:	ab03      	add	r3, sp, #12
 8005100:	9300      	str	r3, [sp, #0]
 8005102:	462a      	mov	r2, r5
 8005104:	4b12      	ldr	r3, [pc, #72]	; (8005150 <_vfiprintf_r+0x22c>)
 8005106:	a904      	add	r1, sp, #16
 8005108:	4630      	mov	r0, r6
 800510a:	f3af 8000 	nop.w
 800510e:	4607      	mov	r7, r0
 8005110:	1c78      	adds	r0, r7, #1
 8005112:	d1d6      	bne.n	80050c2 <_vfiprintf_r+0x19e>
 8005114:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005116:	07d9      	lsls	r1, r3, #31
 8005118:	d405      	bmi.n	8005126 <_vfiprintf_r+0x202>
 800511a:	89ab      	ldrh	r3, [r5, #12]
 800511c:	059a      	lsls	r2, r3, #22
 800511e:	d402      	bmi.n	8005126 <_vfiprintf_r+0x202>
 8005120:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005122:	f7ff fc83 	bl	8004a2c <__retarget_lock_release_recursive>
 8005126:	89ab      	ldrh	r3, [r5, #12]
 8005128:	065b      	lsls	r3, r3, #25
 800512a:	f53f af1d 	bmi.w	8004f68 <_vfiprintf_r+0x44>
 800512e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005130:	e71c      	b.n	8004f6c <_vfiprintf_r+0x48>
 8005132:	ab03      	add	r3, sp, #12
 8005134:	9300      	str	r3, [sp, #0]
 8005136:	462a      	mov	r2, r5
 8005138:	4b05      	ldr	r3, [pc, #20]	; (8005150 <_vfiprintf_r+0x22c>)
 800513a:	a904      	add	r1, sp, #16
 800513c:	4630      	mov	r0, r6
 800513e:	f000 f879 	bl	8005234 <_printf_i>
 8005142:	e7e4      	b.n	800510e <_vfiprintf_r+0x1ea>
 8005144:	08005934 	.word	0x08005934
 8005148:	0800593e 	.word	0x0800593e
 800514c:	00000000 	.word	0x00000000
 8005150:	08004eff 	.word	0x08004eff
 8005154:	0800593a 	.word	0x0800593a

08005158 <_printf_common>:
 8005158:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800515c:	4616      	mov	r6, r2
 800515e:	4699      	mov	r9, r3
 8005160:	688a      	ldr	r2, [r1, #8]
 8005162:	690b      	ldr	r3, [r1, #16]
 8005164:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005168:	4293      	cmp	r3, r2
 800516a:	bfb8      	it	lt
 800516c:	4613      	movlt	r3, r2
 800516e:	6033      	str	r3, [r6, #0]
 8005170:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005174:	4607      	mov	r7, r0
 8005176:	460c      	mov	r4, r1
 8005178:	b10a      	cbz	r2, 800517e <_printf_common+0x26>
 800517a:	3301      	adds	r3, #1
 800517c:	6033      	str	r3, [r6, #0]
 800517e:	6823      	ldr	r3, [r4, #0]
 8005180:	0699      	lsls	r1, r3, #26
 8005182:	bf42      	ittt	mi
 8005184:	6833      	ldrmi	r3, [r6, #0]
 8005186:	3302      	addmi	r3, #2
 8005188:	6033      	strmi	r3, [r6, #0]
 800518a:	6825      	ldr	r5, [r4, #0]
 800518c:	f015 0506 	ands.w	r5, r5, #6
 8005190:	d106      	bne.n	80051a0 <_printf_common+0x48>
 8005192:	f104 0a19 	add.w	sl, r4, #25
 8005196:	68e3      	ldr	r3, [r4, #12]
 8005198:	6832      	ldr	r2, [r6, #0]
 800519a:	1a9b      	subs	r3, r3, r2
 800519c:	42ab      	cmp	r3, r5
 800519e:	dc26      	bgt.n	80051ee <_printf_common+0x96>
 80051a0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80051a4:	1e13      	subs	r3, r2, #0
 80051a6:	6822      	ldr	r2, [r4, #0]
 80051a8:	bf18      	it	ne
 80051aa:	2301      	movne	r3, #1
 80051ac:	0692      	lsls	r2, r2, #26
 80051ae:	d42b      	bmi.n	8005208 <_printf_common+0xb0>
 80051b0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80051b4:	4649      	mov	r1, r9
 80051b6:	4638      	mov	r0, r7
 80051b8:	47c0      	blx	r8
 80051ba:	3001      	adds	r0, #1
 80051bc:	d01e      	beq.n	80051fc <_printf_common+0xa4>
 80051be:	6823      	ldr	r3, [r4, #0]
 80051c0:	6922      	ldr	r2, [r4, #16]
 80051c2:	f003 0306 	and.w	r3, r3, #6
 80051c6:	2b04      	cmp	r3, #4
 80051c8:	bf02      	ittt	eq
 80051ca:	68e5      	ldreq	r5, [r4, #12]
 80051cc:	6833      	ldreq	r3, [r6, #0]
 80051ce:	1aed      	subeq	r5, r5, r3
 80051d0:	68a3      	ldr	r3, [r4, #8]
 80051d2:	bf0c      	ite	eq
 80051d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80051d8:	2500      	movne	r5, #0
 80051da:	4293      	cmp	r3, r2
 80051dc:	bfc4      	itt	gt
 80051de:	1a9b      	subgt	r3, r3, r2
 80051e0:	18ed      	addgt	r5, r5, r3
 80051e2:	2600      	movs	r6, #0
 80051e4:	341a      	adds	r4, #26
 80051e6:	42b5      	cmp	r5, r6
 80051e8:	d11a      	bne.n	8005220 <_printf_common+0xc8>
 80051ea:	2000      	movs	r0, #0
 80051ec:	e008      	b.n	8005200 <_printf_common+0xa8>
 80051ee:	2301      	movs	r3, #1
 80051f0:	4652      	mov	r2, sl
 80051f2:	4649      	mov	r1, r9
 80051f4:	4638      	mov	r0, r7
 80051f6:	47c0      	blx	r8
 80051f8:	3001      	adds	r0, #1
 80051fa:	d103      	bne.n	8005204 <_printf_common+0xac>
 80051fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005200:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005204:	3501      	adds	r5, #1
 8005206:	e7c6      	b.n	8005196 <_printf_common+0x3e>
 8005208:	18e1      	adds	r1, r4, r3
 800520a:	1c5a      	adds	r2, r3, #1
 800520c:	2030      	movs	r0, #48	; 0x30
 800520e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005212:	4422      	add	r2, r4
 8005214:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005218:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800521c:	3302      	adds	r3, #2
 800521e:	e7c7      	b.n	80051b0 <_printf_common+0x58>
 8005220:	2301      	movs	r3, #1
 8005222:	4622      	mov	r2, r4
 8005224:	4649      	mov	r1, r9
 8005226:	4638      	mov	r0, r7
 8005228:	47c0      	blx	r8
 800522a:	3001      	adds	r0, #1
 800522c:	d0e6      	beq.n	80051fc <_printf_common+0xa4>
 800522e:	3601      	adds	r6, #1
 8005230:	e7d9      	b.n	80051e6 <_printf_common+0x8e>
	...

08005234 <_printf_i>:
 8005234:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005238:	7e0f      	ldrb	r7, [r1, #24]
 800523a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800523c:	2f78      	cmp	r7, #120	; 0x78
 800523e:	4691      	mov	r9, r2
 8005240:	4680      	mov	r8, r0
 8005242:	460c      	mov	r4, r1
 8005244:	469a      	mov	sl, r3
 8005246:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800524a:	d807      	bhi.n	800525c <_printf_i+0x28>
 800524c:	2f62      	cmp	r7, #98	; 0x62
 800524e:	d80a      	bhi.n	8005266 <_printf_i+0x32>
 8005250:	2f00      	cmp	r7, #0
 8005252:	f000 80d4 	beq.w	80053fe <_printf_i+0x1ca>
 8005256:	2f58      	cmp	r7, #88	; 0x58
 8005258:	f000 80c0 	beq.w	80053dc <_printf_i+0x1a8>
 800525c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005260:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005264:	e03a      	b.n	80052dc <_printf_i+0xa8>
 8005266:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800526a:	2b15      	cmp	r3, #21
 800526c:	d8f6      	bhi.n	800525c <_printf_i+0x28>
 800526e:	a101      	add	r1, pc, #4	; (adr r1, 8005274 <_printf_i+0x40>)
 8005270:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005274:	080052cd 	.word	0x080052cd
 8005278:	080052e1 	.word	0x080052e1
 800527c:	0800525d 	.word	0x0800525d
 8005280:	0800525d 	.word	0x0800525d
 8005284:	0800525d 	.word	0x0800525d
 8005288:	0800525d 	.word	0x0800525d
 800528c:	080052e1 	.word	0x080052e1
 8005290:	0800525d 	.word	0x0800525d
 8005294:	0800525d 	.word	0x0800525d
 8005298:	0800525d 	.word	0x0800525d
 800529c:	0800525d 	.word	0x0800525d
 80052a0:	080053e5 	.word	0x080053e5
 80052a4:	0800530d 	.word	0x0800530d
 80052a8:	0800539f 	.word	0x0800539f
 80052ac:	0800525d 	.word	0x0800525d
 80052b0:	0800525d 	.word	0x0800525d
 80052b4:	08005407 	.word	0x08005407
 80052b8:	0800525d 	.word	0x0800525d
 80052bc:	0800530d 	.word	0x0800530d
 80052c0:	0800525d 	.word	0x0800525d
 80052c4:	0800525d 	.word	0x0800525d
 80052c8:	080053a7 	.word	0x080053a7
 80052cc:	682b      	ldr	r3, [r5, #0]
 80052ce:	1d1a      	adds	r2, r3, #4
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	602a      	str	r2, [r5, #0]
 80052d4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80052d8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80052dc:	2301      	movs	r3, #1
 80052de:	e09f      	b.n	8005420 <_printf_i+0x1ec>
 80052e0:	6820      	ldr	r0, [r4, #0]
 80052e2:	682b      	ldr	r3, [r5, #0]
 80052e4:	0607      	lsls	r7, r0, #24
 80052e6:	f103 0104 	add.w	r1, r3, #4
 80052ea:	6029      	str	r1, [r5, #0]
 80052ec:	d501      	bpl.n	80052f2 <_printf_i+0xbe>
 80052ee:	681e      	ldr	r6, [r3, #0]
 80052f0:	e003      	b.n	80052fa <_printf_i+0xc6>
 80052f2:	0646      	lsls	r6, r0, #25
 80052f4:	d5fb      	bpl.n	80052ee <_printf_i+0xba>
 80052f6:	f9b3 6000 	ldrsh.w	r6, [r3]
 80052fa:	2e00      	cmp	r6, #0
 80052fc:	da03      	bge.n	8005306 <_printf_i+0xd2>
 80052fe:	232d      	movs	r3, #45	; 0x2d
 8005300:	4276      	negs	r6, r6
 8005302:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005306:	485a      	ldr	r0, [pc, #360]	; (8005470 <_printf_i+0x23c>)
 8005308:	230a      	movs	r3, #10
 800530a:	e012      	b.n	8005332 <_printf_i+0xfe>
 800530c:	682b      	ldr	r3, [r5, #0]
 800530e:	6820      	ldr	r0, [r4, #0]
 8005310:	1d19      	adds	r1, r3, #4
 8005312:	6029      	str	r1, [r5, #0]
 8005314:	0605      	lsls	r5, r0, #24
 8005316:	d501      	bpl.n	800531c <_printf_i+0xe8>
 8005318:	681e      	ldr	r6, [r3, #0]
 800531a:	e002      	b.n	8005322 <_printf_i+0xee>
 800531c:	0641      	lsls	r1, r0, #25
 800531e:	d5fb      	bpl.n	8005318 <_printf_i+0xe4>
 8005320:	881e      	ldrh	r6, [r3, #0]
 8005322:	4853      	ldr	r0, [pc, #332]	; (8005470 <_printf_i+0x23c>)
 8005324:	2f6f      	cmp	r7, #111	; 0x6f
 8005326:	bf0c      	ite	eq
 8005328:	2308      	moveq	r3, #8
 800532a:	230a      	movne	r3, #10
 800532c:	2100      	movs	r1, #0
 800532e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005332:	6865      	ldr	r5, [r4, #4]
 8005334:	60a5      	str	r5, [r4, #8]
 8005336:	2d00      	cmp	r5, #0
 8005338:	bfa2      	ittt	ge
 800533a:	6821      	ldrge	r1, [r4, #0]
 800533c:	f021 0104 	bicge.w	r1, r1, #4
 8005340:	6021      	strge	r1, [r4, #0]
 8005342:	b90e      	cbnz	r6, 8005348 <_printf_i+0x114>
 8005344:	2d00      	cmp	r5, #0
 8005346:	d04b      	beq.n	80053e0 <_printf_i+0x1ac>
 8005348:	4615      	mov	r5, r2
 800534a:	fbb6 f1f3 	udiv	r1, r6, r3
 800534e:	fb03 6711 	mls	r7, r3, r1, r6
 8005352:	5dc7      	ldrb	r7, [r0, r7]
 8005354:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005358:	4637      	mov	r7, r6
 800535a:	42bb      	cmp	r3, r7
 800535c:	460e      	mov	r6, r1
 800535e:	d9f4      	bls.n	800534a <_printf_i+0x116>
 8005360:	2b08      	cmp	r3, #8
 8005362:	d10b      	bne.n	800537c <_printf_i+0x148>
 8005364:	6823      	ldr	r3, [r4, #0]
 8005366:	07de      	lsls	r6, r3, #31
 8005368:	d508      	bpl.n	800537c <_printf_i+0x148>
 800536a:	6923      	ldr	r3, [r4, #16]
 800536c:	6861      	ldr	r1, [r4, #4]
 800536e:	4299      	cmp	r1, r3
 8005370:	bfde      	ittt	le
 8005372:	2330      	movle	r3, #48	; 0x30
 8005374:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005378:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800537c:	1b52      	subs	r2, r2, r5
 800537e:	6122      	str	r2, [r4, #16]
 8005380:	f8cd a000 	str.w	sl, [sp]
 8005384:	464b      	mov	r3, r9
 8005386:	aa03      	add	r2, sp, #12
 8005388:	4621      	mov	r1, r4
 800538a:	4640      	mov	r0, r8
 800538c:	f7ff fee4 	bl	8005158 <_printf_common>
 8005390:	3001      	adds	r0, #1
 8005392:	d14a      	bne.n	800542a <_printf_i+0x1f6>
 8005394:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005398:	b004      	add	sp, #16
 800539a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800539e:	6823      	ldr	r3, [r4, #0]
 80053a0:	f043 0320 	orr.w	r3, r3, #32
 80053a4:	6023      	str	r3, [r4, #0]
 80053a6:	4833      	ldr	r0, [pc, #204]	; (8005474 <_printf_i+0x240>)
 80053a8:	2778      	movs	r7, #120	; 0x78
 80053aa:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80053ae:	6823      	ldr	r3, [r4, #0]
 80053b0:	6829      	ldr	r1, [r5, #0]
 80053b2:	061f      	lsls	r7, r3, #24
 80053b4:	f851 6b04 	ldr.w	r6, [r1], #4
 80053b8:	d402      	bmi.n	80053c0 <_printf_i+0x18c>
 80053ba:	065f      	lsls	r7, r3, #25
 80053bc:	bf48      	it	mi
 80053be:	b2b6      	uxthmi	r6, r6
 80053c0:	07df      	lsls	r7, r3, #31
 80053c2:	bf48      	it	mi
 80053c4:	f043 0320 	orrmi.w	r3, r3, #32
 80053c8:	6029      	str	r1, [r5, #0]
 80053ca:	bf48      	it	mi
 80053cc:	6023      	strmi	r3, [r4, #0]
 80053ce:	b91e      	cbnz	r6, 80053d8 <_printf_i+0x1a4>
 80053d0:	6823      	ldr	r3, [r4, #0]
 80053d2:	f023 0320 	bic.w	r3, r3, #32
 80053d6:	6023      	str	r3, [r4, #0]
 80053d8:	2310      	movs	r3, #16
 80053da:	e7a7      	b.n	800532c <_printf_i+0xf8>
 80053dc:	4824      	ldr	r0, [pc, #144]	; (8005470 <_printf_i+0x23c>)
 80053de:	e7e4      	b.n	80053aa <_printf_i+0x176>
 80053e0:	4615      	mov	r5, r2
 80053e2:	e7bd      	b.n	8005360 <_printf_i+0x12c>
 80053e4:	682b      	ldr	r3, [r5, #0]
 80053e6:	6826      	ldr	r6, [r4, #0]
 80053e8:	6961      	ldr	r1, [r4, #20]
 80053ea:	1d18      	adds	r0, r3, #4
 80053ec:	6028      	str	r0, [r5, #0]
 80053ee:	0635      	lsls	r5, r6, #24
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	d501      	bpl.n	80053f8 <_printf_i+0x1c4>
 80053f4:	6019      	str	r1, [r3, #0]
 80053f6:	e002      	b.n	80053fe <_printf_i+0x1ca>
 80053f8:	0670      	lsls	r0, r6, #25
 80053fa:	d5fb      	bpl.n	80053f4 <_printf_i+0x1c0>
 80053fc:	8019      	strh	r1, [r3, #0]
 80053fe:	2300      	movs	r3, #0
 8005400:	6123      	str	r3, [r4, #16]
 8005402:	4615      	mov	r5, r2
 8005404:	e7bc      	b.n	8005380 <_printf_i+0x14c>
 8005406:	682b      	ldr	r3, [r5, #0]
 8005408:	1d1a      	adds	r2, r3, #4
 800540a:	602a      	str	r2, [r5, #0]
 800540c:	681d      	ldr	r5, [r3, #0]
 800540e:	6862      	ldr	r2, [r4, #4]
 8005410:	2100      	movs	r1, #0
 8005412:	4628      	mov	r0, r5
 8005414:	f7fa feec 	bl	80001f0 <memchr>
 8005418:	b108      	cbz	r0, 800541e <_printf_i+0x1ea>
 800541a:	1b40      	subs	r0, r0, r5
 800541c:	6060      	str	r0, [r4, #4]
 800541e:	6863      	ldr	r3, [r4, #4]
 8005420:	6123      	str	r3, [r4, #16]
 8005422:	2300      	movs	r3, #0
 8005424:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005428:	e7aa      	b.n	8005380 <_printf_i+0x14c>
 800542a:	6923      	ldr	r3, [r4, #16]
 800542c:	462a      	mov	r2, r5
 800542e:	4649      	mov	r1, r9
 8005430:	4640      	mov	r0, r8
 8005432:	47d0      	blx	sl
 8005434:	3001      	adds	r0, #1
 8005436:	d0ad      	beq.n	8005394 <_printf_i+0x160>
 8005438:	6823      	ldr	r3, [r4, #0]
 800543a:	079b      	lsls	r3, r3, #30
 800543c:	d413      	bmi.n	8005466 <_printf_i+0x232>
 800543e:	68e0      	ldr	r0, [r4, #12]
 8005440:	9b03      	ldr	r3, [sp, #12]
 8005442:	4298      	cmp	r0, r3
 8005444:	bfb8      	it	lt
 8005446:	4618      	movlt	r0, r3
 8005448:	e7a6      	b.n	8005398 <_printf_i+0x164>
 800544a:	2301      	movs	r3, #1
 800544c:	4632      	mov	r2, r6
 800544e:	4649      	mov	r1, r9
 8005450:	4640      	mov	r0, r8
 8005452:	47d0      	blx	sl
 8005454:	3001      	adds	r0, #1
 8005456:	d09d      	beq.n	8005394 <_printf_i+0x160>
 8005458:	3501      	adds	r5, #1
 800545a:	68e3      	ldr	r3, [r4, #12]
 800545c:	9903      	ldr	r1, [sp, #12]
 800545e:	1a5b      	subs	r3, r3, r1
 8005460:	42ab      	cmp	r3, r5
 8005462:	dcf2      	bgt.n	800544a <_printf_i+0x216>
 8005464:	e7eb      	b.n	800543e <_printf_i+0x20a>
 8005466:	2500      	movs	r5, #0
 8005468:	f104 0619 	add.w	r6, r4, #25
 800546c:	e7f5      	b.n	800545a <_printf_i+0x226>
 800546e:	bf00      	nop
 8005470:	08005945 	.word	0x08005945
 8005474:	08005956 	.word	0x08005956

08005478 <__sflush_r>:
 8005478:	898a      	ldrh	r2, [r1, #12]
 800547a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800547e:	4605      	mov	r5, r0
 8005480:	0710      	lsls	r0, r2, #28
 8005482:	460c      	mov	r4, r1
 8005484:	d458      	bmi.n	8005538 <__sflush_r+0xc0>
 8005486:	684b      	ldr	r3, [r1, #4]
 8005488:	2b00      	cmp	r3, #0
 800548a:	dc05      	bgt.n	8005498 <__sflush_r+0x20>
 800548c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800548e:	2b00      	cmp	r3, #0
 8005490:	dc02      	bgt.n	8005498 <__sflush_r+0x20>
 8005492:	2000      	movs	r0, #0
 8005494:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005498:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800549a:	2e00      	cmp	r6, #0
 800549c:	d0f9      	beq.n	8005492 <__sflush_r+0x1a>
 800549e:	2300      	movs	r3, #0
 80054a0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80054a4:	682f      	ldr	r7, [r5, #0]
 80054a6:	6a21      	ldr	r1, [r4, #32]
 80054a8:	602b      	str	r3, [r5, #0]
 80054aa:	d032      	beq.n	8005512 <__sflush_r+0x9a>
 80054ac:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80054ae:	89a3      	ldrh	r3, [r4, #12]
 80054b0:	075a      	lsls	r2, r3, #29
 80054b2:	d505      	bpl.n	80054c0 <__sflush_r+0x48>
 80054b4:	6863      	ldr	r3, [r4, #4]
 80054b6:	1ac0      	subs	r0, r0, r3
 80054b8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80054ba:	b10b      	cbz	r3, 80054c0 <__sflush_r+0x48>
 80054bc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80054be:	1ac0      	subs	r0, r0, r3
 80054c0:	2300      	movs	r3, #0
 80054c2:	4602      	mov	r2, r0
 80054c4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80054c6:	6a21      	ldr	r1, [r4, #32]
 80054c8:	4628      	mov	r0, r5
 80054ca:	47b0      	blx	r6
 80054cc:	1c43      	adds	r3, r0, #1
 80054ce:	89a3      	ldrh	r3, [r4, #12]
 80054d0:	d106      	bne.n	80054e0 <__sflush_r+0x68>
 80054d2:	6829      	ldr	r1, [r5, #0]
 80054d4:	291d      	cmp	r1, #29
 80054d6:	d82b      	bhi.n	8005530 <__sflush_r+0xb8>
 80054d8:	4a29      	ldr	r2, [pc, #164]	; (8005580 <__sflush_r+0x108>)
 80054da:	410a      	asrs	r2, r1
 80054dc:	07d6      	lsls	r6, r2, #31
 80054de:	d427      	bmi.n	8005530 <__sflush_r+0xb8>
 80054e0:	2200      	movs	r2, #0
 80054e2:	6062      	str	r2, [r4, #4]
 80054e4:	04d9      	lsls	r1, r3, #19
 80054e6:	6922      	ldr	r2, [r4, #16]
 80054e8:	6022      	str	r2, [r4, #0]
 80054ea:	d504      	bpl.n	80054f6 <__sflush_r+0x7e>
 80054ec:	1c42      	adds	r2, r0, #1
 80054ee:	d101      	bne.n	80054f4 <__sflush_r+0x7c>
 80054f0:	682b      	ldr	r3, [r5, #0]
 80054f2:	b903      	cbnz	r3, 80054f6 <__sflush_r+0x7e>
 80054f4:	6560      	str	r0, [r4, #84]	; 0x54
 80054f6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80054f8:	602f      	str	r7, [r5, #0]
 80054fa:	2900      	cmp	r1, #0
 80054fc:	d0c9      	beq.n	8005492 <__sflush_r+0x1a>
 80054fe:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005502:	4299      	cmp	r1, r3
 8005504:	d002      	beq.n	800550c <__sflush_r+0x94>
 8005506:	4628      	mov	r0, r5
 8005508:	f7ff fa92 	bl	8004a30 <_free_r>
 800550c:	2000      	movs	r0, #0
 800550e:	6360      	str	r0, [r4, #52]	; 0x34
 8005510:	e7c0      	b.n	8005494 <__sflush_r+0x1c>
 8005512:	2301      	movs	r3, #1
 8005514:	4628      	mov	r0, r5
 8005516:	47b0      	blx	r6
 8005518:	1c41      	adds	r1, r0, #1
 800551a:	d1c8      	bne.n	80054ae <__sflush_r+0x36>
 800551c:	682b      	ldr	r3, [r5, #0]
 800551e:	2b00      	cmp	r3, #0
 8005520:	d0c5      	beq.n	80054ae <__sflush_r+0x36>
 8005522:	2b1d      	cmp	r3, #29
 8005524:	d001      	beq.n	800552a <__sflush_r+0xb2>
 8005526:	2b16      	cmp	r3, #22
 8005528:	d101      	bne.n	800552e <__sflush_r+0xb6>
 800552a:	602f      	str	r7, [r5, #0]
 800552c:	e7b1      	b.n	8005492 <__sflush_r+0x1a>
 800552e:	89a3      	ldrh	r3, [r4, #12]
 8005530:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005534:	81a3      	strh	r3, [r4, #12]
 8005536:	e7ad      	b.n	8005494 <__sflush_r+0x1c>
 8005538:	690f      	ldr	r7, [r1, #16]
 800553a:	2f00      	cmp	r7, #0
 800553c:	d0a9      	beq.n	8005492 <__sflush_r+0x1a>
 800553e:	0793      	lsls	r3, r2, #30
 8005540:	680e      	ldr	r6, [r1, #0]
 8005542:	bf08      	it	eq
 8005544:	694b      	ldreq	r3, [r1, #20]
 8005546:	600f      	str	r7, [r1, #0]
 8005548:	bf18      	it	ne
 800554a:	2300      	movne	r3, #0
 800554c:	eba6 0807 	sub.w	r8, r6, r7
 8005550:	608b      	str	r3, [r1, #8]
 8005552:	f1b8 0f00 	cmp.w	r8, #0
 8005556:	dd9c      	ble.n	8005492 <__sflush_r+0x1a>
 8005558:	6a21      	ldr	r1, [r4, #32]
 800555a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800555c:	4643      	mov	r3, r8
 800555e:	463a      	mov	r2, r7
 8005560:	4628      	mov	r0, r5
 8005562:	47b0      	blx	r6
 8005564:	2800      	cmp	r0, #0
 8005566:	dc06      	bgt.n	8005576 <__sflush_r+0xfe>
 8005568:	89a3      	ldrh	r3, [r4, #12]
 800556a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800556e:	81a3      	strh	r3, [r4, #12]
 8005570:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005574:	e78e      	b.n	8005494 <__sflush_r+0x1c>
 8005576:	4407      	add	r7, r0
 8005578:	eba8 0800 	sub.w	r8, r8, r0
 800557c:	e7e9      	b.n	8005552 <__sflush_r+0xda>
 800557e:	bf00      	nop
 8005580:	dfbffffe 	.word	0xdfbffffe

08005584 <_fflush_r>:
 8005584:	b538      	push	{r3, r4, r5, lr}
 8005586:	690b      	ldr	r3, [r1, #16]
 8005588:	4605      	mov	r5, r0
 800558a:	460c      	mov	r4, r1
 800558c:	b913      	cbnz	r3, 8005594 <_fflush_r+0x10>
 800558e:	2500      	movs	r5, #0
 8005590:	4628      	mov	r0, r5
 8005592:	bd38      	pop	{r3, r4, r5, pc}
 8005594:	b118      	cbz	r0, 800559e <_fflush_r+0x1a>
 8005596:	6a03      	ldr	r3, [r0, #32]
 8005598:	b90b      	cbnz	r3, 800559e <_fflush_r+0x1a>
 800559a:	f7ff f831 	bl	8004600 <__sinit>
 800559e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d0f3      	beq.n	800558e <_fflush_r+0xa>
 80055a6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80055a8:	07d0      	lsls	r0, r2, #31
 80055aa:	d404      	bmi.n	80055b6 <_fflush_r+0x32>
 80055ac:	0599      	lsls	r1, r3, #22
 80055ae:	d402      	bmi.n	80055b6 <_fflush_r+0x32>
 80055b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80055b2:	f7ff fa3a 	bl	8004a2a <__retarget_lock_acquire_recursive>
 80055b6:	4628      	mov	r0, r5
 80055b8:	4621      	mov	r1, r4
 80055ba:	f7ff ff5d 	bl	8005478 <__sflush_r>
 80055be:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80055c0:	07da      	lsls	r2, r3, #31
 80055c2:	4605      	mov	r5, r0
 80055c4:	d4e4      	bmi.n	8005590 <_fflush_r+0xc>
 80055c6:	89a3      	ldrh	r3, [r4, #12]
 80055c8:	059b      	lsls	r3, r3, #22
 80055ca:	d4e1      	bmi.n	8005590 <_fflush_r+0xc>
 80055cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80055ce:	f7ff fa2d 	bl	8004a2c <__retarget_lock_release_recursive>
 80055d2:	e7dd      	b.n	8005590 <_fflush_r+0xc>

080055d4 <__swhatbuf_r>:
 80055d4:	b570      	push	{r4, r5, r6, lr}
 80055d6:	460c      	mov	r4, r1
 80055d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80055dc:	2900      	cmp	r1, #0
 80055de:	b096      	sub	sp, #88	; 0x58
 80055e0:	4615      	mov	r5, r2
 80055e2:	461e      	mov	r6, r3
 80055e4:	da0d      	bge.n	8005602 <__swhatbuf_r+0x2e>
 80055e6:	89a3      	ldrh	r3, [r4, #12]
 80055e8:	f013 0f80 	tst.w	r3, #128	; 0x80
 80055ec:	f04f 0100 	mov.w	r1, #0
 80055f0:	bf0c      	ite	eq
 80055f2:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80055f6:	2340      	movne	r3, #64	; 0x40
 80055f8:	2000      	movs	r0, #0
 80055fa:	6031      	str	r1, [r6, #0]
 80055fc:	602b      	str	r3, [r5, #0]
 80055fe:	b016      	add	sp, #88	; 0x58
 8005600:	bd70      	pop	{r4, r5, r6, pc}
 8005602:	466a      	mov	r2, sp
 8005604:	f000 f862 	bl	80056cc <_fstat_r>
 8005608:	2800      	cmp	r0, #0
 800560a:	dbec      	blt.n	80055e6 <__swhatbuf_r+0x12>
 800560c:	9901      	ldr	r1, [sp, #4]
 800560e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8005612:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8005616:	4259      	negs	r1, r3
 8005618:	4159      	adcs	r1, r3
 800561a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800561e:	e7eb      	b.n	80055f8 <__swhatbuf_r+0x24>

08005620 <__smakebuf_r>:
 8005620:	898b      	ldrh	r3, [r1, #12]
 8005622:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005624:	079d      	lsls	r5, r3, #30
 8005626:	4606      	mov	r6, r0
 8005628:	460c      	mov	r4, r1
 800562a:	d507      	bpl.n	800563c <__smakebuf_r+0x1c>
 800562c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005630:	6023      	str	r3, [r4, #0]
 8005632:	6123      	str	r3, [r4, #16]
 8005634:	2301      	movs	r3, #1
 8005636:	6163      	str	r3, [r4, #20]
 8005638:	b002      	add	sp, #8
 800563a:	bd70      	pop	{r4, r5, r6, pc}
 800563c:	ab01      	add	r3, sp, #4
 800563e:	466a      	mov	r2, sp
 8005640:	f7ff ffc8 	bl	80055d4 <__swhatbuf_r>
 8005644:	9900      	ldr	r1, [sp, #0]
 8005646:	4605      	mov	r5, r0
 8005648:	4630      	mov	r0, r6
 800564a:	f7ff fa5d 	bl	8004b08 <_malloc_r>
 800564e:	b948      	cbnz	r0, 8005664 <__smakebuf_r+0x44>
 8005650:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005654:	059a      	lsls	r2, r3, #22
 8005656:	d4ef      	bmi.n	8005638 <__smakebuf_r+0x18>
 8005658:	f023 0303 	bic.w	r3, r3, #3
 800565c:	f043 0302 	orr.w	r3, r3, #2
 8005660:	81a3      	strh	r3, [r4, #12]
 8005662:	e7e3      	b.n	800562c <__smakebuf_r+0xc>
 8005664:	89a3      	ldrh	r3, [r4, #12]
 8005666:	6020      	str	r0, [r4, #0]
 8005668:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800566c:	81a3      	strh	r3, [r4, #12]
 800566e:	9b00      	ldr	r3, [sp, #0]
 8005670:	6163      	str	r3, [r4, #20]
 8005672:	9b01      	ldr	r3, [sp, #4]
 8005674:	6120      	str	r0, [r4, #16]
 8005676:	b15b      	cbz	r3, 8005690 <__smakebuf_r+0x70>
 8005678:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800567c:	4630      	mov	r0, r6
 800567e:	f000 f837 	bl	80056f0 <_isatty_r>
 8005682:	b128      	cbz	r0, 8005690 <__smakebuf_r+0x70>
 8005684:	89a3      	ldrh	r3, [r4, #12]
 8005686:	f023 0303 	bic.w	r3, r3, #3
 800568a:	f043 0301 	orr.w	r3, r3, #1
 800568e:	81a3      	strh	r3, [r4, #12]
 8005690:	89a3      	ldrh	r3, [r4, #12]
 8005692:	431d      	orrs	r5, r3
 8005694:	81a5      	strh	r5, [r4, #12]
 8005696:	e7cf      	b.n	8005638 <__smakebuf_r+0x18>

08005698 <memmove>:
 8005698:	4288      	cmp	r0, r1
 800569a:	b510      	push	{r4, lr}
 800569c:	eb01 0402 	add.w	r4, r1, r2
 80056a0:	d902      	bls.n	80056a8 <memmove+0x10>
 80056a2:	4284      	cmp	r4, r0
 80056a4:	4623      	mov	r3, r4
 80056a6:	d807      	bhi.n	80056b8 <memmove+0x20>
 80056a8:	1e43      	subs	r3, r0, #1
 80056aa:	42a1      	cmp	r1, r4
 80056ac:	d008      	beq.n	80056c0 <memmove+0x28>
 80056ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 80056b2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80056b6:	e7f8      	b.n	80056aa <memmove+0x12>
 80056b8:	4402      	add	r2, r0
 80056ba:	4601      	mov	r1, r0
 80056bc:	428a      	cmp	r2, r1
 80056be:	d100      	bne.n	80056c2 <memmove+0x2a>
 80056c0:	bd10      	pop	{r4, pc}
 80056c2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80056c6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80056ca:	e7f7      	b.n	80056bc <memmove+0x24>

080056cc <_fstat_r>:
 80056cc:	b538      	push	{r3, r4, r5, lr}
 80056ce:	4d07      	ldr	r5, [pc, #28]	; (80056ec <_fstat_r+0x20>)
 80056d0:	2300      	movs	r3, #0
 80056d2:	4604      	mov	r4, r0
 80056d4:	4608      	mov	r0, r1
 80056d6:	4611      	mov	r1, r2
 80056d8:	602b      	str	r3, [r5, #0]
 80056da:	f7fb fb6d 	bl	8000db8 <_fstat>
 80056de:	1c43      	adds	r3, r0, #1
 80056e0:	d102      	bne.n	80056e8 <_fstat_r+0x1c>
 80056e2:	682b      	ldr	r3, [r5, #0]
 80056e4:	b103      	cbz	r3, 80056e8 <_fstat_r+0x1c>
 80056e6:	6023      	str	r3, [r4, #0]
 80056e8:	bd38      	pop	{r3, r4, r5, pc}
 80056ea:	bf00      	nop
 80056ec:	20000264 	.word	0x20000264

080056f0 <_isatty_r>:
 80056f0:	b538      	push	{r3, r4, r5, lr}
 80056f2:	4d06      	ldr	r5, [pc, #24]	; (800570c <_isatty_r+0x1c>)
 80056f4:	2300      	movs	r3, #0
 80056f6:	4604      	mov	r4, r0
 80056f8:	4608      	mov	r0, r1
 80056fa:	602b      	str	r3, [r5, #0]
 80056fc:	f7fb fb6c 	bl	8000dd8 <_isatty>
 8005700:	1c43      	adds	r3, r0, #1
 8005702:	d102      	bne.n	800570a <_isatty_r+0x1a>
 8005704:	682b      	ldr	r3, [r5, #0]
 8005706:	b103      	cbz	r3, 800570a <_isatty_r+0x1a>
 8005708:	6023      	str	r3, [r4, #0]
 800570a:	bd38      	pop	{r3, r4, r5, pc}
 800570c:	20000264 	.word	0x20000264

08005710 <_sbrk_r>:
 8005710:	b538      	push	{r3, r4, r5, lr}
 8005712:	4d06      	ldr	r5, [pc, #24]	; (800572c <_sbrk_r+0x1c>)
 8005714:	2300      	movs	r3, #0
 8005716:	4604      	mov	r4, r0
 8005718:	4608      	mov	r0, r1
 800571a:	602b      	str	r3, [r5, #0]
 800571c:	f7fb fb74 	bl	8000e08 <_sbrk>
 8005720:	1c43      	adds	r3, r0, #1
 8005722:	d102      	bne.n	800572a <_sbrk_r+0x1a>
 8005724:	682b      	ldr	r3, [r5, #0]
 8005726:	b103      	cbz	r3, 800572a <_sbrk_r+0x1a>
 8005728:	6023      	str	r3, [r4, #0]
 800572a:	bd38      	pop	{r3, r4, r5, pc}
 800572c:	20000264 	.word	0x20000264

08005730 <memcpy>:
 8005730:	440a      	add	r2, r1
 8005732:	4291      	cmp	r1, r2
 8005734:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8005738:	d100      	bne.n	800573c <memcpy+0xc>
 800573a:	4770      	bx	lr
 800573c:	b510      	push	{r4, lr}
 800573e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005742:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005746:	4291      	cmp	r1, r2
 8005748:	d1f9      	bne.n	800573e <memcpy+0xe>
 800574a:	bd10      	pop	{r4, pc}

0800574c <_realloc_r>:
 800574c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005750:	4680      	mov	r8, r0
 8005752:	4614      	mov	r4, r2
 8005754:	460e      	mov	r6, r1
 8005756:	b921      	cbnz	r1, 8005762 <_realloc_r+0x16>
 8005758:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800575c:	4611      	mov	r1, r2
 800575e:	f7ff b9d3 	b.w	8004b08 <_malloc_r>
 8005762:	b92a      	cbnz	r2, 8005770 <_realloc_r+0x24>
 8005764:	f7ff f964 	bl	8004a30 <_free_r>
 8005768:	4625      	mov	r5, r4
 800576a:	4628      	mov	r0, r5
 800576c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005770:	f000 f81b 	bl	80057aa <_malloc_usable_size_r>
 8005774:	4284      	cmp	r4, r0
 8005776:	4607      	mov	r7, r0
 8005778:	d802      	bhi.n	8005780 <_realloc_r+0x34>
 800577a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800577e:	d812      	bhi.n	80057a6 <_realloc_r+0x5a>
 8005780:	4621      	mov	r1, r4
 8005782:	4640      	mov	r0, r8
 8005784:	f7ff f9c0 	bl	8004b08 <_malloc_r>
 8005788:	4605      	mov	r5, r0
 800578a:	2800      	cmp	r0, #0
 800578c:	d0ed      	beq.n	800576a <_realloc_r+0x1e>
 800578e:	42bc      	cmp	r4, r7
 8005790:	4622      	mov	r2, r4
 8005792:	4631      	mov	r1, r6
 8005794:	bf28      	it	cs
 8005796:	463a      	movcs	r2, r7
 8005798:	f7ff ffca 	bl	8005730 <memcpy>
 800579c:	4631      	mov	r1, r6
 800579e:	4640      	mov	r0, r8
 80057a0:	f7ff f946 	bl	8004a30 <_free_r>
 80057a4:	e7e1      	b.n	800576a <_realloc_r+0x1e>
 80057a6:	4635      	mov	r5, r6
 80057a8:	e7df      	b.n	800576a <_realloc_r+0x1e>

080057aa <_malloc_usable_size_r>:
 80057aa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80057ae:	1f18      	subs	r0, r3, #4
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	bfbc      	itt	lt
 80057b4:	580b      	ldrlt	r3, [r1, r0]
 80057b6:	18c0      	addlt	r0, r0, r3
 80057b8:	4770      	bx	lr
	...

080057bc <_init>:
 80057bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057be:	bf00      	nop
 80057c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80057c2:	bc08      	pop	{r3}
 80057c4:	469e      	mov	lr, r3
 80057c6:	4770      	bx	lr

080057c8 <_fini>:
 80057c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057ca:	bf00      	nop
 80057cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80057ce:	bc08      	pop	{r3}
 80057d0:	469e      	mov	lr, r3
 80057d2:	4770      	bx	lr
