{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1447607524138 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1447607524138 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 15 12:12:03 2015 " "Processing started: Sun Nov 15 12:12:03 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1447607524138 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1447607524138 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Interface -c Interface " "Command: quartus_map --read_settings_files=on --write_settings_files=off Interface -c Interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1447607524138 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1447607524434 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Interface.v(268) " "Verilog HDL information at Interface.v(268): always construct contains both blocking and non-blocking assignments" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 268 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1447607531797 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Interface.v(285) " "Verilog HDL information at Interface.v(285): always construct contains both blocking and non-blocking assignments" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 285 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1447607531797 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Interface.v(312) " "Verilog HDL information at Interface.v(312): always construct contains both blocking and non-blocking assignments" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 312 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1447607531797 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Interface.v(329) " "Verilog HDL information at Interface.v(329): always construct contains both blocking and non-blocking assignments" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 329 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1447607531797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface.v 12 12 " "Found 12 design units, including 12 entities, in source file interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 Interface " "Found entity 1: Interface" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447607531797 ""} { "Info" "ISGN_ENTITY_NAME" "2 controlPath " "Found entity 2: controlPath" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447607531797 ""} { "Info" "ISGN_ENTITY_NAME" "3 dataPath " "Found entity 3: dataPath" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447607531797 ""} { "Info" "ISGN_ENTITY_NAME" "4 nextPosition " "Found entity 4: nextPosition" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447607531797 ""} { "Info" "ISGN_ENTITY_NAME" "5 position " "Found entity 5: position" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 247 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447607531797 ""} { "Info" "ISGN_ENTITY_NAME" "6 oneMinClock " "Found entity 6: oneMinClock" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 263 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447607531797 ""} { "Info" "ISGN_ENTITY_NAME" "7 twoSecClock " "Found entity 7: twoSecClock" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 280 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447607531797 ""} { "Info" "ISGN_ENTITY_NAME" "8 scoreCounter " "Found entity 8: scoreCounter" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 297 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447607531797 ""} { "Info" "ISGN_ENTITY_NAME" "9 sixtyHzClock " "Found entity 9: sixtyHzClock" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 307 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447607531797 ""} { "Info" "ISGN_ENTITY_NAME" "10 oneSecClock " "Found entity 10: oneSecClock" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 324 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447607531797 ""} { "Info" "ISGN_ENTITY_NAME" "11 robotCounter " "Found entity 11: robotCounter" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 341 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447607531797 ""} { "Info" "ISGN_ENTITY_NAME" "12 BGcounter " "Found entity 12: BGcounter" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 356 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447607531797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447607531797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bg1.v 1 1 " "Found 1 design units, including 1 entities, in source file bg1.v" { { "Info" "ISGN_ENTITY_NAME" "1 BG1 " "Found entity 1: BG1" {  } { { "BG1.v" "" { Text "W:/ECE241/ECE241project/Interface/BG1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447607531797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447607531797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "robot20x30.v 1 1 " "Found 1 design units, including 1 entities, in source file robot20x30.v" { { "Info" "ISGN_ENTITY_NAME" "1 Robot20x30 " "Found entity 1: Robot20x30" {  } { { "Robot20x30.v" "" { Text "W:/ECE241/ECE241project/Interface/Robot20x30.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447607531813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447607531813 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Interface " "Elaborating entity \"Interface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1447607531844 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "VGA vga_adapter " "Node instance \"VGA\" instantiates undefined entity \"vga_adapter\"" {  } { { "Interface.v" "VGA" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 61 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447607531891 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/ECE241/ECE241project/Interface/output_files/Interface.map.smsg " "Generated suppressed messages file W:/ECE241/ECE241project/Interface/output_files/Interface.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1447607531938 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "679 " "Peak virtual memory: 679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1447607532109 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 15 12:12:12 2015 " "Processing ended: Sun Nov 15 12:12:12 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1447607532109 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1447607532109 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1447607532109 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1447607532109 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1447607532811 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1447607524138 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1447607524138 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 15 12:12:03 2015 " "Processing started: Sun Nov 15 12:12:03 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1447607524138 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1447607524138 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Interface -c Interface " "Command: quartus_map --read_settings_files=on --write_settings_files=off Interface -c Interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1447607524138 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1447607524434 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Interface.v(268) " "Verilog HDL information at Interface.v(268): always construct contains both blocking and non-blocking assignments" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 268 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1447607531797 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Interface.v(285) " "Verilog HDL information at Interface.v(285): always construct contains both blocking and non-blocking assignments" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 285 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1447607531797 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Interface.v(312) " "Verilog HDL information at Interface.v(312): always construct contains both blocking and non-blocking assignments" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 312 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1447607531797 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Interface.v(329) " "Verilog HDL information at Interface.v(329): always construct contains both blocking and non-blocking assignments" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 329 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1447607531797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface.v 12 12 " "Found 12 design units, including 12 entities, in source file interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 Interface " "Found entity 1: Interface" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447607531797 ""} { "Info" "ISGN_ENTITY_NAME" "2 controlPath " "Found entity 2: controlPath" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447607531797 ""} { "Info" "ISGN_ENTITY_NAME" "3 dataPath " "Found entity 3: dataPath" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447607531797 ""} { "Info" "ISGN_ENTITY_NAME" "4 nextPosition " "Found entity 4: nextPosition" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447607531797 ""} { "Info" "ISGN_ENTITY_NAME" "5 position " "Found entity 5: position" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 247 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447607531797 ""} { "Info" "ISGN_ENTITY_NAME" "6 oneMinClock " "Found entity 6: oneMinClock" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 263 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447607531797 ""} { "Info" "ISGN_ENTITY_NAME" "7 twoSecClock " "Found entity 7: twoSecClock" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 280 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447607531797 ""} { "Info" "ISGN_ENTITY_NAME" "8 scoreCounter " "Found entity 8: scoreCounter" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 297 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447607531797 ""} { "Info" "ISGN_ENTITY_NAME" "9 sixtyHzClock " "Found entity 9: sixtyHzClock" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 307 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447607531797 ""} { "Info" "ISGN_ENTITY_NAME" "10 oneSecClock " "Found entity 10: oneSecClock" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 324 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447607531797 ""} { "Info" "ISGN_ENTITY_NAME" "11 robotCounter " "Found entity 11: robotCounter" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 341 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447607531797 ""} { "Info" "ISGN_ENTITY_NAME" "12 BGcounter " "Found entity 12: BGcounter" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 356 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447607531797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447607531797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bg1.v 1 1 " "Found 1 design units, including 1 entities, in source file bg1.v" { { "Info" "ISGN_ENTITY_NAME" "1 BG1 " "Found entity 1: BG1" {  } { { "BG1.v" "" { Text "W:/ECE241/ECE241project/Interface/BG1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447607531797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447607531797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "robot20x30.v 1 1 " "Found 1 design units, including 1 entities, in source file robot20x30.v" { { "Info" "ISGN_ENTITY_NAME" "1 Robot20x30 " "Found entity 1: Robot20x30" {  } { { "Robot20x30.v" "" { Text "W:/ECE241/ECE241project/Interface/Robot20x30.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447607531813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447607531813 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Interface " "Elaborating entity \"Interface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1447607531844 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "VGA vga_adapter " "Node instance \"VGA\" instantiates undefined entity \"vga_adapter\"" {  } { { "Interface.v" "VGA" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 61 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447607531891 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/ECE241/ECE241project/Interface/output_files/Interface.map.smsg " "Generated suppressed messages file W:/ECE241/ECE241project/Interface/output_files/Interface.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1447607531938 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "679 " "Peak virtual memory: 679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1447607532109 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 15 12:12:12 2015 " "Processing ended: Sun Nov 15 12:12:12 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1447607532109 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1447607532109 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1447607532109 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1447607532109 ""}
