

================================================================
== Vitis HLS Report for 'dataflow_parent_loop_proc'
================================================================
* Date:           Fri Dec  8 11:43:53 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        Final_Optimization
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.867 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                              |                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                   Instance                   |               Module              |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_dataflow_in_loop_VITIS_LOOP_346_2_fu_100  |dataflow_in_loop_VITIS_LOOP_346_2  |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_346_2  |        ?|        ?|         ?|          -|          -|  0 ~ 127|        no|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %aximm0, void @empty_0, i32 0, i32 0, void @empty_9, i32 64, i32 0, void @empty_17, void @empty_16, void @empty_9, i32 16, i32 16, i32 16, i32 16, void @empty_9, void @empty_9"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%output_length_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_length"   --->   Operation 5 'read' 'output_length_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%send_data_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %send_data"   --->   Operation 6 'read' 'send_data_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%input_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_r"   --->   Operation 7 'read' 'input_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%num_chunks_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %num_chunks"   --->   Operation 8 'read' 'num_chunks_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.48ns)   --->   "%br_ln0 = br void %krnl_LZW_.exit2"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 0.89>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i = phi i7 %add_ln346, void %.split, i7 0, void %newFuncRoot" [LZW_hybrid_hash_HW.cpp:346]   --->   Operation 10 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.89ns)   --->   "%add_ln346 = add i7 %i, i7 1" [LZW_hybrid_hash_HW.cpp:346]   --->   Operation 11 'add' 'add_ln346' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i7 %i" [LZW_hybrid_hash_HW.cpp:346]   --->   Operation 12 'zext' 'zext_ln346' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.85ns)   --->   "%icmp_ln346 = icmp_slt  i8 %zext_ln346, i8 %num_chunks_read" [LZW_hybrid_hash_HW.cpp:346]   --->   Operation 13 'icmp' 'icmp_ln346' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 127, i64 0"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln346 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @dataflow_parent_loop_str, i7 %i, i8 %num_chunks" [LZW_hybrid_hash_HW.cpp:346]   --->   Operation 15 'specdataflowpipeline' 'specdataflowpipeline_ln346' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln346 = br i1 %icmp_ln346, void %.exitStub, void %.split" [LZW_hybrid_hash_HW.cpp:346]   --->   Operation 16 'br' 'br_ln346' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (0.00ns)   --->   "%call_ln355 = call void @dataflow_in_loop_VITIS_LOOP_346_2, i64 %aximm0, i64 %input_read, i64 %send_data_read, i7 %i, i64 %output_length_read, i16 %inStream_in_length, i32 %input_offset_constprop, i8 %inStream_in, i8 %outStream_code_flg, i13 %outStream_code, i32 %output_offset_constprop" [LZW_hybrid_hash_HW.cpp:355]   --->   Operation 17 'call' 'call_ln355' <Predicate = (icmp_ln346)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 18 'ret' 'ret_ln0' <Predicate = (!icmp_ln346)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 19 'specloopname' 'specloopname_ln0' <Predicate = (icmp_ln346)> <Delay = 0.00>
ST_3 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln355 = call void @dataflow_in_loop_VITIS_LOOP_346_2, i64 %aximm0, i64 %input_read, i64 %send_data_read, i7 %i, i64 %output_length_read, i16 %inStream_in_length, i32 %input_offset_constprop, i8 %inStream_in, i8 %outStream_code_flg, i13 %outStream_code, i32 %output_offset_constprop" [LZW_hybrid_hash_HW.cpp:355]   --->   Operation 20 'call' 'call_ln355' <Predicate = (icmp_ln346)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln346 = br void %krnl_LZW_.exit2" [LZW_hybrid_hash_HW.cpp:346]   --->   Operation 21 'br' 'br_ln346' <Predicate = (icmp_ln346)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ num_chunks]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ aximm0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ send_data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_length]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inStream_in_length]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_offset_constprop]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ inStream_in]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo_stream_channel:ce=0
Port [ outStream_code_flg]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo_stream_channel:ce=0
Port [ outStream_code]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo_stream_channel:ce=0
Port [ output_offset_constprop]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0          (specinterface       ) [ 0000]
output_length_read         (read                ) [ 0011]
send_data_read             (read                ) [ 0011]
input_read                 (read                ) [ 0011]
num_chunks_read            (read                ) [ 0011]
br_ln0                     (br                  ) [ 0111]
i                          (phi                 ) [ 0011]
add_ln346                  (add                 ) [ 0111]
zext_ln346                 (zext                ) [ 0000]
icmp_ln346                 (icmp                ) [ 0011]
empty                      (speclooptripcount   ) [ 0000]
specdataflowpipeline_ln346 (specdataflowpipeline) [ 0000]
br_ln346                   (br                  ) [ 0000]
ret_ln0                    (ret                 ) [ 0000]
specloopname_ln0           (specloopname        ) [ 0000]
call_ln355                 (call                ) [ 0000]
br_ln346                   (br                  ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="num_chunks">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_chunks"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="aximm0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aximm0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="send_data">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="send_data"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_length">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_length"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inStream_in_length">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_in_length"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_offset_constprop">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_offset_constprop"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="inStream_in">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_in"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="outStream_code_flg">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_code_flg"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="outStream_code">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_code"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_offset_constprop">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_offset_constprop"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_in_loop_VITIS_LOOP_346_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="output_length_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="64" slack="0"/>
<pin id="66" dir="0" index="1" bw="64" slack="0"/>
<pin id="67" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_length_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="send_data_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="64" slack="0"/>
<pin id="72" dir="0" index="1" bw="64" slack="0"/>
<pin id="73" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="send_data_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="input_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="num_chunks_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_chunks_read/1 "/>
</bind>
</comp>

<comp id="88" class="1005" name="i_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="7" slack="1"/>
<pin id="90" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="92" class="1004" name="i_phi_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="7" slack="0"/>
<pin id="94" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="1" slack="1"/>
<pin id="96" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_dataflow_in_loop_VITIS_LOOP_346_2_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="0" index="2" bw="64" slack="1"/>
<pin id="104" dir="0" index="3" bw="64" slack="1"/>
<pin id="105" dir="0" index="4" bw="7" slack="0"/>
<pin id="106" dir="0" index="5" bw="64" slack="1"/>
<pin id="107" dir="0" index="6" bw="16" slack="0"/>
<pin id="108" dir="0" index="7" bw="32" slack="0"/>
<pin id="109" dir="0" index="8" bw="8" slack="0"/>
<pin id="110" dir="0" index="9" bw="8" slack="0"/>
<pin id="111" dir="0" index="10" bw="13" slack="0"/>
<pin id="112" dir="0" index="11" bw="32" slack="0"/>
<pin id="113" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln355/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="add_ln346_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="7" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln346/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="zext_ln346_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="7" slack="0"/>
<pin id="131" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln346/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="icmp_ln346_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="7" slack="0"/>
<pin id="135" dir="0" index="1" bw="8" slack="1"/>
<pin id="136" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln346/2 "/>
</bind>
</comp>

<comp id="138" class="1005" name="output_length_read_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="1"/>
<pin id="140" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_length_read "/>
</bind>
</comp>

<comp id="143" class="1005" name="send_data_read_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="64" slack="1"/>
<pin id="145" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="send_data_read "/>
</bind>
</comp>

<comp id="148" class="1005" name="input_read_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="1"/>
<pin id="150" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_read "/>
</bind>
</comp>

<comp id="153" class="1005" name="num_chunks_read_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="1"/>
<pin id="155" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="num_chunks_read "/>
</bind>
</comp>

<comp id="158" class="1005" name="add_ln346_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="7" slack="0"/>
<pin id="160" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln346 "/>
</bind>
</comp>

<comp id="163" class="1005" name="icmp_ln346_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="1"/>
<pin id="165" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln346 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="38" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="38" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="38" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="40" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="91"><net_src comp="42" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="88" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="99"><net_src comp="92" pin="4"/><net_sink comp="88" pin=0"/></net>

<net id="114"><net_src comp="58" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="116"><net_src comp="92" pin="4"/><net_sink comp="100" pin=4"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="100" pin=6"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="100" pin=7"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="100" pin=8"/></net>

<net id="120"><net_src comp="16" pin="0"/><net_sink comp="100" pin=9"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="100" pin=10"/></net>

<net id="122"><net_src comp="20" pin="0"/><net_sink comp="100" pin=11"/></net>

<net id="127"><net_src comp="92" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="44" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="132"><net_src comp="92" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="137"><net_src comp="129" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="141"><net_src comp="64" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="100" pin=5"/></net>

<net id="146"><net_src comp="70" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="100" pin=3"/></net>

<net id="151"><net_src comp="76" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="156"><net_src comp="82" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="161"><net_src comp="123" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="166"><net_src comp="133" pin="2"/><net_sink comp="163" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: aximm0 | {2 3 }
	Port: input_offset_constprop | {2 3 }
	Port: inStream_in | {2 3 }
	Port: outStream_code_flg | {2 3 }
	Port: outStream_code | {2 3 }
	Port: output_offset_constprop | {2 3 }
 - Input state : 
	Port: dataflow_parent_loop_proc : num_chunks | {1 }
	Port: dataflow_parent_loop_proc : aximm0 | {2 3 }
	Port: dataflow_parent_loop_proc : input_r | {1 }
	Port: dataflow_parent_loop_proc : send_data | {1 }
	Port: dataflow_parent_loop_proc : output_length | {1 }
	Port: dataflow_parent_loop_proc : inStream_in_length | {2 3 }
	Port: dataflow_parent_loop_proc : input_offset_constprop | {2 3 }
	Port: dataflow_parent_loop_proc : inStream_in | {2 3 }
	Port: dataflow_parent_loop_proc : outStream_code_flg | {2 3 }
	Port: dataflow_parent_loop_proc : outStream_code | {2 3 }
	Port: dataflow_parent_loop_proc : output_offset_constprop | {2 3 }
  - Chain level:
	State 1
	State 2
		add_ln346 : 1
		zext_ln346 : 1
		icmp_ln346 : 2
		specdataflowpipeline_ln346 : 1
		br_ln346 : 3
		call_ln355 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|---------|
| Operation|                Functional Unit               |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   call   | grp_dataflow_in_loop_VITIS_LOOP_346_2_fu_100 |    80   | 24.0094 |   3071  |  12002  |
|----------|----------------------------------------------|---------|---------|---------|---------|
|    add   |               add_ln346_fu_123               |    0    |    0    |    0    |    14   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   icmp   |               icmp_ln346_fu_133              |    0    |    0    |    0    |    11   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |         output_length_read_read_fu_64        |    0    |    0    |    0    |    0    |
|   read   |           send_data_read_read_fu_70          |    0    |    0    |    0    |    0    |
|          |             input_read_read_fu_76            |    0    |    0    |    0    |    0    |
|          |          num_chunks_read_read_fu_82          |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   zext   |               zext_ln346_fu_129              |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   Total  |                                              |    80   | 24.0094 |   3071  |  12027  |
|----------|----------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     add_ln346_reg_158    |    7   |
|         i_reg_88         |    7   |
|    icmp_ln346_reg_163    |    1   |
|    input_read_reg_148    |   64   |
|  num_chunks_read_reg_153 |    8   |
|output_length_read_reg_138|   64   |
|  send_data_read_reg_143  |   64   |
+--------------------------+--------+
|           Total          |   215  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|----------|------|------|------|--------||---------||---------|
|   Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------|------|------|------|--------||---------||---------|
| i_reg_88 |  p0  |   2  |   7  |   14   ||    9    |
|----------|------|------|------|--------||---------||---------|
|   Total  |      |      |      |   14   ||  0.489  ||    9    |
|----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   80   |   24   |  3071  |  12027 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   215  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   80   |   24   |  3286  |  12036 |
+-----------+--------+--------+--------+--------+
