#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun Oct 24 14:19:50 2021
# Process ID: 10104
# Current directory: C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7000 C:\Users\jblan\Documents\GitHub\Graphics-Processor-Senior-Project\Project Files\Senior-Project\Senior-Project.xpr
# Log file: C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/vivado.log
# Journal file: C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.xpr}
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TopLevel [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
add_files -norecurse {{C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/drawLine.v}}
set_property -dict [list CONFIG.Input_Data_Width {40} CONFIG.Output_Data_Width {40}] [get_ips commandFIFO]
generate_target all [get_files  {{C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/ip/commandFIFO/commandFIFO.xci}}]
catch { config_ip_cache -export [get_ips -all commandFIFO] }
export_ip_user_files -of_objects [get_files {{C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/ip/commandFIFO/commandFIFO.xci}}] -no_script -sync -force -quiet
reset_run commandFIFO_synth_1
launch_runs commandFIFO_synth_1 -jobs 10
wait_on_run commandFIFO_synth_1
export_simulation -of_objects [get_files {{C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/ip/commandFIFO/commandFIFO.xci}}] -directory {C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.ip_user_files} -ipstatic_source_dir {C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.cache/compile_simlib/modelsim} {questa=C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.cache/compile_simlib/questa} {riviera=C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.cache/compile_simlib/riviera} {activehdl=C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Full_Threshold_Assert_Value {1021} CONFIG.Full_Threshold_Negate_Value {1020}] [get_ips commandFIFO]
generate_target all [get_files  {{C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/ip/commandFIFO/commandFIFO.xci}}]
catch { config_ip_cache -export [get_ips -all commandFIFO] }
export_ip_user_files -of_objects [get_files {{C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/ip/commandFIFO/commandFIFO.xci}}] -no_script -sync -force -quiet
reset_run commandFIFO_synth_1
launch_runs commandFIFO_synth_1 -jobs 10
wait_on_run commandFIFO_synth_1
export_simulation -of_objects [get_files {{C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/ip/commandFIFO/commandFIFO.xci}}] -directory {C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.ip_user_files} -ipstatic_source_dir {C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.cache/compile_simlib/modelsim} {questa=C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.cache/compile_simlib/questa} {riviera=C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.cache/compile_simlib/riviera} {activehdl=C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Fifo_Implementation {Common_Clock_Block_RAM} CONFIG.Full_Threshold_Assert_Value {1022} CONFIG.Full_Threshold_Negate_Value {1021}] [get_ips commandFIFO]
generate_target all [get_files  {{C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/ip/commandFIFO/commandFIFO.xci}}]
catch { config_ip_cache -export [get_ips -all commandFIFO] }
catch { [ delete_ip_run [get_ips -all commandFIFO] ] }
export_ip_user_files -of_objects [get_files {{C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/ip/commandFIFO/commandFIFO.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/ip/commandFIFO/commandFIFO.xci}}]
export_simulation -of_objects [get_files {{C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/ip/commandFIFO/commandFIFO.xci}}] -directory {C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.ip_user_files} -ipstatic_source_dir {C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.cache/compile_simlib/modelsim} {questa=C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.cache/compile_simlib/questa} {riviera=C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.cache/compile_simlib/riviera} {activehdl=C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sim_1/new/tb_drawLine.v}}
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_drawLine [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top drawLine [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation -mode post-synthesis -type functional
launch_simulation
open_wave_config {C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/tb_vgaController_behav.wcfg}
source tb_drawLine.tcl
current_wave_config {tb_vgaController_behav.wcfg}
add_wave {{/tb_drawLine/lineDraw}} 
restart
run 10 ns
run 10 ns
save_wave_config {C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/tb_vgaController_behav.wcfg}
close_sim
launch_simulation
open_wave_config {C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/tb_vgaController_behav.wcfg}
source tb_drawLine.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/tb_vgaController_behav.wcfg}
source tb_drawLine.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/tb_vgaController_behav.wcfg}
source tb_drawLine.tcl
save_wave_config {C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/tb_vgaController_behav.wcfg}
close_sim
launch_simulation
open_wave_config {C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/tb_vgaController_behav.wcfg}
source tb_drawLine.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/tb_vgaController_behav.wcfg}
source tb_drawLine.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/tb_vgaController_behav.wcfg}
source tb_drawLine.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/tb_vgaController_behav.wcfg}
source tb_drawLine.tcl
close_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
open_wave_config {C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/tb_vgaController_behav.wcfg}
source tb_drawLine.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/tb_vgaController_behav.wcfg}
source tb_drawLine.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/tb_vgaController_behav.wcfg}
source tb_drawLine.tcl
close_sim
