Record=SheetSymbol|SourceDocument=FPGA_51_Morse.SchDoc|Designator=M1|SchDesignator=M1|FileName=MCU1.SchDoc|SymbolType=Normal|RawFileName=MCU1.SchDoc|ObjectKind=Sheet Symbol
Record=SubProject|ProjectPath=Mcu1\MCU1.PrjEmb
Record=TopLevelDocument|FileName=FPGA_51_Morse.SchDoc
Record=NEXUS_CORE|ComponentDesignator=P1|BaseComponentDesignator=P1|DocumentName=MCU1.SchDoc|LibraryReference=TSK51A_D|SubProjectPath=Mcu1\MCU1.PrjEmb|NEXUS_JTAG_INDEX=0|ComponentUniqueID=GBVWAOLT|Description=TSK51A OCD Microprocessor|ChildCore1=M1|ChildModel1=RAM256x8_TSK51D|ChildModel2=RAM256x8_TSK51D_prim0|Comment=TSK51A_D|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0140 FPGA Processor Resource Usage.pdf#page=9|ComponentLink2Description=Embedded &Tools Guide|ComponentLink2URL=GU0107 Using the TSK51x TSK52x Embedded Tools.pdf|ComponentLink3Description=Embedded T&echnical References|ComponentLink3URL=TR0105 TSK51x TSK52x Embedded Tools Reference.pdf|Footprint= |HelpURL=CR0115 TSK51x MCU.pdf|LastRevisionNo=1.00.00|Library Name=FPGA Processors.IntLib|Library Reference=TSK51A_D|NEXUS_CORE=Processor_OCDS|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=17-Nov-2004|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=M1|BaseComponentDesignator=M1|DocumentName=MCU1.SchDoc|LibraryReference=RAMS_8x1K|SubProjectPath= |NEXUS_JTAG_INDEX=0|ComponentUniqueID=SMSJXLUA|Description=Single Port Random Access Memory|Comment=RAMS_8x1K|Component Kind=Standard|Footprint= |Library Name=FPGA Memories.IntLib|Library Reference=RAMS_8x1K|Memory_ClockEdge=Rising|Memory_Depth=1024|Memory_Type=RAM_SinglePortBlock|Memory_Width=8|Nexus_Core=Memory_Program|PCB3D= |Published=13/01/2004|Publisher=Altium Hobart Technology Center|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=M1|DocumentName=MCU1.SchDoc|LibraryReference=RAMS_8x1K|SubProjectPath= |Configuration= |Description=Single Port Random Access Memory|SubPartUniqueId1=SMSJXLUA|SubPartDocPath1=MCU1.SchDoc|Comment=RAMS_8x1K|Component Kind=Standard|Footprint= |Library Name=FPGA Memories.IntLib|Library Reference=RAMS_8x1K|Memory_ClockEdge=Rising|Memory_Depth=1024|Memory_Type=RAM_SinglePortBlock|Memory_Width=8|Nexus_Core=Memory_Program|PCB3D= |Published=13/01/2004|Publisher=Altium Hobart Technology Center|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=P1|DocumentName=MCU1.SchDoc|LibraryReference=TSK51A_D|SubProjectPath=Mcu1\MCU1.PrjEmb|Configuration= |Description=TSK51A OCD Microprocessor|SubPartUniqueId1=GBVWAOLT|SubPartDocPath1=MCU1.SchDoc|ChildCore1=M1|ChildModel1=RAM256x8_TSK51D|ChildModel2=RAM256x8_TSK51D_prim0|Comment=TSK51A_D|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0140 FPGA Processor Resource Usage.pdf#page=9|ComponentLink2Description=Embedded &Tools Guide|ComponentLink2URL=GU0107 Using the TSK51x TSK52x Embedded Tools.pdf|ComponentLink3Description=Embedded T&echnical References|ComponentLink3URL=TR0105 TSK51x TSK52x Embedded Tools Reference.pdf|Footprint= |HelpURL=CR0115 TSK51x MCU.pdf|LastRevisionNo=1.00.00|Library Name=FPGA Processors.IntLib|Library Reference=TSK51A_D|NEXUS_CORE=Processor_OCDS|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=17-Nov-2004|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=Configuration|Name=Cyclone12_NB1|DeviceName=EP1C12Q240C6
Record=Configuration|Name=NB2DSK01_07_DB30_04|DeviceName=XC3S1500-4FG676C
Record=Configuration|Name=NB2DSK01_07_DB31_04|DeviceName=EP2C35F672C8
Record=Configuration|Name=NB2DSK01_07_DB32_05|DeviceName=LFECP33E-3FN672C
Record=Configuration|Name=NB2DSK01_08_DB36_01|DeviceName=XC4VLX25-10FF668C
Record=Configuration|Name=NB2DSK01_08_DB46_02|DeviceName=XC4VSX35-10FF668C
Record=Configuration|Name=Spartan300_NB1|DeviceName=XC2S300E-6PQ208C
