// Seed: 1686130716
module module_0 (
    input supply1 id_0,
    output wire id_1,
    output tri id_2,
    input tri1 id_3
);
endmodule
module module_1 #(
    parameter id_0 = 32'd26,
    parameter id_3 = 32'd0
) (
    input tri1 _id_0,
    input wire id_1,
    output wor id_2,
    output supply0 _id_3,
    output supply0 id_4,
    input tri id_5
);
  logic [id_0  <  1  - "" : id_3] id_7;
  wire [-1 : id_0] id_8;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_4,
      id_5
  );
  assign modCall_1.id_3 = 0;
  wire id_9;
endmodule
module module_2 #(
    parameter id_0 = 32'd9
) (
    input  tri  _id_0,
    output tri  id_1,
    input  wire id_2,
    input  wire id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_3
  );
  assign modCall_1.id_2 = 0;
  supply0 [-1  <->  1 : id_0] id_6;
  parameter id_7 = 1;
  assign id_6 = -1;
endmodule
