
roll_finger.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009dc0  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000258  08009ed0  08009ed0  00019ed0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a128  0800a128  00020204  2**0
                  CONTENTS
  4 .ARM          00000000  0800a128  0800a128  00020204  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a128  0800a128  00020204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a128  0800a128  0001a128  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a12c  0800a12c  0001a12c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000204  20000000  0800a130  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001d08  20000204  0800a334  00020204  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001f0c  0800a334  00021f0c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019050  00000000  00000000  0002022d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000036f9  00000000  00000000  0003927d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000014c8  00000000  00000000  0003c978  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001348  00000000  00000000  0003de40  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001a443  00000000  00000000  0003f188  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00010eae  00000000  00000000  000595cb  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00097dbe  00000000  00000000  0006a479  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00102237  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005bdc  00000000  00000000  001022b4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000204 	.word	0x20000204
 800012c:	00000000 	.word	0x00000000
 8000130:	08009eb8 	.word	0x08009eb8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000208 	.word	0x20000208
 800014c:	08009eb8 	.word	0x08009eb8

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__aeabi_d2iz>:
 80008fc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000900:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000904:	d215      	bcs.n	8000932 <__aeabi_d2iz+0x36>
 8000906:	d511      	bpl.n	800092c <__aeabi_d2iz+0x30>
 8000908:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800090c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000910:	d912      	bls.n	8000938 <__aeabi_d2iz+0x3c>
 8000912:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000916:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800091a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800091e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000922:	fa23 f002 	lsr.w	r0, r3, r2
 8000926:	bf18      	it	ne
 8000928:	4240      	negne	r0, r0
 800092a:	4770      	bx	lr
 800092c:	f04f 0000 	mov.w	r0, #0
 8000930:	4770      	bx	lr
 8000932:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000936:	d105      	bne.n	8000944 <__aeabi_d2iz+0x48>
 8000938:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800093c:	bf08      	it	eq
 800093e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000942:	4770      	bx	lr
 8000944:	f04f 0000 	mov.w	r0, #0
 8000948:	4770      	bx	lr
 800094a:	bf00      	nop

0800094c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800094c:	b480      	push	{r7}
 800094e:	b085      	sub	sp, #20
 8000950:	af00      	add	r7, sp, #0
 8000952:	60f8      	str	r0, [r7, #12]
 8000954:	60b9      	str	r1, [r7, #8]
 8000956:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000958:	68fb      	ldr	r3, [r7, #12]
 800095a:	4a06      	ldr	r2, [pc, #24]	; (8000974 <vApplicationGetIdleTaskMemory+0x28>)
 800095c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800095e:	68bb      	ldr	r3, [r7, #8]
 8000960:	4a05      	ldr	r2, [pc, #20]	; (8000978 <vApplicationGetIdleTaskMemory+0x2c>)
 8000962:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	2280      	movs	r2, #128	; 0x80
 8000968:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800096a:	bf00      	nop
 800096c:	3714      	adds	r7, #20
 800096e:	46bd      	mov	sp, r7
 8000970:	bc80      	pop	{r7}
 8000972:	4770      	bx	lr
 8000974:	20000220 	.word	0x20000220
 8000978:	20000274 	.word	0x20000274

0800097c <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 800097c:	b480      	push	{r7}
 800097e:	b085      	sub	sp, #20
 8000980:	af00      	add	r7, sp, #0
 8000982:	60f8      	str	r0, [r7, #12]
 8000984:	60b9      	str	r1, [r7, #8]
 8000986:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 8000988:	68fb      	ldr	r3, [r7, #12]
 800098a:	4a07      	ldr	r2, [pc, #28]	; (80009a8 <vApplicationGetTimerTaskMemory+0x2c>)
 800098c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 800098e:	68bb      	ldr	r3, [r7, #8]
 8000990:	4a06      	ldr	r2, [pc, #24]	; (80009ac <vApplicationGetTimerTaskMemory+0x30>)
 8000992:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	f44f 7280 	mov.w	r2, #256	; 0x100
 800099a:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800099c:	bf00      	nop
 800099e:	3714      	adds	r7, #20
 80009a0:	46bd      	mov	sp, r7
 80009a2:	bc80      	pop	{r7}
 80009a4:	4770      	bx	lr
 80009a6:	bf00      	nop
 80009a8:	20000474 	.word	0x20000474
 80009ac:	200004c8 	.word	0x200004c8

080009b0 <lightupLED>:
    }*/

}

void lightupLED(struct pixel *framebuffer)
{
 80009b0:	b480      	push	{r7}
 80009b2:	b087      	sub	sp, #28
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
	for(int i=0;i<5;i++)
 80009b8:	2300      	movs	r3, #0
 80009ba:	617b      	str	r3, [r7, #20]
 80009bc:	e01a      	b.n	80009f4 <lightupLED+0x44>
	{
		framebuffer[i].r=0;
 80009be:	697a      	ldr	r2, [r7, #20]
 80009c0:	4613      	mov	r3, r2
 80009c2:	005b      	lsls	r3, r3, #1
 80009c4:	4413      	add	r3, r2
 80009c6:	687a      	ldr	r2, [r7, #4]
 80009c8:	4413      	add	r3, r2
 80009ca:	2200      	movs	r2, #0
 80009cc:	705a      	strb	r2, [r3, #1]
		framebuffer[i].g=0;
 80009ce:	697a      	ldr	r2, [r7, #20]
 80009d0:	4613      	mov	r3, r2
 80009d2:	005b      	lsls	r3, r3, #1
 80009d4:	4413      	add	r3, r2
 80009d6:	687a      	ldr	r2, [r7, #4]
 80009d8:	4413      	add	r3, r2
 80009da:	2200      	movs	r2, #0
 80009dc:	701a      	strb	r2, [r3, #0]
		framebuffer[i].b=255;
 80009de:	697a      	ldr	r2, [r7, #20]
 80009e0:	4613      	mov	r3, r2
 80009e2:	005b      	lsls	r3, r3, #1
 80009e4:	4413      	add	r3, r2
 80009e6:	687a      	ldr	r2, [r7, #4]
 80009e8:	4413      	add	r3, r2
 80009ea:	22ff      	movs	r2, #255	; 0xff
 80009ec:	709a      	strb	r2, [r3, #2]
	for(int i=0;i<5;i++)
 80009ee:	697b      	ldr	r3, [r7, #20]
 80009f0:	3301      	adds	r3, #1
 80009f2:	617b      	str	r3, [r7, #20]
 80009f4:	697b      	ldr	r3, [r7, #20]
 80009f6:	2b04      	cmp	r3, #4
 80009f8:	dde1      	ble.n	80009be <lightupLED+0xe>
	}
	for(int i=5;i<12;i++)
 80009fa:	2305      	movs	r3, #5
 80009fc:	613b      	str	r3, [r7, #16]
 80009fe:	e01a      	b.n	8000a36 <lightupLED+0x86>
	{
		framebuffer[i].r=0;
 8000a00:	693a      	ldr	r2, [r7, #16]
 8000a02:	4613      	mov	r3, r2
 8000a04:	005b      	lsls	r3, r3, #1
 8000a06:	4413      	add	r3, r2
 8000a08:	687a      	ldr	r2, [r7, #4]
 8000a0a:	4413      	add	r3, r2
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	705a      	strb	r2, [r3, #1]
		framebuffer[i].g=255;
 8000a10:	693a      	ldr	r2, [r7, #16]
 8000a12:	4613      	mov	r3, r2
 8000a14:	005b      	lsls	r3, r3, #1
 8000a16:	4413      	add	r3, r2
 8000a18:	687a      	ldr	r2, [r7, #4]
 8000a1a:	4413      	add	r3, r2
 8000a1c:	22ff      	movs	r2, #255	; 0xff
 8000a1e:	701a      	strb	r2, [r3, #0]
		framebuffer[i].b=0;
 8000a20:	693a      	ldr	r2, [r7, #16]
 8000a22:	4613      	mov	r3, r2
 8000a24:	005b      	lsls	r3, r3, #1
 8000a26:	4413      	add	r3, r2
 8000a28:	687a      	ldr	r2, [r7, #4]
 8000a2a:	4413      	add	r3, r2
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	709a      	strb	r2, [r3, #2]
	for(int i=5;i<12;i++)
 8000a30:	693b      	ldr	r3, [r7, #16]
 8000a32:	3301      	adds	r3, #1
 8000a34:	613b      	str	r3, [r7, #16]
 8000a36:	693b      	ldr	r3, [r7, #16]
 8000a38:	2b0b      	cmp	r3, #11
 8000a3a:	dde1      	ble.n	8000a00 <lightupLED+0x50>
	}
	for(int i=12;i<17;i++)
 8000a3c:	230c      	movs	r3, #12
 8000a3e:	60fb      	str	r3, [r7, #12]
 8000a40:	e01a      	b.n	8000a78 <lightupLED+0xc8>
	{
		framebuffer[i].r=50;
 8000a42:	68fa      	ldr	r2, [r7, #12]
 8000a44:	4613      	mov	r3, r2
 8000a46:	005b      	lsls	r3, r3, #1
 8000a48:	4413      	add	r3, r2
 8000a4a:	687a      	ldr	r2, [r7, #4]
 8000a4c:	4413      	add	r3, r2
 8000a4e:	2232      	movs	r2, #50	; 0x32
 8000a50:	705a      	strb	r2, [r3, #1]
		framebuffer[i].g=50;
 8000a52:	68fa      	ldr	r2, [r7, #12]
 8000a54:	4613      	mov	r3, r2
 8000a56:	005b      	lsls	r3, r3, #1
 8000a58:	4413      	add	r3, r2
 8000a5a:	687a      	ldr	r2, [r7, #4]
 8000a5c:	4413      	add	r3, r2
 8000a5e:	2232      	movs	r2, #50	; 0x32
 8000a60:	701a      	strb	r2, [r3, #0]
		framebuffer[i].b=50;
 8000a62:	68fa      	ldr	r2, [r7, #12]
 8000a64:	4613      	mov	r3, r2
 8000a66:	005b      	lsls	r3, r3, #1
 8000a68:	4413      	add	r3, r2
 8000a6a:	687a      	ldr	r2, [r7, #4]
 8000a6c:	4413      	add	r3, r2
 8000a6e:	2232      	movs	r2, #50	; 0x32
 8000a70:	709a      	strb	r2, [r3, #2]
	for(int i=12;i<17;i++)
 8000a72:	68fb      	ldr	r3, [r7, #12]
 8000a74:	3301      	adds	r3, #1
 8000a76:	60fb      	str	r3, [r7, #12]
 8000a78:	68fb      	ldr	r3, [r7, #12]
 8000a7a:	2b10      	cmp	r3, #16
 8000a7c:	dde1      	ble.n	8000a42 <lightupLED+0x92>
	}
	for(int i=17;i<24;i++)
 8000a7e:	2311      	movs	r3, #17
 8000a80:	60bb      	str	r3, [r7, #8]
 8000a82:	e01a      	b.n	8000aba <lightupLED+0x10a>
	{
		framebuffer[i].r=255;
 8000a84:	68ba      	ldr	r2, [r7, #8]
 8000a86:	4613      	mov	r3, r2
 8000a88:	005b      	lsls	r3, r3, #1
 8000a8a:	4413      	add	r3, r2
 8000a8c:	687a      	ldr	r2, [r7, #4]
 8000a8e:	4413      	add	r3, r2
 8000a90:	22ff      	movs	r2, #255	; 0xff
 8000a92:	705a      	strb	r2, [r3, #1]
		framebuffer[i].g=0;
 8000a94:	68ba      	ldr	r2, [r7, #8]
 8000a96:	4613      	mov	r3, r2
 8000a98:	005b      	lsls	r3, r3, #1
 8000a9a:	4413      	add	r3, r2
 8000a9c:	687a      	ldr	r2, [r7, #4]
 8000a9e:	4413      	add	r3, r2
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	701a      	strb	r2, [r3, #0]
		framebuffer[i].b=0;
 8000aa4:	68ba      	ldr	r2, [r7, #8]
 8000aa6:	4613      	mov	r3, r2
 8000aa8:	005b      	lsls	r3, r3, #1
 8000aaa:	4413      	add	r3, r2
 8000aac:	687a      	ldr	r2, [r7, #4]
 8000aae:	4413      	add	r3, r2
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	709a      	strb	r2, [r3, #2]
	for(int i=17;i<24;i++)
 8000ab4:	68bb      	ldr	r3, [r7, #8]
 8000ab6:	3301      	adds	r3, #1
 8000ab8:	60bb      	str	r3, [r7, #8]
 8000aba:	68bb      	ldr	r3, [r7, #8]
 8000abc:	2b17      	cmp	r3, #23
 8000abe:	dde1      	ble.n	8000a84 <lightupLED+0xd4>
	}
}
 8000ac0:	bf00      	nop
 8000ac2:	371c      	adds	r7, #28
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	bc80      	pop	{r7}
 8000ac8:	4770      	bx	lr

08000aca <lightupLED2>:
void lightupLED2(struct pixel *framebuffer)
{
 8000aca:	b480      	push	{r7}
 8000acc:	b087      	sub	sp, #28
 8000ace:	af00      	add	r7, sp, #0
 8000ad0:	6078      	str	r0, [r7, #4]
	for(int i=0;i<5;i++)
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	617b      	str	r3, [r7, #20]
 8000ad6:	e01a      	b.n	8000b0e <lightupLED2+0x44>
	{
		framebuffer[i].r=0;
 8000ad8:	697a      	ldr	r2, [r7, #20]
 8000ada:	4613      	mov	r3, r2
 8000adc:	005b      	lsls	r3, r3, #1
 8000ade:	4413      	add	r3, r2
 8000ae0:	687a      	ldr	r2, [r7, #4]
 8000ae2:	4413      	add	r3, r2
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	705a      	strb	r2, [r3, #1]
		framebuffer[i].g=0;
 8000ae8:	697a      	ldr	r2, [r7, #20]
 8000aea:	4613      	mov	r3, r2
 8000aec:	005b      	lsls	r3, r3, #1
 8000aee:	4413      	add	r3, r2
 8000af0:	687a      	ldr	r2, [r7, #4]
 8000af2:	4413      	add	r3, r2
 8000af4:	2200      	movs	r2, #0
 8000af6:	701a      	strb	r2, [r3, #0]
		framebuffer[i].b=255;
 8000af8:	697a      	ldr	r2, [r7, #20]
 8000afa:	4613      	mov	r3, r2
 8000afc:	005b      	lsls	r3, r3, #1
 8000afe:	4413      	add	r3, r2
 8000b00:	687a      	ldr	r2, [r7, #4]
 8000b02:	4413      	add	r3, r2
 8000b04:	22ff      	movs	r2, #255	; 0xff
 8000b06:	709a      	strb	r2, [r3, #2]
	for(int i=0;i<5;i++)
 8000b08:	697b      	ldr	r3, [r7, #20]
 8000b0a:	3301      	adds	r3, #1
 8000b0c:	617b      	str	r3, [r7, #20]
 8000b0e:	697b      	ldr	r3, [r7, #20]
 8000b10:	2b04      	cmp	r3, #4
 8000b12:	dde1      	ble.n	8000ad8 <lightupLED2+0xe>
	}
	for(int i=5;i<12;i++)
 8000b14:	2305      	movs	r3, #5
 8000b16:	613b      	str	r3, [r7, #16]
 8000b18:	e01a      	b.n	8000b50 <lightupLED2+0x86>
	{
		framebuffer[i].r=0;
 8000b1a:	693a      	ldr	r2, [r7, #16]
 8000b1c:	4613      	mov	r3, r2
 8000b1e:	005b      	lsls	r3, r3, #1
 8000b20:	4413      	add	r3, r2
 8000b22:	687a      	ldr	r2, [r7, #4]
 8000b24:	4413      	add	r3, r2
 8000b26:	2200      	movs	r2, #0
 8000b28:	705a      	strb	r2, [r3, #1]
		framebuffer[i].g=255;
 8000b2a:	693a      	ldr	r2, [r7, #16]
 8000b2c:	4613      	mov	r3, r2
 8000b2e:	005b      	lsls	r3, r3, #1
 8000b30:	4413      	add	r3, r2
 8000b32:	687a      	ldr	r2, [r7, #4]
 8000b34:	4413      	add	r3, r2
 8000b36:	22ff      	movs	r2, #255	; 0xff
 8000b38:	701a      	strb	r2, [r3, #0]
		framebuffer[i].b=0;
 8000b3a:	693a      	ldr	r2, [r7, #16]
 8000b3c:	4613      	mov	r3, r2
 8000b3e:	005b      	lsls	r3, r3, #1
 8000b40:	4413      	add	r3, r2
 8000b42:	687a      	ldr	r2, [r7, #4]
 8000b44:	4413      	add	r3, r2
 8000b46:	2200      	movs	r2, #0
 8000b48:	709a      	strb	r2, [r3, #2]
	for(int i=5;i<12;i++)
 8000b4a:	693b      	ldr	r3, [r7, #16]
 8000b4c:	3301      	adds	r3, #1
 8000b4e:	613b      	str	r3, [r7, #16]
 8000b50:	693b      	ldr	r3, [r7, #16]
 8000b52:	2b0b      	cmp	r3, #11
 8000b54:	dde1      	ble.n	8000b1a <lightupLED2+0x50>
	}
	for(int i=12;i<19;i++)
 8000b56:	230c      	movs	r3, #12
 8000b58:	60fb      	str	r3, [r7, #12]
 8000b5a:	e01a      	b.n	8000b92 <lightupLED2+0xc8>
	{
		framebuffer[i].r=255;
 8000b5c:	68fa      	ldr	r2, [r7, #12]
 8000b5e:	4613      	mov	r3, r2
 8000b60:	005b      	lsls	r3, r3, #1
 8000b62:	4413      	add	r3, r2
 8000b64:	687a      	ldr	r2, [r7, #4]
 8000b66:	4413      	add	r3, r2
 8000b68:	22ff      	movs	r2, #255	; 0xff
 8000b6a:	705a      	strb	r2, [r3, #1]
		framebuffer[i].g=0;
 8000b6c:	68fa      	ldr	r2, [r7, #12]
 8000b6e:	4613      	mov	r3, r2
 8000b70:	005b      	lsls	r3, r3, #1
 8000b72:	4413      	add	r3, r2
 8000b74:	687a      	ldr	r2, [r7, #4]
 8000b76:	4413      	add	r3, r2
 8000b78:	2200      	movs	r2, #0
 8000b7a:	701a      	strb	r2, [r3, #0]
		framebuffer[i].b=0;
 8000b7c:	68fa      	ldr	r2, [r7, #12]
 8000b7e:	4613      	mov	r3, r2
 8000b80:	005b      	lsls	r3, r3, #1
 8000b82:	4413      	add	r3, r2
 8000b84:	687a      	ldr	r2, [r7, #4]
 8000b86:	4413      	add	r3, r2
 8000b88:	2200      	movs	r2, #0
 8000b8a:	709a      	strb	r2, [r3, #2]
	for(int i=12;i<19;i++)
 8000b8c:	68fb      	ldr	r3, [r7, #12]
 8000b8e:	3301      	adds	r3, #1
 8000b90:	60fb      	str	r3, [r7, #12]
 8000b92:	68fb      	ldr	r3, [r7, #12]
 8000b94:	2b12      	cmp	r3, #18
 8000b96:	dde1      	ble.n	8000b5c <lightupLED2+0x92>
	}
}
 8000b98:	bf00      	nop
 8000b9a:	371c      	adds	r7, #28
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bc80      	pop	{r7}
 8000ba0:	4770      	bx	lr
	...

08000ba4 <HAL_UART_RxCpltCallback>:
//---------[ UART Data Reception Completion CallBackFunc. ]---------
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b082      	sub	sp, #8
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
   // HAL_UART_Transmit(&huart1, UART1_rxBuffer, 5, 100);  //for debug
    HAL_UART_Receive_IT(&huart1, UART1_rxBuffer, 5);
 8000bac:	2205      	movs	r2, #5
 8000bae:	4904      	ldr	r1, [pc, #16]	; (8000bc0 <HAL_UART_RxCpltCallback+0x1c>)
 8000bb0:	4804      	ldr	r0, [pc, #16]	; (8000bc4 <HAL_UART_RxCpltCallback+0x20>)
 8000bb2:	f005 f81f 	bl	8005bf4 <HAL_UART_Receive_IT>

}
 8000bb6:	bf00      	nop
 8000bb8:	3708      	adds	r7, #8
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bd80      	pop	{r7, pc}
 8000bbe:	bf00      	nop
 8000bc0:	200008c8 	.word	0x200008c8
 8000bc4:	20001914 	.word	0x20001914

08000bc8 <open>:

void open(int pwmval)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b084      	sub	sp, #16
 8000bcc:	af02      	add	r7, sp, #8
 8000bce:	6078      	str	r0, [r7, #4]

	if((adc_value[3]>M1MinPos)||(adc_value[4]>M2MinPos))
 8000bd0:	4b1b      	ldr	r3, [pc, #108]	; (8000c40 <open+0x78>)
 8000bd2:	68da      	ldr	r2, [r3, #12]
 8000bd4:	4b1b      	ldr	r3, [pc, #108]	; (8000c44 <open+0x7c>)
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	429a      	cmp	r2, r3
 8000bda:	d805      	bhi.n	8000be8 <open+0x20>
 8000bdc:	4b18      	ldr	r3, [pc, #96]	; (8000c40 <open+0x78>)
 8000bde:	691a      	ldr	r2, [r3, #16]
 8000be0:	4b19      	ldr	r3, [pc, #100]	; (8000c48 <open+0x80>)
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	429a      	cmp	r2, r3
 8000be6:	d926      	bls.n	8000c36 <open+0x6e>
	{
		osSemaphoreWait(BinSemHandle, osWaitForever);
 8000be8:	4b18      	ldr	r3, [pc, #96]	; (8000c4c <open+0x84>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	f005 fc93 	bl	800651c <osSemaphoreWait>
		m12o=1;
 8000bf6:	4b16      	ldr	r3, [pc, #88]	; (8000c50 <open+0x88>)
 8000bf8:	2201      	movs	r2, #1
 8000bfa:	601a      	str	r2, [r3, #0]
		pwmval = scale_val(pwmval,0,100, 0, 2800);
 8000bfc:	f44f 632f 	mov.w	r3, #2800	; 0xaf0
 8000c00:	9300      	str	r3, [sp, #0]
 8000c02:	2300      	movs	r3, #0
 8000c04:	2264      	movs	r2, #100	; 0x64
 8000c06:	2100      	movs	r1, #0
 8000c08:	6878      	ldr	r0, [r7, #4]
 8000c0a:	f000 fa23 	bl	8001054 <scale_val>
 8000c0e:	6078      	str	r0, [r7, #4]
		__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, pwmval);
 8000c10:	4b10      	ldr	r3, [pc, #64]	; (8000c54 <open+0x8c>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	687a      	ldr	r2, [r7, #4]
 8000c16:	635a      	str	r2, [r3, #52]	; 0x34

		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 8000c18:	2201      	movs	r2, #1
 8000c1a:	2110      	movs	r1, #16
 8000c1c:	480e      	ldr	r0, [pc, #56]	; (8000c58 <open+0x90>)
 8000c1e:	f003 f9bf 	bl	8003fa0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8000c22:	2200      	movs	r2, #0
 8000c24:	2108      	movs	r1, #8
 8000c26:	480c      	ldr	r0, [pc, #48]	; (8000c58 <open+0x90>)
 8000c28:	f003 f9ba 	bl	8003fa0 <HAL_GPIO_WritePin>
		osSemaphoreRelease(BinSemHandle);
 8000c2c:	4b07      	ldr	r3, [pc, #28]	; (8000c4c <open+0x84>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	4618      	mov	r0, r3
 8000c32:	f005 fcc1 	bl	80065b8 <osSemaphoreRelease>
	 		  		  }
		    	  	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
		    	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
		*/
	}
}
 8000c36:	bf00      	nop
 8000c38:	3708      	adds	r7, #8
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	20001898 	.word	0x20001898
 8000c44:	20000010 	.word	0x20000010
 8000c48:	20000018 	.word	0x20000018
 8000c4c:	20001ae4 	.word	0x20001ae4
 8000c50:	200008e0 	.word	0x200008e0
 8000c54:	200019bc 	.word	0x200019bc
 8000c58:	40010c00 	.word	0x40010c00

08000c5c <close_vel>:

void close_vel(int pwmval)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b084      	sub	sp, #16
 8000c60:	af02      	add	r7, sp, #8
 8000c62:	6078      	str	r0, [r7, #4]

	if((adc_value[3]<M1MaxPos)||(adc_value[4]<M2MaxPos))
 8000c64:	4b1b      	ldr	r3, [pc, #108]	; (8000cd4 <close_vel+0x78>)
 8000c66:	68da      	ldr	r2, [r3, #12]
 8000c68:	4b1b      	ldr	r3, [pc, #108]	; (8000cd8 <close_vel+0x7c>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	429a      	cmp	r2, r3
 8000c6e:	d305      	bcc.n	8000c7c <close_vel+0x20>
 8000c70:	4b18      	ldr	r3, [pc, #96]	; (8000cd4 <close_vel+0x78>)
 8000c72:	691a      	ldr	r2, [r3, #16]
 8000c74:	4b19      	ldr	r3, [pc, #100]	; (8000cdc <close_vel+0x80>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	429a      	cmp	r2, r3
 8000c7a:	d226      	bcs.n	8000cca <close_vel+0x6e>
	{
		osSemaphoreWait(BinSemHandle, osWaitForever);
 8000c7c:	4b18      	ldr	r3, [pc, #96]	; (8000ce0 <close_vel+0x84>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000c84:	4618      	mov	r0, r3
 8000c86:	f005 fc49 	bl	800651c <osSemaphoreWait>
		m12c=1;
 8000c8a:	4b16      	ldr	r3, [pc, #88]	; (8000ce4 <close_vel+0x88>)
 8000c8c:	2201      	movs	r2, #1
 8000c8e:	601a      	str	r2, [r3, #0]
		pwmval = scale_val(pwmval,0,100, 0, 2800);
 8000c90:	f44f 632f 	mov.w	r3, #2800	; 0xaf0
 8000c94:	9300      	str	r3, [sp, #0]
 8000c96:	2300      	movs	r3, #0
 8000c98:	2264      	movs	r2, #100	; 0x64
 8000c9a:	2100      	movs	r1, #0
 8000c9c:	6878      	ldr	r0, [r7, #4]
 8000c9e:	f000 f9d9 	bl	8001054 <scale_val>
 8000ca2:	6078      	str	r0, [r7, #4]
		__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, pwmval);
 8000ca4:	4b10      	ldr	r3, [pc, #64]	; (8000ce8 <close_vel+0x8c>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	687a      	ldr	r2, [r7, #4]
 8000caa:	635a      	str	r2, [r3, #52]	; 0x34

		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 8000cac:	2201      	movs	r2, #1
 8000cae:	2108      	movs	r1, #8
 8000cb0:	480e      	ldr	r0, [pc, #56]	; (8000cec <close_vel+0x90>)
 8000cb2:	f003 f975 	bl	8003fa0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	2110      	movs	r1, #16
 8000cba:	480c      	ldr	r0, [pc, #48]	; (8000cec <close_vel+0x90>)
 8000cbc:	f003 f970 	bl	8003fa0 <HAL_GPIO_WritePin>
		osSemaphoreRelease(BinSemHandle);
 8000cc0:	4b07      	ldr	r3, [pc, #28]	; (8000ce0 <close_vel+0x84>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	f005 fc77 	bl	80065b8 <osSemaphoreRelease>
		    		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
		    		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
		    		  */
	}

}
 8000cca:	bf00      	nop
 8000ccc:	3708      	adds	r7, #8
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bd80      	pop	{r7, pc}
 8000cd2:	bf00      	nop
 8000cd4:	20001898 	.word	0x20001898
 8000cd8:	20000014 	.word	0x20000014
 8000cdc:	2000001c 	.word	0x2000001c
 8000ce0:	20001ae4 	.word	0x20001ae4
 8000ce4:	200008e4 	.word	0x200008e4
 8000ce8:	200019bc 	.word	0x200019bc
 8000cec:	40010c00 	.word	0x40010c00

08000cf0 <stop_all>:

void stop_all()
{/*Stops all motors*/
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	af00      	add	r7, sp, #0

	//reset the GPIO for open-close motors
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	2110      	movs	r1, #16
 8000cf8:	4810      	ldr	r0, [pc, #64]	; (8000d3c <stop_all+0x4c>)
 8000cfa:	f003 f951 	bl	8003fa0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8000cfe:	2200      	movs	r2, #0
 8000d00:	2108      	movs	r1, #8
 8000d02:	480e      	ldr	r0, [pc, #56]	; (8000d3c <stop_all+0x4c>)
 8000d04:	f003 f94c 	bl	8003fa0 <HAL_GPIO_WritePin>

	//set all PWMs to 0
	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_1, 2800);
 8000d08:	4b0d      	ldr	r3, [pc, #52]	; (8000d40 <stop_all+0x50>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	f44f 622f 	mov.w	r2, #2800	; 0xaf0
 8000d10:	635a      	str	r2, [r3, #52]	; 0x34
  	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_2, 2800);
 8000d12:	4b0b      	ldr	r3, [pc, #44]	; (8000d40 <stop_all+0x50>)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	f44f 622f 	mov.w	r2, #2800	; 0xaf0
 8000d1a:	639a      	str	r2, [r3, #56]	; 0x38
  	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_3, 2800);
 8000d1c:	4b08      	ldr	r3, [pc, #32]	; (8000d40 <stop_all+0x50>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	f44f 622f 	mov.w	r2, #2800	; 0xaf0
 8000d24:	63da      	str	r2, [r3, #60]	; 0x3c
  	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_4, 2800);
 8000d26:	4b06      	ldr	r3, [pc, #24]	; (8000d40 <stop_all+0x50>)
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	f44f 622f 	mov.w	r2, #2800	; 0xaf0
 8000d2e:	641a      	str	r2, [r3, #64]	; 0x40
  	__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, 0);
 8000d30:	4b04      	ldr	r3, [pc, #16]	; (8000d44 <stop_all+0x54>)
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	2200      	movs	r2, #0
 8000d36:	635a      	str	r2, [r3, #52]	; 0x34

}
 8000d38:	bf00      	nop
 8000d3a:	bd80      	pop	{r7, pc}
 8000d3c:	40010c00 	.word	0x40010c00
 8000d40:	200017bc 	.word	0x200017bc
 8000d44:	200019bc 	.word	0x200019bc

08000d48 <move_lf>:

void move_lf(int pwmval)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b084      	sub	sp, #16
 8000d4c:	af02      	add	r7, sp, #8
 8000d4e:	6078      	str	r0, [r7, #4]
	//	Check whether we are at the end positions
		//LF pos given by adc_value[6]
		// min value is around 100, max value 4000, so we set limits as 120 and 3900
		//scale the value from 0 to 100 => 0 to 2800
	if(adc_value[6]<LFMaxPos)
 8000d50:	4b15      	ldr	r3, [pc, #84]	; (8000da8 <move_lf+0x60>)
 8000d52:	699a      	ldr	r2, [r3, #24]
 8000d54:	4b15      	ldr	r3, [pc, #84]	; (8000dac <move_lf+0x64>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	429a      	cmp	r2, r3
 8000d5a:	d220      	bcs.n	8000d9e <move_lf+0x56>
	{
		//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "S1 %d  %d \n", adc_value[6],isMoveF_LF ), 100);
		osSemaphoreWait(BinSemHandle, osWaitForever);
 8000d5c:	4b14      	ldr	r3, [pc, #80]	; (8000db0 <move_lf+0x68>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000d64:	4618      	mov	r0, r3
 8000d66:	f005 fbd9 	bl	800651c <osSemaphoreWait>
		// set the moving flag
		lfw= 1;
 8000d6a:	4b12      	ldr	r3, [pc, #72]	; (8000db4 <move_lf+0x6c>)
 8000d6c:	2201      	movs	r2, #1
 8000d6e:	601a      	str	r2, [r3, #0]

		pwmval = scale_val(pwmval,0,100, 0, 2800);
 8000d70:	f44f 632f 	mov.w	r3, #2800	; 0xaf0
 8000d74:	9300      	str	r3, [sp, #0]
 8000d76:	2300      	movs	r3, #0
 8000d78:	2264      	movs	r2, #100	; 0x64
 8000d7a:	2100      	movs	r1, #0
 8000d7c:	6878      	ldr	r0, [r7, #4]
 8000d7e:	f000 f969 	bl	8001054 <scale_val>
 8000d82:	6078      	str	r0, [r7, #4]
		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_1, 0);
 8000d84:	4b0c      	ldr	r3, [pc, #48]	; (8000db8 <move_lf+0x70>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	2200      	movs	r2, #0
 8000d8a:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_2, pwmval);
 8000d8c:	4b0a      	ldr	r3, [pc, #40]	; (8000db8 <move_lf+0x70>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	687a      	ldr	r2, [r7, #4]
 8000d92:	639a      	str	r2, [r3, #56]	; 0x38
		osSemaphoreRelease(BinSemHandle);
 8000d94:	4b06      	ldr	r3, [pc, #24]	; (8000db0 <move_lf+0x68>)
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	4618      	mov	r0, r3
 8000d9a:	f005 fc0d 	bl	80065b8 <osSemaphoreRelease>
		//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "S2 %d  %d \n", adc_value[6],isMoveF_LF ), 100);
	}

}
 8000d9e:	bf00      	nop
 8000da0:	3708      	adds	r7, #8
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bd80      	pop	{r7, pc}
 8000da6:	bf00      	nop
 8000da8:	20001898 	.word	0x20001898
 8000dac:	20000000 	.word	0x20000000
 8000db0:	20001ae4 	.word	0x20001ae4
 8000db4:	200008d4 	.word	0x200008d4
 8000db8:	200017bc 	.word	0x200017bc

08000dbc <move_lb>:

void move_lb(int pwmval)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b084      	sub	sp, #16
 8000dc0:	af02      	add	r7, sp, #8
 8000dc2:	6078      	str	r0, [r7, #4]
	if(adc_value[6]>LFMinPos)
 8000dc4:	4b15      	ldr	r3, [pc, #84]	; (8000e1c <move_lb+0x60>)
 8000dc6:	699a      	ldr	r2, [r3, #24]
 8000dc8:	4b15      	ldr	r3, [pc, #84]	; (8000e20 <move_lb+0x64>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	429a      	cmp	r2, r3
 8000dce:	d920      	bls.n	8000e12 <move_lb+0x56>
	{
		osSemaphoreWait(BinSemHandle, osWaitForever);
 8000dd0:	4b14      	ldr	r3, [pc, #80]	; (8000e24 <move_lb+0x68>)
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000dd8:	4618      	mov	r0, r3
 8000dda:	f005 fb9f 	bl	800651c <osSemaphoreWait>
		//isMoveB_LF = 1;
		lrw=1;
 8000dde:	4b12      	ldr	r3, [pc, #72]	; (8000e28 <move_lb+0x6c>)
 8000de0:	2201      	movs	r2, #1
 8000de2:	601a      	str	r2, [r3, #0]
		//scale the value from 0 to 100 => 0 to 2800
		pwmval = scale_val(pwmval,0,100, 0, 2800);
 8000de4:	f44f 632f 	mov.w	r3, #2800	; 0xaf0
 8000de8:	9300      	str	r3, [sp, #0]
 8000dea:	2300      	movs	r3, #0
 8000dec:	2264      	movs	r2, #100	; 0x64
 8000dee:	2100      	movs	r1, #0
 8000df0:	6878      	ldr	r0, [r7, #4]
 8000df2:	f000 f92f 	bl	8001054 <scale_val>
 8000df6:	6078      	str	r0, [r7, #4]
		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_1, pwmval);
 8000df8:	4b0c      	ldr	r3, [pc, #48]	; (8000e2c <move_lb+0x70>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	687a      	ldr	r2, [r7, #4]
 8000dfe:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_2, 0);
 8000e00:	4b0a      	ldr	r3, [pc, #40]	; (8000e2c <move_lb+0x70>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	2200      	movs	r2, #0
 8000e06:	639a      	str	r2, [r3, #56]	; 0x38
		osSemaphoreRelease(BinSemHandle);
 8000e08:	4b06      	ldr	r3, [pc, #24]	; (8000e24 <move_lb+0x68>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	f005 fbd3 	bl	80065b8 <osSemaphoreRelease>

	}

}
 8000e12:	bf00      	nop
 8000e14:	3708      	adds	r7, #8
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bd80      	pop	{r7, pc}
 8000e1a:	bf00      	nop
 8000e1c:	20001898 	.word	0x20001898
 8000e20:	20000004 	.word	0x20000004
 8000e24:	20001ae4 	.word	0x20001ae4
 8000e28:	200008d0 	.word	0x200008d0
 8000e2c:	200017bc 	.word	0x200017bc

08000e30 <move_rf>:

void move_rf(int pwmval)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b084      	sub	sp, #16
 8000e34:	af02      	add	r7, sp, #8
 8000e36:	6078      	str	r0, [r7, #4]
	//	Check whether we are at the end positions
		//LF pos given by adc_value[6]
		// min value is around 100, max value 4000, so we set limits as 120 and 3900
		//scale the value from 0 to 100 => 0 to 2800
	if(adc_value[5]<RFMaxPos)
 8000e38:	4b15      	ldr	r3, [pc, #84]	; (8000e90 <move_rf+0x60>)
 8000e3a:	695a      	ldr	r2, [r3, #20]
 8000e3c:	4b15      	ldr	r3, [pc, #84]	; (8000e94 <move_rf+0x64>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	429a      	cmp	r2, r3
 8000e42:	d220      	bcs.n	8000e86 <move_rf+0x56>
	{
		//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "S1 %d  %d \n", adc_value[6],isMoveF_LF ), 100);
		osSemaphoreWait(BinSemHandle, osWaitForever);
 8000e44:	4b14      	ldr	r3, [pc, #80]	; (8000e98 <move_rf+0x68>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	f005 fb65 	bl	800651c <osSemaphoreWait>
		// set the moving flag
		rfw= 1;
 8000e52:	4b12      	ldr	r3, [pc, #72]	; (8000e9c <move_rf+0x6c>)
 8000e54:	2201      	movs	r2, #1
 8000e56:	601a      	str	r2, [r3, #0]

		pwmval = scale_val(pwmval,0,100, 0, 2800);
 8000e58:	f44f 632f 	mov.w	r3, #2800	; 0xaf0
 8000e5c:	9300      	str	r3, [sp, #0]
 8000e5e:	2300      	movs	r3, #0
 8000e60:	2264      	movs	r2, #100	; 0x64
 8000e62:	2100      	movs	r1, #0
 8000e64:	6878      	ldr	r0, [r7, #4]
 8000e66:	f000 f8f5 	bl	8001054 <scale_val>
 8000e6a:	6078      	str	r0, [r7, #4]
		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_3, 0);
 8000e6c:	4b0c      	ldr	r3, [pc, #48]	; (8000ea0 <move_rf+0x70>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	2200      	movs	r2, #0
 8000e72:	63da      	str	r2, [r3, #60]	; 0x3c
		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_4, pwmval);
 8000e74:	4b0a      	ldr	r3, [pc, #40]	; (8000ea0 <move_rf+0x70>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	687a      	ldr	r2, [r7, #4]
 8000e7a:	641a      	str	r2, [r3, #64]	; 0x40
		osSemaphoreRelease(BinSemHandle);
 8000e7c:	4b06      	ldr	r3, [pc, #24]	; (8000e98 <move_rf+0x68>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	4618      	mov	r0, r3
 8000e82:	f005 fb99 	bl	80065b8 <osSemaphoreRelease>
		//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "S2 %d  %d \n", adc_value[6],isMoveF_LF ), 100);
	}

}
 8000e86:	bf00      	nop
 8000e88:	3708      	adds	r7, #8
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	20001898 	.word	0x20001898
 8000e94:	20000008 	.word	0x20000008
 8000e98:	20001ae4 	.word	0x20001ae4
 8000e9c:	200008d8 	.word	0x200008d8
 8000ea0:	200017bc 	.word	0x200017bc

08000ea4 <move_rb>:

void move_rb(int pwmval)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b084      	sub	sp, #16
 8000ea8:	af02      	add	r7, sp, #8
 8000eaa:	6078      	str	r0, [r7, #4]
	if(adc_value[5]>RFMinPos)
 8000eac:	4b15      	ldr	r3, [pc, #84]	; (8000f04 <move_rb+0x60>)
 8000eae:	695a      	ldr	r2, [r3, #20]
 8000eb0:	4b15      	ldr	r3, [pc, #84]	; (8000f08 <move_rb+0x64>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	429a      	cmp	r2, r3
 8000eb6:	d920      	bls.n	8000efa <move_rb+0x56>
	{
		osSemaphoreWait(BinSemHandle, osWaitForever);
 8000eb8:	4b14      	ldr	r3, [pc, #80]	; (8000f0c <move_rb+0x68>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	f005 fb2b 	bl	800651c <osSemaphoreWait>
		//isMoveB_LF = 1;
		rrw=1;
 8000ec6:	4b12      	ldr	r3, [pc, #72]	; (8000f10 <move_rb+0x6c>)
 8000ec8:	2201      	movs	r2, #1
 8000eca:	601a      	str	r2, [r3, #0]
		//scale the value from 0 to 100 => 0 to 2800
		pwmval = scale_val(pwmval,0,100, 0, 2800);
 8000ecc:	f44f 632f 	mov.w	r3, #2800	; 0xaf0
 8000ed0:	9300      	str	r3, [sp, #0]
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	2264      	movs	r2, #100	; 0x64
 8000ed6:	2100      	movs	r1, #0
 8000ed8:	6878      	ldr	r0, [r7, #4]
 8000eda:	f000 f8bb 	bl	8001054 <scale_val>
 8000ede:	6078      	str	r0, [r7, #4]
		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_3, pwmval);
 8000ee0:	4b0c      	ldr	r3, [pc, #48]	; (8000f14 <move_rb+0x70>)
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	687a      	ldr	r2, [r7, #4]
 8000ee6:	63da      	str	r2, [r3, #60]	; 0x3c
		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_4, 0);
 8000ee8:	4b0a      	ldr	r3, [pc, #40]	; (8000f14 <move_rb+0x70>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	2200      	movs	r2, #0
 8000eee:	641a      	str	r2, [r3, #64]	; 0x40
		osSemaphoreRelease(BinSemHandle);
 8000ef0:	4b06      	ldr	r3, [pc, #24]	; (8000f0c <move_rb+0x68>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	f005 fb5f 	bl	80065b8 <osSemaphoreRelease>

	}

}
 8000efa:	bf00      	nop
 8000efc:	3708      	adds	r7, #8
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bd80      	pop	{r7, pc}
 8000f02:	bf00      	nop
 8000f04:	20001898 	.word	0x20001898
 8000f08:	2000000c 	.word	0x2000000c
 8000f0c:	20001ae4 	.word	0x20001ae4
 8000f10:	200008dc 	.word	0x200008dc
 8000f14:	200017bc 	.word	0x200017bc

08000f18 <ir_led_on>:

void ir_led_on()
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8000f1c:	2201      	movs	r2, #1
 8000f1e:	2120      	movs	r1, #32
 8000f20:	4802      	ldr	r0, [pc, #8]	; (8000f2c <ir_led_on+0x14>)
 8000f22:	f003 f83d 	bl	8003fa0 <HAL_GPIO_WritePin>
}
 8000f26:	bf00      	nop
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	40010c00 	.word	0x40010c00

08000f30 <ir_led_off>:

void ir_led_off()
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8000f34:	2200      	movs	r2, #0
 8000f36:	2120      	movs	r1, #32
 8000f38:	4802      	ldr	r0, [pc, #8]	; (8000f44 <ir_led_off+0x14>)
 8000f3a:	f003 f831 	bl	8003fa0 <HAL_GPIO_WritePin>

}
 8000f3e:	bf00      	nop
 8000f40:	bd80      	pop	{r7, pc}
 8000f42:	bf00      	nop
 8000f44:	40010c00 	.word	0x40010c00

08000f48 <clear_rxBuffer>:

void clear_rxBuffer(void)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	b083      	sub	sp, #12
 8000f4c:	af00      	add	r7, sp, #0
	for (int i = 0; i < 6; ++i) // Using for loop we are initializing
 8000f4e:	2300      	movs	r3, #0
 8000f50:	607b      	str	r3, [r7, #4]
 8000f52:	e007      	b.n	8000f64 <clear_rxBuffer+0x1c>
	{
		UART1_rxBuffer[i] = 0;
 8000f54:	4a07      	ldr	r2, [pc, #28]	; (8000f74 <clear_rxBuffer+0x2c>)
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	4413      	add	r3, r2
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 6; ++i) // Using for loop we are initializing
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	3301      	adds	r3, #1
 8000f62:	607b      	str	r3, [r7, #4]
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	2b05      	cmp	r3, #5
 8000f68:	ddf4      	ble.n	8000f54 <clear_rxBuffer+0xc>
	}
}
 8000f6a:	bf00      	nop
 8000f6c:	370c      	adds	r7, #12
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bc80      	pop	{r7}
 8000f72:	4770      	bx	lr
 8000f74:	200008c8 	.word	0x200008c8

08000f78 <set_mux_fl>:

void set_mux_fl(value)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b082      	sub	sp, #8
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]


HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, value & 0b0001);
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	b2db      	uxtb	r3, r3
 8000f84:	f003 0301 	and.w	r3, r3, #1
 8000f88:	b2db      	uxtb	r3, r3
 8000f8a:	461a      	mov	r2, r3
 8000f8c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f90:	4813      	ldr	r0, [pc, #76]	; (8000fe0 <set_mux_fl+0x68>)
 8000f92:	f003 f805 	bl	8003fa0 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, value & 0b0010);
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	b2db      	uxtb	r3, r3
 8000f9a:	f003 0302 	and.w	r3, r3, #2
 8000f9e:	b2db      	uxtb	r3, r3
 8000fa0:	461a      	mov	r2, r3
 8000fa2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000fa6:	480e      	ldr	r0, [pc, #56]	; (8000fe0 <set_mux_fl+0x68>)
 8000fa8:	f002 fffa 	bl	8003fa0 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, value & 0b0100);
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	b2db      	uxtb	r3, r3
 8000fb0:	f003 0304 	and.w	r3, r3, #4
 8000fb4:	b2db      	uxtb	r3, r3
 8000fb6:	461a      	mov	r2, r3
 8000fb8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000fbc:	4808      	ldr	r0, [pc, #32]	; (8000fe0 <set_mux_fl+0x68>)
 8000fbe:	f002 ffef 	bl	8003fa0 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, value & 0b1000);
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	b2db      	uxtb	r3, r3
 8000fc6:	f003 0308 	and.w	r3, r3, #8
 8000fca:	b2db      	uxtb	r3, r3
 8000fcc:	461a      	mov	r2, r3
 8000fce:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000fd2:	4803      	ldr	r0, [pc, #12]	; (8000fe0 <set_mux_fl+0x68>)
 8000fd4:	f002 ffe4 	bl	8003fa0 <HAL_GPIO_WritePin>
}
 8000fd8:	bf00      	nop
 8000fda:	3708      	adds	r7, #8
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bd80      	pop	{r7, pc}
 8000fe0:	40010c00 	.word	0x40010c00

08000fe4 <set_mux_fr>:
void set_mux_fr(value)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b082      	sub	sp, #8
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, value & 0b0001);
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	b2db      	uxtb	r3, r3
 8000ff0:	f003 0301 	and.w	r3, r3, #1
 8000ff4:	b2db      	uxtb	r3, r3
 8000ff6:	461a      	mov	r2, r3
 8000ff8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ffc:	4813      	ldr	r0, [pc, #76]	; (800104c <set_mux_fr+0x68>)
 8000ffe:	f002 ffcf 	bl	8003fa0 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, value & 0b0010);
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	b2db      	uxtb	r3, r3
 8001006:	f003 0302 	and.w	r3, r3, #2
 800100a:	b2db      	uxtb	r3, r3
 800100c:	461a      	mov	r2, r3
 800100e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001012:	480e      	ldr	r0, [pc, #56]	; (800104c <set_mux_fr+0x68>)
 8001014:	f002 ffc4 	bl	8003fa0 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, value & 0b0100);
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	b2db      	uxtb	r3, r3
 800101c:	f003 0304 	and.w	r3, r3, #4
 8001020:	b2db      	uxtb	r3, r3
 8001022:	461a      	mov	r2, r3
 8001024:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001028:	4809      	ldr	r0, [pc, #36]	; (8001050 <set_mux_fr+0x6c>)
 800102a:	f002 ffb9 	bl	8003fa0 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, value & 0b1000);
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	b2db      	uxtb	r3, r3
 8001032:	f003 0308 	and.w	r3, r3, #8
 8001036:	b2db      	uxtb	r3, r3
 8001038:	461a      	mov	r2, r3
 800103a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800103e:	4804      	ldr	r0, [pc, #16]	; (8001050 <set_mux_fr+0x6c>)
 8001040:	f002 ffae 	bl	8003fa0 <HAL_GPIO_WritePin>
}
 8001044:	bf00      	nop
 8001046:	3708      	adds	r7, #8
 8001048:	46bd      	mov	sp, r7
 800104a:	bd80      	pop	{r7, pc}
 800104c:	40010c00 	.word	0x40010c00
 8001050:	40010800 	.word	0x40010800

08001054 <scale_val>:

int scale_val(int inval, int inmin, int inmax, int outmin, int outmax)
{
 8001054:	b5b0      	push	{r4, r5, r7, lr}
 8001056:	b086      	sub	sp, #24
 8001058:	af00      	add	r7, sp, #0
 800105a:	60f8      	str	r0, [r7, #12]
 800105c:	60b9      	str	r1, [r7, #8]
 800105e:	607a      	str	r2, [r7, #4]
 8001060:	603b      	str	r3, [r7, #0]
	if (inval>=inmax)
 8001062:	68fa      	ldr	r2, [r7, #12]
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	429a      	cmp	r2, r3
 8001068:	db02      	blt.n	8001070 <scale_val+0x1c>
	{
		inval = inmax;
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	60fb      	str	r3, [r7, #12]
 800106e:	e005      	b.n	800107c <scale_val+0x28>
	}
	else if(inval<=inmin)
 8001070:	68fa      	ldr	r2, [r7, #12]
 8001072:	68bb      	ldr	r3, [r7, #8]
 8001074:	429a      	cmp	r2, r3
 8001076:	dc01      	bgt.n	800107c <scale_val+0x28>
	{
		inval =inmin;
 8001078:	68bb      	ldr	r3, [r7, #8]
 800107a:	60fb      	str	r3, [r7, #12]
	}

	double slope = 1.0 * (outmax - outmin) / (inmax - inmin);
 800107c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800107e:	683b      	ldr	r3, [r7, #0]
 8001080:	1ad3      	subs	r3, r2, r3
 8001082:	4618      	mov	r0, r3
 8001084:	f7ff f9be 	bl	8000404 <__aeabi_i2d>
 8001088:	4604      	mov	r4, r0
 800108a:	460d      	mov	r5, r1
 800108c:	687a      	ldr	r2, [r7, #4]
 800108e:	68bb      	ldr	r3, [r7, #8]
 8001090:	1ad3      	subs	r3, r2, r3
 8001092:	4618      	mov	r0, r3
 8001094:	f7ff f9b6 	bl	8000404 <__aeabi_i2d>
 8001098:	4602      	mov	r2, r0
 800109a:	460b      	mov	r3, r1
 800109c:	4620      	mov	r0, r4
 800109e:	4629      	mov	r1, r5
 80010a0:	f7ff fb44 	bl	800072c <__aeabi_ddiv>
 80010a4:	4603      	mov	r3, r0
 80010a6:	460c      	mov	r4, r1
 80010a8:	e9c7 3404 	strd	r3, r4, [r7, #16]
	return outmin + slope * (inval - inmin);
 80010ac:	6838      	ldr	r0, [r7, #0]
 80010ae:	f7ff f9a9 	bl	8000404 <__aeabi_i2d>
 80010b2:	4604      	mov	r4, r0
 80010b4:	460d      	mov	r5, r1
 80010b6:	68fa      	ldr	r2, [r7, #12]
 80010b8:	68bb      	ldr	r3, [r7, #8]
 80010ba:	1ad3      	subs	r3, r2, r3
 80010bc:	4618      	mov	r0, r3
 80010be:	f7ff f9a1 	bl	8000404 <__aeabi_i2d>
 80010c2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80010c6:	f7ff fa07 	bl	80004d8 <__aeabi_dmul>
 80010ca:	4602      	mov	r2, r0
 80010cc:	460b      	mov	r3, r1
 80010ce:	4620      	mov	r0, r4
 80010d0:	4629      	mov	r1, r5
 80010d2:	f7ff f84b 	bl	800016c <__adddf3>
 80010d6:	4603      	mov	r3, r0
 80010d8:	460c      	mov	r4, r1
 80010da:	4618      	mov	r0, r3
 80010dc:	4621      	mov	r1, r4
 80010de:	f7ff fc0d 	bl	80008fc <__aeabi_d2iz>
 80010e2:	4603      	mov	r3, r0
}
 80010e4:	4618      	mov	r0, r3
 80010e6:	3718      	adds	r7, #24
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bdb0      	pop	{r4, r5, r7, pc}

080010ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010ec:	b5b0      	push	{r4, r5, r7, lr}
 80010ee:	b09a      	sub	sp, #104	; 0x68
 80010f0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010f2:	f001 fe65 	bl	8002dc0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010f6:	f000 f8ed 	bl	80012d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010fa:	f000 fbf5 	bl	80018e8 <MX_GPIO_Init>
  MX_DMA_Init();
 80010fe:	f000 fbbd 	bl	800187c <MX_DMA_Init>
  MX_USART1_UART_Init();
 8001102:	f000 fb91 	bl	8001828 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8001106:	f000 f941 	bl	800138c <MX_ADC1_Init>
  MX_TIM2_Init();
 800110a:	f000 fa77 	bl	80015fc <MX_TIM2_Init>
  MX_TIM4_Init();
 800110e:	f000 faf3 	bl	80016f8 <MX_TIM4_Init>
  MX_TIM1_Init();
 8001112:	f000 f9d3 	bl	80014bc <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  //start ADC conversations
  HAL_ADC_Start_DMA(&hadc1, adc_value, 7);
 8001116:	2207      	movs	r2, #7
 8001118:	495c      	ldr	r1, [pc, #368]	; (800128c <main+0x1a0>)
 800111a:	485d      	ldr	r0, [pc, #372]	; (8001290 <main+0x1a4>)
 800111c:	f001 ff7c 	bl	8003018 <HAL_ADC_Start_DMA>
  // Start UART interrupts
  /* When UART gets 5 bytes, it calls the function
   * HAL_UART_RxCpltCallback(
   *
   */
  HAL_UART_Receive_IT(&huart1, UART1_rxBuffer, 5);
 8001120:	2205      	movs	r2, #5
 8001122:	495c      	ldr	r1, [pc, #368]	; (8001294 <main+0x1a8>)
 8001124:	485c      	ldr	r0, [pc, #368]	; (8001298 <main+0x1ac>)
 8001126:	f004 fd65 	bl	8005bf4 <HAL_UART_Receive_IT>
   *		TIM4->CCR1 = pwm_value;
   *		or
   *		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_1, pwm_value);
   *
   */
  HAL_TIM_Base_Start(&htim4);
 800112a:	485c      	ldr	r0, [pc, #368]	; (800129c <main+0x1b0>)
 800112c:	f003 fca2 	bl	8004a74 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim1);
 8001130:	485b      	ldr	r0, [pc, #364]	; (80012a0 <main+0x1b4>)
 8001132:	f003 fc9f 	bl	8004a74 <HAL_TIM_Base_Start>

  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_1);
 8001136:	2100      	movs	r1, #0
 8001138:	4858      	ldr	r0, [pc, #352]	; (800129c <main+0x1b0>)
 800113a:	f003 fd8f 	bl	8004c5c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_2);
 800113e:	2104      	movs	r1, #4
 8001140:	4856      	ldr	r0, [pc, #344]	; (800129c <main+0x1b0>)
 8001142:	f003 fd8b 	bl	8004c5c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_3);
 8001146:	2108      	movs	r1, #8
 8001148:	4854      	ldr	r0, [pc, #336]	; (800129c <main+0x1b0>)
 800114a:	f003 fd87 	bl	8004c5c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_4);
 800114e:	210c      	movs	r1, #12
 8001150:	4852      	ldr	r0, [pc, #328]	; (800129c <main+0x1b0>)
 8001152:	f003 fd83 	bl	8004c5c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 8001156:	2100      	movs	r1, #0
 8001158:	4851      	ldr	r0, [pc, #324]	; (80012a0 <main+0x1b4>)
 800115a:	f003 fd7f 	bl	8004c5c <HAL_TIM_PWM_Start>


  	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_1, 0);
 800115e:	4b4f      	ldr	r3, [pc, #316]	; (800129c <main+0x1b0>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	2200      	movs	r2, #0
 8001164:	635a      	str	r2, [r3, #52]	; 0x34
  	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_2, 0);
 8001166:	4b4d      	ldr	r3, [pc, #308]	; (800129c <main+0x1b0>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	2200      	movs	r2, #0
 800116c:	639a      	str	r2, [r3, #56]	; 0x38
  	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_3, 0);
 800116e:	4b4b      	ldr	r3, [pc, #300]	; (800129c <main+0x1b0>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	2200      	movs	r2, #0
 8001174:	63da      	str	r2, [r3, #60]	; 0x3c
  	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_4, 0);
 8001176:	4b49      	ldr	r3, [pc, #292]	; (800129c <main+0x1b0>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	2200      	movs	r2, #0
 800117c:	641a      	str	r2, [r3, #64]	; 0x40
  	__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, 0);
 800117e:	4b48      	ldr	r3, [pc, #288]	; (80012a0 <main+0x1b4>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	2200      	movs	r2, #0
 8001184:	635a      	str	r2, [r3, #52]	; 0x34
  // = {'\0'};
  long X = 0;
 8001186:	2300      	movs	r3, #0
 8001188:	667b      	str	r3, [r7, #100]	; 0x64

  int temp;

  struct led_channel_info led_channels[WS2812_NUM_CHANNELS];

      int ch, animation_state = 0;
 800118a:	2300      	movs	r3, #0
 800118c:	663b      	str	r3, [r7, #96]	; 0x60
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 800118e:	b662      	cpsie	i

      __enable_irq();
      HAL_Delay(200);
 8001190:	20c8      	movs	r0, #200	; 0xc8
 8001192:	f001 fe47 	bl	8002e24 <HAL_Delay>

      //INITIALIZE NEOPIXELS
      //channel 0
      led_channels[0].framebuffer = channel_framebuffers[0];
 8001196:	4b43      	ldr	r3, [pc, #268]	; (80012a4 <main+0x1b8>)
 8001198:	653b      	str	r3, [r7, #80]	; 0x50
      led_channels[0].length = FRAMEBUFFER_SIZE * sizeof(struct pixel);
 800119a:	2348      	movs	r3, #72	; 0x48
 800119c:	657b      	str	r3, [r7, #84]	; 0x54

      //channel1
      led_channels[1].framebuffer = channel_framebuffers[1];
 800119e:	4b42      	ldr	r3, [pc, #264]	; (80012a8 <main+0x1bc>)
 80011a0:	65bb      	str	r3, [r7, #88]	; 0x58
      led_channels[1].length = FRAMEBUFFER2_SIZE * sizeof(struct pixel);
 80011a2:	2339      	movs	r3, #57	; 0x39
 80011a4:	65fb      	str	r3, [r7, #92]	; 0x5c

      HAL_Delay(200);
 80011a6:	20c8      	movs	r0, #200	; 0xc8
 80011a8:	f001 fe3c 	bl	8002e24 <HAL_Delay>
      ws2812_init();
 80011ac:	f001 fdbc 	bl	8002d28 <ws2812_init>
      HAL_Delay(200);
 80011b0:	20c8      	movs	r0, #200	; 0xc8
 80011b2:	f001 fe37 	bl	8002e24 <HAL_Delay>
      // SETUP LED COLORS
      lightupLED(channel_framebuffers[0]);
 80011b6:	483b      	ldr	r0, [pc, #236]	; (80012a4 <main+0x1b8>)
 80011b8:	f7ff fbfa 	bl	80009b0 <lightupLED>
      lightupLED2(channel_framebuffers[1]);
 80011bc:	483a      	ldr	r0, [pc, #232]	; (80012a8 <main+0x1bc>)
 80011be:	f7ff fc84 	bl	8000aca <lightupLED2>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011c2:	b672      	cpsid	i

   	  __disable_irq();
   	  ws2812_refresh(led_channels, GPIOB);
 80011c4:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80011c8:	4938      	ldr	r1, [pc, #224]	; (80012ac <main+0x1c0>)
 80011ca:	4618      	mov	r0, r3
 80011cc:	f001 fc52 	bl	8002a74 <ws2812_refresh>
  __ASM volatile ("cpsie i" : : : "memory");
 80011d0:	b662      	cpsie	i
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of BinSem */
  osSemaphoreDef(BinSem);
 80011d2:	2300      	movs	r3, #0
 80011d4:	64bb      	str	r3, [r7, #72]	; 0x48
 80011d6:	2300      	movs	r3, #0
 80011d8:	64fb      	str	r3, [r7, #76]	; 0x4c
  BinSemHandle = osSemaphoreCreate(osSemaphore(BinSem), 1);
 80011da:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80011de:	2101      	movs	r1, #1
 80011e0:	4618      	mov	r0, r3
 80011e2:	f005 f967 	bl	80064b4 <osSemaphoreCreate>
 80011e6:	4602      	mov	r2, r0
 80011e8:	4b31      	ldr	r3, [pc, #196]	; (80012b0 <main+0x1c4>)
 80011ea:	601a      	str	r2, [r3, #0]
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* definition and creation of pidTimer */
  osTimerDef(pidTimer, pid_timer);
 80011ec:	4b31      	ldr	r3, [pc, #196]	; (80012b4 <main+0x1c8>)
 80011ee:	643b      	str	r3, [r7, #64]	; 0x40
 80011f0:	2300      	movs	r3, #0
 80011f2:	647b      	str	r3, [r7, #68]	; 0x44
  pidTimerHandle = osTimerCreate(osTimer(pidTimer), osTimerPeriodic, NULL);
 80011f4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80011f8:	2200      	movs	r2, #0
 80011fa:	2101      	movs	r1, #1
 80011fc:	4618      	mov	r0, r3
 80011fe:	f005 f8df 	bl	80063c0 <osTimerCreate>
 8001202:	4602      	mov	r2, r0
 8001204:	4b2c      	ldr	r3, [pc, #176]	; (80012b8 <main+0x1cc>)
 8001206:	601a      	str	r2, [r3, #0]

  /* definition and creation of statusUpdate */
  osTimerDef(statusUpdate, status_update_timer);
 8001208:	4b2c      	ldr	r3, [pc, #176]	; (80012bc <main+0x1d0>)
 800120a:	63bb      	str	r3, [r7, #56]	; 0x38
 800120c:	2300      	movs	r3, #0
 800120e:	63fb      	str	r3, [r7, #60]	; 0x3c
  statusUpdateHandle = osTimerCreate(osTimer(statusUpdate), osTimerPeriodic, NULL);
 8001210:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001214:	2200      	movs	r2, #0
 8001216:	2101      	movs	r1, #1
 8001218:	4618      	mov	r0, r3
 800121a:	f005 f8d1 	bl	80063c0 <osTimerCreate>
 800121e:	4602      	mov	r2, r0
 8001220:	4b27      	ldr	r3, [pc, #156]	; (80012c0 <main+0x1d4>)
 8001222:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_TIMERS */
  /* start timers, add new ones, ... */
  // PID timer runs at 100hz
  osTimerStart(pidTimerHandle, 10);
 8001224:	4b24      	ldr	r3, [pc, #144]	; (80012b8 <main+0x1cc>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	210a      	movs	r1, #10
 800122a:	4618      	mov	r0, r3
 800122c:	f005 f8fc 	bl	8006428 <osTimerStart>
  //status update timer runs at 100 hz
  osTimerStart(statusUpdateHandle, 10);
 8001230:	4b23      	ldr	r3, [pc, #140]	; (80012c0 <main+0x1d4>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	210a      	movs	r1, #10
 8001236:	4618      	mov	r0, r3
 8001238:	f005 f8f6 	bl	8006428 <osTimerStart>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of adcreader */
  osThreadDef(adcreader, adc_reader_task, osPriorityNormal, 0, 128);
 800123c:	4b21      	ldr	r3, [pc, #132]	; (80012c4 <main+0x1d8>)
 800123e:	f107 041c 	add.w	r4, r7, #28
 8001242:	461d      	mov	r5, r3
 8001244:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001246:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001248:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800124c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  adcreaderHandle = osThreadCreate(osThread(adcreader), NULL);
 8001250:	f107 031c 	add.w	r3, r7, #28
 8001254:	2100      	movs	r1, #0
 8001256:	4618      	mov	r0, r3
 8001258:	f005 f851 	bl	80062fe <osThreadCreate>
 800125c:	4602      	mov	r2, r0
 800125e:	4b1a      	ldr	r3, [pc, #104]	; (80012c8 <main+0x1dc>)
 8001260:	601a      	str	r2, [r3, #0]

  /* definition and creation of serialreader */
  osThreadDef(serialreader, serial_reader_task, osPriorityHigh, 0, 128);
 8001262:	4b1a      	ldr	r3, [pc, #104]	; (80012cc <main+0x1e0>)
 8001264:	463c      	mov	r4, r7
 8001266:	461d      	mov	r5, r3
 8001268:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800126a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800126c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001270:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  serialreaderHandle = osThreadCreate(osThread(serialreader), NULL);
 8001274:	463b      	mov	r3, r7
 8001276:	2100      	movs	r1, #0
 8001278:	4618      	mov	r0, r3
 800127a:	f005 f840 	bl	80062fe <osThreadCreate>
 800127e:	4602      	mov	r2, r0
 8001280:	4b13      	ldr	r3, [pc, #76]	; (80012d0 <main+0x1e4>)
 8001282:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8001284:	f005 f834 	bl	80062f0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001288:	e7fe      	b.n	8001288 <main+0x19c>
 800128a:	bf00      	nop
 800128c:	20001898 	.word	0x20001898
 8001290:	200018dc 	.word	0x200018dc
 8001294:	200008c8 	.word	0x200008c8
 8001298:	20001914 	.word	0x20001914
 800129c:	200017bc 	.word	0x200017bc
 80012a0:	200019bc 	.word	0x200019bc
 80012a4:	20001a54 	.word	0x20001a54
 80012a8:	20001a9c 	.word	0x20001a9c
 80012ac:	40010c00 	.word	0x40010c00
 80012b0:	20001ae4 	.word	0x20001ae4
 80012b4:	08001d11 	.word	0x08001d11
 80012b8:	2000190c 	.word	0x2000190c
 80012bc:	08001f59 	.word	0x08001f59
 80012c0:	20001910 	.word	0x20001910
 80012c4:	08009edc 	.word	0x08009edc
 80012c8:	20001894 	.word	0x20001894
 80012cc:	08009f08 	.word	0x08009f08
 80012d0:	2000184c 	.word	0x2000184c

080012d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b094      	sub	sp, #80	; 0x50
 80012d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012da:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012de:	2228      	movs	r2, #40	; 0x28
 80012e0:	2100      	movs	r1, #0
 80012e2:	4618      	mov	r0, r3
 80012e4:	f008 f923 	bl	800952e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012e8:	f107 0314 	add.w	r3, r7, #20
 80012ec:	2200      	movs	r2, #0
 80012ee:	601a      	str	r2, [r3, #0]
 80012f0:	605a      	str	r2, [r3, #4]
 80012f2:	609a      	str	r2, [r3, #8]
 80012f4:	60da      	str	r2, [r3, #12]
 80012f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012f8:	1d3b      	adds	r3, r7, #4
 80012fa:	2200      	movs	r2, #0
 80012fc:	601a      	str	r2, [r3, #0]
 80012fe:	605a      	str	r2, [r3, #4]
 8001300:	609a      	str	r2, [r3, #8]
 8001302:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001304:	2301      	movs	r3, #1
 8001306:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001308:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800130c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800130e:	2300      	movs	r3, #0
 8001310:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001312:	2301      	movs	r3, #1
 8001314:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001316:	2302      	movs	r3, #2
 8001318:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800131a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800131e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL7;
 8001320:	f44f 13a0 	mov.w	r3, #1310720	; 0x140000
 8001324:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001326:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800132a:	4618      	mov	r0, r3
 800132c:	f002 fe50 	bl	8003fd0 <HAL_RCC_OscConfig>
 8001330:	4603      	mov	r3, r0
 8001332:	2b00      	cmp	r3, #0
 8001334:	d001      	beq.n	800133a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001336:	f000 feb1 	bl	800209c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800133a:	230f      	movs	r3, #15
 800133c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800133e:	2302      	movs	r3, #2
 8001340:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001342:	2300      	movs	r3, #0
 8001344:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001346:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800134a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800134c:	2300      	movs	r3, #0
 800134e:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001350:	f107 0314 	add.w	r3, r7, #20
 8001354:	2102      	movs	r1, #2
 8001356:	4618      	mov	r0, r3
 8001358:	f003 f8ba 	bl	80044d0 <HAL_RCC_ClockConfig>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d001      	beq.n	8001366 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001362:	f000 fe9b 	bl	800209c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001366:	2302      	movs	r3, #2
 8001368:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 800136a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800136e:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001370:	1d3b      	adds	r3, r7, #4
 8001372:	4618      	mov	r0, r3
 8001374:	f003 fa78 	bl	8004868 <HAL_RCCEx_PeriphCLKConfig>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d001      	beq.n	8001382 <SystemClock_Config+0xae>
  {
    Error_Handler();
 800137e:	f000 fe8d 	bl	800209c <Error_Handler>
  }
}
 8001382:	bf00      	nop
 8001384:	3750      	adds	r7, #80	; 0x50
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}
	...

0800138c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b084      	sub	sp, #16
 8001390:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001392:	1d3b      	adds	r3, r7, #4
 8001394:	2200      	movs	r2, #0
 8001396:	601a      	str	r2, [r3, #0]
 8001398:	605a      	str	r2, [r3, #4]
 800139a:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 800139c:	4b45      	ldr	r3, [pc, #276]	; (80014b4 <MX_ADC1_Init+0x128>)
 800139e:	4a46      	ldr	r2, [pc, #280]	; (80014b8 <MX_ADC1_Init+0x12c>)
 80013a0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80013a2:	4b44      	ldr	r3, [pc, #272]	; (80014b4 <MX_ADC1_Init+0x128>)
 80013a4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80013a8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80013aa:	4b42      	ldr	r3, [pc, #264]	; (80014b4 <MX_ADC1_Init+0x128>)
 80013ac:	2201      	movs	r2, #1
 80013ae:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80013b0:	4b40      	ldr	r3, [pc, #256]	; (80014b4 <MX_ADC1_Init+0x128>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80013b6:	4b3f      	ldr	r3, [pc, #252]	; (80014b4 <MX_ADC1_Init+0x128>)
 80013b8:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80013bc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80013be:	4b3d      	ldr	r3, [pc, #244]	; (80014b4 <MX_ADC1_Init+0x128>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 7;
 80013c4:	4b3b      	ldr	r3, [pc, #236]	; (80014b4 <MX_ADC1_Init+0x128>)
 80013c6:	2207      	movs	r2, #7
 80013c8:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80013ca:	483a      	ldr	r0, [pc, #232]	; (80014b4 <MX_ADC1_Init+0x128>)
 80013cc:	f001 fd4c 	bl	8002e68 <HAL_ADC_Init>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d001      	beq.n	80013da <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 80013d6:	f000 fe61 	bl	800209c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80013da:	2300      	movs	r3, #0
 80013dc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80013de:	2301      	movs	r3, #1
 80013e0:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_41CYCLES_5;
 80013e2:	2304      	movs	r3, #4
 80013e4:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013e6:	1d3b      	adds	r3, r7, #4
 80013e8:	4619      	mov	r1, r3
 80013ea:	4832      	ldr	r0, [pc, #200]	; (80014b4 <MX_ADC1_Init+0x128>)
 80013ec:	f001 ff0e 	bl	800320c <HAL_ADC_ConfigChannel>
 80013f0:	4603      	mov	r3, r0
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d001      	beq.n	80013fa <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80013f6:	f000 fe51 	bl	800209c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80013fa:	2301      	movs	r3, #1
 80013fc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80013fe:	2302      	movs	r3, #2
 8001400:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001402:	1d3b      	adds	r3, r7, #4
 8001404:	4619      	mov	r1, r3
 8001406:	482b      	ldr	r0, [pc, #172]	; (80014b4 <MX_ADC1_Init+0x128>)
 8001408:	f001 ff00 	bl	800320c <HAL_ADC_ConfigChannel>
 800140c:	4603      	mov	r3, r0
 800140e:	2b00      	cmp	r3, #0
 8001410:	d001      	beq.n	8001416 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8001412:	f000 fe43 	bl	800209c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001416:	2302      	movs	r3, #2
 8001418:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800141a:	2303      	movs	r3, #3
 800141c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 800141e:	2305      	movs	r3, #5
 8001420:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001422:	1d3b      	adds	r3, r7, #4
 8001424:	4619      	mov	r1, r3
 8001426:	4823      	ldr	r0, [pc, #140]	; (80014b4 <MX_ADC1_Init+0x128>)
 8001428:	f001 fef0 	bl	800320c <HAL_ADC_ConfigChannel>
 800142c:	4603      	mov	r3, r0
 800142e:	2b00      	cmp	r3, #0
 8001430:	d001      	beq.n	8001436 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8001432:	f000 fe33 	bl	800209c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001436:	2303      	movs	r3, #3
 8001438:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800143a:	2304      	movs	r3, #4
 800143c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_41CYCLES_5;
 800143e:	2304      	movs	r3, #4
 8001440:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001442:	1d3b      	adds	r3, r7, #4
 8001444:	4619      	mov	r1, r3
 8001446:	481b      	ldr	r0, [pc, #108]	; (80014b4 <MX_ADC1_Init+0x128>)
 8001448:	f001 fee0 	bl	800320c <HAL_ADC_ConfigChannel>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d001      	beq.n	8001456 <MX_ADC1_Init+0xca>
  {
    Error_Handler();
 8001452:	f000 fe23 	bl	800209c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001456:	2304      	movs	r3, #4
 8001458:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 800145a:	2305      	movs	r3, #5
 800145c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800145e:	1d3b      	adds	r3, r7, #4
 8001460:	4619      	mov	r1, r3
 8001462:	4814      	ldr	r0, [pc, #80]	; (80014b4 <MX_ADC1_Init+0x128>)
 8001464:	f001 fed2 	bl	800320c <HAL_ADC_ConfigChannel>
 8001468:	4603      	mov	r3, r0
 800146a:	2b00      	cmp	r3, #0
 800146c:	d001      	beq.n	8001472 <MX_ADC1_Init+0xe6>
  {
    Error_Handler();
 800146e:	f000 fe15 	bl	800209c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8001472:	2307      	movs	r3, #7
 8001474:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8001476:	2306      	movs	r3, #6
 8001478:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800147a:	1d3b      	adds	r3, r7, #4
 800147c:	4619      	mov	r1, r3
 800147e:	480d      	ldr	r0, [pc, #52]	; (80014b4 <MX_ADC1_Init+0x128>)
 8001480:	f001 fec4 	bl	800320c <HAL_ADC_ConfigChannel>
 8001484:	4603      	mov	r3, r0
 8001486:	2b00      	cmp	r3, #0
 8001488:	d001      	beq.n	800148e <MX_ADC1_Init+0x102>
  {
    Error_Handler();
 800148a:	f000 fe07 	bl	800209c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800148e:	2306      	movs	r3, #6
 8001490:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8001492:	2307      	movs	r3, #7
 8001494:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001496:	1d3b      	adds	r3, r7, #4
 8001498:	4619      	mov	r1, r3
 800149a:	4806      	ldr	r0, [pc, #24]	; (80014b4 <MX_ADC1_Init+0x128>)
 800149c:	f001 feb6 	bl	800320c <HAL_ADC_ConfigChannel>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d001      	beq.n	80014aa <MX_ADC1_Init+0x11e>
  {
    Error_Handler();
 80014a6:	f000 fdf9 	bl	800209c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80014aa:	bf00      	nop
 80014ac:	3710      	adds	r7, #16
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	200018dc 	.word	0x200018dc
 80014b8:	40012400 	.word	0x40012400

080014bc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b096      	sub	sp, #88	; 0x58
 80014c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014c2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80014c6:	2200      	movs	r2, #0
 80014c8:	601a      	str	r2, [r3, #0]
 80014ca:	605a      	str	r2, [r3, #4]
 80014cc:	609a      	str	r2, [r3, #8]
 80014ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014d0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80014d4:	2200      	movs	r2, #0
 80014d6:	601a      	str	r2, [r3, #0]
 80014d8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014de:	2200      	movs	r2, #0
 80014e0:	601a      	str	r2, [r3, #0]
 80014e2:	605a      	str	r2, [r3, #4]
 80014e4:	609a      	str	r2, [r3, #8]
 80014e6:	60da      	str	r2, [r3, #12]
 80014e8:	611a      	str	r2, [r3, #16]
 80014ea:	615a      	str	r2, [r3, #20]
 80014ec:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80014ee:	1d3b      	adds	r3, r7, #4
 80014f0:	2220      	movs	r2, #32
 80014f2:	2100      	movs	r1, #0
 80014f4:	4618      	mov	r0, r3
 80014f6:	f008 f81a 	bl	800952e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80014fa:	4b3e      	ldr	r3, [pc, #248]	; (80015f4 <MX_TIM1_Init+0x138>)
 80014fc:	4a3e      	ldr	r2, [pc, #248]	; (80015f8 <MX_TIM1_Init+0x13c>)
 80014fe:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001500:	4b3c      	ldr	r3, [pc, #240]	; (80015f4 <MX_TIM1_Init+0x138>)
 8001502:	2200      	movs	r2, #0
 8001504:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001506:	4b3b      	ldr	r3, [pc, #236]	; (80015f4 <MX_TIM1_Init+0x138>)
 8001508:	2200      	movs	r2, #0
 800150a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2799;
 800150c:	4b39      	ldr	r3, [pc, #228]	; (80015f4 <MX_TIM1_Init+0x138>)
 800150e:	f640 22ef 	movw	r2, #2799	; 0xaef
 8001512:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001514:	4b37      	ldr	r3, [pc, #220]	; (80015f4 <MX_TIM1_Init+0x138>)
 8001516:	2200      	movs	r2, #0
 8001518:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800151a:	4b36      	ldr	r3, [pc, #216]	; (80015f4 <MX_TIM1_Init+0x138>)
 800151c:	2200      	movs	r2, #0
 800151e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001520:	4b34      	ldr	r3, [pc, #208]	; (80015f4 <MX_TIM1_Init+0x138>)
 8001522:	2200      	movs	r2, #0
 8001524:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001526:	4833      	ldr	r0, [pc, #204]	; (80015f4 <MX_TIM1_Init+0x138>)
 8001528:	f003 fa54 	bl	80049d4 <HAL_TIM_Base_Init>
 800152c:	4603      	mov	r3, r0
 800152e:	2b00      	cmp	r3, #0
 8001530:	d001      	beq.n	8001536 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001532:	f000 fdb3 	bl	800209c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001536:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800153a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800153c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001540:	4619      	mov	r1, r3
 8001542:	482c      	ldr	r0, [pc, #176]	; (80015f4 <MX_TIM1_Init+0x138>)
 8001544:	f003 fdf2 	bl	800512c <HAL_TIM_ConfigClockSource>
 8001548:	4603      	mov	r3, r0
 800154a:	2b00      	cmp	r3, #0
 800154c:	d001      	beq.n	8001552 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800154e:	f000 fda5 	bl	800209c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001552:	4828      	ldr	r0, [pc, #160]	; (80015f4 <MX_TIM1_Init+0x138>)
 8001554:	f003 fb2a 	bl	8004bac <HAL_TIM_PWM_Init>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d001      	beq.n	8001562 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800155e:	f000 fd9d 	bl	800209c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001562:	2300      	movs	r3, #0
 8001564:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001566:	2300      	movs	r3, #0
 8001568:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800156a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800156e:	4619      	mov	r1, r3
 8001570:	4820      	ldr	r0, [pc, #128]	; (80015f4 <MX_TIM1_Init+0x138>)
 8001572:	f004 f95b 	bl	800582c <HAL_TIMEx_MasterConfigSynchronization>
 8001576:	4603      	mov	r3, r0
 8001578:	2b00      	cmp	r3, #0
 800157a:	d001      	beq.n	8001580 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 800157c:	f000 fd8e 	bl	800209c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001580:	2360      	movs	r3, #96	; 0x60
 8001582:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001584:	2300      	movs	r3, #0
 8001586:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001588:	2300      	movs	r3, #0
 800158a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800158c:	2300      	movs	r3, #0
 800158e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001590:	2300      	movs	r3, #0
 8001592:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001594:	2300      	movs	r3, #0
 8001596:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001598:	2300      	movs	r3, #0
 800159a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800159c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015a0:	2200      	movs	r2, #0
 80015a2:	4619      	mov	r1, r3
 80015a4:	4813      	ldr	r0, [pc, #76]	; (80015f4 <MX_TIM1_Init+0x138>)
 80015a6:	f003 fd03 	bl	8004fb0 <HAL_TIM_PWM_ConfigChannel>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d001      	beq.n	80015b4 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80015b0:	f000 fd74 	bl	800209c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80015b4:	2300      	movs	r3, #0
 80015b6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80015b8:	2300      	movs	r3, #0
 80015ba:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80015bc:	2300      	movs	r3, #0
 80015be:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80015c0:	2300      	movs	r3, #0
 80015c2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80015c4:	2300      	movs	r3, #0
 80015c6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80015c8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80015cc:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80015ce:	2300      	movs	r3, #0
 80015d0:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80015d2:	1d3b      	adds	r3, r7, #4
 80015d4:	4619      	mov	r1, r3
 80015d6:	4807      	ldr	r0, [pc, #28]	; (80015f4 <MX_TIM1_Init+0x138>)
 80015d8:	f004 f986 	bl	80058e8 <HAL_TIMEx_ConfigBreakDeadTime>
 80015dc:	4603      	mov	r3, r0
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d001      	beq.n	80015e6 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 80015e2:	f000 fd5b 	bl	800209c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80015e6:	4803      	ldr	r0, [pc, #12]	; (80015f4 <MX_TIM1_Init+0x138>)
 80015e8:	f000 fed0 	bl	800238c <HAL_TIM_MspPostInit>

}
 80015ec:	bf00      	nop
 80015ee:	3758      	adds	r7, #88	; 0x58
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	200019bc 	.word	0x200019bc
 80015f8:	40012c00 	.word	0x40012c00

080015fc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b08e      	sub	sp, #56	; 0x38
 8001600:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001602:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001606:	2200      	movs	r2, #0
 8001608:	601a      	str	r2, [r3, #0]
 800160a:	605a      	str	r2, [r3, #4]
 800160c:	609a      	str	r2, [r3, #8]
 800160e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001610:	f107 0320 	add.w	r3, r7, #32
 8001614:	2200      	movs	r2, #0
 8001616:	601a      	str	r2, [r3, #0]
 8001618:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800161a:	1d3b      	adds	r3, r7, #4
 800161c:	2200      	movs	r2, #0
 800161e:	601a      	str	r2, [r3, #0]
 8001620:	605a      	str	r2, [r3, #4]
 8001622:	609a      	str	r2, [r3, #8]
 8001624:	60da      	str	r2, [r3, #12]
 8001626:	611a      	str	r2, [r3, #16]
 8001628:	615a      	str	r2, [r3, #20]
 800162a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800162c:	4b31      	ldr	r3, [pc, #196]	; (80016f4 <MX_TIM2_Init+0xf8>)
 800162e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001632:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001634:	4b2f      	ldr	r3, [pc, #188]	; (80016f4 <MX_TIM2_Init+0xf8>)
 8001636:	2200      	movs	r2, #0
 8001638:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800163a:	4b2e      	ldr	r3, [pc, #184]	; (80016f4 <MX_TIM2_Init+0xf8>)
 800163c:	2200      	movs	r2, #0
 800163e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001640:	4b2c      	ldr	r3, [pc, #176]	; (80016f4 <MX_TIM2_Init+0xf8>)
 8001642:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001646:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001648:	4b2a      	ldr	r3, [pc, #168]	; (80016f4 <MX_TIM2_Init+0xf8>)
 800164a:	2200      	movs	r2, #0
 800164c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800164e:	4b29      	ldr	r3, [pc, #164]	; (80016f4 <MX_TIM2_Init+0xf8>)
 8001650:	2200      	movs	r2, #0
 8001652:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001654:	4827      	ldr	r0, [pc, #156]	; (80016f4 <MX_TIM2_Init+0xf8>)
 8001656:	f003 f9bd 	bl	80049d4 <HAL_TIM_Base_Init>
 800165a:	4603      	mov	r3, r0
 800165c:	2b00      	cmp	r3, #0
 800165e:	d001      	beq.n	8001664 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001660:	f000 fd1c 	bl	800209c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001664:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001668:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800166a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800166e:	4619      	mov	r1, r3
 8001670:	4820      	ldr	r0, [pc, #128]	; (80016f4 <MX_TIM2_Init+0xf8>)
 8001672:	f003 fd5b 	bl	800512c <HAL_TIM_ConfigClockSource>
 8001676:	4603      	mov	r3, r0
 8001678:	2b00      	cmp	r3, #0
 800167a:	d001      	beq.n	8001680 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800167c:	f000 fd0e 	bl	800209c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001680:	481c      	ldr	r0, [pc, #112]	; (80016f4 <MX_TIM2_Init+0xf8>)
 8001682:	f003 fa93 	bl	8004bac <HAL_TIM_PWM_Init>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	d001      	beq.n	8001690 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800168c:	f000 fd06 	bl	800209c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001690:	2300      	movs	r3, #0
 8001692:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001694:	2300      	movs	r3, #0
 8001696:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001698:	f107 0320 	add.w	r3, r7, #32
 800169c:	4619      	mov	r1, r3
 800169e:	4815      	ldr	r0, [pc, #84]	; (80016f4 <MX_TIM2_Init+0xf8>)
 80016a0:	f004 f8c4 	bl	800582c <HAL_TIMEx_MasterConfigSynchronization>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d001      	beq.n	80016ae <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80016aa:	f000 fcf7 	bl	800209c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80016ae:	2360      	movs	r3, #96	; 0x60
 80016b0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80016b2:	2300      	movs	r3, #0
 80016b4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80016b6:	2300      	movs	r3, #0
 80016b8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80016ba:	2300      	movs	r3, #0
 80016bc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80016be:	1d3b      	adds	r3, r7, #4
 80016c0:	2200      	movs	r2, #0
 80016c2:	4619      	mov	r1, r3
 80016c4:	480b      	ldr	r0, [pc, #44]	; (80016f4 <MX_TIM2_Init+0xf8>)
 80016c6:	f003 fc73 	bl	8004fb0 <HAL_TIM_PWM_ConfigChannel>
 80016ca:	4603      	mov	r3, r0
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d001      	beq.n	80016d4 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80016d0:	f000 fce4 	bl	800209c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80016d4:	1d3b      	adds	r3, r7, #4
 80016d6:	2204      	movs	r2, #4
 80016d8:	4619      	mov	r1, r3
 80016da:	4806      	ldr	r0, [pc, #24]	; (80016f4 <MX_TIM2_Init+0xf8>)
 80016dc:	f003 fc68 	bl	8004fb0 <HAL_TIM_PWM_ConfigChannel>
 80016e0:	4603      	mov	r3, r0
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d001      	beq.n	80016ea <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 80016e6:	f000 fcd9 	bl	800209c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80016ea:	bf00      	nop
 80016ec:	3738      	adds	r7, #56	; 0x38
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	20001a0c 	.word	0x20001a0c

080016f8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b08e      	sub	sp, #56	; 0x38
 80016fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016fe:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001702:	2200      	movs	r2, #0
 8001704:	601a      	str	r2, [r3, #0]
 8001706:	605a      	str	r2, [r3, #4]
 8001708:	609a      	str	r2, [r3, #8]
 800170a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800170c:	f107 0320 	add.w	r3, r7, #32
 8001710:	2200      	movs	r2, #0
 8001712:	601a      	str	r2, [r3, #0]
 8001714:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001716:	1d3b      	adds	r3, r7, #4
 8001718:	2200      	movs	r2, #0
 800171a:	601a      	str	r2, [r3, #0]
 800171c:	605a      	str	r2, [r3, #4]
 800171e:	609a      	str	r2, [r3, #8]
 8001720:	60da      	str	r2, [r3, #12]
 8001722:	611a      	str	r2, [r3, #16]
 8001724:	615a      	str	r2, [r3, #20]
 8001726:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001728:	4b3d      	ldr	r3, [pc, #244]	; (8001820 <MX_TIM4_Init+0x128>)
 800172a:	4a3e      	ldr	r2, [pc, #248]	; (8001824 <MX_TIM4_Init+0x12c>)
 800172c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800172e:	4b3c      	ldr	r3, [pc, #240]	; (8001820 <MX_TIM4_Init+0x128>)
 8001730:	2200      	movs	r2, #0
 8001732:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001734:	4b3a      	ldr	r3, [pc, #232]	; (8001820 <MX_TIM4_Init+0x128>)
 8001736:	2200      	movs	r2, #0
 8001738:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 2799;
 800173a:	4b39      	ldr	r3, [pc, #228]	; (8001820 <MX_TIM4_Init+0x128>)
 800173c:	f640 22ef 	movw	r2, #2799	; 0xaef
 8001740:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001742:	4b37      	ldr	r3, [pc, #220]	; (8001820 <MX_TIM4_Init+0x128>)
 8001744:	2200      	movs	r2, #0
 8001746:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001748:	4b35      	ldr	r3, [pc, #212]	; (8001820 <MX_TIM4_Init+0x128>)
 800174a:	2200      	movs	r2, #0
 800174c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800174e:	4834      	ldr	r0, [pc, #208]	; (8001820 <MX_TIM4_Init+0x128>)
 8001750:	f003 f940 	bl	80049d4 <HAL_TIM_Base_Init>
 8001754:	4603      	mov	r3, r0
 8001756:	2b00      	cmp	r3, #0
 8001758:	d001      	beq.n	800175e <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 800175a:	f000 fc9f 	bl	800209c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800175e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001762:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001764:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001768:	4619      	mov	r1, r3
 800176a:	482d      	ldr	r0, [pc, #180]	; (8001820 <MX_TIM4_Init+0x128>)
 800176c:	f003 fcde 	bl	800512c <HAL_TIM_ConfigClockSource>
 8001770:	4603      	mov	r3, r0
 8001772:	2b00      	cmp	r3, #0
 8001774:	d001      	beq.n	800177a <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8001776:	f000 fc91 	bl	800209c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800177a:	4829      	ldr	r0, [pc, #164]	; (8001820 <MX_TIM4_Init+0x128>)
 800177c:	f003 fa16 	bl	8004bac <HAL_TIM_PWM_Init>
 8001780:	4603      	mov	r3, r0
 8001782:	2b00      	cmp	r3, #0
 8001784:	d001      	beq.n	800178a <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8001786:	f000 fc89 	bl	800209c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800178a:	2300      	movs	r3, #0
 800178c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800178e:	2300      	movs	r3, #0
 8001790:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001792:	f107 0320 	add.w	r3, r7, #32
 8001796:	4619      	mov	r1, r3
 8001798:	4821      	ldr	r0, [pc, #132]	; (8001820 <MX_TIM4_Init+0x128>)
 800179a:	f004 f847 	bl	800582c <HAL_TIMEx_MasterConfigSynchronization>
 800179e:	4603      	mov	r3, r0
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d001      	beq.n	80017a8 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 80017a4:	f000 fc7a 	bl	800209c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80017a8:	2360      	movs	r3, #96	; 0x60
 80017aa:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80017ac:	2300      	movs	r3, #0
 80017ae:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80017b0:	2300      	movs	r3, #0
 80017b2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80017b4:	2300      	movs	r3, #0
 80017b6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80017b8:	1d3b      	adds	r3, r7, #4
 80017ba:	2200      	movs	r2, #0
 80017bc:	4619      	mov	r1, r3
 80017be:	4818      	ldr	r0, [pc, #96]	; (8001820 <MX_TIM4_Init+0x128>)
 80017c0:	f003 fbf6 	bl	8004fb0 <HAL_TIM_PWM_ConfigChannel>
 80017c4:	4603      	mov	r3, r0
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d001      	beq.n	80017ce <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 80017ca:	f000 fc67 	bl	800209c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80017ce:	1d3b      	adds	r3, r7, #4
 80017d0:	2204      	movs	r2, #4
 80017d2:	4619      	mov	r1, r3
 80017d4:	4812      	ldr	r0, [pc, #72]	; (8001820 <MX_TIM4_Init+0x128>)
 80017d6:	f003 fbeb 	bl	8004fb0 <HAL_TIM_PWM_ConfigChannel>
 80017da:	4603      	mov	r3, r0
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d001      	beq.n	80017e4 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 80017e0:	f000 fc5c 	bl	800209c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80017e4:	1d3b      	adds	r3, r7, #4
 80017e6:	2208      	movs	r2, #8
 80017e8:	4619      	mov	r1, r3
 80017ea:	480d      	ldr	r0, [pc, #52]	; (8001820 <MX_TIM4_Init+0x128>)
 80017ec:	f003 fbe0 	bl	8004fb0 <HAL_TIM_PWM_ConfigChannel>
 80017f0:	4603      	mov	r3, r0
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d001      	beq.n	80017fa <MX_TIM4_Init+0x102>
  {
    Error_Handler();
 80017f6:	f000 fc51 	bl	800209c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80017fa:	1d3b      	adds	r3, r7, #4
 80017fc:	220c      	movs	r2, #12
 80017fe:	4619      	mov	r1, r3
 8001800:	4807      	ldr	r0, [pc, #28]	; (8001820 <MX_TIM4_Init+0x128>)
 8001802:	f003 fbd5 	bl	8004fb0 <HAL_TIM_PWM_ConfigChannel>
 8001806:	4603      	mov	r3, r0
 8001808:	2b00      	cmp	r3, #0
 800180a:	d001      	beq.n	8001810 <MX_TIM4_Init+0x118>
  {
    Error_Handler();
 800180c:	f000 fc46 	bl	800209c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001810:	4803      	ldr	r0, [pc, #12]	; (8001820 <MX_TIM4_Init+0x128>)
 8001812:	f000 fdbb 	bl	800238c <HAL_TIM_MspPostInit>

}
 8001816:	bf00      	nop
 8001818:	3738      	adds	r7, #56	; 0x38
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	200017bc 	.word	0x200017bc
 8001824:	40000800 	.word	0x40000800

08001828 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800182c:	4b11      	ldr	r3, [pc, #68]	; (8001874 <MX_USART1_UART_Init+0x4c>)
 800182e:	4a12      	ldr	r2, [pc, #72]	; (8001878 <MX_USART1_UART_Init+0x50>)
 8001830:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001832:	4b10      	ldr	r3, [pc, #64]	; (8001874 <MX_USART1_UART_Init+0x4c>)
 8001834:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001838:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800183a:	4b0e      	ldr	r3, [pc, #56]	; (8001874 <MX_USART1_UART_Init+0x4c>)
 800183c:	2200      	movs	r2, #0
 800183e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001840:	4b0c      	ldr	r3, [pc, #48]	; (8001874 <MX_USART1_UART_Init+0x4c>)
 8001842:	2200      	movs	r2, #0
 8001844:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001846:	4b0b      	ldr	r3, [pc, #44]	; (8001874 <MX_USART1_UART_Init+0x4c>)
 8001848:	2200      	movs	r2, #0
 800184a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800184c:	4b09      	ldr	r3, [pc, #36]	; (8001874 <MX_USART1_UART_Init+0x4c>)
 800184e:	220c      	movs	r2, #12
 8001850:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001852:	4b08      	ldr	r3, [pc, #32]	; (8001874 <MX_USART1_UART_Init+0x4c>)
 8001854:	2200      	movs	r2, #0
 8001856:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001858:	4b06      	ldr	r3, [pc, #24]	; (8001874 <MX_USART1_UART_Init+0x4c>)
 800185a:	2200      	movs	r2, #0
 800185c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800185e:	4805      	ldr	r0, [pc, #20]	; (8001874 <MX_USART1_UART_Init+0x4c>)
 8001860:	f004 f8a5 	bl	80059ae <HAL_UART_Init>
 8001864:	4603      	mov	r3, r0
 8001866:	2b00      	cmp	r3, #0
 8001868:	d001      	beq.n	800186e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800186a:	f000 fc17 	bl	800209c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800186e:	bf00      	nop
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	20001914 	.word	0x20001914
 8001878:	40013800 	.word	0x40013800

0800187c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b082      	sub	sp, #8
 8001880:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001882:	4b18      	ldr	r3, [pc, #96]	; (80018e4 <MX_DMA_Init+0x68>)
 8001884:	695b      	ldr	r3, [r3, #20]
 8001886:	4a17      	ldr	r2, [pc, #92]	; (80018e4 <MX_DMA_Init+0x68>)
 8001888:	f043 0301 	orr.w	r3, r3, #1
 800188c:	6153      	str	r3, [r2, #20]
 800188e:	4b15      	ldr	r3, [pc, #84]	; (80018e4 <MX_DMA_Init+0x68>)
 8001890:	695b      	ldr	r3, [r3, #20]
 8001892:	f003 0301 	and.w	r3, r3, #1
 8001896:	607b      	str	r3, [r7, #4]
 8001898:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 800189a:	2200      	movs	r2, #0
 800189c:	2105      	movs	r1, #5
 800189e:	200b      	movs	r0, #11
 80018a0:	f001 ff53 	bl	800374a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80018a4:	200b      	movs	r0, #11
 80018a6:	f001 ff6c 	bl	8003782 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 80018aa:	2200      	movs	r2, #0
 80018ac:	2105      	movs	r1, #5
 80018ae:	200c      	movs	r0, #12
 80018b0:	f001 ff4b 	bl	800374a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80018b4:	200c      	movs	r0, #12
 80018b6:	f001 ff64 	bl	8003782 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 80018ba:	2200      	movs	r2, #0
 80018bc:	2105      	movs	r1, #5
 80018be:	200f      	movs	r0, #15
 80018c0:	f001 ff43 	bl	800374a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80018c4:	200f      	movs	r0, #15
 80018c6:	f001 ff5c 	bl	8003782 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 80018ca:	2200      	movs	r2, #0
 80018cc:	2105      	movs	r1, #5
 80018ce:	2011      	movs	r0, #17
 80018d0:	f001 ff3b 	bl	800374a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80018d4:	2011      	movs	r0, #17
 80018d6:	f001 ff54 	bl	8003782 <HAL_NVIC_EnableIRQ>

}
 80018da:	bf00      	nop
 80018dc:	3708      	adds	r7, #8
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	40021000 	.word	0x40021000

080018e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b088      	sub	sp, #32
 80018ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018ee:	f107 0310 	add.w	r3, r7, #16
 80018f2:	2200      	movs	r2, #0
 80018f4:	601a      	str	r2, [r3, #0]
 80018f6:	605a      	str	r2, [r3, #4]
 80018f8:	609a      	str	r2, [r3, #8]
 80018fa:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018fc:	4b39      	ldr	r3, [pc, #228]	; (80019e4 <MX_GPIO_Init+0xfc>)
 80018fe:	699b      	ldr	r3, [r3, #24]
 8001900:	4a38      	ldr	r2, [pc, #224]	; (80019e4 <MX_GPIO_Init+0xfc>)
 8001902:	f043 0310 	orr.w	r3, r3, #16
 8001906:	6193      	str	r3, [r2, #24]
 8001908:	4b36      	ldr	r3, [pc, #216]	; (80019e4 <MX_GPIO_Init+0xfc>)
 800190a:	699b      	ldr	r3, [r3, #24]
 800190c:	f003 0310 	and.w	r3, r3, #16
 8001910:	60fb      	str	r3, [r7, #12]
 8001912:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001914:	4b33      	ldr	r3, [pc, #204]	; (80019e4 <MX_GPIO_Init+0xfc>)
 8001916:	699b      	ldr	r3, [r3, #24]
 8001918:	4a32      	ldr	r2, [pc, #200]	; (80019e4 <MX_GPIO_Init+0xfc>)
 800191a:	f043 0320 	orr.w	r3, r3, #32
 800191e:	6193      	str	r3, [r2, #24]
 8001920:	4b30      	ldr	r3, [pc, #192]	; (80019e4 <MX_GPIO_Init+0xfc>)
 8001922:	699b      	ldr	r3, [r3, #24]
 8001924:	f003 0320 	and.w	r3, r3, #32
 8001928:	60bb      	str	r3, [r7, #8]
 800192a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800192c:	4b2d      	ldr	r3, [pc, #180]	; (80019e4 <MX_GPIO_Init+0xfc>)
 800192e:	699b      	ldr	r3, [r3, #24]
 8001930:	4a2c      	ldr	r2, [pc, #176]	; (80019e4 <MX_GPIO_Init+0xfc>)
 8001932:	f043 0304 	orr.w	r3, r3, #4
 8001936:	6193      	str	r3, [r2, #24]
 8001938:	4b2a      	ldr	r3, [pc, #168]	; (80019e4 <MX_GPIO_Init+0xfc>)
 800193a:	699b      	ldr	r3, [r3, #24]
 800193c:	f003 0304 	and.w	r3, r3, #4
 8001940:	607b      	str	r3, [r7, #4]
 8001942:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001944:	4b27      	ldr	r3, [pc, #156]	; (80019e4 <MX_GPIO_Init+0xfc>)
 8001946:	699b      	ldr	r3, [r3, #24]
 8001948:	4a26      	ldr	r2, [pc, #152]	; (80019e4 <MX_GPIO_Init+0xfc>)
 800194a:	f043 0308 	orr.w	r3, r3, #8
 800194e:	6193      	str	r3, [r2, #24]
 8001950:	4b24      	ldr	r3, [pc, #144]	; (80019e4 <MX_GPIO_Init+0xfc>)
 8001952:	699b      	ldr	r3, [r3, #24]
 8001954:	f003 0308 	and.w	r3, r3, #8
 8001958:	603b      	str	r3, [r7, #0]
 800195a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800195c:	2200      	movs	r2, #0
 800195e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001962:	4821      	ldr	r0, [pc, #132]	; (80019e8 <MX_GPIO_Init+0x100>)
 8001964:	f002 fb1c 	bl	8003fa0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11
 8001968:	2200      	movs	r2, #0
 800196a:	f64f 413b 	movw	r1, #64571	; 0xfc3b
 800196e:	481f      	ldr	r0, [pc, #124]	; (80019ec <MX_GPIO_Init+0x104>)
 8001970:	f002 fb16 	bl	8003fa0 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 8001974:	2200      	movs	r2, #0
 8001976:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800197a:	481d      	ldr	r0, [pc, #116]	; (80019f0 <MX_GPIO_Init+0x108>)
 800197c:	f002 fb10 	bl	8003fa0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001980:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001984:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001986:	2301      	movs	r3, #1
 8001988:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800198a:	2300      	movs	r3, #0
 800198c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800198e:	2302      	movs	r3, #2
 8001990:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001992:	f107 0310 	add.w	r3, r7, #16
 8001996:	4619      	mov	r1, r3
 8001998:	4813      	ldr	r0, [pc, #76]	; (80019e8 <MX_GPIO_Init+0x100>)
 800199a:	f002 f9a7 	bl	8003cec <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB10 PB11
                           PB12 PB13 PB14 PB15
                           PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11
 800199e:	f64f 433b 	movw	r3, #64571	; 0xfc3b
 80019a2:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019a4:	2301      	movs	r3, #1
 80019a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a8:	2300      	movs	r3, #0
 80019aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ac:	2302      	movs	r3, #2
 80019ae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019b0:	f107 0310 	add.w	r3, r7, #16
 80019b4:	4619      	mov	r1, r3
 80019b6:	480d      	ldr	r0, [pc, #52]	; (80019ec <MX_GPIO_Init+0x104>)
 80019b8:	f002 f998 	bl	8003cec <HAL_GPIO_Init>

  /*Configure GPIO pins : PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80019bc:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80019c0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019c2:	2301      	movs	r3, #1
 80019c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c6:	2300      	movs	r3, #0
 80019c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ca:	2302      	movs	r3, #2
 80019cc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019ce:	f107 0310 	add.w	r3, r7, #16
 80019d2:	4619      	mov	r1, r3
 80019d4:	4806      	ldr	r0, [pc, #24]	; (80019f0 <MX_GPIO_Init+0x108>)
 80019d6:	f002 f989 	bl	8003cec <HAL_GPIO_Init>

}
 80019da:	bf00      	nop
 80019dc:	3720      	adds	r7, #32
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	40021000 	.word	0x40021000
 80019e8:	40011000 	.word	0x40011000
 80019ec:	40010c00 	.word	0x40010c00
 80019f0:	40010800 	.word	0x40010800

080019f4 <adc_reader_task>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_adc_reader_task */
void adc_reader_task(void const * argument)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b084      	sub	sp, #16
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {


	  for(int i=0;i<num_irsensors;i++)
 80019fc:	2300      	movs	r3, #0
 80019fe:	60fb      	str	r3, [r7, #12]
 8001a00:	e040      	b.n	8001a84 <adc_reader_task+0x90>
	  	  {
	  		  // set IR off
	  		  ir_led_off();
 8001a02:	f7ff fa95 	bl	8000f30 <ir_led_off>

	  		  // select mux channel
	  		  set_mux_fl(i);
 8001a06:	68f8      	ldr	r0, [r7, #12]
 8001a08:	f7ff fab6 	bl	8000f78 <set_mux_fl>
	  		  set_mux_fr(i);
 8001a0c:	68f8      	ldr	r0, [r7, #12]
 8001a0e:	f7ff fae9 	bl	8000fe4 <set_mux_fr>

	  		  //small delay
	  		  HAL_Delay(1);
 8001a12:	2001      	movs	r0, #1
 8001a14:	f001 fa06 	bl	8002e24 <HAL_Delay>

	  		  // get initial readings
	  		  data_fl_noise = adc_value[0];
 8001a18:	4b1d      	ldr	r3, [pc, #116]	; (8001a90 <adc_reader_task+0x9c>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	461a      	mov	r2, r3
 8001a1e:	4b1d      	ldr	r3, [pc, #116]	; (8001a94 <adc_reader_task+0xa0>)
 8001a20:	601a      	str	r2, [r3, #0]
	  		  data_fr_noise = adc_value[1];
 8001a22:	4b1b      	ldr	r3, [pc, #108]	; (8001a90 <adc_reader_task+0x9c>)
 8001a24:	685b      	ldr	r3, [r3, #4]
 8001a26:	461a      	mov	r2, r3
 8001a28:	4b1b      	ldr	r3, [pc, #108]	; (8001a98 <adc_reader_task+0xa4>)
 8001a2a:	601a      	str	r2, [r3, #0]

	  		  // set IR on
	  		  ir_led_on();
 8001a2c:	f7ff fa74 	bl	8000f18 <ir_led_on>
	  		  //small delay
	  		  HAL_Delay(1);
 8001a30:	2001      	movs	r0, #1
 8001a32:	f001 f9f7 	bl	8002e24 <HAL_Delay>

	  		  // get second readings
	  		  data_fl = adc_value[0];
 8001a36:	4b16      	ldr	r3, [pc, #88]	; (8001a90 <adc_reader_task+0x9c>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	461a      	mov	r2, r3
 8001a3c:	4b17      	ldr	r3, [pc, #92]	; (8001a9c <adc_reader_task+0xa8>)
 8001a3e:	601a      	str	r2, [r3, #0]
	  		  data_fr = adc_value[1];
 8001a40:	4b13      	ldr	r3, [pc, #76]	; (8001a90 <adc_reader_task+0x9c>)
 8001a42:	685b      	ldr	r3, [r3, #4]
 8001a44:	461a      	mov	r2, r3
 8001a46:	4b16      	ldr	r3, [pc, #88]	; (8001aa0 <adc_reader_task+0xac>)
 8001a48:	601a      	str	r2, [r3, #0]

	  		  //calculate the real value and set it in ir_data array
	  		  data_fl_real = -1*(data_fl - data_fl_noise);
 8001a4a:	4b12      	ldr	r3, [pc, #72]	; (8001a94 <adc_reader_task+0xa0>)
 8001a4c:	681a      	ldr	r2, [r3, #0]
 8001a4e:	4b13      	ldr	r3, [pc, #76]	; (8001a9c <adc_reader_task+0xa8>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	1ad3      	subs	r3, r2, r3
 8001a54:	4a13      	ldr	r2, [pc, #76]	; (8001aa4 <adc_reader_task+0xb0>)
 8001a56:	6013      	str	r3, [r2, #0]
	  		  data_fr_real = -1*(data_fr - data_fr_noise);
 8001a58:	4b0f      	ldr	r3, [pc, #60]	; (8001a98 <adc_reader_task+0xa4>)
 8001a5a:	681a      	ldr	r2, [r3, #0]
 8001a5c:	4b10      	ldr	r3, [pc, #64]	; (8001aa0 <adc_reader_task+0xac>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	1ad3      	subs	r3, r2, r3
 8001a62:	4a11      	ldr	r2, [pc, #68]	; (8001aa8 <adc_reader_task+0xb4>)
 8001a64:	6013      	str	r3, [r2, #0]

	  		  irdata_fl[i] = data_fl_real;
 8001a66:	4b0f      	ldr	r3, [pc, #60]	; (8001aa4 <adc_reader_task+0xb0>)
 8001a68:	681a      	ldr	r2, [r3, #0]
 8001a6a:	4910      	ldr	r1, [pc, #64]	; (8001aac <adc_reader_task+0xb8>)
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	  		  irdata_fr[i] = data_fr_real;
 8001a72:	4b0d      	ldr	r3, [pc, #52]	; (8001aa8 <adc_reader_task+0xb4>)
 8001a74:	681a      	ldr	r2, [r3, #0]
 8001a76:	490e      	ldr	r1, [pc, #56]	; (8001ab0 <adc_reader_task+0xbc>)
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	  for(int i=0;i<num_irsensors;i++)
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	3301      	adds	r3, #1
 8001a82:	60fb      	str	r3, [r7, #12]
 8001a84:	4b0b      	ldr	r3, [pc, #44]	; (8001ab4 <adc_reader_task+0xc0>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	68fa      	ldr	r2, [r7, #12]
 8001a8a:	429a      	cmp	r2, r3
 8001a8c:	dbb9      	blt.n	8001a02 <adc_reader_task+0xe>
 8001a8e:	e7b5      	b.n	80019fc <adc_reader_task+0x8>
 8001a90:	20001898 	.word	0x20001898
 8001a94:	20001a08 	.word	0x20001a08
 8001a98:	200019b8 	.word	0x200019b8
 8001a9c:	20001770 	.word	0x20001770
 8001aa0:	20001848 	.word	0x20001848
 8001aa4:	20001a04 	.word	0x20001a04
 8001aa8:	200017b8 	.word	0x200017b8
 8001aac:	200018b4 	.word	0x200018b4
 8001ab0:	20001ae8 	.word	0x20001ae8
 8001ab4:	20000020 	.word	0x20000020

08001ab8 <serial_reader_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_serial_reader_task */
void serial_reader_task(void const * argument)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b08c      	sub	sp, #48	; 0x30
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
	   *    rrXXX - move right finger reverse with XXX speed
	   *    s0000 - stop
	   */
	//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "Serial READ \n", 1), 10);
	  //close gripper
	  switch(UART1_rxBuffer[0])
 8001ac0:	4b89      	ldr	r3, [pc, #548]	; (8001ce8 <serial_reader_task+0x230>)
 8001ac2:	781b      	ldrb	r3, [r3, #0]
 8001ac4:	3b63      	subs	r3, #99	; 0x63
 8001ac6:	2b10      	cmp	r3, #16
 8001ac8:	f200 8107 	bhi.w	8001cda <serial_reader_task+0x222>
 8001acc:	a201      	add	r2, pc, #4	; (adr r2, 8001ad4 <serial_reader_task+0x1c>)
 8001ace:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ad2:	bf00      	nop
 8001ad4:	08001b19 	.word	0x08001b19
 8001ad8:	08001cdb 	.word	0x08001cdb
 8001adc:	08001cdb 	.word	0x08001cdb
 8001ae0:	08001cdb 	.word	0x08001cdb
 8001ae4:	08001cdb 	.word	0x08001cdb
 8001ae8:	08001cdb 	.word	0x08001cdb
 8001aec:	08001cdb 	.word	0x08001cdb
 8001af0:	08001cdb 	.word	0x08001cdb
 8001af4:	08001cdb 	.word	0x08001cdb
 8001af8:	08001c79 	.word	0x08001c79
 8001afc:	08001cdb 	.word	0x08001cdb
 8001b00:	08001cdb 	.word	0x08001cdb
 8001b04:	08001bbf 	.word	0x08001bbf
 8001b08:	08001cdb 	.word	0x08001cdb
 8001b0c:	08001cdb 	.word	0x08001cdb
 8001b10:	08001c17 	.word	0x08001c17
 8001b14:	08001bb5 	.word	0x08001bb5
	  {

	  case 'c':
	  	  {
			  //close in current control mode
			  if(UART1_rxBuffer[1]=='c')
 8001b18:	4b73      	ldr	r3, [pc, #460]	; (8001ce8 <serial_reader_task+0x230>)
 8001b1a:	785b      	ldrb	r3, [r3, #1]
 8001b1c:	2b63      	cmp	r3, #99	; 0x63
 8001b1e:	d11d      	bne.n	8001b5c <serial_reader_task+0xa4>
			  	  {
				  // create the NULL terminated character array with the values
				  char val_ar[4]={UART1_rxBuffer[2], UART1_rxBuffer[3], UART1_rxBuffer[4],NULL};
 8001b20:	4b71      	ldr	r3, [pc, #452]	; (8001ce8 <serial_reader_task+0x230>)
 8001b22:	789b      	ldrb	r3, [r3, #2]
 8001b24:	763b      	strb	r3, [r7, #24]
 8001b26:	4b70      	ldr	r3, [pc, #448]	; (8001ce8 <serial_reader_task+0x230>)
 8001b28:	78db      	ldrb	r3, [r3, #3]
 8001b2a:	767b      	strb	r3, [r7, #25]
 8001b2c:	4b6e      	ldr	r3, [pc, #440]	; (8001ce8 <serial_reader_task+0x230>)
 8001b2e:	791b      	ldrb	r3, [r3, #4]
 8001b30:	76bb      	strb	r3, [r7, #26]
 8001b32:	2300      	movs	r3, #0
 8001b34:	76fb      	strb	r3, [r7, #27]
				  int cmd_val = atoi(val_ar);
 8001b36:	f107 0318 	add.w	r3, r7, #24
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	f007 fcbe 	bl	80094bc <atoi>
 8001b40:	61f8      	str	r0, [r7, #28]
				  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "cc %d \n", cmd_val), 100);
 8001b42:	69fa      	ldr	r2, [r7, #28]
 8001b44:	4969      	ldr	r1, [pc, #420]	; (8001cec <serial_reader_task+0x234>)
 8001b46:	486a      	ldr	r0, [pc, #424]	; (8001cf0 <serial_reader_task+0x238>)
 8001b48:	f007 fcfa 	bl	8009540 <siprintf>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	b29a      	uxth	r2, r3
 8001b50:	2364      	movs	r3, #100	; 0x64
 8001b52:	4967      	ldr	r1, [pc, #412]	; (8001cf0 <serial_reader_task+0x238>)
 8001b54:	4867      	ldr	r0, [pc, #412]	; (8001cf4 <serial_reader_task+0x23c>)
 8001b56:	f003 ff77 	bl	8005a48 <HAL_UART_Transmit>
 8001b5a:	e028      	b.n	8001bae <serial_reader_task+0xf6>
			  	  }
			  //close in position hold mode
			  else if(UART1_rxBuffer[1]=='p')
 8001b5c:	4b62      	ldr	r3, [pc, #392]	; (8001ce8 <serial_reader_task+0x230>)
 8001b5e:	785b      	ldrb	r3, [r3, #1]
 8001b60:	2b70      	cmp	r3, #112	; 0x70
 8001b62:	d10c      	bne.n	8001b7e <serial_reader_task+0xc6>
		  	  	  {
				  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "cp  \n", 1), 100);
 8001b64:	2201      	movs	r2, #1
 8001b66:	4964      	ldr	r1, [pc, #400]	; (8001cf8 <serial_reader_task+0x240>)
 8001b68:	4861      	ldr	r0, [pc, #388]	; (8001cf0 <serial_reader_task+0x238>)
 8001b6a:	f007 fce9 	bl	8009540 <siprintf>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	b29a      	uxth	r2, r3
 8001b72:	2364      	movs	r3, #100	; 0x64
 8001b74:	495e      	ldr	r1, [pc, #376]	; (8001cf0 <serial_reader_task+0x238>)
 8001b76:	485f      	ldr	r0, [pc, #380]	; (8001cf4 <serial_reader_task+0x23c>)
 8001b78:	f003 ff66 	bl	8005a48 <HAL_UART_Transmit>
 8001b7c:	e017      	b.n	8001bae <serial_reader_task+0xf6>
		  	  	  }
			  //close in speed control mode
			  else if(UART1_rxBuffer[1]=='s')
 8001b7e:	4b5a      	ldr	r3, [pc, #360]	; (8001ce8 <serial_reader_task+0x230>)
 8001b80:	785b      	ldrb	r3, [r3, #1]
 8001b82:	2b73      	cmp	r3, #115	; 0x73
 8001b84:	d113      	bne.n	8001bae <serial_reader_task+0xf6>
			  {
				  char val_ar[4]={UART1_rxBuffer[2], UART1_rxBuffer[3], UART1_rxBuffer[4],NULL};
 8001b86:	4b58      	ldr	r3, [pc, #352]	; (8001ce8 <serial_reader_task+0x230>)
 8001b88:	789b      	ldrb	r3, [r3, #2]
 8001b8a:	753b      	strb	r3, [r7, #20]
 8001b8c:	4b56      	ldr	r3, [pc, #344]	; (8001ce8 <serial_reader_task+0x230>)
 8001b8e:	78db      	ldrb	r3, [r3, #3]
 8001b90:	757b      	strb	r3, [r7, #21]
 8001b92:	4b55      	ldr	r3, [pc, #340]	; (8001ce8 <serial_reader_task+0x230>)
 8001b94:	791b      	ldrb	r3, [r3, #4]
 8001b96:	75bb      	strb	r3, [r7, #22]
 8001b98:	2300      	movs	r3, #0
 8001b9a:	75fb      	strb	r3, [r7, #23]
				  int cmd_val = atoi(val_ar);
 8001b9c:	f107 0314 	add.w	r3, r7, #20
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	f007 fc8b 	bl	80094bc <atoi>
 8001ba6:	6238      	str	r0, [r7, #32]
				  //HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "cs %d \n", cmd_val), 100);
				  close_vel(cmd_val);
 8001ba8:	6a38      	ldr	r0, [r7, #32]
 8001baa:	f7ff f857 	bl	8000c5c <close_vel>

			  }
		  clear_rxBuffer();
 8001bae:	f7ff f9cb 	bl	8000f48 <clear_rxBuffer>
	  	  }break;
 8001bb2:	e094      	b.n	8001cde <serial_reader_task+0x226>
	  case 's':
	  	  {

	  	  stop_all();
 8001bb4:	f7ff f89c 	bl	8000cf0 <stop_all>
	  	  //HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "STOP \n", 1), 100);
		  clear_rxBuffer();
 8001bb8:	f7ff f9c6 	bl	8000f48 <clear_rxBuffer>
	  	  }break;
 8001bbc:	e08f      	b.n	8001cde <serial_reader_task+0x226>
	  case 'o':
	  	  {
	  		// open upto fully open position
	  		if(UART1_rxBuffer[1]=='p')
 8001bbe:	4b4a      	ldr	r3, [pc, #296]	; (8001ce8 <serial_reader_task+0x230>)
 8001bc0:	785b      	ldrb	r3, [r3, #1]
 8001bc2:	2b70      	cmp	r3, #112	; 0x70
 8001bc4:	d10c      	bne.n	8001be0 <serial_reader_task+0x128>
	  			{
	  			HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "OPEN \n", 1), 100);
 8001bc6:	2201      	movs	r2, #1
 8001bc8:	494c      	ldr	r1, [pc, #304]	; (8001cfc <serial_reader_task+0x244>)
 8001bca:	4849      	ldr	r0, [pc, #292]	; (8001cf0 <serial_reader_task+0x238>)
 8001bcc:	f007 fcb8 	bl	8009540 <siprintf>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	b29a      	uxth	r2, r3
 8001bd4:	2364      	movs	r3, #100	; 0x64
 8001bd6:	4946      	ldr	r1, [pc, #280]	; (8001cf0 <serial_reader_task+0x238>)
 8001bd8:	4846      	ldr	r0, [pc, #280]	; (8001cf4 <serial_reader_task+0x23c>)
 8001bda:	f003 ff35 	bl	8005a48 <HAL_UART_Transmit>
 8001bde:	e017      	b.n	8001c10 <serial_reader_task+0x158>
	  			}
	  		// open with speed control
	  		else if(UART1_rxBuffer[1]=='s')
 8001be0:	4b41      	ldr	r3, [pc, #260]	; (8001ce8 <serial_reader_task+0x230>)
 8001be2:	785b      	ldrb	r3, [r3, #1]
 8001be4:	2b73      	cmp	r3, #115	; 0x73
 8001be6:	d113      	bne.n	8001c10 <serial_reader_task+0x158>
	  			{
	  			char val_ar[4]={UART1_rxBuffer[2], UART1_rxBuffer[3], UART1_rxBuffer[4],NULL};
 8001be8:	4b3f      	ldr	r3, [pc, #252]	; (8001ce8 <serial_reader_task+0x230>)
 8001bea:	789b      	ldrb	r3, [r3, #2]
 8001bec:	743b      	strb	r3, [r7, #16]
 8001bee:	4b3e      	ldr	r3, [pc, #248]	; (8001ce8 <serial_reader_task+0x230>)
 8001bf0:	78db      	ldrb	r3, [r3, #3]
 8001bf2:	747b      	strb	r3, [r7, #17]
 8001bf4:	4b3c      	ldr	r3, [pc, #240]	; (8001ce8 <serial_reader_task+0x230>)
 8001bf6:	791b      	ldrb	r3, [r3, #4]
 8001bf8:	74bb      	strb	r3, [r7, #18]
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	74fb      	strb	r3, [r7, #19]
	  			int cmd_val = atoi(val_ar);
 8001bfe:	f107 0310 	add.w	r3, r7, #16
 8001c02:	4618      	mov	r0, r3
 8001c04:	f007 fc5a 	bl	80094bc <atoi>
 8001c08:	62b8      	str	r0, [r7, #40]	; 0x28
	  			//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "OPEN SPEED %d \n", cmd_val), 100);
	  			open(cmd_val);
 8001c0a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001c0c:	f7fe ffdc 	bl	8000bc8 <open>
	  			}

	  	  clear_rxBuffer();
 8001c10:	f7ff f99a 	bl	8000f48 <clear_rxBuffer>
	  	  }break;
 8001c14:	e063      	b.n	8001cde <serial_reader_task+0x226>
	  case 'r':
	  	  {
	  		char val_ar[4]={UART1_rxBuffer[2], UART1_rxBuffer[3], UART1_rxBuffer[4],NULL};
 8001c16:	4b34      	ldr	r3, [pc, #208]	; (8001ce8 <serial_reader_task+0x230>)
 8001c18:	789b      	ldrb	r3, [r3, #2]
 8001c1a:	733b      	strb	r3, [r7, #12]
 8001c1c:	4b32      	ldr	r3, [pc, #200]	; (8001ce8 <serial_reader_task+0x230>)
 8001c1e:	78db      	ldrb	r3, [r3, #3]
 8001c20:	737b      	strb	r3, [r7, #13]
 8001c22:	4b31      	ldr	r3, [pc, #196]	; (8001ce8 <serial_reader_task+0x230>)
 8001c24:	791b      	ldrb	r3, [r3, #4]
 8001c26:	73bb      	strb	r3, [r7, #14]
 8001c28:	2300      	movs	r3, #0
 8001c2a:	73fb      	strb	r3, [r7, #15]
	  		int cmd_val = atoi(val_ar);
 8001c2c:	f107 030c 	add.w	r3, r7, #12
 8001c30:	4618      	mov	r0, r3
 8001c32:	f007 fc43 	bl	80094bc <atoi>
 8001c36:	62f8      	str	r0, [r7, #44]	; 0x2c
	  	  	//right finger position control
	  	  	if(UART1_rxBuffer[1]=='p')
 8001c38:	4b2b      	ldr	r3, [pc, #172]	; (8001ce8 <serial_reader_task+0x230>)
 8001c3a:	785b      	ldrb	r3, [r3, #1]
 8001c3c:	2b70      	cmp	r3, #112	; 0x70
 8001c3e:	d106      	bne.n	8001c4e <serial_reader_task+0x196>
	  	  		{
	  	  		//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "RPOS %d \n", cmd_val), 100);
	  	  		//set the PID enable flag
	  	  		rPid= 1;
 8001c40:	4b2f      	ldr	r3, [pc, #188]	; (8001d00 <serial_reader_task+0x248>)
 8001c42:	2201      	movs	r2, #1
 8001c44:	601a      	str	r2, [r3, #0]
	  	  		rPosDesired = cmd_val;
 8001c46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c48:	4a2e      	ldr	r2, [pc, #184]	; (8001d04 <serial_reader_task+0x24c>)
 8001c4a:	6013      	str	r3, [r2, #0]
 8001c4c:	e011      	b.n	8001c72 <serial_reader_task+0x1ba>
	  	  		}
	  	  	//right finger move forward at velocity
	  	  	else if(UART1_rxBuffer[1]=='f')
 8001c4e:	4b26      	ldr	r3, [pc, #152]	; (8001ce8 <serial_reader_task+0x230>)
 8001c50:	785b      	ldrb	r3, [r3, #1]
 8001c52:	2b66      	cmp	r3, #102	; 0x66
 8001c54:	d103      	bne.n	8001c5e <serial_reader_task+0x1a6>
	  	  		{
	  	  		move_rf(cmd_val);
 8001c56:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001c58:	f7ff f8ea 	bl	8000e30 <move_rf>
 8001c5c:	e009      	b.n	8001c72 <serial_reader_task+0x1ba>
	  	  		//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "RF %d \n", cmd_val), 100);
	  	  		}
	  	  	//right finger move reverse at velocity
	  	  	else if(UART1_rxBuffer[1]=='r')
 8001c5e:	4b22      	ldr	r3, [pc, #136]	; (8001ce8 <serial_reader_task+0x230>)
 8001c60:	785b      	ldrb	r3, [r3, #1]
 8001c62:	2b72      	cmp	r3, #114	; 0x72
 8001c64:	d105      	bne.n	8001c72 <serial_reader_task+0x1ba>
	  	  		{
	  	  		move_rb(cmd_val);
 8001c66:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001c68:	f7ff f91c 	bl	8000ea4 <move_rb>
	  	  		rPid=0;
 8001c6c:	4b24      	ldr	r3, [pc, #144]	; (8001d00 <serial_reader_task+0x248>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	601a      	str	r2, [r3, #0]
	  	  		//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "RR %d \n", cmd_val), 100);
	  	  		}
	  	  clear_rxBuffer();
 8001c72:	f7ff f969 	bl	8000f48 <clear_rxBuffer>
	  	  }break;
 8001c76:	e032      	b.n	8001cde <serial_reader_task+0x226>
	   case 'l':
	  	  {
	  	  	char val_ar[4]={UART1_rxBuffer[2], UART1_rxBuffer[3], UART1_rxBuffer[4],NULL};
 8001c78:	4b1b      	ldr	r3, [pc, #108]	; (8001ce8 <serial_reader_task+0x230>)
 8001c7a:	789b      	ldrb	r3, [r3, #2]
 8001c7c:	723b      	strb	r3, [r7, #8]
 8001c7e:	4b1a      	ldr	r3, [pc, #104]	; (8001ce8 <serial_reader_task+0x230>)
 8001c80:	78db      	ldrb	r3, [r3, #3]
 8001c82:	727b      	strb	r3, [r7, #9]
 8001c84:	4b18      	ldr	r3, [pc, #96]	; (8001ce8 <serial_reader_task+0x230>)
 8001c86:	791b      	ldrb	r3, [r3, #4]
 8001c88:	72bb      	strb	r3, [r7, #10]
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	72fb      	strb	r3, [r7, #11]
	  	  	int cmd_val = atoi(val_ar);
 8001c8e:	f107 0308 	add.w	r3, r7, #8
 8001c92:	4618      	mov	r0, r3
 8001c94:	f007 fc12 	bl	80094bc <atoi>
 8001c98:	6278      	str	r0, [r7, #36]	; 0x24
	  	  	//left finger position control
	  	  	if(UART1_rxBuffer[1]=='p')
 8001c9a:	4b13      	ldr	r3, [pc, #76]	; (8001ce8 <serial_reader_task+0x230>)
 8001c9c:	785b      	ldrb	r3, [r3, #1]
 8001c9e:	2b70      	cmp	r3, #112	; 0x70
 8001ca0:	d106      	bne.n	8001cb0 <serial_reader_task+0x1f8>
	  	  		{
	  	  		//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "LPOS %d \n", cmd_val), 100);
	  	  		// set the PID enable flag true
	  	  		lPid = 1;
 8001ca2:	4b19      	ldr	r3, [pc, #100]	; (8001d08 <serial_reader_task+0x250>)
 8001ca4:	2201      	movs	r2, #1
 8001ca6:	601a      	str	r2, [r3, #0]
	  	  		lPosDesired = cmd_val;
 8001ca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001caa:	4a18      	ldr	r2, [pc, #96]	; (8001d0c <serial_reader_task+0x254>)
 8001cac:	6013      	str	r3, [r2, #0]
 8001cae:	e011      	b.n	8001cd4 <serial_reader_task+0x21c>
	  	  		}
	  	  	//left finger move forward at velocity
	  	  	else if(UART1_rxBuffer[1]=='f')
 8001cb0:	4b0d      	ldr	r3, [pc, #52]	; (8001ce8 <serial_reader_task+0x230>)
 8001cb2:	785b      	ldrb	r3, [r3, #1]
 8001cb4:	2b66      	cmp	r3, #102	; 0x66
 8001cb6:	d103      	bne.n	8001cc0 <serial_reader_task+0x208>
	  	  		{
	  	  		move_lf(cmd_val);
 8001cb8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001cba:	f7ff f845 	bl	8000d48 <move_lf>
 8001cbe:	e009      	b.n	8001cd4 <serial_reader_task+0x21c>
	  	  		//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "LF %d \n", cmd_val), 100);
	  	  		}
	  	  	//left finger move reverse at velocity
	  	  	else if(UART1_rxBuffer[1]=='r')
 8001cc0:	4b09      	ldr	r3, [pc, #36]	; (8001ce8 <serial_reader_task+0x230>)
 8001cc2:	785b      	ldrb	r3, [r3, #1]
 8001cc4:	2b72      	cmp	r3, #114	; 0x72
 8001cc6:	d105      	bne.n	8001cd4 <serial_reader_task+0x21c>
	  	  		{
	  	  		move_lb(cmd_val);
 8001cc8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001cca:	f7ff f877 	bl	8000dbc <move_lb>
	  	  		lPid=0;
 8001cce:	4b0e      	ldr	r3, [pc, #56]	; (8001d08 <serial_reader_task+0x250>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	601a      	str	r2, [r3, #0]
	  	  		//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "LR %d \n", cmd_val), 100);
	  	  		}

	  	  	clear_rxBuffer();
 8001cd4:	f7ff f938 	bl	8000f48 <clear_rxBuffer>
	  	  }break;
 8001cd8:	e001      	b.n	8001cde <serial_reader_task+0x226>

	   default:
		   clear_rxBuffer();
 8001cda:	f7ff f935 	bl	8000f48 <clear_rxBuffer>

	  }
    osDelay(10);
 8001cde:	200a      	movs	r0, #10
 8001ce0:	f004 fb59 	bl	8006396 <osDelay>
	  switch(UART1_rxBuffer[0])
 8001ce4:	e6ec      	b.n	8001ac0 <serial_reader_task+0x8>
 8001ce6:	bf00      	nop
 8001ce8:	200008c8 	.word	0x200008c8
 8001cec:	08009f24 	.word	0x08009f24
 8001cf0:	20001954 	.word	0x20001954
 8001cf4:	20001914 	.word	0x20001914
 8001cf8:	08009f2c 	.word	0x08009f2c
 8001cfc:	08009f34 	.word	0x08009f34
 8001d00:	200008ec 	.word	0x200008ec
 8001d04:	200008f4 	.word	0x200008f4
 8001d08:	200008e8 	.word	0x200008e8
 8001d0c:	200008f0 	.word	0x200008f0

08001d10 <pid_timer>:
  /* USER CODE END serial_reader_task */
}

/* pid_timer function */
void pid_timer(void const * argument)
{
 8001d10:	b590      	push	{r4, r7, lr}
 8001d12:	b085      	sub	sp, #20
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN pid_timer */
	//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "TIMER \n", 1), 10);
	//HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_12);
	//HAL_GPIO_WritePin(GPIOB, , value & 0b0001);
	//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "CC %d %d  %d \n", adc_value[6],lfw, isMoveB_LF ), 100);
	if((adc_value[6]>LFMaxPos) && (lfw==1))
 8001d18:	4b7a      	ldr	r3, [pc, #488]	; (8001f04 <pid_timer+0x1f4>)
 8001d1a:	699a      	ldr	r2, [r3, #24]
 8001d1c:	4b7a      	ldr	r3, [pc, #488]	; (8001f08 <pid_timer+0x1f8>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	429a      	cmp	r2, r3
 8001d22:	d91b      	bls.n	8001d5c <pid_timer+0x4c>
 8001d24:	4b79      	ldr	r3, [pc, #484]	; (8001f0c <pid_timer+0x1fc>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	2b01      	cmp	r3, #1
 8001d2a:	d117      	bne.n	8001d5c <pid_timer+0x4c>
	{
		osSemaphoreWait(BinSemHandle, osWaitForever);
 8001d2c:	4b78      	ldr	r3, [pc, #480]	; (8001f10 <pid_timer+0x200>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001d34:	4618      	mov	r0, r3
 8001d36:	f004 fbf1 	bl	800651c <osSemaphoreWait>

		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_1, 0);
 8001d3a:	4b76      	ldr	r3, [pc, #472]	; (8001f14 <pid_timer+0x204>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	2200      	movs	r2, #0
 8001d40:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_2, 0);
 8001d42:	4b74      	ldr	r3, [pc, #464]	; (8001f14 <pid_timer+0x204>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	2200      	movs	r2, #0
 8001d48:	639a      	str	r2, [r3, #56]	; 0x38
		lfw=0;
 8001d4a:	4b70      	ldr	r3, [pc, #448]	; (8001f0c <pid_timer+0x1fc>)
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	601a      	str	r2, [r3, #0]
		osSemaphoreRelease(BinSemHandle);
 8001d50:	4b6f      	ldr	r3, [pc, #444]	; (8001f10 <pid_timer+0x200>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	4618      	mov	r0, r3
 8001d56:	f004 fc2f 	bl	80065b8 <osSemaphoreRelease>
 8001d5a:	e020      	b.n	8001d9e <pid_timer+0x8e>
	}
	else if((adc_value[6]<LFMinPos) && (lrw==1))
 8001d5c:	4b69      	ldr	r3, [pc, #420]	; (8001f04 <pid_timer+0x1f4>)
 8001d5e:	699a      	ldr	r2, [r3, #24]
 8001d60:	4b6d      	ldr	r3, [pc, #436]	; (8001f18 <pid_timer+0x208>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	429a      	cmp	r2, r3
 8001d66:	d21a      	bcs.n	8001d9e <pid_timer+0x8e>
 8001d68:	4b6c      	ldr	r3, [pc, #432]	; (8001f1c <pid_timer+0x20c>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	2b01      	cmp	r3, #1
 8001d6e:	d116      	bne.n	8001d9e <pid_timer+0x8e>
	{
		osSemaphoreWait(BinSemHandle, osWaitForever);
 8001d70:	4b67      	ldr	r3, [pc, #412]	; (8001f10 <pid_timer+0x200>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001d78:	4618      	mov	r0, r3
 8001d7a:	f004 fbcf 	bl	800651c <osSemaphoreWait>

		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_1, 0);
 8001d7e:	4b65      	ldr	r3, [pc, #404]	; (8001f14 <pid_timer+0x204>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	2200      	movs	r2, #0
 8001d84:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_2, 0);
 8001d86:	4b63      	ldr	r3, [pc, #396]	; (8001f14 <pid_timer+0x204>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	639a      	str	r2, [r3, #56]	; 0x38
		lrw=0;
 8001d8e:	4b63      	ldr	r3, [pc, #396]	; (8001f1c <pid_timer+0x20c>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	601a      	str	r2, [r3, #0]
		osSemaphoreRelease(BinSemHandle);
 8001d94:	4b5e      	ldr	r3, [pc, #376]	; (8001f10 <pid_timer+0x200>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4618      	mov	r0, r3
 8001d9a:	f004 fc0d 	bl	80065b8 <osSemaphoreRelease>
	}

	if((adc_value[5]>RFMaxPos) && (rfw==1))
 8001d9e:	4b59      	ldr	r3, [pc, #356]	; (8001f04 <pid_timer+0x1f4>)
 8001da0:	695a      	ldr	r2, [r3, #20]
 8001da2:	4b5f      	ldr	r3, [pc, #380]	; (8001f20 <pid_timer+0x210>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	429a      	cmp	r2, r3
 8001da8:	d91b      	bls.n	8001de2 <pid_timer+0xd2>
 8001daa:	4b5e      	ldr	r3, [pc, #376]	; (8001f24 <pid_timer+0x214>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	2b01      	cmp	r3, #1
 8001db0:	d117      	bne.n	8001de2 <pid_timer+0xd2>
		{
			osSemaphoreWait(BinSemHandle, osWaitForever);
 8001db2:	4b57      	ldr	r3, [pc, #348]	; (8001f10 <pid_timer+0x200>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f004 fbae 	bl	800651c <osSemaphoreWait>

			__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_3, 0);
 8001dc0:	4b54      	ldr	r3, [pc, #336]	; (8001f14 <pid_timer+0x204>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	63da      	str	r2, [r3, #60]	; 0x3c
			__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_4, 0);
 8001dc8:	4b52      	ldr	r3, [pc, #328]	; (8001f14 <pid_timer+0x204>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	2200      	movs	r2, #0
 8001dce:	641a      	str	r2, [r3, #64]	; 0x40
			rfw=0;
 8001dd0:	4b54      	ldr	r3, [pc, #336]	; (8001f24 <pid_timer+0x214>)
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	601a      	str	r2, [r3, #0]
			osSemaphoreRelease(BinSemHandle);
 8001dd6:	4b4e      	ldr	r3, [pc, #312]	; (8001f10 <pid_timer+0x200>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4618      	mov	r0, r3
 8001ddc:	f004 fbec 	bl	80065b8 <osSemaphoreRelease>
 8001de0:	e020      	b.n	8001e24 <pid_timer+0x114>
		}
		else if((adc_value[5]<RFMinPos) && (rrw==1))
 8001de2:	4b48      	ldr	r3, [pc, #288]	; (8001f04 <pid_timer+0x1f4>)
 8001de4:	695a      	ldr	r2, [r3, #20]
 8001de6:	4b50      	ldr	r3, [pc, #320]	; (8001f28 <pid_timer+0x218>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	429a      	cmp	r2, r3
 8001dec:	d21a      	bcs.n	8001e24 <pid_timer+0x114>
 8001dee:	4b4f      	ldr	r3, [pc, #316]	; (8001f2c <pid_timer+0x21c>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	2b01      	cmp	r3, #1
 8001df4:	d116      	bne.n	8001e24 <pid_timer+0x114>
		{
			osSemaphoreWait(BinSemHandle, osWaitForever);
 8001df6:	4b46      	ldr	r3, [pc, #280]	; (8001f10 <pid_timer+0x200>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001dfe:	4618      	mov	r0, r3
 8001e00:	f004 fb8c 	bl	800651c <osSemaphoreWait>

			__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_3, 0);
 8001e04:	4b43      	ldr	r3, [pc, #268]	; (8001f14 <pid_timer+0x204>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	2200      	movs	r2, #0
 8001e0a:	63da      	str	r2, [r3, #60]	; 0x3c
			__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_4, 0);
 8001e0c:	4b41      	ldr	r3, [pc, #260]	; (8001f14 <pid_timer+0x204>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	2200      	movs	r2, #0
 8001e12:	641a      	str	r2, [r3, #64]	; 0x40
			rrw=0;
 8001e14:	4b45      	ldr	r3, [pc, #276]	; (8001f2c <pid_timer+0x21c>)
 8001e16:	2200      	movs	r2, #0
 8001e18:	601a      	str	r2, [r3, #0]
			osSemaphoreRelease(BinSemHandle);
 8001e1a:	4b3d      	ldr	r3, [pc, #244]	; (8001f10 <pid_timer+0x200>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f004 fbca 	bl	80065b8 <osSemaphoreRelease>
		}

	if((adc_value[3]<M1MinPos) && (m12o==1) &&(adc_value[4]<M2MinPos))
 8001e24:	4b37      	ldr	r3, [pc, #220]	; (8001f04 <pid_timer+0x1f4>)
 8001e26:	68da      	ldr	r2, [r3, #12]
 8001e28:	4b41      	ldr	r3, [pc, #260]	; (8001f30 <pid_timer+0x220>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	429a      	cmp	r2, r3
 8001e2e:	d227      	bcs.n	8001e80 <pid_timer+0x170>
 8001e30:	4b40      	ldr	r3, [pc, #256]	; (8001f34 <pid_timer+0x224>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	2b01      	cmp	r3, #1
 8001e36:	d123      	bne.n	8001e80 <pid_timer+0x170>
 8001e38:	4b32      	ldr	r3, [pc, #200]	; (8001f04 <pid_timer+0x1f4>)
 8001e3a:	691a      	ldr	r2, [r3, #16]
 8001e3c:	4b3e      	ldr	r3, [pc, #248]	; (8001f38 <pid_timer+0x228>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	429a      	cmp	r2, r3
 8001e42:	d21d      	bcs.n	8001e80 <pid_timer+0x170>
		{
			osSemaphoreWait(BinSemHandle, osWaitForever);
 8001e44:	4b32      	ldr	r3, [pc, #200]	; (8001f10 <pid_timer+0x200>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f004 fb65 	bl	800651c <osSemaphoreWait>

			__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, 0);
 8001e52:	4b3a      	ldr	r3, [pc, #232]	; (8001f3c <pid_timer+0x22c>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	2200      	movs	r2, #0
 8001e58:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	2108      	movs	r1, #8
 8001e5e:	4838      	ldr	r0, [pc, #224]	; (8001f40 <pid_timer+0x230>)
 8001e60:	f002 f89e 	bl	8003fa0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8001e64:	2200      	movs	r2, #0
 8001e66:	2110      	movs	r1, #16
 8001e68:	4835      	ldr	r0, [pc, #212]	; (8001f40 <pid_timer+0x230>)
 8001e6a:	f002 f899 	bl	8003fa0 <HAL_GPIO_WritePin>
			m12o=0;
 8001e6e:	4b31      	ldr	r3, [pc, #196]	; (8001f34 <pid_timer+0x224>)
 8001e70:	2200      	movs	r2, #0
 8001e72:	601a      	str	r2, [r3, #0]
			osSemaphoreRelease(BinSemHandle);
 8001e74:	4b26      	ldr	r3, [pc, #152]	; (8001f10 <pid_timer+0x200>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f004 fb9d 	bl	80065b8 <osSemaphoreRelease>
 8001e7e:	e02c      	b.n	8001eda <pid_timer+0x1ca>
		}
		else if((adc_value[3]>M1MaxPos) && (m12c==1) &&(adc_value[4]>M2MaxPos))
 8001e80:	4b20      	ldr	r3, [pc, #128]	; (8001f04 <pid_timer+0x1f4>)
 8001e82:	68da      	ldr	r2, [r3, #12]
 8001e84:	4b2f      	ldr	r3, [pc, #188]	; (8001f44 <pid_timer+0x234>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	429a      	cmp	r2, r3
 8001e8a:	d926      	bls.n	8001eda <pid_timer+0x1ca>
 8001e8c:	4b2e      	ldr	r3, [pc, #184]	; (8001f48 <pid_timer+0x238>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	2b01      	cmp	r3, #1
 8001e92:	d122      	bne.n	8001eda <pid_timer+0x1ca>
 8001e94:	4b1b      	ldr	r3, [pc, #108]	; (8001f04 <pid_timer+0x1f4>)
 8001e96:	691a      	ldr	r2, [r3, #16]
 8001e98:	4b2c      	ldr	r3, [pc, #176]	; (8001f4c <pid_timer+0x23c>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	429a      	cmp	r2, r3
 8001e9e:	d91c      	bls.n	8001eda <pid_timer+0x1ca>
		{
			osSemaphoreWait(BinSemHandle, osWaitForever);
 8001ea0:	4b1b      	ldr	r3, [pc, #108]	; (8001f10 <pid_timer+0x200>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f004 fb37 	bl	800651c <osSemaphoreWait>

			__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, 0);
 8001eae:	4b23      	ldr	r3, [pc, #140]	; (8001f3c <pid_timer+0x22c>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	2108      	movs	r1, #8
 8001eba:	4821      	ldr	r0, [pc, #132]	; (8001f40 <pid_timer+0x230>)
 8001ebc:	f002 f870 	bl	8003fa0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	2110      	movs	r1, #16
 8001ec4:	481e      	ldr	r0, [pc, #120]	; (8001f40 <pid_timer+0x230>)
 8001ec6:	f002 f86b 	bl	8003fa0 <HAL_GPIO_WritePin>
			m12c=0;
 8001eca:	4b1f      	ldr	r3, [pc, #124]	; (8001f48 <pid_timer+0x238>)
 8001ecc:	2200      	movs	r2, #0
 8001ece:	601a      	str	r2, [r3, #0]
			osSemaphoreRelease(BinSemHandle);
 8001ed0:	4b0f      	ldr	r3, [pc, #60]	; (8001f10 <pid_timer+0x200>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f004 fb6f 	bl	80065b8 <osSemaphoreRelease>
		}
	//PID position control for LFinger
	if(lPid==1)
 8001eda:	4b1d      	ldr	r3, [pc, #116]	; (8001f50 <pid_timer+0x240>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	2b01      	cmp	r3, #1
 8001ee0:	d10b      	bne.n	8001efa <pid_timer+0x1ea>
	{
		// get the commanded position
		// get current position
		// calculate error
		double error = lPosDesired - adc_value[6];
 8001ee2:	4b1c      	ldr	r3, [pc, #112]	; (8001f54 <pid_timer+0x244>)
 8001ee4:	681a      	ldr	r2, [r3, #0]
 8001ee6:	4b07      	ldr	r3, [pc, #28]	; (8001f04 <pid_timer+0x1f4>)
 8001ee8:	699b      	ldr	r3, [r3, #24]
 8001eea:	1ad3      	subs	r3, r2, r3
 8001eec:	4618      	mov	r0, r3
 8001eee:	f7fe fa79 	bl	80003e4 <__aeabi_ui2d>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	460c      	mov	r4, r1
 8001ef6:	e9c7 3402 	strd	r3, r4, [r7, #8]
		// calculate control value
		// ensure control value is within limits
		// move motors
	}
  /* USER CODE END pid_timer */
}
 8001efa:	bf00      	nop
 8001efc:	3714      	adds	r7, #20
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd90      	pop	{r4, r7, pc}
 8001f02:	bf00      	nop
 8001f04:	20001898 	.word	0x20001898
 8001f08:	20000000 	.word	0x20000000
 8001f0c:	200008d4 	.word	0x200008d4
 8001f10:	20001ae4 	.word	0x20001ae4
 8001f14:	200017bc 	.word	0x200017bc
 8001f18:	20000004 	.word	0x20000004
 8001f1c:	200008d0 	.word	0x200008d0
 8001f20:	20000008 	.word	0x20000008
 8001f24:	200008d8 	.word	0x200008d8
 8001f28:	2000000c 	.word	0x2000000c
 8001f2c:	200008dc 	.word	0x200008dc
 8001f30:	20000010 	.word	0x20000010
 8001f34:	200008e0 	.word	0x200008e0
 8001f38:	20000018 	.word	0x20000018
 8001f3c:	200019bc 	.word	0x200019bc
 8001f40:	40010c00 	.word	0x40010c00
 8001f44:	20000014 	.word	0x20000014
 8001f48:	200008e4 	.word	0x200008e4
 8001f4c:	2000001c 	.word	0x2000001c
 8001f50:	200008e8 	.word	0x200008e8
 8001f54:	200008f0 	.word	0x200008f0

08001f58 <status_update_timer>:

/* status_update_timer function */
void status_update_timer(void const * argument)
{
 8001f58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f5a:	b0ad      	sub	sp, #180	; 0xb4
 8001f5c:	af18      	add	r7, sp, #96	; 0x60
 8001f5e:	64f8      	str	r0, [r7, #76]	; 0x4c
	//HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);
	//sprintf(MSG, "Data = %d \t %d  \t %d \t %d  \t%d  \t%d \t%d \t \r\n ",
	//		irdata_fr[0],irdata_fr[1], irdata_fr[2], irdata_fr[3], irdata_fr[4], irdata_fr[5], irdata_fr[6]);
	//sprintf(MSG,"Data = %d \t end \r\n", RX1_Char);

	sprintf(MSG, "%d \t%d \t%d \t%d \t%d \t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t \r\n",
 8001f60:	4b3f      	ldr	r3, [pc, #252]	; (8002060 <status_update_timer+0x108>)
 8001f62:	689b      	ldr	r3, [r3, #8]
 8001f64:	64bb      	str	r3, [r7, #72]	; 0x48
 8001f66:	4b3e      	ldr	r3, [pc, #248]	; (8002060 <status_update_timer+0x108>)
 8001f68:	68d9      	ldr	r1, [r3, #12]
 8001f6a:	6479      	str	r1, [r7, #68]	; 0x44
 8001f6c:	4b3c      	ldr	r3, [pc, #240]	; (8002060 <status_update_timer+0x108>)
 8001f6e:	6918      	ldr	r0, [r3, #16]
 8001f70:	6438      	str	r0, [r7, #64]	; 0x40
 8001f72:	4b3b      	ldr	r3, [pc, #236]	; (8002060 <status_update_timer+0x108>)
 8001f74:	695c      	ldr	r4, [r3, #20]
 8001f76:	63fc      	str	r4, [r7, #60]	; 0x3c
 8001f78:	4b39      	ldr	r3, [pc, #228]	; (8002060 <status_update_timer+0x108>)
 8001f7a:	699d      	ldr	r5, [r3, #24]
 8001f7c:	63bd      	str	r5, [r7, #56]	; 0x38
 8001f7e:	4b39      	ldr	r3, [pc, #228]	; (8002064 <status_update_timer+0x10c>)
 8001f80:	681e      	ldr	r6, [r3, #0]
 8001f82:	637e      	str	r6, [r7, #52]	; 0x34
 8001f84:	4b37      	ldr	r3, [pc, #220]	; (8002064 <status_update_timer+0x10c>)
 8001f86:	685a      	ldr	r2, [r3, #4]
 8001f88:	633a      	str	r2, [r7, #48]	; 0x30
 8001f8a:	4b36      	ldr	r3, [pc, #216]	; (8002064 <status_update_timer+0x10c>)
 8001f8c:	6899      	ldr	r1, [r3, #8]
 8001f8e:	62f9      	str	r1, [r7, #44]	; 0x2c
 8001f90:	4b34      	ldr	r3, [pc, #208]	; (8002064 <status_update_timer+0x10c>)
 8001f92:	68db      	ldr	r3, [r3, #12]
 8001f94:	62bb      	str	r3, [r7, #40]	; 0x28
 8001f96:	4b33      	ldr	r3, [pc, #204]	; (8002064 <status_update_timer+0x10c>)
 8001f98:	6918      	ldr	r0, [r3, #16]
 8001f9a:	6278      	str	r0, [r7, #36]	; 0x24
 8001f9c:	4b31      	ldr	r3, [pc, #196]	; (8002064 <status_update_timer+0x10c>)
 8001f9e:	695c      	ldr	r4, [r3, #20]
 8001fa0:	623c      	str	r4, [r7, #32]
 8001fa2:	4b30      	ldr	r3, [pc, #192]	; (8002064 <status_update_timer+0x10c>)
 8001fa4:	699d      	ldr	r5, [r3, #24]
 8001fa6:	61fd      	str	r5, [r7, #28]
 8001fa8:	4b2e      	ldr	r3, [pc, #184]	; (8002064 <status_update_timer+0x10c>)
 8001faa:	69de      	ldr	r6, [r3, #28]
 8001fac:	61be      	str	r6, [r7, #24]
 8001fae:	4b2d      	ldr	r3, [pc, #180]	; (8002064 <status_update_timer+0x10c>)
 8001fb0:	6a1a      	ldr	r2, [r3, #32]
 8001fb2:	617a      	str	r2, [r7, #20]
 8001fb4:	4b2b      	ldr	r3, [pc, #172]	; (8002064 <status_update_timer+0x10c>)
 8001fb6:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001fb8:	6139      	str	r1, [r7, #16]
 8001fba:	4b2b      	ldr	r3, [pc, #172]	; (8002068 <status_update_timer+0x110>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	60fb      	str	r3, [r7, #12]
 8001fc0:	4b29      	ldr	r3, [pc, #164]	; (8002068 <status_update_timer+0x110>)
 8001fc2:	6858      	ldr	r0, [r3, #4]
 8001fc4:	60b8      	str	r0, [r7, #8]
 8001fc6:	4b28      	ldr	r3, [pc, #160]	; (8002068 <status_update_timer+0x110>)
 8001fc8:	689c      	ldr	r4, [r3, #8]
 8001fca:	607c      	str	r4, [r7, #4]
 8001fcc:	4b26      	ldr	r3, [pc, #152]	; (8002068 <status_update_timer+0x110>)
 8001fce:	68de      	ldr	r6, [r3, #12]
 8001fd0:	4b25      	ldr	r3, [pc, #148]	; (8002068 <status_update_timer+0x110>)
 8001fd2:	691d      	ldr	r5, [r3, #16]
 8001fd4:	4b24      	ldr	r3, [pc, #144]	; (8002068 <status_update_timer+0x110>)
 8001fd6:	695c      	ldr	r4, [r3, #20]
 8001fd8:	4b23      	ldr	r3, [pc, #140]	; (8002068 <status_update_timer+0x110>)
 8001fda:	6998      	ldr	r0, [r3, #24]
 8001fdc:	4b22      	ldr	r3, [pc, #136]	; (8002068 <status_update_timer+0x110>)
 8001fde:	69d9      	ldr	r1, [r3, #28]
 8001fe0:	4b21      	ldr	r3, [pc, #132]	; (8002068 <status_update_timer+0x110>)
 8001fe2:	6a1a      	ldr	r2, [r3, #32]
 8001fe4:	4b20      	ldr	r3, [pc, #128]	; (8002068 <status_update_timer+0x110>)
 8001fe6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fe8:	9316      	str	r3, [sp, #88]	; 0x58
 8001fea:	9215      	str	r2, [sp, #84]	; 0x54
 8001fec:	9114      	str	r1, [sp, #80]	; 0x50
 8001fee:	9013      	str	r0, [sp, #76]	; 0x4c
 8001ff0:	9412      	str	r4, [sp, #72]	; 0x48
 8001ff2:	9511      	str	r5, [sp, #68]	; 0x44
 8001ff4:	9610      	str	r6, [sp, #64]	; 0x40
 8001ff6:	687c      	ldr	r4, [r7, #4]
 8001ff8:	940f      	str	r4, [sp, #60]	; 0x3c
 8001ffa:	68b8      	ldr	r0, [r7, #8]
 8001ffc:	900e      	str	r0, [sp, #56]	; 0x38
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	930d      	str	r3, [sp, #52]	; 0x34
 8002002:	6939      	ldr	r1, [r7, #16]
 8002004:	910c      	str	r1, [sp, #48]	; 0x30
 8002006:	697a      	ldr	r2, [r7, #20]
 8002008:	920b      	str	r2, [sp, #44]	; 0x2c
 800200a:	69be      	ldr	r6, [r7, #24]
 800200c:	960a      	str	r6, [sp, #40]	; 0x28
 800200e:	69fd      	ldr	r5, [r7, #28]
 8002010:	9509      	str	r5, [sp, #36]	; 0x24
 8002012:	6a3c      	ldr	r4, [r7, #32]
 8002014:	9408      	str	r4, [sp, #32]
 8002016:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002018:	9007      	str	r0, [sp, #28]
 800201a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800201c:	9306      	str	r3, [sp, #24]
 800201e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002020:	9105      	str	r1, [sp, #20]
 8002022:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002024:	9204      	str	r2, [sp, #16]
 8002026:	6b7e      	ldr	r6, [r7, #52]	; 0x34
 8002028:	9603      	str	r6, [sp, #12]
 800202a:	6bbd      	ldr	r5, [r7, #56]	; 0x38
 800202c:	9502      	str	r5, [sp, #8]
 800202e:	6bfc      	ldr	r4, [r7, #60]	; 0x3c
 8002030:	9401      	str	r4, [sp, #4]
 8002032:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8002034:	9000      	str	r0, [sp, #0]
 8002036:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002038:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800203a:	490c      	ldr	r1, [pc, #48]	; (800206c <status_update_timer+0x114>)
 800203c:	480c      	ldr	r0, [pc, #48]	; (8002070 <status_update_timer+0x118>)
 800203e:	f007 fa7f 	bl	8009540 <siprintf>
				irdata_fr[0],irdata_fr[1], irdata_fr[2], irdata_fr[3], irdata_fr[4], irdata_fr[5], irdata_fr[6],irdata_fr[7],irdata_fr[8],irdata_fr[9],
				irdata_fl[0],irdata_fl[1], irdata_fl[2], irdata_fl[3], irdata_fl[4], irdata_fl[5], irdata_fl[6],irdata_fl[7],irdata_fl[8],irdata_fl[9]);


	//HAL_UART_Transmit(&huart1, MSG, strlen(MSG), 100);
	HAL_UART_Transmit_IT(&huart1, MSG, strlen(MSG));
 8002042:	480b      	ldr	r0, [pc, #44]	; (8002070 <status_update_timer+0x118>)
 8002044:	f7fe f884 	bl	8000150 <strlen>
 8002048:	4603      	mov	r3, r0
 800204a:	b29b      	uxth	r3, r3
 800204c:	461a      	mov	r2, r3
 800204e:	4908      	ldr	r1, [pc, #32]	; (8002070 <status_update_timer+0x118>)
 8002050:	4808      	ldr	r0, [pc, #32]	; (8002074 <status_update_timer+0x11c>)
 8002052:	f003 fd8b 	bl	8005b6c <HAL_UART_Transmit_IT>

  /* USER CODE END status_update_timer */
}
 8002056:	bf00      	nop
 8002058:	3754      	adds	r7, #84	; 0x54
 800205a:	46bd      	mov	sp, r7
 800205c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800205e:	bf00      	nop
 8002060:	20001898 	.word	0x20001898
 8002064:	20001ae8 	.word	0x20001ae8
 8002068:	200018b4 	.word	0x200018b4
 800206c:	08009f3c 	.word	0x08009f3c
 8002070:	20001b10 	.word	0x20001b10
 8002074:	20001914 	.word	0x20001914

08002078 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b082      	sub	sp, #8
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3) {
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	4a04      	ldr	r2, [pc, #16]	; (8002098 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002086:	4293      	cmp	r3, r2
 8002088:	d101      	bne.n	800208e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800208a:	f000 feaf 	bl	8002dec <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800208e:	bf00      	nop
 8002090:	3708      	adds	r7, #8
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	40000400 	.word	0x40000400

0800209c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800209c:	b480      	push	{r7}
 800209e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80020a0:	bf00      	nop
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bc80      	pop	{r7}
 80020a6:	4770      	bx	lr

080020a8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b084      	sub	sp, #16
 80020ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80020ae:	4b18      	ldr	r3, [pc, #96]	; (8002110 <HAL_MspInit+0x68>)
 80020b0:	699b      	ldr	r3, [r3, #24]
 80020b2:	4a17      	ldr	r2, [pc, #92]	; (8002110 <HAL_MspInit+0x68>)
 80020b4:	f043 0301 	orr.w	r3, r3, #1
 80020b8:	6193      	str	r3, [r2, #24]
 80020ba:	4b15      	ldr	r3, [pc, #84]	; (8002110 <HAL_MspInit+0x68>)
 80020bc:	699b      	ldr	r3, [r3, #24]
 80020be:	f003 0301 	and.w	r3, r3, #1
 80020c2:	60bb      	str	r3, [r7, #8]
 80020c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80020c6:	4b12      	ldr	r3, [pc, #72]	; (8002110 <HAL_MspInit+0x68>)
 80020c8:	69db      	ldr	r3, [r3, #28]
 80020ca:	4a11      	ldr	r2, [pc, #68]	; (8002110 <HAL_MspInit+0x68>)
 80020cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020d0:	61d3      	str	r3, [r2, #28]
 80020d2:	4b0f      	ldr	r3, [pc, #60]	; (8002110 <HAL_MspInit+0x68>)
 80020d4:	69db      	ldr	r3, [r3, #28]
 80020d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020da:	607b      	str	r3, [r7, #4]
 80020dc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80020de:	2200      	movs	r2, #0
 80020e0:	210f      	movs	r1, #15
 80020e2:	f06f 0001 	mvn.w	r0, #1
 80020e6:	f001 fb30 	bl	800374a <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80020ea:	4b0a      	ldr	r3, [pc, #40]	; (8002114 <HAL_MspInit+0x6c>)
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	60fb      	str	r3, [r7, #12]
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80020f6:	60fb      	str	r3, [r7, #12]
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80020fe:	60fb      	str	r3, [r7, #12]
 8002100:	4a04      	ldr	r2, [pc, #16]	; (8002114 <HAL_MspInit+0x6c>)
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002106:	bf00      	nop
 8002108:	3710      	adds	r7, #16
 800210a:	46bd      	mov	sp, r7
 800210c:	bd80      	pop	{r7, pc}
 800210e:	bf00      	nop
 8002110:	40021000 	.word	0x40021000
 8002114:	40010000 	.word	0x40010000

08002118 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b088      	sub	sp, #32
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002120:	f107 0310 	add.w	r3, r7, #16
 8002124:	2200      	movs	r2, #0
 8002126:	601a      	str	r2, [r3, #0]
 8002128:	605a      	str	r2, [r3, #4]
 800212a:	609a      	str	r2, [r3, #8]
 800212c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	4a28      	ldr	r2, [pc, #160]	; (80021d4 <HAL_ADC_MspInit+0xbc>)
 8002134:	4293      	cmp	r3, r2
 8002136:	d149      	bne.n	80021cc <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002138:	4b27      	ldr	r3, [pc, #156]	; (80021d8 <HAL_ADC_MspInit+0xc0>)
 800213a:	699b      	ldr	r3, [r3, #24]
 800213c:	4a26      	ldr	r2, [pc, #152]	; (80021d8 <HAL_ADC_MspInit+0xc0>)
 800213e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002142:	6193      	str	r3, [r2, #24]
 8002144:	4b24      	ldr	r3, [pc, #144]	; (80021d8 <HAL_ADC_MspInit+0xc0>)
 8002146:	699b      	ldr	r3, [r3, #24]
 8002148:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800214c:	60fb      	str	r3, [r7, #12]
 800214e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002150:	4b21      	ldr	r3, [pc, #132]	; (80021d8 <HAL_ADC_MspInit+0xc0>)
 8002152:	699b      	ldr	r3, [r3, #24]
 8002154:	4a20      	ldr	r2, [pc, #128]	; (80021d8 <HAL_ADC_MspInit+0xc0>)
 8002156:	f043 0304 	orr.w	r3, r3, #4
 800215a:	6193      	str	r3, [r2, #24]
 800215c:	4b1e      	ldr	r3, [pc, #120]	; (80021d8 <HAL_ADC_MspInit+0xc0>)
 800215e:	699b      	ldr	r3, [r3, #24]
 8002160:	f003 0304 	and.w	r3, r3, #4
 8002164:	60bb      	str	r3, [r7, #8]
 8002166:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8002168:	23ff      	movs	r3, #255	; 0xff
 800216a:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800216c:	2303      	movs	r3, #3
 800216e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002170:	f107 0310 	add.w	r3, r7, #16
 8002174:	4619      	mov	r1, r3
 8002176:	4819      	ldr	r0, [pc, #100]	; (80021dc <HAL_ADC_MspInit+0xc4>)
 8002178:	f001 fdb8 	bl	8003cec <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800217c:	4b18      	ldr	r3, [pc, #96]	; (80021e0 <HAL_ADC_MspInit+0xc8>)
 800217e:	4a19      	ldr	r2, [pc, #100]	; (80021e4 <HAL_ADC_MspInit+0xcc>)
 8002180:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002182:	4b17      	ldr	r3, [pc, #92]	; (80021e0 <HAL_ADC_MspInit+0xc8>)
 8002184:	2200      	movs	r2, #0
 8002186:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002188:	4b15      	ldr	r3, [pc, #84]	; (80021e0 <HAL_ADC_MspInit+0xc8>)
 800218a:	2200      	movs	r2, #0
 800218c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800218e:	4b14      	ldr	r3, [pc, #80]	; (80021e0 <HAL_ADC_MspInit+0xc8>)
 8002190:	2280      	movs	r2, #128	; 0x80
 8002192:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002194:	4b12      	ldr	r3, [pc, #72]	; (80021e0 <HAL_ADC_MspInit+0xc8>)
 8002196:	f44f 7200 	mov.w	r2, #512	; 0x200
 800219a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800219c:	4b10      	ldr	r3, [pc, #64]	; (80021e0 <HAL_ADC_MspInit+0xc8>)
 800219e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80021a2:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80021a4:	4b0e      	ldr	r3, [pc, #56]	; (80021e0 <HAL_ADC_MspInit+0xc8>)
 80021a6:	2220      	movs	r2, #32
 80021a8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80021aa:	4b0d      	ldr	r3, [pc, #52]	; (80021e0 <HAL_ADC_MspInit+0xc8>)
 80021ac:	2200      	movs	r2, #0
 80021ae:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80021b0:	480b      	ldr	r0, [pc, #44]	; (80021e0 <HAL_ADC_MspInit+0xc8>)
 80021b2:	f001 faf5 	bl	80037a0 <HAL_DMA_Init>
 80021b6:	4603      	mov	r3, r0
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d001      	beq.n	80021c0 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 80021bc:	f7ff ff6e 	bl	800209c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	4a07      	ldr	r2, [pc, #28]	; (80021e0 <HAL_ADC_MspInit+0xc8>)
 80021c4:	621a      	str	r2, [r3, #32]
 80021c6:	4a06      	ldr	r2, [pc, #24]	; (80021e0 <HAL_ADC_MspInit+0xc8>)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80021cc:	bf00      	nop
 80021ce:	3720      	adds	r7, #32
 80021d0:	46bd      	mov	sp, r7
 80021d2:	bd80      	pop	{r7, pc}
 80021d4:	40012400 	.word	0x40012400
 80021d8:	40021000 	.word	0x40021000
 80021dc:	40010800 	.word	0x40010800
 80021e0:	20001974 	.word	0x20001974
 80021e4:	40020008 	.word	0x40020008

080021e8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b086      	sub	sp, #24
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	4a5c      	ldr	r2, [pc, #368]	; (8002368 <HAL_TIM_Base_MspInit+0x180>)
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d10c      	bne.n	8002214 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80021fa:	4b5c      	ldr	r3, [pc, #368]	; (800236c <HAL_TIM_Base_MspInit+0x184>)
 80021fc:	699b      	ldr	r3, [r3, #24]
 80021fe:	4a5b      	ldr	r2, [pc, #364]	; (800236c <HAL_TIM_Base_MspInit+0x184>)
 8002200:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002204:	6193      	str	r3, [r2, #24]
 8002206:	4b59      	ldr	r3, [pc, #356]	; (800236c <HAL_TIM_Base_MspInit+0x184>)
 8002208:	699b      	ldr	r3, [r3, #24]
 800220a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800220e:	617b      	str	r3, [r7, #20]
 8002210:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002212:	e0a4      	b.n	800235e <HAL_TIM_Base_MspInit+0x176>
  else if(htim_base->Instance==TIM2)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800221c:	f040 808e 	bne.w	800233c <HAL_TIM_Base_MspInit+0x154>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002220:	4b52      	ldr	r3, [pc, #328]	; (800236c <HAL_TIM_Base_MspInit+0x184>)
 8002222:	69db      	ldr	r3, [r3, #28]
 8002224:	4a51      	ldr	r2, [pc, #324]	; (800236c <HAL_TIM_Base_MspInit+0x184>)
 8002226:	f043 0301 	orr.w	r3, r3, #1
 800222a:	61d3      	str	r3, [r2, #28]
 800222c:	4b4f      	ldr	r3, [pc, #316]	; (800236c <HAL_TIM_Base_MspInit+0x184>)
 800222e:	69db      	ldr	r3, [r3, #28]
 8002230:	f003 0301 	and.w	r3, r3, #1
 8002234:	613b      	str	r3, [r7, #16]
 8002236:	693b      	ldr	r3, [r7, #16]
    hdma_tim2_ch2_ch4.Instance = DMA1_Channel7;
 8002238:	4b4d      	ldr	r3, [pc, #308]	; (8002370 <HAL_TIM_Base_MspInit+0x188>)
 800223a:	4a4e      	ldr	r2, [pc, #312]	; (8002374 <HAL_TIM_Base_MspInit+0x18c>)
 800223c:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch2_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800223e:	4b4c      	ldr	r3, [pc, #304]	; (8002370 <HAL_TIM_Base_MspInit+0x188>)
 8002240:	2210      	movs	r2, #16
 8002242:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 8002244:	4b4a      	ldr	r3, [pc, #296]	; (8002370 <HAL_TIM_Base_MspInit+0x188>)
 8002246:	2200      	movs	r2, #0
 8002248:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch2_ch4.Init.MemInc = DMA_MINC_DISABLE;
 800224a:	4b49      	ldr	r3, [pc, #292]	; (8002370 <HAL_TIM_Base_MspInit+0x188>)
 800224c:	2200      	movs	r2, #0
 800224e:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch2_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002250:	4b47      	ldr	r3, [pc, #284]	; (8002370 <HAL_TIM_Base_MspInit+0x188>)
 8002252:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002256:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch2_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002258:	4b45      	ldr	r3, [pc, #276]	; (8002370 <HAL_TIM_Base_MspInit+0x188>)
 800225a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800225e:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch2_ch4.Init.Mode = DMA_CIRCULAR;
 8002260:	4b43      	ldr	r3, [pc, #268]	; (8002370 <HAL_TIM_Base_MspInit+0x188>)
 8002262:	2220      	movs	r2, #32
 8002264:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch2_ch4.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002266:	4b42      	ldr	r3, [pc, #264]	; (8002370 <HAL_TIM_Base_MspInit+0x188>)
 8002268:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 800226c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim2_ch2_ch4) != HAL_OK)
 800226e:	4840      	ldr	r0, [pc, #256]	; (8002370 <HAL_TIM_Base_MspInit+0x188>)
 8002270:	f001 fa96 	bl	80037a0 <HAL_DMA_Init>
 8002274:	4603      	mov	r3, r0
 8002276:	2b00      	cmp	r3, #0
 8002278:	d001      	beq.n	800227e <HAL_TIM_Base_MspInit+0x96>
      Error_Handler();
 800227a:	f7ff ff0f 	bl	800209c <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2_ch4);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	4a3b      	ldr	r2, [pc, #236]	; (8002370 <HAL_TIM_Base_MspInit+0x188>)
 8002282:	629a      	str	r2, [r3, #40]	; 0x28
 8002284:	4a3a      	ldr	r2, [pc, #232]	; (8002370 <HAL_TIM_Base_MspInit+0x188>)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	6253      	str	r3, [r2, #36]	; 0x24
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC4],hdma_tim2_ch2_ch4);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	4a38      	ldr	r2, [pc, #224]	; (8002370 <HAL_TIM_Base_MspInit+0x188>)
 800228e:	631a      	str	r2, [r3, #48]	; 0x30
 8002290:	4a37      	ldr	r2, [pc, #220]	; (8002370 <HAL_TIM_Base_MspInit+0x188>)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	6253      	str	r3, [r2, #36]	; 0x24
    hdma_tim2_ch1.Instance = DMA1_Channel5;
 8002296:	4b38      	ldr	r3, [pc, #224]	; (8002378 <HAL_TIM_Base_MspInit+0x190>)
 8002298:	4a38      	ldr	r2, [pc, #224]	; (800237c <HAL_TIM_Base_MspInit+0x194>)
 800229a:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800229c:	4b36      	ldr	r3, [pc, #216]	; (8002378 <HAL_TIM_Base_MspInit+0x190>)
 800229e:	2210      	movs	r2, #16
 80022a0:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80022a2:	4b35      	ldr	r3, [pc, #212]	; (8002378 <HAL_TIM_Base_MspInit+0x190>)
 80022a4:	2200      	movs	r2, #0
 80022a6:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_DISABLE;
 80022a8:	4b33      	ldr	r3, [pc, #204]	; (8002378 <HAL_TIM_Base_MspInit+0x190>)
 80022aa:	2200      	movs	r2, #0
 80022ac:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80022ae:	4b32      	ldr	r3, [pc, #200]	; (8002378 <HAL_TIM_Base_MspInit+0x190>)
 80022b0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80022b4:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80022b6:	4b30      	ldr	r3, [pc, #192]	; (8002378 <HAL_TIM_Base_MspInit+0x190>)
 80022b8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80022bc:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 80022be:	4b2e      	ldr	r3, [pc, #184]	; (8002378 <HAL_TIM_Base_MspInit+0x190>)
 80022c0:	2220      	movs	r2, #32
 80022c2:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80022c4:	4b2c      	ldr	r3, [pc, #176]	; (8002378 <HAL_TIM_Base_MspInit+0x190>)
 80022c6:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80022ca:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 80022cc:	482a      	ldr	r0, [pc, #168]	; (8002378 <HAL_TIM_Base_MspInit+0x190>)
 80022ce:	f001 fa67 	bl	80037a0 <HAL_DMA_Init>
 80022d2:	4603      	mov	r3, r0
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d001      	beq.n	80022dc <HAL_TIM_Base_MspInit+0xf4>
      Error_Handler();
 80022d8:	f7ff fee0 	bl	800209c <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	4a26      	ldr	r2, [pc, #152]	; (8002378 <HAL_TIM_Base_MspInit+0x190>)
 80022e0:	625a      	str	r2, [r3, #36]	; 0x24
 80022e2:	4a25      	ldr	r2, [pc, #148]	; (8002378 <HAL_TIM_Base_MspInit+0x190>)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	6253      	str	r3, [r2, #36]	; 0x24
    hdma_tim2_up.Instance = DMA1_Channel2;
 80022e8:	4b25      	ldr	r3, [pc, #148]	; (8002380 <HAL_TIM_Base_MspInit+0x198>)
 80022ea:	4a26      	ldr	r2, [pc, #152]	; (8002384 <HAL_TIM_Base_MspInit+0x19c>)
 80022ec:	601a      	str	r2, [r3, #0]
    hdma_tim2_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80022ee:	4b24      	ldr	r3, [pc, #144]	; (8002380 <HAL_TIM_Base_MspInit+0x198>)
 80022f0:	2210      	movs	r2, #16
 80022f2:	605a      	str	r2, [r3, #4]
    hdma_tim2_up.Init.PeriphInc = DMA_PINC_DISABLE;
 80022f4:	4b22      	ldr	r3, [pc, #136]	; (8002380 <HAL_TIM_Base_MspInit+0x198>)
 80022f6:	2200      	movs	r2, #0
 80022f8:	609a      	str	r2, [r3, #8]
    hdma_tim2_up.Init.MemInc = DMA_MINC_DISABLE;
 80022fa:	4b21      	ldr	r3, [pc, #132]	; (8002380 <HAL_TIM_Base_MspInit+0x198>)
 80022fc:	2200      	movs	r2, #0
 80022fe:	60da      	str	r2, [r3, #12]
    hdma_tim2_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002300:	4b1f      	ldr	r3, [pc, #124]	; (8002380 <HAL_TIM_Base_MspInit+0x198>)
 8002302:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002306:	611a      	str	r2, [r3, #16]
    hdma_tim2_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002308:	4b1d      	ldr	r3, [pc, #116]	; (8002380 <HAL_TIM_Base_MspInit+0x198>)
 800230a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800230e:	615a      	str	r2, [r3, #20]
    hdma_tim2_up.Init.Mode = DMA_CIRCULAR;
 8002310:	4b1b      	ldr	r3, [pc, #108]	; (8002380 <HAL_TIM_Base_MspInit+0x198>)
 8002312:	2220      	movs	r2, #32
 8002314:	619a      	str	r2, [r3, #24]
    hdma_tim2_up.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002316:	4b1a      	ldr	r3, [pc, #104]	; (8002380 <HAL_TIM_Base_MspInit+0x198>)
 8002318:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 800231c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim2_up) != HAL_OK)
 800231e:	4818      	ldr	r0, [pc, #96]	; (8002380 <HAL_TIM_Base_MspInit+0x198>)
 8002320:	f001 fa3e 	bl	80037a0 <HAL_DMA_Init>
 8002324:	4603      	mov	r3, r0
 8002326:	2b00      	cmp	r3, #0
 8002328:	d001      	beq.n	800232e <HAL_TIM_Base_MspInit+0x146>
      Error_Handler();
 800232a:	f7ff feb7 	bl	800209c <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim2_up);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	4a13      	ldr	r2, [pc, #76]	; (8002380 <HAL_TIM_Base_MspInit+0x198>)
 8002332:	621a      	str	r2, [r3, #32]
 8002334:	4a12      	ldr	r2, [pc, #72]	; (8002380 <HAL_TIM_Base_MspInit+0x198>)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6253      	str	r3, [r2, #36]	; 0x24
}
 800233a:	e010      	b.n	800235e <HAL_TIM_Base_MspInit+0x176>
  else if(htim_base->Instance==TIM4)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4a11      	ldr	r2, [pc, #68]	; (8002388 <HAL_TIM_Base_MspInit+0x1a0>)
 8002342:	4293      	cmp	r3, r2
 8002344:	d10b      	bne.n	800235e <HAL_TIM_Base_MspInit+0x176>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002346:	4b09      	ldr	r3, [pc, #36]	; (800236c <HAL_TIM_Base_MspInit+0x184>)
 8002348:	69db      	ldr	r3, [r3, #28]
 800234a:	4a08      	ldr	r2, [pc, #32]	; (800236c <HAL_TIM_Base_MspInit+0x184>)
 800234c:	f043 0304 	orr.w	r3, r3, #4
 8002350:	61d3      	str	r3, [r2, #28]
 8002352:	4b06      	ldr	r3, [pc, #24]	; (800236c <HAL_TIM_Base_MspInit+0x184>)
 8002354:	69db      	ldr	r3, [r3, #28]
 8002356:	f003 0304 	and.w	r3, r3, #4
 800235a:	60fb      	str	r3, [r7, #12]
 800235c:	68fb      	ldr	r3, [r7, #12]
}
 800235e:	bf00      	nop
 8002360:	3718      	adds	r7, #24
 8002362:	46bd      	mov	sp, r7
 8002364:	bd80      	pop	{r7, pc}
 8002366:	bf00      	nop
 8002368:	40012c00 	.word	0x40012c00
 800236c:	40021000 	.word	0x40021000
 8002370:	20001850 	.word	0x20001850
 8002374:	40020080 	.word	0x40020080
 8002378:	20001774 	.word	0x20001774
 800237c:	40020058 	.word	0x40020058
 8002380:	20001804 	.word	0x20001804
 8002384:	4002001c 	.word	0x4002001c
 8002388:	40000800 	.word	0x40000800

0800238c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b088      	sub	sp, #32
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002394:	f107 0310 	add.w	r3, r7, #16
 8002398:	2200      	movs	r2, #0
 800239a:	601a      	str	r2, [r3, #0]
 800239c:	605a      	str	r2, [r3, #4]
 800239e:	609a      	str	r2, [r3, #8]
 80023a0:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	4a1f      	ldr	r2, [pc, #124]	; (8002424 <HAL_TIM_MspPostInit+0x98>)
 80023a8:	4293      	cmp	r3, r2
 80023aa:	d119      	bne.n	80023e0 <HAL_TIM_MspPostInit+0x54>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023ac:	4b1e      	ldr	r3, [pc, #120]	; (8002428 <HAL_TIM_MspPostInit+0x9c>)
 80023ae:	699b      	ldr	r3, [r3, #24]
 80023b0:	4a1d      	ldr	r2, [pc, #116]	; (8002428 <HAL_TIM_MspPostInit+0x9c>)
 80023b2:	f043 0304 	orr.w	r3, r3, #4
 80023b6:	6193      	str	r3, [r2, #24]
 80023b8:	4b1b      	ldr	r3, [pc, #108]	; (8002428 <HAL_TIM_MspPostInit+0x9c>)
 80023ba:	699b      	ldr	r3, [r3, #24]
 80023bc:	f003 0304 	and.w	r3, r3, #4
 80023c0:	60fb      	str	r3, [r7, #12]
 80023c2:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80023c4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80023c8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023ca:	2302      	movs	r3, #2
 80023cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023ce:	2302      	movs	r3, #2
 80023d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023d2:	f107 0310 	add.w	r3, r7, #16
 80023d6:	4619      	mov	r1, r3
 80023d8:	4814      	ldr	r0, [pc, #80]	; (800242c <HAL_TIM_MspPostInit+0xa0>)
 80023da:	f001 fc87 	bl	8003cec <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80023de:	e01d      	b.n	800241c <HAL_TIM_MspPostInit+0x90>
  else if(htim->Instance==TIM4)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4a12      	ldr	r2, [pc, #72]	; (8002430 <HAL_TIM_MspPostInit+0xa4>)
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d118      	bne.n	800241c <HAL_TIM_MspPostInit+0x90>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023ea:	4b0f      	ldr	r3, [pc, #60]	; (8002428 <HAL_TIM_MspPostInit+0x9c>)
 80023ec:	699b      	ldr	r3, [r3, #24]
 80023ee:	4a0e      	ldr	r2, [pc, #56]	; (8002428 <HAL_TIM_MspPostInit+0x9c>)
 80023f0:	f043 0308 	orr.w	r3, r3, #8
 80023f4:	6193      	str	r3, [r2, #24]
 80023f6:	4b0c      	ldr	r3, [pc, #48]	; (8002428 <HAL_TIM_MspPostInit+0x9c>)
 80023f8:	699b      	ldr	r3, [r3, #24]
 80023fa:	f003 0308 	and.w	r3, r3, #8
 80023fe:	60bb      	str	r3, [r7, #8]
 8002400:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8002402:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8002406:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002408:	2302      	movs	r3, #2
 800240a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800240c:	2302      	movs	r3, #2
 800240e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002410:	f107 0310 	add.w	r3, r7, #16
 8002414:	4619      	mov	r1, r3
 8002416:	4807      	ldr	r0, [pc, #28]	; (8002434 <HAL_TIM_MspPostInit+0xa8>)
 8002418:	f001 fc68 	bl	8003cec <HAL_GPIO_Init>
}
 800241c:	bf00      	nop
 800241e:	3720      	adds	r7, #32
 8002420:	46bd      	mov	sp, r7
 8002422:	bd80      	pop	{r7, pc}
 8002424:	40012c00 	.word	0x40012c00
 8002428:	40021000 	.word	0x40021000
 800242c:	40010800 	.word	0x40010800
 8002430:	40000800 	.word	0x40000800
 8002434:	40010c00 	.word	0x40010c00

08002438 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b088      	sub	sp, #32
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002440:	f107 0310 	add.w	r3, r7, #16
 8002444:	2200      	movs	r2, #0
 8002446:	601a      	str	r2, [r3, #0]
 8002448:	605a      	str	r2, [r3, #4]
 800244a:	609a      	str	r2, [r3, #8]
 800244c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	4a20      	ldr	r2, [pc, #128]	; (80024d4 <HAL_UART_MspInit+0x9c>)
 8002454:	4293      	cmp	r3, r2
 8002456:	d139      	bne.n	80024cc <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002458:	4b1f      	ldr	r3, [pc, #124]	; (80024d8 <HAL_UART_MspInit+0xa0>)
 800245a:	699b      	ldr	r3, [r3, #24]
 800245c:	4a1e      	ldr	r2, [pc, #120]	; (80024d8 <HAL_UART_MspInit+0xa0>)
 800245e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002462:	6193      	str	r3, [r2, #24]
 8002464:	4b1c      	ldr	r3, [pc, #112]	; (80024d8 <HAL_UART_MspInit+0xa0>)
 8002466:	699b      	ldr	r3, [r3, #24]
 8002468:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800246c:	60fb      	str	r3, [r7, #12]
 800246e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002470:	4b19      	ldr	r3, [pc, #100]	; (80024d8 <HAL_UART_MspInit+0xa0>)
 8002472:	699b      	ldr	r3, [r3, #24]
 8002474:	4a18      	ldr	r2, [pc, #96]	; (80024d8 <HAL_UART_MspInit+0xa0>)
 8002476:	f043 0304 	orr.w	r3, r3, #4
 800247a:	6193      	str	r3, [r2, #24]
 800247c:	4b16      	ldr	r3, [pc, #88]	; (80024d8 <HAL_UART_MspInit+0xa0>)
 800247e:	699b      	ldr	r3, [r3, #24]
 8002480:	f003 0304 	and.w	r3, r3, #4
 8002484:	60bb      	str	r3, [r7, #8]
 8002486:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002488:	f44f 7300 	mov.w	r3, #512	; 0x200
 800248c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800248e:	2302      	movs	r3, #2
 8002490:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002492:	2303      	movs	r3, #3
 8002494:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002496:	f107 0310 	add.w	r3, r7, #16
 800249a:	4619      	mov	r1, r3
 800249c:	480f      	ldr	r0, [pc, #60]	; (80024dc <HAL_UART_MspInit+0xa4>)
 800249e:	f001 fc25 	bl	8003cec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80024a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80024a6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80024a8:	2300      	movs	r3, #0
 80024aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ac:	2300      	movs	r3, #0
 80024ae:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024b0:	f107 0310 	add.w	r3, r7, #16
 80024b4:	4619      	mov	r1, r3
 80024b6:	4809      	ldr	r0, [pc, #36]	; (80024dc <HAL_UART_MspInit+0xa4>)
 80024b8:	f001 fc18 	bl	8003cec <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80024bc:	2200      	movs	r2, #0
 80024be:	2105      	movs	r1, #5
 80024c0:	2025      	movs	r0, #37	; 0x25
 80024c2:	f001 f942 	bl	800374a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80024c6:	2025      	movs	r0, #37	; 0x25
 80024c8:	f001 f95b 	bl	8003782 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80024cc:	bf00      	nop
 80024ce:	3720      	adds	r7, #32
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bd80      	pop	{r7, pc}
 80024d4:	40013800 	.word	0x40013800
 80024d8:	40021000 	.word	0x40021000
 80024dc:	40010800 	.word	0x40010800

080024e0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b08c      	sub	sp, #48	; 0x30
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80024e8:	2300      	movs	r3, #0
 80024ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80024ec:	2300      	movs	r3, #0
 80024ee:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM3 IRQ priority */
  HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority ,0);
 80024f0:	2200      	movs	r2, #0
 80024f2:	6879      	ldr	r1, [r7, #4]
 80024f4:	201d      	movs	r0, #29
 80024f6:	f001 f928 	bl	800374a <HAL_NVIC_SetPriority>

  /* Enable the TIM3 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80024fa:	201d      	movs	r0, #29
 80024fc:	f001 f941 	bl	8003782 <HAL_NVIC_EnableIRQ>
  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 8002500:	4b1f      	ldr	r3, [pc, #124]	; (8002580 <HAL_InitTick+0xa0>)
 8002502:	69db      	ldr	r3, [r3, #28]
 8002504:	4a1e      	ldr	r2, [pc, #120]	; (8002580 <HAL_InitTick+0xa0>)
 8002506:	f043 0302 	orr.w	r3, r3, #2
 800250a:	61d3      	str	r3, [r2, #28]
 800250c:	4b1c      	ldr	r3, [pc, #112]	; (8002580 <HAL_InitTick+0xa0>)
 800250e:	69db      	ldr	r3, [r3, #28]
 8002510:	f003 0302 	and.w	r3, r3, #2
 8002514:	60fb      	str	r3, [r7, #12]
 8002516:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002518:	f107 0210 	add.w	r2, r7, #16
 800251c:	f107 0314 	add.w	r3, r7, #20
 8002520:	4611      	mov	r1, r2
 8002522:	4618      	mov	r0, r3
 8002524:	f002 f952 	bl	80047cc <HAL_RCC_GetClockConfig>

  /* Compute TIM3 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8002528:	f002 f928 	bl	800477c <HAL_RCC_GetPCLK1Freq>
 800252c:	4603      	mov	r3, r0
 800252e:	005b      	lsls	r3, r3, #1
 8002530:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002532:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002534:	4a13      	ldr	r2, [pc, #76]	; (8002584 <HAL_InitTick+0xa4>)
 8002536:	fba2 2303 	umull	r2, r3, r2, r3
 800253a:	0c9b      	lsrs	r3, r3, #18
 800253c:	3b01      	subs	r3, #1
 800253e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 8002540:	4b11      	ldr	r3, [pc, #68]	; (8002588 <HAL_InitTick+0xa8>)
 8002542:	4a12      	ldr	r2, [pc, #72]	; (800258c <HAL_InitTick+0xac>)
 8002544:	601a      	str	r2, [r3, #0]
  + Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 8002546:	4b10      	ldr	r3, [pc, #64]	; (8002588 <HAL_InitTick+0xa8>)
 8002548:	f240 32e7 	movw	r2, #999	; 0x3e7
 800254c:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 800254e:	4a0e      	ldr	r2, [pc, #56]	; (8002588 <HAL_InitTick+0xa8>)
 8002550:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002552:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 8002554:	4b0c      	ldr	r3, [pc, #48]	; (8002588 <HAL_InitTick+0xa8>)
 8002556:	2200      	movs	r2, #0
 8002558:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800255a:	4b0b      	ldr	r3, [pc, #44]	; (8002588 <HAL_InitTick+0xa8>)
 800255c:	2200      	movs	r2, #0
 800255e:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim3) == HAL_OK)
 8002560:	4809      	ldr	r0, [pc, #36]	; (8002588 <HAL_InitTick+0xa8>)
 8002562:	f002 fa37 	bl	80049d4 <HAL_TIM_Base_Init>
 8002566:	4603      	mov	r3, r0
 8002568:	2b00      	cmp	r3, #0
 800256a:	d104      	bne.n	8002576 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim3);
 800256c:	4806      	ldr	r0, [pc, #24]	; (8002588 <HAL_InitTick+0xa8>)
 800256e:	f002 facb 	bl	8004b08 <HAL_TIM_Base_Start_IT>
 8002572:	4603      	mov	r3, r0
 8002574:	e000      	b.n	8002578 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8002576:	2301      	movs	r3, #1
}
 8002578:	4618      	mov	r0, r3
 800257a:	3730      	adds	r7, #48	; 0x30
 800257c:	46bd      	mov	sp, r7
 800257e:	bd80      	pop	{r7, pc}
 8002580:	40021000 	.word	0x40021000
 8002584:	431bde83 	.word	0x431bde83
 8002588:	20001d68 	.word	0x20001d68
 800258c:	40000400 	.word	0x40000400

08002590 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002590:	b480      	push	{r7}
 8002592:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002594:	bf00      	nop
 8002596:	46bd      	mov	sp, r7
 8002598:	bc80      	pop	{r7}
 800259a:	4770      	bx	lr

0800259c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800259c:	b480      	push	{r7}
 800259e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80025a0:	e7fe      	b.n	80025a0 <HardFault_Handler+0x4>

080025a2 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80025a2:	b480      	push	{r7}
 80025a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80025a6:	e7fe      	b.n	80025a6 <MemManage_Handler+0x4>

080025a8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80025a8:	b480      	push	{r7}
 80025aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80025ac:	e7fe      	b.n	80025ac <BusFault_Handler+0x4>

080025ae <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80025ae:	b480      	push	{r7}
 80025b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80025b2:	e7fe      	b.n	80025b2 <UsageFault_Handler+0x4>

080025b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80025b4:	b480      	push	{r7}
 80025b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80025b8:	bf00      	nop
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bc80      	pop	{r7}
 80025be:	4770      	bx	lr

080025c0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80025c4:	4802      	ldr	r0, [pc, #8]	; (80025d0 <DMA1_Channel1_IRQHandler+0x10>)
 80025c6:	f001 fa5d 	bl	8003a84 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80025ca:	bf00      	nop
 80025cc:	bd80      	pop	{r7, pc}
 80025ce:	bf00      	nop
 80025d0:	20001974 	.word	0x20001974

080025d4 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_up);
 80025d8:	4802      	ldr	r0, [pc, #8]	; (80025e4 <DMA1_Channel2_IRQHandler+0x10>)
 80025da:	f001 fa53 	bl	8003a84 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80025de:	bf00      	nop
 80025e0:	bd80      	pop	{r7, pc}
 80025e2:	bf00      	nop
 80025e4:	20001804 	.word	0x20001804

080025e8 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 80025ec:	4802      	ldr	r0, [pc, #8]	; (80025f8 <DMA1_Channel5_IRQHandler+0x10>)
 80025ee:	f001 fa49 	bl	8003a84 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80025f2:	bf00      	nop
 80025f4:	bd80      	pop	{r7, pc}
 80025f6:	bf00      	nop
 80025f8:	20001774 	.word	0x20001774

080025fc <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch2_ch4);
 8002600:	4802      	ldr	r0, [pc, #8]	; (800260c <DMA1_Channel7_IRQHandler+0x10>)
 8002602:	f001 fa3f 	bl	8003a84 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8002606:	bf00      	nop
 8002608:	bd80      	pop	{r7, pc}
 800260a:	bf00      	nop
 800260c:	20001850 	.word	0x20001850

08002610 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002614:	4802      	ldr	r0, [pc, #8]	; (8002620 <TIM3_IRQHandler+0x10>)
 8002616:	f002 fbc3 	bl	8004da0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800261a:	bf00      	nop
 800261c:	bd80      	pop	{r7, pc}
 800261e:	bf00      	nop
 8002620:	20001d68 	.word	0x20001d68

08002624 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002628:	4802      	ldr	r0, [pc, #8]	; (8002634 <USART1_IRQHandler+0x10>)
 800262a:	f003 fb37 	bl	8005c9c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800262e:	bf00      	nop
 8002630:	bd80      	pop	{r7, pc}
 8002632:	bf00      	nop
 8002634:	20001914 	.word	0x20001914

08002638 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b086      	sub	sp, #24
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002640:	4a14      	ldr	r2, [pc, #80]	; (8002694 <_sbrk+0x5c>)
 8002642:	4b15      	ldr	r3, [pc, #84]	; (8002698 <_sbrk+0x60>)
 8002644:	1ad3      	subs	r3, r2, r3
 8002646:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002648:	697b      	ldr	r3, [r7, #20]
 800264a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800264c:	4b13      	ldr	r3, [pc, #76]	; (800269c <_sbrk+0x64>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d102      	bne.n	800265a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002654:	4b11      	ldr	r3, [pc, #68]	; (800269c <_sbrk+0x64>)
 8002656:	4a12      	ldr	r2, [pc, #72]	; (80026a0 <_sbrk+0x68>)
 8002658:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800265a:	4b10      	ldr	r3, [pc, #64]	; (800269c <_sbrk+0x64>)
 800265c:	681a      	ldr	r2, [r3, #0]
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	4413      	add	r3, r2
 8002662:	693a      	ldr	r2, [r7, #16]
 8002664:	429a      	cmp	r2, r3
 8002666:	d207      	bcs.n	8002678 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002668:	f006 ff2c 	bl	80094c4 <__errno>
 800266c:	4602      	mov	r2, r0
 800266e:	230c      	movs	r3, #12
 8002670:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8002672:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002676:	e009      	b.n	800268c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002678:	4b08      	ldr	r3, [pc, #32]	; (800269c <_sbrk+0x64>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800267e:	4b07      	ldr	r3, [pc, #28]	; (800269c <_sbrk+0x64>)
 8002680:	681a      	ldr	r2, [r3, #0]
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	4413      	add	r3, r2
 8002686:	4a05      	ldr	r2, [pc, #20]	; (800269c <_sbrk+0x64>)
 8002688:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800268a:	68fb      	ldr	r3, [r7, #12]
}
 800268c:	4618      	mov	r0, r3
 800268e:	3718      	adds	r7, #24
 8002690:	46bd      	mov	sp, r7
 8002692:	bd80      	pop	{r7, pc}
 8002694:	20005000 	.word	0x20005000
 8002698:	00000400 	.word	0x00000400
 800269c:	200008f8 	.word	0x200008f8
 80026a0:	20001f10 	.word	0x20001f10

080026a4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80026a4:	b480      	push	{r7}
 80026a6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80026a8:	bf00      	nop
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bc80      	pop	{r7}
 80026ae:	4770      	bx	lr

080026b0 <ws2812_timer2_init>:
    WS2812_CH14_GPIO,
    WS2812_CH15_GPIO
};

static void ws2812_timer2_init(void)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b08e      	sub	sp, #56	; 0x38
 80026b4:	af00      	add	r7, sp, #0
    TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80026b6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80026ba:	2200      	movs	r2, #0
 80026bc:	601a      	str	r2, [r3, #0]
 80026be:	605a      	str	r2, [r3, #4]
 80026c0:	609a      	str	r2, [r3, #8]
 80026c2:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026c4:	f107 0320 	add.w	r3, r7, #32
 80026c8:	2200      	movs	r2, #0
 80026ca:	601a      	str	r2, [r3, #0]
 80026cc:	605a      	str	r2, [r3, #4]
    TIM_OC_InitTypeDef sConfigOC = {0};
 80026ce:	1d3b      	adds	r3, r7, #4
 80026d0:	2200      	movs	r2, #0
 80026d2:	601a      	str	r2, [r3, #0]
 80026d4:	605a      	str	r2, [r3, #4]
 80026d6:	609a      	str	r2, [r3, #8]
 80026d8:	60da      	str	r2, [r3, #12]
 80026da:	611a      	str	r2, [r3, #16]
 80026dc:	615a      	str	r2, [r3, #20]
 80026de:	619a      	str	r2, [r3, #24]

    htimer2.Instance = TIM2;
 80026e0:	4b25      	ldr	r3, [pc, #148]	; (8002778 <ws2812_timer2_init+0xc8>)
 80026e2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80026e6:	601a      	str	r2, [r3, #0]
    htimer2.Init.Prescaler = 0;
 80026e8:	4b23      	ldr	r3, [pc, #140]	; (8002778 <ws2812_timer2_init+0xc8>)
 80026ea:	2200      	movs	r2, #0
 80026ec:	605a      	str	r2, [r3, #4]
    htimer2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026ee:	4b22      	ldr	r3, [pc, #136]	; (8002778 <ws2812_timer2_init+0xc8>)
 80026f0:	2200      	movs	r2, #0
 80026f2:	609a      	str	r2, [r3, #8]
    htimer2.Init.Period = WS2812_TIMER_PERIOD;
 80026f4:	4b20      	ldr	r3, [pc, #128]	; (8002778 <ws2812_timer2_init+0xc8>)
 80026f6:	2246      	movs	r2, #70	; 0x46
 80026f8:	60da      	str	r2, [r3, #12]

    htimer2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026fa:	4b1f      	ldr	r3, [pc, #124]	; (8002778 <ws2812_timer2_init+0xc8>)
 80026fc:	2200      	movs	r2, #0
 80026fe:	611a      	str	r2, [r3, #16]
    htimer2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002700:	4b1d      	ldr	r3, [pc, #116]	; (8002778 <ws2812_timer2_init+0xc8>)
 8002702:	2200      	movs	r2, #0
 8002704:	619a      	str	r2, [r3, #24]
    HAL_TIM_Base_Init(&htimer2);
 8002706:	481c      	ldr	r0, [pc, #112]	; (8002778 <ws2812_timer2_init+0xc8>)
 8002708:	f002 f964 	bl	80049d4 <HAL_TIM_Base_Init>

    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800270c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002710:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_TIM_ConfigClockSource(&htimer2, &sClockSourceConfig);
 8002712:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002716:	4619      	mov	r1, r3
 8002718:	4817      	ldr	r0, [pc, #92]	; (8002778 <ws2812_timer2_init+0xc8>)
 800271a:	f002 fd07 	bl	800512c <HAL_TIM_ConfigClockSource>
    HAL_TIM_PWM_Init(&htimer2);
 800271e:	4816      	ldr	r0, [pc, #88]	; (8002778 <ws2812_timer2_init+0xc8>)
 8002720:	f002 fa44 	bl	8004bac <HAL_TIM_PWM_Init>
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002724:	2300      	movs	r3, #0
 8002726:	623b      	str	r3, [r7, #32]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002728:	2300      	movs	r3, #0
 800272a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_TIMEx_MasterConfigSynchronization(&htimer2, &sMasterConfig);
 800272c:	f107 0320 	add.w	r3, r7, #32
 8002730:	4619      	mov	r1, r3
 8002732:	4811      	ldr	r0, [pc, #68]	; (8002778 <ws2812_timer2_init+0xc8>)
 8002734:	f003 f87a 	bl	800582c <HAL_TIMEx_MasterConfigSynchronization>

    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002738:	2360      	movs	r3, #96	; 0x60
 800273a:	607b      	str	r3, [r7, #4]

    sConfigOC.Pulse = WS2812_TIMER_PWM_CH1_TIME;
 800273c:	2316      	movs	r3, #22
 800273e:	60bb      	str	r3, [r7, #8]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002740:	2300      	movs	r3, #0
 8002742:	60fb      	str	r3, [r7, #12]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002744:	2300      	movs	r3, #0
 8002746:	617b      	str	r3, [r7, #20]
    HAL_TIM_PWM_ConfigChannel(&htimer2, &sConfigOC, TIM_CHANNEL_1);
 8002748:	1d3b      	adds	r3, r7, #4
 800274a:	2200      	movs	r2, #0
 800274c:	4619      	mov	r1, r3
 800274e:	480a      	ldr	r0, [pc, #40]	; (8002778 <ws2812_timer2_init+0xc8>)
 8002750:	f002 fc2e 	bl	8004fb0 <HAL_TIM_PWM_ConfigChannel>
    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002754:	2360      	movs	r3, #96	; 0x60
 8002756:	607b      	str	r3, [r7, #4]

    sConfigOC.Pulse = WS2812_TIMER_PWM_CH2_TIME;
 8002758:	232c      	movs	r3, #44	; 0x2c
 800275a:	60bb      	str	r3, [r7, #8]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800275c:	2300      	movs	r3, #0
 800275e:	60fb      	str	r3, [r7, #12]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002760:	2300      	movs	r3, #0
 8002762:	617b      	str	r3, [r7, #20]
    HAL_TIM_PWM_ConfigChannel(&htimer2, &sConfigOC, TIM_CHANNEL_2);
 8002764:	1d3b      	adds	r3, r7, #4
 8002766:	2204      	movs	r2, #4
 8002768:	4619      	mov	r1, r3
 800276a:	4803      	ldr	r0, [pc, #12]	; (8002778 <ws2812_timer2_init+0xc8>)
 800276c:	f002 fc20 	bl	8004fb0 <HAL_TIM_PWM_ConfigChannel>
}
 8002770:	bf00      	nop
 8002772:	3738      	adds	r7, #56	; 0x38
 8002774:	46bd      	mov	sp, r7
 8002776:	bd80      	pop	{r7, pc}
 8002778:	20001e7c 	.word	0x20001e7c

0800277c <ws2812_dma_start>:

static void ws2812_dma_start(GPIO_TypeDef *gpio_bank)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b084      	sub	sp, #16
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002784:	4b4c      	ldr	r3, [pc, #304]	; (80028b8 <ws2812_dma_start+0x13c>)
 8002786:	69db      	ldr	r3, [r3, #28]
 8002788:	4a4b      	ldr	r2, [pc, #300]	; (80028b8 <ws2812_dma_start+0x13c>)
 800278a:	f043 0301 	orr.w	r3, r3, #1
 800278e:	61d3      	str	r3, [r2, #28]
 8002790:	4b49      	ldr	r3, [pc, #292]	; (80028b8 <ws2812_dma_start+0x13c>)
 8002792:	69db      	ldr	r3, [r3, #28]
 8002794:	f003 0301 	and.w	r3, r3, #1
 8002798:	60fb      	str	r3, [r7, #12]
 800279a:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 DMA Init */
    /* TIM2_UP Init */
    hdma_tim2_update.Instance = DMA1_Channel2;
 800279c:	4b47      	ldr	r3, [pc, #284]	; (80028bc <ws2812_dma_start+0x140>)
 800279e:	4a48      	ldr	r2, [pc, #288]	; (80028c0 <ws2812_dma_start+0x144>)
 80027a0:	601a      	str	r2, [r3, #0]
    hdma_tim2_update.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80027a2:	4b46      	ldr	r3, [pc, #280]	; (80028bc <ws2812_dma_start+0x140>)
 80027a4:	2210      	movs	r2, #16
 80027a6:	605a      	str	r2, [r3, #4]
    hdma_tim2_update.Init.PeriphInc = DMA_PINC_DISABLE;
 80027a8:	4b44      	ldr	r3, [pc, #272]	; (80028bc <ws2812_dma_start+0x140>)
 80027aa:	2200      	movs	r2, #0
 80027ac:	609a      	str	r2, [r3, #8]
    hdma_tim2_update.Init.MemInc = DMA_MINC_DISABLE;
 80027ae:	4b43      	ldr	r3, [pc, #268]	; (80028bc <ws2812_dma_start+0x140>)
 80027b0:	2200      	movs	r2, #0
 80027b2:	60da      	str	r2, [r3, #12]
    hdma_tim2_update.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80027b4:	4b41      	ldr	r3, [pc, #260]	; (80028bc <ws2812_dma_start+0x140>)
 80027b6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80027ba:	611a      	str	r2, [r3, #16]
    hdma_tim2_update.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80027bc:	4b3f      	ldr	r3, [pc, #252]	; (80028bc <ws2812_dma_start+0x140>)
 80027be:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80027c2:	615a      	str	r2, [r3, #20]
    hdma_tim2_update.Init.Mode = DMA_CIRCULAR;
 80027c4:	4b3d      	ldr	r3, [pc, #244]	; (80028bc <ws2812_dma_start+0x140>)
 80027c6:	2220      	movs	r2, #32
 80027c8:	619a      	str	r2, [r3, #24]
    hdma_tim2_update.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80027ca:	4b3c      	ldr	r3, [pc, #240]	; (80028bc <ws2812_dma_start+0x140>)
 80027cc:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80027d0:	61da      	str	r2, [r3, #28]

    /* TIM2_CH1 Init */
    hdma_tim2_pwm_ch1.Instance = DMA1_Channel5;
 80027d2:	4b3c      	ldr	r3, [pc, #240]	; (80028c4 <ws2812_dma_start+0x148>)
 80027d4:	4a3c      	ldr	r2, [pc, #240]	; (80028c8 <ws2812_dma_start+0x14c>)
 80027d6:	601a      	str	r2, [r3, #0]
    hdma_tim2_pwm_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80027d8:	4b3a      	ldr	r3, [pc, #232]	; (80028c4 <ws2812_dma_start+0x148>)
 80027da:	2210      	movs	r2, #16
 80027dc:	605a      	str	r2, [r3, #4]
    hdma_tim2_pwm_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80027de:	4b39      	ldr	r3, [pc, #228]	; (80028c4 <ws2812_dma_start+0x148>)
 80027e0:	2200      	movs	r2, #0
 80027e2:	609a      	str	r2, [r3, #8]
    hdma_tim2_pwm_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80027e4:	4b37      	ldr	r3, [pc, #220]	; (80028c4 <ws2812_dma_start+0x148>)
 80027e6:	2280      	movs	r2, #128	; 0x80
 80027e8:	60da      	str	r2, [r3, #12]
    hdma_tim2_pwm_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80027ea:	4b36      	ldr	r3, [pc, #216]	; (80028c4 <ws2812_dma_start+0x148>)
 80027ec:	f44f 7200 	mov.w	r2, #512	; 0x200
 80027f0:	611a      	str	r2, [r3, #16]
    hdma_tim2_pwm_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80027f2:	4b34      	ldr	r3, [pc, #208]	; (80028c4 <ws2812_dma_start+0x148>)
 80027f4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80027f8:	615a      	str	r2, [r3, #20]
    hdma_tim2_pwm_ch1.Init.Mode = DMA_CIRCULAR;
 80027fa:	4b32      	ldr	r3, [pc, #200]	; (80028c4 <ws2812_dma_start+0x148>)
 80027fc:	2220      	movs	r2, #32
 80027fe:	619a      	str	r2, [r3, #24]
    hdma_tim2_pwm_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002800:	4b30      	ldr	r3, [pc, #192]	; (80028c4 <ws2812_dma_start+0x148>)
 8002802:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8002806:	61da      	str	r2, [r3, #28]

    /* TIM2_CH2_CH4 Init */
    hdma_tim2_pwm_ch2.Instance = DMA1_Channel7;
 8002808:	4b30      	ldr	r3, [pc, #192]	; (80028cc <ws2812_dma_start+0x150>)
 800280a:	4a31      	ldr	r2, [pc, #196]	; (80028d0 <ws2812_dma_start+0x154>)
 800280c:	601a      	str	r2, [r3, #0]
    hdma_tim2_pwm_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800280e:	4b2f      	ldr	r3, [pc, #188]	; (80028cc <ws2812_dma_start+0x150>)
 8002810:	2210      	movs	r2, #16
 8002812:	605a      	str	r2, [r3, #4]
    hdma_tim2_pwm_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8002814:	4b2d      	ldr	r3, [pc, #180]	; (80028cc <ws2812_dma_start+0x150>)
 8002816:	2200      	movs	r2, #0
 8002818:	609a      	str	r2, [r3, #8]
    hdma_tim2_pwm_ch2.Init.MemInc = DMA_MINC_DISABLE;
 800281a:	4b2c      	ldr	r3, [pc, #176]	; (80028cc <ws2812_dma_start+0x150>)
 800281c:	2200      	movs	r2, #0
 800281e:	60da      	str	r2, [r3, #12]
    hdma_tim2_pwm_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002820:	4b2a      	ldr	r3, [pc, #168]	; (80028cc <ws2812_dma_start+0x150>)
 8002822:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002826:	611a      	str	r2, [r3, #16]
    hdma_tim2_pwm_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002828:	4b28      	ldr	r3, [pc, #160]	; (80028cc <ws2812_dma_start+0x150>)
 800282a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800282e:	615a      	str	r2, [r3, #20]
    hdma_tim2_pwm_ch2.Init.Mode = DMA_CIRCULAR;
 8002830:	4b26      	ldr	r3, [pc, #152]	; (80028cc <ws2812_dma_start+0x150>)
 8002832:	2220      	movs	r2, #32
 8002834:	619a      	str	r2, [r3, #24]
    hdma_tim2_pwm_ch2.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002836:	4b25      	ldr	r3, [pc, #148]	; (80028cc <ws2812_dma_start+0x150>)
 8002838:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 800283c:	61da      	str	r2, [r3, #28]

    /* I don't know why, but making all DMAs run as long as the buffer size makes things more
     * efficient. Is it the extra full/half-done flags? Only the 2nd DMA needs to run for a given
     * size ...
     */
    HAL_DMA_Init(&hdma_tim2_update);
 800283e:	481f      	ldr	r0, [pc, #124]	; (80028bc <ws2812_dma_start+0x140>)
 8002840:	f000 ffae 	bl	80037a0 <HAL_DMA_Init>
    HAL_DMA_Init(&hdma_tim2_pwm_ch1);
 8002844:	481f      	ldr	r0, [pc, #124]	; (80028c4 <ws2812_dma_start+0x148>)
 8002846:	f000 ffab 	bl	80037a0 <HAL_DMA_Init>
    HAL_DMA_Init(&hdma_tim2_pwm_ch2);
 800284a:	4820      	ldr	r0, [pc, #128]	; (80028cc <ws2812_dma_start+0x150>)
 800284c:	f000 ffa8 	bl	80037a0 <HAL_DMA_Init>

    HAL_DMA_Start(&hdma_tim2_update, (uint32_t)&ws2812_gpio_set_bits, (uint32_t)&gpio_bank->BSRR, DMA_BUFFER_SIZE);
 8002850:	4920      	ldr	r1, [pc, #128]	; (80028d4 <ws2812_dma_start+0x158>)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	3310      	adds	r3, #16
 8002856:	461a      	mov	r2, r3
 8002858:	2310      	movs	r3, #16
 800285a:	4818      	ldr	r0, [pc, #96]	; (80028bc <ws2812_dma_start+0x140>)
 800285c:	f000 fffa 	bl	8003854 <HAL_DMA_Start>
	HAL_DMA_Start(&hdma_tim2_pwm_ch1, (uint32_t)dma_buffer, (uint32_t) &gpio_bank->BRR, DMA_BUFFER_SIZE);
 8002860:	491d      	ldr	r1, [pc, #116]	; (80028d8 <ws2812_dma_start+0x15c>)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	3314      	adds	r3, #20
 8002866:	461a      	mov	r2, r3
 8002868:	2310      	movs	r3, #16
 800286a:	4816      	ldr	r0, [pc, #88]	; (80028c4 <ws2812_dma_start+0x148>)
 800286c:	f000 fff2 	bl	8003854 <HAL_DMA_Start>
    HAL_DMA_Start(&hdma_tim2_pwm_ch2, (uint32_t)&ws2812_gpio_set_bits, (uint32_t)&gpio_bank->BRR, DMA_BUFFER_SIZE);
 8002870:	4918      	ldr	r1, [pc, #96]	; (80028d4 <ws2812_dma_start+0x158>)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	3314      	adds	r3, #20
 8002876:	461a      	mov	r2, r3
 8002878:	2310      	movs	r3, #16
 800287a:	4814      	ldr	r0, [pc, #80]	; (80028cc <ws2812_dma_start+0x150>)
 800287c:	f000 ffea 	bl	8003854 <HAL_DMA_Start>

	__HAL_TIM_ENABLE_DMA(&htimer2, TIM_DMA_UPDATE);
 8002880:	4b16      	ldr	r3, [pc, #88]	; (80028dc <ws2812_dma_start+0x160>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	68da      	ldr	r2, [r3, #12]
 8002886:	4b15      	ldr	r3, [pc, #84]	; (80028dc <ws2812_dma_start+0x160>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800288e:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_DMA(&htimer2, TIM_DMA_CC1);
 8002890:	4b12      	ldr	r3, [pc, #72]	; (80028dc <ws2812_dma_start+0x160>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	68da      	ldr	r2, [r3, #12]
 8002896:	4b11      	ldr	r3, [pc, #68]	; (80028dc <ws2812_dma_start+0x160>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800289e:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_DMA(&htimer2, TIM_DMA_CC2);
 80028a0:	4b0e      	ldr	r3, [pc, #56]	; (80028dc <ws2812_dma_start+0x160>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	68da      	ldr	r2, [r3, #12]
 80028a6:	4b0d      	ldr	r3, [pc, #52]	; (80028dc <ws2812_dma_start+0x160>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80028ae:	60da      	str	r2, [r3, #12]
}
 80028b0:	bf00      	nop
 80028b2:	3710      	adds	r7, #16
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bd80      	pop	{r7, pc}
 80028b8:	40021000 	.word	0x40021000
 80028bc:	20001e38 	.word	0x20001e38
 80028c0:	4002001c 	.word	0x4002001c
 80028c4:	20001df4 	.word	0x20001df4
 80028c8:	40020058 	.word	0x40020058
 80028cc:	20001db0 	.word	0x20001db0
 80028d0:	40020080 	.word	0x40020080
 80028d4:	200008fc 	.word	0x200008fc
 80028d8:	20000900 	.word	0x20000900
 80028dc:	20001e7c 	.word	0x20001e7c

080028e0 <get_channel_byte>:
        ch_val = get_channel_byte(channels + ch_num, pos);  \
        UNPACK_CHANNEL(gpio_num);                           \
    }

static inline uint8_t get_channel_byte(const struct led_channel_info *channel, int pos)
{
 80028e0:	b480      	push	{r7}
 80028e2:	b083      	sub	sp, #12
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
 80028e8:	6039      	str	r1, [r7, #0]
    /* If all channels are the same length, we can skip the 'pos' range check, and speed up our
     * inner loop *substantially*
     */

    if (WS212_ALL_CHANNELS_SAME_LENGTH || (pos < channel->length))
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	683a      	ldr	r2, [r7, #0]
 80028f0:	429a      	cmp	r2, r3
 80028f2:	da07      	bge.n	8002904 <get_channel_byte+0x24>
        return channel->framebuffer[pos] ^ 0xff;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	4413      	add	r3, r2
 80028fc:	781b      	ldrb	r3, [r3, #0]
 80028fe:	43db      	mvns	r3, r3
 8002900:	b2db      	uxtb	r3, r3
 8002902:	e000      	b.n	8002906 <get_channel_byte+0x26>

    return 0xff;
 8002904:	23ff      	movs	r3, #255	; 0xff
}
 8002906:	4618      	mov	r0, r3
 8002908:	370c      	adds	r7, #12
 800290a:	46bd      	mov	sp, r7
 800290c:	bc80      	pop	{r7}
 800290e:	4770      	bx	lr

08002910 <fill_dma_buffer>:

static void fill_dma_buffer(uint16_t *dest, int pos, const struct led_channel_info *channels)
{
 8002910:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002914:	b087      	sub	sp, #28
 8002916:	af00      	add	r7, sp, #0
 8002918:	60f8      	str	r0, [r7, #12]
 800291a:	60b9      	str	r1, [r7, #8]
 800291c:	607a      	str	r2, [r7, #4]
    register uint16_t cur0 = 0, cur1 = 0, cur2 = 0, cur3 = 0, cur4 = 0, cur5 = 0, cur6 = 0, cur7 = 0;
 800291e:	2300      	movs	r3, #0
 8002920:	603b      	str	r3, [r7, #0]
 8002922:	f04f 0b00 	mov.w	fp, #0
 8002926:	2600      	movs	r6, #0
 8002928:	2500      	movs	r5, #0
 800292a:	2400      	movs	r4, #0
 800292c:	f04f 0a00 	mov.w	sl, #0
 8002930:	f04f 0900 	mov.w	r9, #0
 8002934:	f04f 0800 	mov.w	r8, #0
     * all the error checks, we don't have the headroom (at least, on an STM32F103 at 72MHz).
     *
     * If you want it to be fast, don't expect it to always be pretty.
     */
    uint8_t ch_val;
    HANDLE_CHANNEL( 0, WS2812_CH0_GPIO);
 8002938:	68b9      	ldr	r1, [r7, #8]
 800293a:	6878      	ldr	r0, [r7, #4]
 800293c:	f7ff ffd0 	bl	80028e0 <get_channel_byte>
 8002940:	4603      	mov	r3, r0
 8002942:	75fb      	strb	r3, [r7, #23]
 8002944:	7df8      	ldrb	r0, [r7, #23]
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	469e      	mov	lr, r3
 800294a:	46dc      	mov	ip, fp
 800294c:	4651      	mov	r1, sl
 800294e:	464a      	mov	r2, r9
 8002950:	4643      	mov	r3, r8
 8002952:	4680      	mov	r8, r0
 8002954:	f3c8 10c0 	ubfx	r0, r8, #7, #1
 8002958:	f360 0e00 	bfi	lr, r0, #0, #1
 800295c:	f3c8 1080 	ubfx	r0, r8, #6, #1
 8002960:	f360 0c00 	bfi	ip, r0, #0, #1
 8002964:	f3c8 1040 	ubfx	r0, r8, #5, #1
 8002968:	f360 0600 	bfi	r6, r0, #0, #1
 800296c:	f3c8 1000 	ubfx	r0, r8, #4, #1
 8002970:	f360 0500 	bfi	r5, r0, #0, #1
 8002974:	f3c8 00c0 	ubfx	r0, r8, #3, #1
 8002978:	f360 0400 	bfi	r4, r0, #0, #1
 800297c:	f3c8 0080 	ubfx	r0, r8, #2, #1
 8002980:	f360 0100 	bfi	r1, r0, #0, #1
 8002984:	f3c8 0040 	ubfx	r0, r8, #1, #1
 8002988:	f360 0200 	bfi	r2, r0, #0, #1
 800298c:	f3c8 0000 	ubfx	r0, r8, #0, #1
 8002990:	f360 0300 	bfi	r3, r0, #0, #1
 8002994:	fa1f f08e 	uxth.w	r0, lr
 8002998:	6038      	str	r0, [r7, #0]
 800299a:	fa1f fb8c 	uxth.w	fp, ip
 800299e:	b2b6      	uxth	r6, r6
 80029a0:	b2ad      	uxth	r5, r5
 80029a2:	b2a4      	uxth	r4, r4
 80029a4:	fa1f fa81 	uxth.w	sl, r1
 80029a8:	fa1f f982 	uxth.w	r9, r2
 80029ac:	fa1f f883 	uxth.w	r8, r3
    HANDLE_CHANNEL( 1, WS2812_CH1_GPIO);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	3308      	adds	r3, #8
 80029b4:	68b9      	ldr	r1, [r7, #8]
 80029b6:	4618      	mov	r0, r3
 80029b8:	f7ff ff92 	bl	80028e0 <get_channel_byte>
 80029bc:	4603      	mov	r3, r0
 80029be:	75fb      	strb	r3, [r7, #23]
 80029c0:	7dfb      	ldrb	r3, [r7, #23]
 80029c2:	4618      	mov	r0, r3
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	469e      	mov	lr, r3
 80029c8:	46dc      	mov	ip, fp
 80029ca:	4651      	mov	r1, sl
 80029cc:	464a      	mov	r2, r9
 80029ce:	4643      	mov	r3, r8
 80029d0:	4680      	mov	r8, r0
 80029d2:	f3c8 10c0 	ubfx	r0, r8, #7, #1
 80029d6:	f360 0e41 	bfi	lr, r0, #1, #1
 80029da:	f3c8 1080 	ubfx	r0, r8, #6, #1
 80029de:	f360 0c41 	bfi	ip, r0, #1, #1
 80029e2:	f3c8 1040 	ubfx	r0, r8, #5, #1
 80029e6:	f360 0641 	bfi	r6, r0, #1, #1
 80029ea:	f3c8 1000 	ubfx	r0, r8, #4, #1
 80029ee:	f360 0541 	bfi	r5, r0, #1, #1
 80029f2:	f3c8 00c0 	ubfx	r0, r8, #3, #1
 80029f6:	f360 0441 	bfi	r4, r0, #1, #1
 80029fa:	f3c8 0080 	ubfx	r0, r8, #2, #1
 80029fe:	f360 0141 	bfi	r1, r0, #1, #1
 8002a02:	f3c8 0040 	ubfx	r0, r8, #1, #1
 8002a06:	f360 0241 	bfi	r2, r0, #1, #1
 8002a0a:	f3c8 0000 	ubfx	r0, r8, #0, #1
 8002a0e:	f360 0341 	bfi	r3, r0, #1, #1
 8002a12:	fa1f f08e 	uxth.w	r0, lr
 8002a16:	fa1f fb8c 	uxth.w	fp, ip
 8002a1a:	b2b6      	uxth	r6, r6
 8002a1c:	b2ad      	uxth	r5, r5
 8002a1e:	b2a4      	uxth	r4, r4
 8002a20:	fa1f fa81 	uxth.w	sl, r1
 8002a24:	fa1f f982 	uxth.w	r9, r2
 8002a28:	fa1f f883 	uxth.w	r8, r3

    /*
     * Store the repacked bits in our DMA buffer, ready to be sent to the GPIO bit-reset register.
     * cur0-cur7 represents bits0 - bits7 of all our channels. Each bit within curX is one channel.
     */
    dest[0] = cur0;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	4602      	mov	r2, r0
 8002a30:	801a      	strh	r2, [r3, #0]
    dest[1] = cur1;
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	3302      	adds	r3, #2
 8002a36:	465a      	mov	r2, fp
 8002a38:	801a      	strh	r2, [r3, #0]
    dest[2] = cur2;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	3304      	adds	r3, #4
 8002a3e:	4632      	mov	r2, r6
 8002a40:	801a      	strh	r2, [r3, #0]
    dest[3] = cur3;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	3306      	adds	r3, #6
 8002a46:	462a      	mov	r2, r5
 8002a48:	801a      	strh	r2, [r3, #0]
    dest[4] = cur4;
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	3308      	adds	r3, #8
 8002a4e:	4622      	mov	r2, r4
 8002a50:	801a      	strh	r2, [r3, #0]
    dest[5] = cur5;
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	330a      	adds	r3, #10
 8002a56:	4652      	mov	r2, sl
 8002a58:	801a      	strh	r2, [r3, #0]
    dest[6] = cur6;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	330c      	adds	r3, #12
 8002a5e:	464a      	mov	r2, r9
 8002a60:	801a      	strh	r2, [r3, #0]
    dest[7] = cur7;
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	330e      	adds	r3, #14
 8002a66:	4642      	mov	r2, r8
 8002a68:	801a      	strh	r2, [r3, #0]
}
 8002a6a:	bf00      	nop
 8002a6c:	371c      	adds	r7, #28
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08002a74 <ws2812_refresh>:

void ws2812_refresh(const struct led_channel_info *channels, GPIO_TypeDef *gpio_bank)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b088      	sub	sp, #32
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
 8002a7c:	6039      	str	r1, [r7, #0]
    int cycles = 0;
 8002a7e:	2300      	movs	r3, #0
 8002a80:	61fb      	str	r3, [r7, #28]
    int i;
    int pos = 0;
 8002a82:	2300      	movs	r3, #0
 8002a84:	617b      	str	r3, [r7, #20]
    int max_length = 0;
 8002a86:	2300      	movs	r3, #0
 8002a88:	613b      	str	r3, [r7, #16]

    /* This is what gets DMAed to the GPIO BSR / BSRR at the start/end of each bit cycle.
     * We will dynamically build this shortly
     */
    ws2812_gpio_set_bits = 0;
 8002a8a:	4b80      	ldr	r3, [pc, #512]	; (8002c8c <ws2812_refresh+0x218>)
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	801a      	strh	r2, [r3, #0]

    /* Pre-fill the DMA buffer, because we won't start filling things on-the-fly until the first
     * half has already been transferred.
     */
    for (i = 0; i < DMA_BUFFER_SIZE; i+= 8) {
 8002a90:	2300      	movs	r3, #0
 8002a92:	61bb      	str	r3, [r7, #24]
 8002a94:	e00e      	b.n	8002ab4 <ws2812_refresh+0x40>
        fill_dma_buffer(dma_buffer + i, pos, channels);
 8002a96:	69bb      	ldr	r3, [r7, #24]
 8002a98:	005b      	lsls	r3, r3, #1
 8002a9a:	4a7d      	ldr	r2, [pc, #500]	; (8002c90 <ws2812_refresh+0x21c>)
 8002a9c:	4413      	add	r3, r2
 8002a9e:	687a      	ldr	r2, [r7, #4]
 8002aa0:	6979      	ldr	r1, [r7, #20]
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f7ff ff34 	bl	8002910 <fill_dma_buffer>
        pos++;
 8002aa8:	697b      	ldr	r3, [r7, #20]
 8002aaa:	3301      	adds	r3, #1
 8002aac:	617b      	str	r3, [r7, #20]
    for (i = 0; i < DMA_BUFFER_SIZE; i+= 8) {
 8002aae:	69bb      	ldr	r3, [r7, #24]
 8002ab0:	3308      	adds	r3, #8
 8002ab2:	61bb      	str	r3, [r7, #24]
 8002ab4:	69bb      	ldr	r3, [r7, #24]
 8002ab6:	2b0f      	cmp	r3, #15
 8002ab8:	dded      	ble.n	8002a96 <ws2812_refresh+0x22>

    /* Go through the channel list, figure out which channels are used, and set up the GPIO set/
     * reset bit masks. While we're at it, find the length of the longest framebuffer, in case
     * they're of unequal length. This determines how many total bits we will clock out.
     */
    for (i = 0; i < WS2812_NUM_CHANNELS; i++) {
 8002aba:	2300      	movs	r3, #0
 8002abc:	61bb      	str	r3, [r7, #24]
 8002abe:	e027      	b.n	8002b10 <ws2812_refresh+0x9c>
        if (channels[i].length > max_length)
 8002ac0:	69bb      	ldr	r3, [r7, #24]
 8002ac2:	00db      	lsls	r3, r3, #3
 8002ac4:	687a      	ldr	r2, [r7, #4]
 8002ac6:	4413      	add	r3, r2
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	693a      	ldr	r2, [r7, #16]
 8002acc:	429a      	cmp	r2, r3
 8002ace:	da05      	bge.n	8002adc <ws2812_refresh+0x68>
            max_length = channels[i].length;
 8002ad0:	69bb      	ldr	r3, [r7, #24]
 8002ad2:	00db      	lsls	r3, r3, #3
 8002ad4:	687a      	ldr	r2, [r7, #4]
 8002ad6:	4413      	add	r3, r2
 8002ad8:	685b      	ldr	r3, [r3, #4]
 8002ada:	613b      	str	r3, [r7, #16]

        if (channels[i].length != 0)
 8002adc:	69bb      	ldr	r3, [r7, #24]
 8002ade:	00db      	lsls	r3, r3, #3
 8002ae0:	687a      	ldr	r2, [r7, #4]
 8002ae2:	4413      	add	r3, r2
 8002ae4:	685b      	ldr	r3, [r3, #4]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d00f      	beq.n	8002b0a <ws2812_refresh+0x96>
            ws2812_gpio_set_bits |= (1 << ws2812_channel_gpio_map[i]);
 8002aea:	4a6a      	ldr	r2, [pc, #424]	; (8002c94 <ws2812_refresh+0x220>)
 8002aec:	69bb      	ldr	r3, [r7, #24]
 8002aee:	4413      	add	r3, r2
 8002af0:	781b      	ldrb	r3, [r3, #0]
 8002af2:	461a      	mov	r2, r3
 8002af4:	2301      	movs	r3, #1
 8002af6:	4093      	lsls	r3, r2
 8002af8:	b21a      	sxth	r2, r3
 8002afa:	4b64      	ldr	r3, [pc, #400]	; (8002c8c <ws2812_refresh+0x218>)
 8002afc:	881b      	ldrh	r3, [r3, #0]
 8002afe:	b21b      	sxth	r3, r3
 8002b00:	4313      	orrs	r3, r2
 8002b02:	b21b      	sxth	r3, r3
 8002b04:	b29a      	uxth	r2, r3
 8002b06:	4b61      	ldr	r3, [pc, #388]	; (8002c8c <ws2812_refresh+0x218>)
 8002b08:	801a      	strh	r2, [r3, #0]
    for (i = 0; i < WS2812_NUM_CHANNELS; i++) {
 8002b0a:	69bb      	ldr	r3, [r7, #24]
 8002b0c:	3301      	adds	r3, #1
 8002b0e:	61bb      	str	r3, [r7, #24]
 8002b10:	69bb      	ldr	r3, [r7, #24]
 8002b12:	2b01      	cmp	r3, #1
 8002b14:	ddd4      	ble.n	8002ac0 <ws2812_refresh+0x4c>
    }

    /* Give DMA time to finish out the current buffer, before turning it off, plus an extra blank pixel (24 bits) */
    max_length += DMA_BUFFER_SIZE / 8;
 8002b16:	693b      	ldr	r3, [r7, #16]
 8002b18:	3302      	adds	r3, #2
 8002b1a:	613b      	str	r3, [r7, #16]

    /* If per-channel range checks are enabled, add an extra "dummy" pixel to the end of our data stream.
     * This must only be done with range checks enabled, or we'll walk off the end of our framebuffers.
     */
#if !WS212_ALL_CHANNELS_SAME_LENGTH
    max_length += 3;
 8002b1c:	693b      	ldr	r3, [r7, #16]
 8002b1e:	3303      	adds	r3, #3
 8002b20:	613b      	str	r3, [r7, #16]
#endif

    /* We're going to use our standard timer to generate the RESET pulse, so for now just run the
     * timer without any DMA.
     */
	__HAL_TIM_DISABLE_DMA(&htimer2, TIM_DMA_UPDATE);
 8002b22:	4b5d      	ldr	r3, [pc, #372]	; (8002c98 <ws2812_refresh+0x224>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	68da      	ldr	r2, [r3, #12]
 8002b28:	4b5b      	ldr	r3, [pc, #364]	; (8002c98 <ws2812_refresh+0x224>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002b30:	60da      	str	r2, [r3, #12]
	__HAL_TIM_DISABLE_DMA(&htimer2, TIM_DMA_CC1);
 8002b32:	4b59      	ldr	r3, [pc, #356]	; (8002c98 <ws2812_refresh+0x224>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	68da      	ldr	r2, [r3, #12]
 8002b38:	4b57      	ldr	r3, [pc, #348]	; (8002c98 <ws2812_refresh+0x224>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002b40:	60da      	str	r2, [r3, #12]
	__HAL_TIM_DISABLE_DMA(&htimer2, TIM_DMA_CC2);
 8002b42:	4b55      	ldr	r3, [pc, #340]	; (8002c98 <ws2812_refresh+0x224>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	68da      	ldr	r2, [r3, #12]
 8002b48:	4b53      	ldr	r3, [pc, #332]	; (8002c98 <ws2812_refresh+0x224>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002b50:	60da      	str	r2, [r3, #12]

    __HAL_TIM_DISABLE(&htimer2);
 8002b52:	4b51      	ldr	r3, [pc, #324]	; (8002c98 <ws2812_refresh+0x224>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	6a1a      	ldr	r2, [r3, #32]
 8002b58:	f241 1311 	movw	r3, #4369	; 0x1111
 8002b5c:	4013      	ands	r3, r2
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d10f      	bne.n	8002b82 <ws2812_refresh+0x10e>
 8002b62:	4b4d      	ldr	r3, [pc, #308]	; (8002c98 <ws2812_refresh+0x224>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	6a1a      	ldr	r2, [r3, #32]
 8002b68:	f240 4344 	movw	r3, #1092	; 0x444
 8002b6c:	4013      	ands	r3, r2
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d107      	bne.n	8002b82 <ws2812_refresh+0x10e>
 8002b72:	4b49      	ldr	r3, [pc, #292]	; (8002c98 <ws2812_refresh+0x224>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	681a      	ldr	r2, [r3, #0]
 8002b78:	4b47      	ldr	r3, [pc, #284]	; (8002c98 <ws2812_refresh+0x224>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f022 0201 	bic.w	r2, r2, #1
 8002b80:	601a      	str	r2, [r3, #0]

    /* Set all LED GPIOs to 0, to begin reset pulse */
    gpio_bank->BRR = ws2812_gpio_set_bits;
 8002b82:	4b42      	ldr	r3, [pc, #264]	; (8002c8c <ws2812_refresh+0x218>)
 8002b84:	881b      	ldrh	r3, [r3, #0]
 8002b86:	461a      	mov	r2, r3
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	615a      	str	r2, [r3, #20]

    __HAL_TIM_ENABLE(&htimer2);
 8002b8c:	4b42      	ldr	r3, [pc, #264]	; (8002c98 <ws2812_refresh+0x224>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	681a      	ldr	r2, [r3, #0]
 8002b92:	4b41      	ldr	r3, [pc, #260]	; (8002c98 <ws2812_refresh+0x224>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f042 0201 	orr.w	r2, r2, #1
 8002b9a:	601a      	str	r2, [r3, #0]

    /* We know the timer overflows every 1.25uS (our bit-time interval). So rather than
     * reprogram the timer for 280uS (reset pulse duration) and back, we're gonna be lazy
     * and just count out ~225 update intervals
     */
    for (i = 0; i < 225; i++) {
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	61bb      	str	r3, [r7, #24]
 8002ba0:	e00f      	b.n	8002bc2 <ws2812_refresh+0x14e>
        while (!__HAL_TIM_GET_FLAG(&htimer2, TIM_FLAG_UPDATE));
 8002ba2:	bf00      	nop
 8002ba4:	4b3c      	ldr	r3, [pc, #240]	; (8002c98 <ws2812_refresh+0x224>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	691b      	ldr	r3, [r3, #16]
 8002baa:	f003 0301 	and.w	r3, r3, #1
 8002bae:	2b01      	cmp	r3, #1
 8002bb0:	d1f8      	bne.n	8002ba4 <ws2812_refresh+0x130>
        __HAL_TIM_CLEAR_FLAG(&htimer2, TIM_FLAG_UPDATE);
 8002bb2:	4b39      	ldr	r3, [pc, #228]	; (8002c98 <ws2812_refresh+0x224>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f06f 0201 	mvn.w	r2, #1
 8002bba:	611a      	str	r2, [r3, #16]
    for (i = 0; i < 225; i++) {
 8002bbc:	69bb      	ldr	r3, [r7, #24]
 8002bbe:	3301      	adds	r3, #1
 8002bc0:	61bb      	str	r3, [r7, #24]
 8002bc2:	69bb      	ldr	r3, [r7, #24]
 8002bc4:	2be0      	cmp	r3, #224	; 0xe0
 8002bc6:	ddec      	ble.n	8002ba2 <ws2812_refresh+0x12e>
    }

    /* Now that we're done with the RESET pulse, turn off the timer and prepare the DMA stuff */
    __HAL_TIM_DISABLE(&htimer2);
 8002bc8:	4b33      	ldr	r3, [pc, #204]	; (8002c98 <ws2812_refresh+0x224>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	6a1a      	ldr	r2, [r3, #32]
 8002bce:	f241 1311 	movw	r3, #4369	; 0x1111
 8002bd2:	4013      	ands	r3, r2
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d10f      	bne.n	8002bf8 <ws2812_refresh+0x184>
 8002bd8:	4b2f      	ldr	r3, [pc, #188]	; (8002c98 <ws2812_refresh+0x224>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	6a1a      	ldr	r2, [r3, #32]
 8002bde:	f240 4344 	movw	r3, #1092	; 0x444
 8002be2:	4013      	ands	r3, r2
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d107      	bne.n	8002bf8 <ws2812_refresh+0x184>
 8002be8:	4b2b      	ldr	r3, [pc, #172]	; (8002c98 <ws2812_refresh+0x224>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	681a      	ldr	r2, [r3, #0]
 8002bee:	4b2a      	ldr	r3, [pc, #168]	; (8002c98 <ws2812_refresh+0x224>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f022 0201 	bic.w	r2, r2, #1
 8002bf6:	601a      	str	r2, [r3, #0]
    ws2812_dma_start(gpio_bank);
 8002bf8:	6838      	ldr	r0, [r7, #0]
 8002bfa:	f7ff fdbf 	bl	800277c <ws2812_dma_start>

    /* We set the timer to juuust before the overflow condition, so that the UPDATE event happens
     * before the CH1 / CH2 match events. We want this so that the UPDATE event gives us a clean
     * starting "high" level for the first edge of the first bit.
     */
    __HAL_TIM_SET_COUNTER(&htimer2, __HAL_TIM_GET_AUTORELOAD(&htimer2) - 10);
 8002bfe:	4b26      	ldr	r3, [pc, #152]	; (8002c98 <ws2812_refresh+0x224>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c04:	4b24      	ldr	r3, [pc, #144]	; (8002c98 <ws2812_refresh+0x224>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	3a0a      	subs	r2, #10
 8002c0a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Clear the DMA transfer status flags for the DMA we're using */
    DMA1->IFCR = (DMA_IFCR_CTCIF5 | DMA_IFCR_CHTIF5);
 8002c0c:	4b23      	ldr	r3, [pc, #140]	; (8002c9c <ws2812_refresh+0x228>)
 8002c0e:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 8002c12:	605a      	str	r2, [r3, #4]

    /* Enable the timer.... and so it begins */
    __HAL_TIM_ENABLE(&htimer2);
 8002c14:	4b20      	ldr	r3, [pc, #128]	; (8002c98 <ws2812_refresh+0x224>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	681a      	ldr	r2, [r3, #0]
 8002c1a:	4b1f      	ldr	r3, [pc, #124]	; (8002c98 <ws2812_refresh+0x224>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f042 0201 	orr.w	r2, r2, #1
 8002c22:	601a      	str	r2, [r3, #0]

    while(1) {
        /* Wait for DMA full-transfer or half-transfer event. This tells us when to fill the next buffer */
        if (!(DMA1->ISR & (DMA_ISR_TCIF5 | DMA_ISR_HTIF5))) {
 8002c24:	4b1d      	ldr	r3, [pc, #116]	; (8002c9c <ws2812_refresh+0x228>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d103      	bne.n	8002c38 <ws2812_refresh+0x1c4>
            cycles++;
 8002c30:	69fb      	ldr	r3, [r7, #28]
 8002c32:	3301      	adds	r3, #1
 8002c34:	61fb      	str	r3, [r7, #28]
            continue;
 8002c36:	e027      	b.n	8002c88 <ws2812_refresh+0x214>
        }

        uint16_t *dest = dma_buffer;
 8002c38:	4b15      	ldr	r3, [pc, #84]	; (8002c90 <ws2812_refresh+0x21c>)
 8002c3a:	60fb      	str	r3, [r7, #12]

        /* Figure out if we're filling the first half of the DMA buffer, or the second half */
        if (DMA1->ISR & DMA_ISR_TCIF5)
 8002c3c:	4b17      	ldr	r3, [pc, #92]	; (8002c9c <ws2812_refresh+0x228>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d002      	beq.n	8002c4e <ws2812_refresh+0x1da>
            dest += DMA_BUFFER_FILL_SIZE;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	3310      	adds	r3, #16
 8002c4c:	60fb      	str	r3, [r7, #12]

        /* Clear DMA event flags */
        DMA1->IFCR = (DMA_IFCR_CTCIF5 | DMA_IFCR_CHTIF5);
 8002c4e:	4b13      	ldr	r3, [pc, #76]	; (8002c9c <ws2812_refresh+0x228>)
 8002c50:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 8002c54:	605a      	str	r2, [r3, #4]

        /* Unpack one new byte from each channel, into eight words in our DMA buffer
         * Each 16-bit word in the DMA buffer contains to one bit of the output byte (from each channel)
         */
        for (i = 0; i < DMA_BUFFER_FILL_SIZE; i+= 8) {
 8002c56:	2300      	movs	r3, #0
 8002c58:	61bb      	str	r3, [r7, #24]
 8002c5a:	e00e      	b.n	8002c7a <ws2812_refresh+0x206>
            fill_dma_buffer(dest + i, pos, channels);
 8002c5c:	69bb      	ldr	r3, [r7, #24]
 8002c5e:	005b      	lsls	r3, r3, #1
 8002c60:	68fa      	ldr	r2, [r7, #12]
 8002c62:	4413      	add	r3, r2
 8002c64:	687a      	ldr	r2, [r7, #4]
 8002c66:	6979      	ldr	r1, [r7, #20]
 8002c68:	4618      	mov	r0, r3
 8002c6a:	f7ff fe51 	bl	8002910 <fill_dma_buffer>
            pos++;
 8002c6e:	697b      	ldr	r3, [r7, #20]
 8002c70:	3301      	adds	r3, #1
 8002c72:	617b      	str	r3, [r7, #20]
        for (i = 0; i < DMA_BUFFER_FILL_SIZE; i+= 8) {
 8002c74:	69bb      	ldr	r3, [r7, #24]
 8002c76:	3308      	adds	r3, #8
 8002c78:	61bb      	str	r3, [r7, #24]
 8002c7a:	69bb      	ldr	r3, [r7, #24]
 8002c7c:	2b07      	cmp	r3, #7
 8002c7e:	dded      	ble.n	8002c5c <ws2812_refresh+0x1e8>
        }

        if (pos > max_length)
 8002c80:	697a      	ldr	r2, [r7, #20]
 8002c82:	693b      	ldr	r3, [r7, #16]
 8002c84:	429a      	cmp	r2, r3
 8002c86:	dc0b      	bgt.n	8002ca0 <ws2812_refresh+0x22c>
    while(1) {
 8002c88:	e7cc      	b.n	8002c24 <ws2812_refresh+0x1b0>
 8002c8a:	bf00      	nop
 8002c8c:	200008fc 	.word	0x200008fc
 8002c90:	20000900 	.word	0x20000900
 8002c94:	08009fd8 	.word	0x08009fd8
 8002c98:	20001e7c 	.word	0x20001e7c
 8002c9c:	40020000 	.word	0x40020000
            break;
 8002ca0:	bf00      	nop
    }

    __HAL_TIM_DISABLE(&htimer2);
 8002ca2:	4b1c      	ldr	r3, [pc, #112]	; (8002d14 <ws2812_refresh+0x2a0>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	6a1a      	ldr	r2, [r3, #32]
 8002ca8:	f241 1311 	movw	r3, #4369	; 0x1111
 8002cac:	4013      	ands	r3, r2
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d10f      	bne.n	8002cd2 <ws2812_refresh+0x25e>
 8002cb2:	4b18      	ldr	r3, [pc, #96]	; (8002d14 <ws2812_refresh+0x2a0>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	6a1a      	ldr	r2, [r3, #32]
 8002cb8:	f240 4344 	movw	r3, #1092	; 0x444
 8002cbc:	4013      	ands	r3, r2
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d107      	bne.n	8002cd2 <ws2812_refresh+0x25e>
 8002cc2:	4b14      	ldr	r3, [pc, #80]	; (8002d14 <ws2812_refresh+0x2a0>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	681a      	ldr	r2, [r3, #0]
 8002cc8:	4b12      	ldr	r3, [pc, #72]	; (8002d14 <ws2812_refresh+0x2a0>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f022 0201 	bic.w	r2, r2, #1
 8002cd0:	601a      	str	r2, [r3, #0]

    /* Set all LED GPIOs back to 0 */
    gpio_bank->BRR = ws2812_gpio_set_bits;
 8002cd2:	4b11      	ldr	r3, [pc, #68]	; (8002d18 <ws2812_refresh+0x2a4>)
 8002cd4:	881b      	ldrh	r3, [r3, #0]
 8002cd6:	461a      	mov	r2, r3
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	615a      	str	r2, [r3, #20]

	__HAL_DMA_DISABLE(&hdma_tim2_update);
 8002cdc:	4b0f      	ldr	r3, [pc, #60]	; (8002d1c <ws2812_refresh+0x2a8>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	681a      	ldr	r2, [r3, #0]
 8002ce2:	4b0e      	ldr	r3, [pc, #56]	; (8002d1c <ws2812_refresh+0x2a8>)
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f022 0201 	bic.w	r2, r2, #1
 8002cea:	601a      	str	r2, [r3, #0]
	__HAL_DMA_DISABLE(&hdma_tim2_pwm_ch1);
 8002cec:	4b0c      	ldr	r3, [pc, #48]	; (8002d20 <ws2812_refresh+0x2ac>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	681a      	ldr	r2, [r3, #0]
 8002cf2:	4b0b      	ldr	r3, [pc, #44]	; (8002d20 <ws2812_refresh+0x2ac>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f022 0201 	bic.w	r2, r2, #1
 8002cfa:	601a      	str	r2, [r3, #0]
	__HAL_DMA_DISABLE(&hdma_tim2_pwm_ch2);
 8002cfc:	4b09      	ldr	r3, [pc, #36]	; (8002d24 <ws2812_refresh+0x2b0>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	681a      	ldr	r2, [r3, #0]
 8002d02:	4b08      	ldr	r3, [pc, #32]	; (8002d24 <ws2812_refresh+0x2b0>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f022 0201 	bic.w	r2, r2, #1
 8002d0a:	601a      	str	r2, [r3, #0]
}
 8002d0c:	bf00      	nop
 8002d0e:	3720      	adds	r7, #32
 8002d10:	46bd      	mov	sp, r7
 8002d12:	bd80      	pop	{r7, pc}
 8002d14:	20001e7c 	.word	0x20001e7c
 8002d18:	200008fc 	.word	0x200008fc
 8002d1c:	20001e38 	.word	0x20001e38
 8002d20:	20001df4 	.word	0x20001df4
 8002d24:	20001db0 	.word	0x20001db0

08002d28 <ws2812_init>:

void ws2812_init()
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b082      	sub	sp, #8
 8002d2c:	af00      	add	r7, sp, #0
    /* DMA controller clock enable */
    __HAL_RCC_DMA1_CLK_ENABLE();
 8002d2e:	4b10      	ldr	r3, [pc, #64]	; (8002d70 <ws2812_init+0x48>)
 8002d30:	695b      	ldr	r3, [r3, #20]
 8002d32:	4a0f      	ldr	r2, [pc, #60]	; (8002d70 <ws2812_init+0x48>)
 8002d34:	f043 0301 	orr.w	r3, r3, #1
 8002d38:	6153      	str	r3, [r2, #20]
 8002d3a:	4b0d      	ldr	r3, [pc, #52]	; (8002d70 <ws2812_init+0x48>)
 8002d3c:	695b      	ldr	r3, [r3, #20]
 8002d3e:	f003 0301 	and.w	r3, r3, #1
 8002d42:	607b      	str	r3, [r7, #4]
 8002d44:	687b      	ldr	r3, [r7, #4]

    /* DMA interrupt init, not that we're using it... */
    HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8002d46:	2200      	movs	r2, #0
 8002d48:	2100      	movs	r1, #0
 8002d4a:	200c      	movs	r0, #12
 8002d4c:	f000 fcfd 	bl	800374a <HAL_NVIC_SetPriority>
    HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8002d50:	2200      	movs	r2, #0
 8002d52:	2100      	movs	r1, #0
 8002d54:	200f      	movs	r0, #15
 8002d56:	f000 fcf8 	bl	800374a <HAL_NVIC_SetPriority>
    HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	2100      	movs	r1, #0
 8002d5e:	2011      	movs	r0, #17
 8002d60:	f000 fcf3 	bl	800374a <HAL_NVIC_SetPriority>

    ws2812_timer2_init();
 8002d64:	f7ff fca4 	bl	80026b0 <ws2812_timer2_init>
}
 8002d68:	bf00      	nop
 8002d6a:	3708      	adds	r7, #8
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	bd80      	pop	{r7, pc}
 8002d70:	40021000 	.word	0x40021000

08002d74 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002d74:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002d76:	e003      	b.n	8002d80 <LoopCopyDataInit>

08002d78 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002d78:	4b0b      	ldr	r3, [pc, #44]	; (8002da8 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8002d7a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002d7c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002d7e:	3104      	adds	r1, #4

08002d80 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002d80:	480a      	ldr	r0, [pc, #40]	; (8002dac <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002d82:	4b0b      	ldr	r3, [pc, #44]	; (8002db0 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002d84:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002d86:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002d88:	d3f6      	bcc.n	8002d78 <CopyDataInit>
  ldr r2, =_sbss
 8002d8a:	4a0a      	ldr	r2, [pc, #40]	; (8002db4 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002d8c:	e002      	b.n	8002d94 <LoopFillZerobss>

08002d8e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002d8e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002d90:	f842 3b04 	str.w	r3, [r2], #4

08002d94 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002d94:	4b08      	ldr	r3, [pc, #32]	; (8002db8 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8002d96:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002d98:	d3f9      	bcc.n	8002d8e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002d9a:	f7ff fc83 	bl	80026a4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002d9e:	f006 fb97 	bl	80094d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002da2:	f7fe f9a3 	bl	80010ec <main>
  bx lr
 8002da6:	4770      	bx	lr
  ldr r3, =_sidata
 8002da8:	0800a130 	.word	0x0800a130
  ldr r0, =_sdata
 8002dac:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002db0:	20000204 	.word	0x20000204
  ldr r2, =_sbss
 8002db4:	20000204 	.word	0x20000204
  ldr r3, = _ebss
 8002db8:	20001f0c 	.word	0x20001f0c

08002dbc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002dbc:	e7fe      	b.n	8002dbc <ADC1_2_IRQHandler>
	...

08002dc0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002dc4:	4b08      	ldr	r3, [pc, #32]	; (8002de8 <HAL_Init+0x28>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4a07      	ldr	r2, [pc, #28]	; (8002de8 <HAL_Init+0x28>)
 8002dca:	f043 0310 	orr.w	r3, r3, #16
 8002dce:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002dd0:	2003      	movs	r0, #3
 8002dd2:	f000 fcaf 	bl	8003734 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002dd6:	2000      	movs	r0, #0
 8002dd8:	f7ff fb82 	bl	80024e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002ddc:	f7ff f964 	bl	80020a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002de0:	2300      	movs	r3, #0
}
 8002de2:	4618      	mov	r0, r3
 8002de4:	bd80      	pop	{r7, pc}
 8002de6:	bf00      	nop
 8002de8:	40022000 	.word	0x40022000

08002dec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002dec:	b480      	push	{r7}
 8002dee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002df0:	4b05      	ldr	r3, [pc, #20]	; (8002e08 <HAL_IncTick+0x1c>)
 8002df2:	781b      	ldrb	r3, [r3, #0]
 8002df4:	461a      	mov	r2, r3
 8002df6:	4b05      	ldr	r3, [pc, #20]	; (8002e0c <HAL_IncTick+0x20>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4413      	add	r3, r2
 8002dfc:	4a03      	ldr	r2, [pc, #12]	; (8002e0c <HAL_IncTick+0x20>)
 8002dfe:	6013      	str	r3, [r2, #0]
}
 8002e00:	bf00      	nop
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bc80      	pop	{r7}
 8002e06:	4770      	bx	lr
 8002e08:	2000002c 	.word	0x2000002c
 8002e0c:	20001ec4 	.word	0x20001ec4

08002e10 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e10:	b480      	push	{r7}
 8002e12:	af00      	add	r7, sp, #0
  return uwTick;
 8002e14:	4b02      	ldr	r3, [pc, #8]	; (8002e20 <HAL_GetTick+0x10>)
 8002e16:	681b      	ldr	r3, [r3, #0]
}
 8002e18:	4618      	mov	r0, r3
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bc80      	pop	{r7}
 8002e1e:	4770      	bx	lr
 8002e20:	20001ec4 	.word	0x20001ec4

08002e24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b084      	sub	sp, #16
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e2c:	f7ff fff0 	bl	8002e10 <HAL_GetTick>
 8002e30:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002e3c:	d005      	beq.n	8002e4a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e3e:	4b09      	ldr	r3, [pc, #36]	; (8002e64 <HAL_Delay+0x40>)
 8002e40:	781b      	ldrb	r3, [r3, #0]
 8002e42:	461a      	mov	r2, r3
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	4413      	add	r3, r2
 8002e48:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002e4a:	bf00      	nop
 8002e4c:	f7ff ffe0 	bl	8002e10 <HAL_GetTick>
 8002e50:	4602      	mov	r2, r0
 8002e52:	68bb      	ldr	r3, [r7, #8]
 8002e54:	1ad3      	subs	r3, r2, r3
 8002e56:	68fa      	ldr	r2, [r7, #12]
 8002e58:	429a      	cmp	r2, r3
 8002e5a:	d8f7      	bhi.n	8002e4c <HAL_Delay+0x28>
  {
  }
}
 8002e5c:	bf00      	nop
 8002e5e:	3710      	adds	r7, #16
 8002e60:	46bd      	mov	sp, r7
 8002e62:	bd80      	pop	{r7, pc}
 8002e64:	2000002c 	.word	0x2000002c

08002e68 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b086      	sub	sp, #24
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e70:	2300      	movs	r3, #0
 8002e72:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002e74:	2300      	movs	r3, #0
 8002e76:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002e78:	2300      	movs	r3, #0
 8002e7a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d101      	bne.n	8002e8a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002e86:	2301      	movs	r3, #1
 8002e88:	e0be      	b.n	8003008 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	689b      	ldr	r3, [r3, #8]
 8002e8e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d109      	bne.n	8002eac <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002ea6:	6878      	ldr	r0, [r7, #4]
 8002ea8:	f7ff f936 	bl	8002118 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002eac:	6878      	ldr	r0, [r7, #4]
 8002eae:	f000 faf7 	bl	80034a0 <ADC_ConversionStop_Disable>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002eba:	f003 0310 	and.w	r3, r3, #16
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	f040 8099 	bne.w	8002ff6 <HAL_ADC_Init+0x18e>
 8002ec4:	7dfb      	ldrb	r3, [r7, #23]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	f040 8095 	bne.w	8002ff6 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ed0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002ed4:	f023 0302 	bic.w	r3, r3, #2
 8002ed8:	f043 0202 	orr.w	r2, r3, #2
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002ee8:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	7b1b      	ldrb	r3, [r3, #12]
 8002eee:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002ef0:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002ef2:	68ba      	ldr	r2, [r7, #8]
 8002ef4:	4313      	orrs	r3, r2
 8002ef6:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	689b      	ldr	r3, [r3, #8]
 8002efc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f00:	d003      	beq.n	8002f0a <HAL_ADC_Init+0xa2>
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	689b      	ldr	r3, [r3, #8]
 8002f06:	2b01      	cmp	r3, #1
 8002f08:	d102      	bne.n	8002f10 <HAL_ADC_Init+0xa8>
 8002f0a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002f0e:	e000      	b.n	8002f12 <HAL_ADC_Init+0xaa>
 8002f10:	2300      	movs	r3, #0
 8002f12:	693a      	ldr	r2, [r7, #16]
 8002f14:	4313      	orrs	r3, r2
 8002f16:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	7d1b      	ldrb	r3, [r3, #20]
 8002f1c:	2b01      	cmp	r3, #1
 8002f1e:	d119      	bne.n	8002f54 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	7b1b      	ldrb	r3, [r3, #12]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d109      	bne.n	8002f3c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	699b      	ldr	r3, [r3, #24]
 8002f2c:	3b01      	subs	r3, #1
 8002f2e:	035a      	lsls	r2, r3, #13
 8002f30:	693b      	ldr	r3, [r7, #16]
 8002f32:	4313      	orrs	r3, r2
 8002f34:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002f38:	613b      	str	r3, [r7, #16]
 8002f3a:	e00b      	b.n	8002f54 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f40:	f043 0220 	orr.w	r2, r3, #32
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f4c:	f043 0201 	orr.w	r2, r3, #1
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	693a      	ldr	r2, [r7, #16]
 8002f64:	430a      	orrs	r2, r1
 8002f66:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	689a      	ldr	r2, [r3, #8]
 8002f6e:	4b28      	ldr	r3, [pc, #160]	; (8003010 <HAL_ADC_Init+0x1a8>)
 8002f70:	4013      	ands	r3, r2
 8002f72:	687a      	ldr	r2, [r7, #4]
 8002f74:	6812      	ldr	r2, [r2, #0]
 8002f76:	68b9      	ldr	r1, [r7, #8]
 8002f78:	430b      	orrs	r3, r1
 8002f7a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	689b      	ldr	r3, [r3, #8]
 8002f80:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f84:	d003      	beq.n	8002f8e <HAL_ADC_Init+0x126>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	689b      	ldr	r3, [r3, #8]
 8002f8a:	2b01      	cmp	r3, #1
 8002f8c:	d104      	bne.n	8002f98 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	691b      	ldr	r3, [r3, #16]
 8002f92:	3b01      	subs	r3, #1
 8002f94:	051b      	lsls	r3, r3, #20
 8002f96:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f9e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	68fa      	ldr	r2, [r7, #12]
 8002fa8:	430a      	orrs	r2, r1
 8002faa:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	689a      	ldr	r2, [r3, #8]
 8002fb2:	4b18      	ldr	r3, [pc, #96]	; (8003014 <HAL_ADC_Init+0x1ac>)
 8002fb4:	4013      	ands	r3, r2
 8002fb6:	68ba      	ldr	r2, [r7, #8]
 8002fb8:	429a      	cmp	r2, r3
 8002fba:	d10b      	bne.n	8002fd4 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fc6:	f023 0303 	bic.w	r3, r3, #3
 8002fca:	f043 0201 	orr.w	r2, r3, #1
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002fd2:	e018      	b.n	8003006 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fd8:	f023 0312 	bic.w	r3, r3, #18
 8002fdc:	f043 0210 	orr.w	r2, r3, #16
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fe8:	f043 0201 	orr.w	r2, r3, #1
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002ff4:	e007      	b.n	8003006 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ffa:	f043 0210 	orr.w	r2, r3, #16
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8003002:	2301      	movs	r3, #1
 8003004:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003006:	7dfb      	ldrb	r3, [r7, #23]
}
 8003008:	4618      	mov	r0, r3
 800300a:	3718      	adds	r7, #24
 800300c:	46bd      	mov	sp, r7
 800300e:	bd80      	pop	{r7, pc}
 8003010:	ffe1f7fd 	.word	0xffe1f7fd
 8003014:	ff1f0efe 	.word	0xff1f0efe

08003018 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b086      	sub	sp, #24
 800301c:	af00      	add	r7, sp, #0
 800301e:	60f8      	str	r0, [r7, #12]
 8003020:	60b9      	str	r1, [r7, #8]
 8003022:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003024:	2300      	movs	r3, #0
 8003026:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4a64      	ldr	r2, [pc, #400]	; (80031c0 <HAL_ADC_Start_DMA+0x1a8>)
 800302e:	4293      	cmp	r3, r2
 8003030:	d004      	beq.n	800303c <HAL_ADC_Start_DMA+0x24>
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4a63      	ldr	r2, [pc, #396]	; (80031c4 <HAL_ADC_Start_DMA+0x1ac>)
 8003038:	4293      	cmp	r3, r2
 800303a:	d106      	bne.n	800304a <HAL_ADC_Start_DMA+0x32>
 800303c:	4b60      	ldr	r3, [pc, #384]	; (80031c0 <HAL_ADC_Start_DMA+0x1a8>)
 800303e:	685b      	ldr	r3, [r3, #4]
 8003040:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8003044:	2b00      	cmp	r3, #0
 8003046:	f040 80b3 	bne.w	80031b0 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003050:	2b01      	cmp	r3, #1
 8003052:	d101      	bne.n	8003058 <HAL_ADC_Start_DMA+0x40>
 8003054:	2302      	movs	r3, #2
 8003056:	e0ae      	b.n	80031b6 <HAL_ADC_Start_DMA+0x19e>
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	2201      	movs	r2, #1
 800305c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003060:	68f8      	ldr	r0, [r7, #12]
 8003062:	f000 f9cb 	bl	80033fc <ADC_Enable>
 8003066:	4603      	mov	r3, r0
 8003068:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800306a:	7dfb      	ldrb	r3, [r7, #23]
 800306c:	2b00      	cmp	r3, #0
 800306e:	f040 809a 	bne.w	80031a6 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003076:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800307a:	f023 0301 	bic.w	r3, r3, #1
 800307e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	4a4e      	ldr	r2, [pc, #312]	; (80031c4 <HAL_ADC_Start_DMA+0x1ac>)
 800308c:	4293      	cmp	r3, r2
 800308e:	d105      	bne.n	800309c <HAL_ADC_Start_DMA+0x84>
 8003090:	4b4b      	ldr	r3, [pc, #300]	; (80031c0 <HAL_ADC_Start_DMA+0x1a8>)
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8003098:	2b00      	cmp	r3, #0
 800309a:	d115      	bne.n	80030c8 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030a0:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d026      	beq.n	8003104 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030ba:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80030be:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80030c6:	e01d      	b.n	8003104 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030cc:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	4a39      	ldr	r2, [pc, #228]	; (80031c0 <HAL_ADC_Start_DMA+0x1a8>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d004      	beq.n	80030e8 <HAL_ADC_Start_DMA+0xd0>
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4a38      	ldr	r2, [pc, #224]	; (80031c4 <HAL_ADC_Start_DMA+0x1ac>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d10d      	bne.n	8003104 <HAL_ADC_Start_DMA+0xec>
 80030e8:	4b35      	ldr	r3, [pc, #212]	; (80031c0 <HAL_ADC_Start_DMA+0x1a8>)
 80030ea:	685b      	ldr	r3, [r3, #4]
 80030ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d007      	beq.n	8003104 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030f8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80030fc:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003108:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800310c:	2b00      	cmp	r3, #0
 800310e:	d006      	beq.n	800311e <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003114:	f023 0206 	bic.w	r2, r3, #6
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	62da      	str	r2, [r3, #44]	; 0x2c
 800311c:	e002      	b.n	8003124 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	2200      	movs	r2, #0
 8003122:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	2200      	movs	r2, #0
 8003128:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	6a1b      	ldr	r3, [r3, #32]
 8003130:	4a25      	ldr	r2, [pc, #148]	; (80031c8 <HAL_ADC_Start_DMA+0x1b0>)
 8003132:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	6a1b      	ldr	r3, [r3, #32]
 8003138:	4a24      	ldr	r2, [pc, #144]	; (80031cc <HAL_ADC_Start_DMA+0x1b4>)
 800313a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	6a1b      	ldr	r3, [r3, #32]
 8003140:	4a23      	ldr	r2, [pc, #140]	; (80031d0 <HAL_ADC_Start_DMA+0x1b8>)
 8003142:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f06f 0202 	mvn.w	r2, #2
 800314c:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	689a      	ldr	r2, [r3, #8]
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800315c:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	6a18      	ldr	r0, [r3, #32]
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	334c      	adds	r3, #76	; 0x4c
 8003168:	4619      	mov	r1, r3
 800316a:	68ba      	ldr	r2, [r7, #8]
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	f000 fbb3 	bl	80038d8 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	689b      	ldr	r3, [r3, #8]
 8003178:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800317c:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003180:	d108      	bne.n	8003194 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	689a      	ldr	r2, [r3, #8]
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8003190:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8003192:	e00f      	b.n	80031b4 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	689a      	ldr	r2, [r3, #8]
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80031a2:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80031a4:	e006      	b.n	80031b4 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	2200      	movs	r2, #0
 80031aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 80031ae:	e001      	b.n	80031b4 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80031b0:	2301      	movs	r3, #1
 80031b2:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80031b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80031b6:	4618      	mov	r0, r3
 80031b8:	3718      	adds	r7, #24
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bd80      	pop	{r7, pc}
 80031be:	bf00      	nop
 80031c0:	40012400 	.word	0x40012400
 80031c4:	40012800 	.word	0x40012800
 80031c8:	08003515 	.word	0x08003515
 80031cc:	08003591 	.word	0x08003591
 80031d0:	080035ad 	.word	0x080035ad

080031d4 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80031d4:	b480      	push	{r7}
 80031d6:	b083      	sub	sp, #12
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80031dc:	bf00      	nop
 80031de:	370c      	adds	r7, #12
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bc80      	pop	{r7}
 80031e4:	4770      	bx	lr

080031e6 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80031e6:	b480      	push	{r7}
 80031e8:	b083      	sub	sp, #12
 80031ea:	af00      	add	r7, sp, #0
 80031ec:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80031ee:	bf00      	nop
 80031f0:	370c      	adds	r7, #12
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bc80      	pop	{r7}
 80031f6:	4770      	bx	lr

080031f8 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80031f8:	b480      	push	{r7}
 80031fa:	b083      	sub	sp, #12
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003200:	bf00      	nop
 8003202:	370c      	adds	r7, #12
 8003204:	46bd      	mov	sp, r7
 8003206:	bc80      	pop	{r7}
 8003208:	4770      	bx	lr
	...

0800320c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800320c:	b480      	push	{r7}
 800320e:	b085      	sub	sp, #20
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
 8003214:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003216:	2300      	movs	r3, #0
 8003218:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800321a:	2300      	movs	r3, #0
 800321c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003224:	2b01      	cmp	r3, #1
 8003226:	d101      	bne.n	800322c <HAL_ADC_ConfigChannel+0x20>
 8003228:	2302      	movs	r3, #2
 800322a:	e0dc      	b.n	80033e6 <HAL_ADC_ConfigChannel+0x1da>
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2201      	movs	r2, #1
 8003230:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	2b06      	cmp	r3, #6
 800323a:	d81c      	bhi.n	8003276 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	685a      	ldr	r2, [r3, #4]
 8003246:	4613      	mov	r3, r2
 8003248:	009b      	lsls	r3, r3, #2
 800324a:	4413      	add	r3, r2
 800324c:	3b05      	subs	r3, #5
 800324e:	221f      	movs	r2, #31
 8003250:	fa02 f303 	lsl.w	r3, r2, r3
 8003254:	43db      	mvns	r3, r3
 8003256:	4019      	ands	r1, r3
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	6818      	ldr	r0, [r3, #0]
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	685a      	ldr	r2, [r3, #4]
 8003260:	4613      	mov	r3, r2
 8003262:	009b      	lsls	r3, r3, #2
 8003264:	4413      	add	r3, r2
 8003266:	3b05      	subs	r3, #5
 8003268:	fa00 f203 	lsl.w	r2, r0, r3
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	430a      	orrs	r2, r1
 8003272:	635a      	str	r2, [r3, #52]	; 0x34
 8003274:	e03c      	b.n	80032f0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	685b      	ldr	r3, [r3, #4]
 800327a:	2b0c      	cmp	r3, #12
 800327c:	d81c      	bhi.n	80032b8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	685a      	ldr	r2, [r3, #4]
 8003288:	4613      	mov	r3, r2
 800328a:	009b      	lsls	r3, r3, #2
 800328c:	4413      	add	r3, r2
 800328e:	3b23      	subs	r3, #35	; 0x23
 8003290:	221f      	movs	r2, #31
 8003292:	fa02 f303 	lsl.w	r3, r2, r3
 8003296:	43db      	mvns	r3, r3
 8003298:	4019      	ands	r1, r3
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	6818      	ldr	r0, [r3, #0]
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	685a      	ldr	r2, [r3, #4]
 80032a2:	4613      	mov	r3, r2
 80032a4:	009b      	lsls	r3, r3, #2
 80032a6:	4413      	add	r3, r2
 80032a8:	3b23      	subs	r3, #35	; 0x23
 80032aa:	fa00 f203 	lsl.w	r2, r0, r3
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	430a      	orrs	r2, r1
 80032b4:	631a      	str	r2, [r3, #48]	; 0x30
 80032b6:	e01b      	b.n	80032f0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	685a      	ldr	r2, [r3, #4]
 80032c2:	4613      	mov	r3, r2
 80032c4:	009b      	lsls	r3, r3, #2
 80032c6:	4413      	add	r3, r2
 80032c8:	3b41      	subs	r3, #65	; 0x41
 80032ca:	221f      	movs	r2, #31
 80032cc:	fa02 f303 	lsl.w	r3, r2, r3
 80032d0:	43db      	mvns	r3, r3
 80032d2:	4019      	ands	r1, r3
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	6818      	ldr	r0, [r3, #0]
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	685a      	ldr	r2, [r3, #4]
 80032dc:	4613      	mov	r3, r2
 80032de:	009b      	lsls	r3, r3, #2
 80032e0:	4413      	add	r3, r2
 80032e2:	3b41      	subs	r3, #65	; 0x41
 80032e4:	fa00 f203 	lsl.w	r2, r0, r3
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	430a      	orrs	r2, r1
 80032ee:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	2b09      	cmp	r3, #9
 80032f6:	d91c      	bls.n	8003332 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	68d9      	ldr	r1, [r3, #12]
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	681a      	ldr	r2, [r3, #0]
 8003302:	4613      	mov	r3, r2
 8003304:	005b      	lsls	r3, r3, #1
 8003306:	4413      	add	r3, r2
 8003308:	3b1e      	subs	r3, #30
 800330a:	2207      	movs	r2, #7
 800330c:	fa02 f303 	lsl.w	r3, r2, r3
 8003310:	43db      	mvns	r3, r3
 8003312:	4019      	ands	r1, r3
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	6898      	ldr	r0, [r3, #8]
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	681a      	ldr	r2, [r3, #0]
 800331c:	4613      	mov	r3, r2
 800331e:	005b      	lsls	r3, r3, #1
 8003320:	4413      	add	r3, r2
 8003322:	3b1e      	subs	r3, #30
 8003324:	fa00 f203 	lsl.w	r2, r0, r3
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	430a      	orrs	r2, r1
 800332e:	60da      	str	r2, [r3, #12]
 8003330:	e019      	b.n	8003366 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	6919      	ldr	r1, [r3, #16]
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	681a      	ldr	r2, [r3, #0]
 800333c:	4613      	mov	r3, r2
 800333e:	005b      	lsls	r3, r3, #1
 8003340:	4413      	add	r3, r2
 8003342:	2207      	movs	r2, #7
 8003344:	fa02 f303 	lsl.w	r3, r2, r3
 8003348:	43db      	mvns	r3, r3
 800334a:	4019      	ands	r1, r3
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	6898      	ldr	r0, [r3, #8]
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	681a      	ldr	r2, [r3, #0]
 8003354:	4613      	mov	r3, r2
 8003356:	005b      	lsls	r3, r3, #1
 8003358:	4413      	add	r3, r2
 800335a:	fa00 f203 	lsl.w	r2, r0, r3
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	430a      	orrs	r2, r1
 8003364:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	2b10      	cmp	r3, #16
 800336c:	d003      	beq.n	8003376 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003372:	2b11      	cmp	r3, #17
 8003374:	d132      	bne.n	80033dc <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	4a1d      	ldr	r2, [pc, #116]	; (80033f0 <HAL_ADC_ConfigChannel+0x1e4>)
 800337c:	4293      	cmp	r3, r2
 800337e:	d125      	bne.n	80033cc <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	689b      	ldr	r3, [r3, #8]
 8003386:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800338a:	2b00      	cmp	r3, #0
 800338c:	d126      	bne.n	80033dc <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	689a      	ldr	r2, [r3, #8]
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800339c:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	2b10      	cmp	r3, #16
 80033a4:	d11a      	bne.n	80033dc <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80033a6:	4b13      	ldr	r3, [pc, #76]	; (80033f4 <HAL_ADC_ConfigChannel+0x1e8>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	4a13      	ldr	r2, [pc, #76]	; (80033f8 <HAL_ADC_ConfigChannel+0x1ec>)
 80033ac:	fba2 2303 	umull	r2, r3, r2, r3
 80033b0:	0c9a      	lsrs	r2, r3, #18
 80033b2:	4613      	mov	r3, r2
 80033b4:	009b      	lsls	r3, r3, #2
 80033b6:	4413      	add	r3, r2
 80033b8:	005b      	lsls	r3, r3, #1
 80033ba:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80033bc:	e002      	b.n	80033c4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80033be:	68bb      	ldr	r3, [r7, #8]
 80033c0:	3b01      	subs	r3, #1
 80033c2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80033c4:	68bb      	ldr	r3, [r7, #8]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d1f9      	bne.n	80033be <HAL_ADC_ConfigChannel+0x1b2>
 80033ca:	e007      	b.n	80033dc <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033d0:	f043 0220 	orr.w	r2, r3, #32
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80033d8:	2301      	movs	r3, #1
 80033da:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2200      	movs	r2, #0
 80033e0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80033e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80033e6:	4618      	mov	r0, r3
 80033e8:	3714      	adds	r7, #20
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bc80      	pop	{r7}
 80033ee:	4770      	bx	lr
 80033f0:	40012400 	.word	0x40012400
 80033f4:	20000024 	.word	0x20000024
 80033f8:	431bde83 	.word	0x431bde83

080033fc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b084      	sub	sp, #16
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003404:	2300      	movs	r3, #0
 8003406:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003408:	2300      	movs	r3, #0
 800340a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	689b      	ldr	r3, [r3, #8]
 8003412:	f003 0301 	and.w	r3, r3, #1
 8003416:	2b01      	cmp	r3, #1
 8003418:	d039      	beq.n	800348e <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	689a      	ldr	r2, [r3, #8]
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f042 0201 	orr.w	r2, r2, #1
 8003428:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800342a:	4b1b      	ldr	r3, [pc, #108]	; (8003498 <ADC_Enable+0x9c>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	4a1b      	ldr	r2, [pc, #108]	; (800349c <ADC_Enable+0xa0>)
 8003430:	fba2 2303 	umull	r2, r3, r2, r3
 8003434:	0c9b      	lsrs	r3, r3, #18
 8003436:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003438:	e002      	b.n	8003440 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800343a:	68bb      	ldr	r3, [r7, #8]
 800343c:	3b01      	subs	r3, #1
 800343e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003440:	68bb      	ldr	r3, [r7, #8]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d1f9      	bne.n	800343a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003446:	f7ff fce3 	bl	8002e10 <HAL_GetTick>
 800344a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 800344c:	e018      	b.n	8003480 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800344e:	f7ff fcdf 	bl	8002e10 <HAL_GetTick>
 8003452:	4602      	mov	r2, r0
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	1ad3      	subs	r3, r2, r3
 8003458:	2b02      	cmp	r3, #2
 800345a:	d911      	bls.n	8003480 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003460:	f043 0210 	orr.w	r2, r3, #16
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800346c:	f043 0201 	orr.w	r2, r3, #1
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2200      	movs	r2, #0
 8003478:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 800347c:	2301      	movs	r3, #1
 800347e:	e007      	b.n	8003490 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	689b      	ldr	r3, [r3, #8]
 8003486:	f003 0301 	and.w	r3, r3, #1
 800348a:	2b01      	cmp	r3, #1
 800348c:	d1df      	bne.n	800344e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800348e:	2300      	movs	r3, #0
}
 8003490:	4618      	mov	r0, r3
 8003492:	3710      	adds	r7, #16
 8003494:	46bd      	mov	sp, r7
 8003496:	bd80      	pop	{r7, pc}
 8003498:	20000024 	.word	0x20000024
 800349c:	431bde83 	.word	0x431bde83

080034a0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b084      	sub	sp, #16
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80034a8:	2300      	movs	r3, #0
 80034aa:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	689b      	ldr	r3, [r3, #8]
 80034b2:	f003 0301 	and.w	r3, r3, #1
 80034b6:	2b01      	cmp	r3, #1
 80034b8:	d127      	bne.n	800350a <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	689a      	ldr	r2, [r3, #8]
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f022 0201 	bic.w	r2, r2, #1
 80034c8:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80034ca:	f7ff fca1 	bl	8002e10 <HAL_GetTick>
 80034ce:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80034d0:	e014      	b.n	80034fc <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80034d2:	f7ff fc9d 	bl	8002e10 <HAL_GetTick>
 80034d6:	4602      	mov	r2, r0
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	1ad3      	subs	r3, r2, r3
 80034dc:	2b02      	cmp	r3, #2
 80034de:	d90d      	bls.n	80034fc <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034e4:	f043 0210 	orr.w	r2, r3, #16
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034f0:	f043 0201 	orr.w	r2, r3, #1
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 80034f8:	2301      	movs	r3, #1
 80034fa:	e007      	b.n	800350c <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	689b      	ldr	r3, [r3, #8]
 8003502:	f003 0301 	and.w	r3, r3, #1
 8003506:	2b01      	cmp	r3, #1
 8003508:	d0e3      	beq.n	80034d2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800350a:	2300      	movs	r3, #0
}
 800350c:	4618      	mov	r0, r3
 800350e:	3710      	adds	r7, #16
 8003510:	46bd      	mov	sp, r7
 8003512:	bd80      	pop	{r7, pc}

08003514 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b084      	sub	sp, #16
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003520:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003526:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800352a:	2b00      	cmp	r3, #0
 800352c:	d127      	bne.n	800357e <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003532:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	689b      	ldr	r3, [r3, #8]
 8003540:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003544:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003548:	d115      	bne.n	8003576 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800354e:	2b00      	cmp	r3, #0
 8003550:	d111      	bne.n	8003576 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003556:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003562:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003566:	2b00      	cmp	r3, #0
 8003568:	d105      	bne.n	8003576 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800356e:	f043 0201 	orr.w	r2, r3, #1
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003576:	68f8      	ldr	r0, [r7, #12]
 8003578:	f7ff fe2c 	bl	80031d4 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 800357c:	e004      	b.n	8003588 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	6a1b      	ldr	r3, [r3, #32]
 8003582:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003584:	6878      	ldr	r0, [r7, #4]
 8003586:	4798      	blx	r3
}
 8003588:	bf00      	nop
 800358a:	3710      	adds	r7, #16
 800358c:	46bd      	mov	sp, r7
 800358e:	bd80      	pop	{r7, pc}

08003590 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b084      	sub	sp, #16
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800359c:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800359e:	68f8      	ldr	r0, [r7, #12]
 80035a0:	f7ff fe21 	bl	80031e6 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80035a4:	bf00      	nop
 80035a6:	3710      	adds	r7, #16
 80035a8:	46bd      	mov	sp, r7
 80035aa:	bd80      	pop	{r7, pc}

080035ac <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b084      	sub	sp, #16
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035b8:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035be:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035ca:	f043 0204 	orr.w	r2, r3, #4
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80035d2:	68f8      	ldr	r0, [r7, #12]
 80035d4:	f7ff fe10 	bl	80031f8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80035d8:	bf00      	nop
 80035da:	3710      	adds	r7, #16
 80035dc:	46bd      	mov	sp, r7
 80035de:	bd80      	pop	{r7, pc}

080035e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035e0:	b480      	push	{r7}
 80035e2:	b085      	sub	sp, #20
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	f003 0307 	and.w	r3, r3, #7
 80035ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80035f0:	4b0c      	ldr	r3, [pc, #48]	; (8003624 <__NVIC_SetPriorityGrouping+0x44>)
 80035f2:	68db      	ldr	r3, [r3, #12]
 80035f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80035f6:	68ba      	ldr	r2, [r7, #8]
 80035f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80035fc:	4013      	ands	r3, r2
 80035fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003604:	68bb      	ldr	r3, [r7, #8]
 8003606:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003608:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800360c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003610:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003612:	4a04      	ldr	r2, [pc, #16]	; (8003624 <__NVIC_SetPriorityGrouping+0x44>)
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	60d3      	str	r3, [r2, #12]
}
 8003618:	bf00      	nop
 800361a:	3714      	adds	r7, #20
 800361c:	46bd      	mov	sp, r7
 800361e:	bc80      	pop	{r7}
 8003620:	4770      	bx	lr
 8003622:	bf00      	nop
 8003624:	e000ed00 	.word	0xe000ed00

08003628 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003628:	b480      	push	{r7}
 800362a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800362c:	4b04      	ldr	r3, [pc, #16]	; (8003640 <__NVIC_GetPriorityGrouping+0x18>)
 800362e:	68db      	ldr	r3, [r3, #12]
 8003630:	0a1b      	lsrs	r3, r3, #8
 8003632:	f003 0307 	and.w	r3, r3, #7
}
 8003636:	4618      	mov	r0, r3
 8003638:	46bd      	mov	sp, r7
 800363a:	bc80      	pop	{r7}
 800363c:	4770      	bx	lr
 800363e:	bf00      	nop
 8003640:	e000ed00 	.word	0xe000ed00

08003644 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003644:	b480      	push	{r7}
 8003646:	b083      	sub	sp, #12
 8003648:	af00      	add	r7, sp, #0
 800364a:	4603      	mov	r3, r0
 800364c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800364e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003652:	2b00      	cmp	r3, #0
 8003654:	db0b      	blt.n	800366e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003656:	79fb      	ldrb	r3, [r7, #7]
 8003658:	f003 021f 	and.w	r2, r3, #31
 800365c:	4906      	ldr	r1, [pc, #24]	; (8003678 <__NVIC_EnableIRQ+0x34>)
 800365e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003662:	095b      	lsrs	r3, r3, #5
 8003664:	2001      	movs	r0, #1
 8003666:	fa00 f202 	lsl.w	r2, r0, r2
 800366a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800366e:	bf00      	nop
 8003670:	370c      	adds	r7, #12
 8003672:	46bd      	mov	sp, r7
 8003674:	bc80      	pop	{r7}
 8003676:	4770      	bx	lr
 8003678:	e000e100 	.word	0xe000e100

0800367c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800367c:	b480      	push	{r7}
 800367e:	b083      	sub	sp, #12
 8003680:	af00      	add	r7, sp, #0
 8003682:	4603      	mov	r3, r0
 8003684:	6039      	str	r1, [r7, #0]
 8003686:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003688:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800368c:	2b00      	cmp	r3, #0
 800368e:	db0a      	blt.n	80036a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	b2da      	uxtb	r2, r3
 8003694:	490c      	ldr	r1, [pc, #48]	; (80036c8 <__NVIC_SetPriority+0x4c>)
 8003696:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800369a:	0112      	lsls	r2, r2, #4
 800369c:	b2d2      	uxtb	r2, r2
 800369e:	440b      	add	r3, r1
 80036a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80036a4:	e00a      	b.n	80036bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	b2da      	uxtb	r2, r3
 80036aa:	4908      	ldr	r1, [pc, #32]	; (80036cc <__NVIC_SetPriority+0x50>)
 80036ac:	79fb      	ldrb	r3, [r7, #7]
 80036ae:	f003 030f 	and.w	r3, r3, #15
 80036b2:	3b04      	subs	r3, #4
 80036b4:	0112      	lsls	r2, r2, #4
 80036b6:	b2d2      	uxtb	r2, r2
 80036b8:	440b      	add	r3, r1
 80036ba:	761a      	strb	r2, [r3, #24]
}
 80036bc:	bf00      	nop
 80036be:	370c      	adds	r7, #12
 80036c0:	46bd      	mov	sp, r7
 80036c2:	bc80      	pop	{r7}
 80036c4:	4770      	bx	lr
 80036c6:	bf00      	nop
 80036c8:	e000e100 	.word	0xe000e100
 80036cc:	e000ed00 	.word	0xe000ed00

080036d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80036d0:	b480      	push	{r7}
 80036d2:	b089      	sub	sp, #36	; 0x24
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	60f8      	str	r0, [r7, #12]
 80036d8:	60b9      	str	r1, [r7, #8]
 80036da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	f003 0307 	and.w	r3, r3, #7
 80036e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80036e4:	69fb      	ldr	r3, [r7, #28]
 80036e6:	f1c3 0307 	rsb	r3, r3, #7
 80036ea:	2b04      	cmp	r3, #4
 80036ec:	bf28      	it	cs
 80036ee:	2304      	movcs	r3, #4
 80036f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80036f2:	69fb      	ldr	r3, [r7, #28]
 80036f4:	3304      	adds	r3, #4
 80036f6:	2b06      	cmp	r3, #6
 80036f8:	d902      	bls.n	8003700 <NVIC_EncodePriority+0x30>
 80036fa:	69fb      	ldr	r3, [r7, #28]
 80036fc:	3b03      	subs	r3, #3
 80036fe:	e000      	b.n	8003702 <NVIC_EncodePriority+0x32>
 8003700:	2300      	movs	r3, #0
 8003702:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003704:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003708:	69bb      	ldr	r3, [r7, #24]
 800370a:	fa02 f303 	lsl.w	r3, r2, r3
 800370e:	43da      	mvns	r2, r3
 8003710:	68bb      	ldr	r3, [r7, #8]
 8003712:	401a      	ands	r2, r3
 8003714:	697b      	ldr	r3, [r7, #20]
 8003716:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003718:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800371c:	697b      	ldr	r3, [r7, #20]
 800371e:	fa01 f303 	lsl.w	r3, r1, r3
 8003722:	43d9      	mvns	r1, r3
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003728:	4313      	orrs	r3, r2
         );
}
 800372a:	4618      	mov	r0, r3
 800372c:	3724      	adds	r7, #36	; 0x24
 800372e:	46bd      	mov	sp, r7
 8003730:	bc80      	pop	{r7}
 8003732:	4770      	bx	lr

08003734 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b082      	sub	sp, #8
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800373c:	6878      	ldr	r0, [r7, #4]
 800373e:	f7ff ff4f 	bl	80035e0 <__NVIC_SetPriorityGrouping>
}
 8003742:	bf00      	nop
 8003744:	3708      	adds	r7, #8
 8003746:	46bd      	mov	sp, r7
 8003748:	bd80      	pop	{r7, pc}

0800374a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800374a:	b580      	push	{r7, lr}
 800374c:	b086      	sub	sp, #24
 800374e:	af00      	add	r7, sp, #0
 8003750:	4603      	mov	r3, r0
 8003752:	60b9      	str	r1, [r7, #8]
 8003754:	607a      	str	r2, [r7, #4]
 8003756:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003758:	2300      	movs	r3, #0
 800375a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800375c:	f7ff ff64 	bl	8003628 <__NVIC_GetPriorityGrouping>
 8003760:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003762:	687a      	ldr	r2, [r7, #4]
 8003764:	68b9      	ldr	r1, [r7, #8]
 8003766:	6978      	ldr	r0, [r7, #20]
 8003768:	f7ff ffb2 	bl	80036d0 <NVIC_EncodePriority>
 800376c:	4602      	mov	r2, r0
 800376e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003772:	4611      	mov	r1, r2
 8003774:	4618      	mov	r0, r3
 8003776:	f7ff ff81 	bl	800367c <__NVIC_SetPriority>
}
 800377a:	bf00      	nop
 800377c:	3718      	adds	r7, #24
 800377e:	46bd      	mov	sp, r7
 8003780:	bd80      	pop	{r7, pc}

08003782 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003782:	b580      	push	{r7, lr}
 8003784:	b082      	sub	sp, #8
 8003786:	af00      	add	r7, sp, #0
 8003788:	4603      	mov	r3, r0
 800378a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800378c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003790:	4618      	mov	r0, r3
 8003792:	f7ff ff57 	bl	8003644 <__NVIC_EnableIRQ>
}
 8003796:	bf00      	nop
 8003798:	3708      	adds	r7, #8
 800379a:	46bd      	mov	sp, r7
 800379c:	bd80      	pop	{r7, pc}
	...

080037a0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80037a0:	b480      	push	{r7}
 80037a2:	b085      	sub	sp, #20
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80037a8:	2300      	movs	r3, #0
 80037aa:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d101      	bne.n	80037b6 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80037b2:	2301      	movs	r3, #1
 80037b4:	e043      	b.n	800383e <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	461a      	mov	r2, r3
 80037bc:	4b22      	ldr	r3, [pc, #136]	; (8003848 <HAL_DMA_Init+0xa8>)
 80037be:	4413      	add	r3, r2
 80037c0:	4a22      	ldr	r2, [pc, #136]	; (800384c <HAL_DMA_Init+0xac>)
 80037c2:	fba2 2303 	umull	r2, r3, r2, r3
 80037c6:	091b      	lsrs	r3, r3, #4
 80037c8:	009a      	lsls	r2, r3, #2
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	4a1f      	ldr	r2, [pc, #124]	; (8003850 <HAL_DMA_Init+0xb0>)
 80037d2:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2202      	movs	r2, #2
 80037d8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80037ea:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80037ee:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80037f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	68db      	ldr	r3, [r3, #12]
 80037fe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003804:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	695b      	ldr	r3, [r3, #20]
 800380a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003810:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	69db      	ldr	r3, [r3, #28]
 8003816:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003818:	68fa      	ldr	r2, [r7, #12]
 800381a:	4313      	orrs	r3, r2
 800381c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	68fa      	ldr	r2, [r7, #12]
 8003824:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	2200      	movs	r2, #0
 800382a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2201      	movs	r2, #1
 8003830:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2200      	movs	r2, #0
 8003838:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800383c:	2300      	movs	r3, #0
}
 800383e:	4618      	mov	r0, r3
 8003840:	3714      	adds	r7, #20
 8003842:	46bd      	mov	sp, r7
 8003844:	bc80      	pop	{r7}
 8003846:	4770      	bx	lr
 8003848:	bffdfff8 	.word	0xbffdfff8
 800384c:	cccccccd 	.word	0xcccccccd
 8003850:	40020000 	.word	0x40020000

08003854 <HAL_DMA_Start>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b086      	sub	sp, #24
 8003858:	af00      	add	r7, sp, #0
 800385a:	60f8      	str	r0, [r7, #12]
 800385c:	60b9      	str	r1, [r7, #8]
 800385e:	607a      	str	r2, [r7, #4]
 8003860:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003862:	2300      	movs	r3, #0
 8003864:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	f893 3020 	ldrb.w	r3, [r3, #32]
 800386c:	2b01      	cmp	r3, #1
 800386e:	d101      	bne.n	8003874 <HAL_DMA_Start+0x20>
 8003870:	2302      	movs	r3, #2
 8003872:	e02d      	b.n	80038d0 <HAL_DMA_Start+0x7c>
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	2201      	movs	r2, #1
 8003878:	f883 2020 	strb.w	r2, [r3, #32]

  if(HAL_DMA_STATE_READY == hdma->State)
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003882:	2b01      	cmp	r3, #1
 8003884:	d11d      	bne.n	80038c2 <HAL_DMA_Start+0x6e>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	2202      	movs	r2, #2
 800388a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	2200      	movs	r2, #0
 8003892:	639a      	str	r2, [r3, #56]	; 0x38
            
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	681a      	ldr	r2, [r3, #0]
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f022 0201 	bic.w	r2, r2, #1
 80038a2:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	687a      	ldr	r2, [r7, #4]
 80038a8:	68b9      	ldr	r1, [r7, #8]
 80038aa:	68f8      	ldr	r0, [r7, #12]
 80038ac:	f000 f9f0 	bl	8003c90 <DMA_SetConfig>
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	681a      	ldr	r2, [r3, #0]
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f042 0201 	orr.w	r2, r2, #1
 80038be:	601a      	str	r2, [r3, #0]
 80038c0:	e005      	b.n	80038ce <HAL_DMA_Start+0x7a>
  }
  else
  {
   /* Process Unlocked */
   __HAL_UNLOCK(hdma);  
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	2200      	movs	r2, #0
 80038c6:	f883 2020 	strb.w	r2, [r3, #32]
   status = HAL_BUSY;
 80038ca:	2302      	movs	r3, #2
 80038cc:	75fb      	strb	r3, [r7, #23]
  }  
  return status;
 80038ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80038d0:	4618      	mov	r0, r3
 80038d2:	3718      	adds	r7, #24
 80038d4:	46bd      	mov	sp, r7
 80038d6:	bd80      	pop	{r7, pc}

080038d8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b086      	sub	sp, #24
 80038dc:	af00      	add	r7, sp, #0
 80038de:	60f8      	str	r0, [r7, #12]
 80038e0:	60b9      	str	r1, [r7, #8]
 80038e2:	607a      	str	r2, [r7, #4]
 80038e4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80038e6:	2300      	movs	r3, #0
 80038e8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	f893 3020 	ldrb.w	r3, [r3, #32]
 80038f0:	2b01      	cmp	r3, #1
 80038f2:	d101      	bne.n	80038f8 <HAL_DMA_Start_IT+0x20>
 80038f4:	2302      	movs	r3, #2
 80038f6:	e04a      	b.n	800398e <HAL_DMA_Start_IT+0xb6>
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	2201      	movs	r2, #1
 80038fc:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003906:	2b01      	cmp	r3, #1
 8003908:	d13a      	bne.n	8003980 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	2202      	movs	r2, #2
 800390e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	2200      	movs	r2, #0
 8003916:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	681a      	ldr	r2, [r3, #0]
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f022 0201 	bic.w	r2, r2, #1
 8003926:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	687a      	ldr	r2, [r7, #4]
 800392c:	68b9      	ldr	r1, [r7, #8]
 800392e:	68f8      	ldr	r0, [r7, #12]
 8003930:	f000 f9ae 	bl	8003c90 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003938:	2b00      	cmp	r3, #0
 800393a:	d008      	beq.n	800394e <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	681a      	ldr	r2, [r3, #0]
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f042 020e 	orr.w	r2, r2, #14
 800394a:	601a      	str	r2, [r3, #0]
 800394c:	e00f      	b.n	800396e <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	681a      	ldr	r2, [r3, #0]
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f022 0204 	bic.w	r2, r2, #4
 800395c:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	681a      	ldr	r2, [r3, #0]
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f042 020a 	orr.w	r2, r2, #10
 800396c:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	681a      	ldr	r2, [r3, #0]
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f042 0201 	orr.w	r2, r2, #1
 800397c:	601a      	str	r2, [r3, #0]
 800397e:	e005      	b.n	800398c <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	2200      	movs	r2, #0
 8003984:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003988:	2302      	movs	r3, #2
 800398a:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800398c:	7dfb      	ldrb	r3, [r7, #23]
}
 800398e:	4618      	mov	r0, r3
 8003990:	3718      	adds	r7, #24
 8003992:	46bd      	mov	sp, r7
 8003994:	bd80      	pop	{r7, pc}
	...

08003998 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003998:	b580      	push	{r7, lr}
 800399a:	b084      	sub	sp, #16
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80039a0:	2300      	movs	r3, #0
 80039a2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80039aa:	2b02      	cmp	r3, #2
 80039ac:	d005      	beq.n	80039ba <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	2204      	movs	r2, #4
 80039b2:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80039b4:	2301      	movs	r3, #1
 80039b6:	73fb      	strb	r3, [r7, #15]
 80039b8:	e051      	b.n	8003a5e <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	681a      	ldr	r2, [r3, #0]
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f022 020e 	bic.w	r2, r2, #14
 80039c8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	681a      	ldr	r2, [r3, #0]
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f022 0201 	bic.w	r2, r2, #1
 80039d8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4a22      	ldr	r2, [pc, #136]	; (8003a68 <HAL_DMA_Abort_IT+0xd0>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d029      	beq.n	8003a38 <HAL_DMA_Abort_IT+0xa0>
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4a20      	ldr	r2, [pc, #128]	; (8003a6c <HAL_DMA_Abort_IT+0xd4>)
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d022      	beq.n	8003a34 <HAL_DMA_Abort_IT+0x9c>
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	4a1f      	ldr	r2, [pc, #124]	; (8003a70 <HAL_DMA_Abort_IT+0xd8>)
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d01a      	beq.n	8003a2e <HAL_DMA_Abort_IT+0x96>
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	4a1d      	ldr	r2, [pc, #116]	; (8003a74 <HAL_DMA_Abort_IT+0xdc>)
 80039fe:	4293      	cmp	r3, r2
 8003a00:	d012      	beq.n	8003a28 <HAL_DMA_Abort_IT+0x90>
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	4a1c      	ldr	r2, [pc, #112]	; (8003a78 <HAL_DMA_Abort_IT+0xe0>)
 8003a08:	4293      	cmp	r3, r2
 8003a0a:	d00a      	beq.n	8003a22 <HAL_DMA_Abort_IT+0x8a>
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	4a1a      	ldr	r2, [pc, #104]	; (8003a7c <HAL_DMA_Abort_IT+0xe4>)
 8003a12:	4293      	cmp	r3, r2
 8003a14:	d102      	bne.n	8003a1c <HAL_DMA_Abort_IT+0x84>
 8003a16:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003a1a:	e00e      	b.n	8003a3a <HAL_DMA_Abort_IT+0xa2>
 8003a1c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003a20:	e00b      	b.n	8003a3a <HAL_DMA_Abort_IT+0xa2>
 8003a22:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003a26:	e008      	b.n	8003a3a <HAL_DMA_Abort_IT+0xa2>
 8003a28:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003a2c:	e005      	b.n	8003a3a <HAL_DMA_Abort_IT+0xa2>
 8003a2e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003a32:	e002      	b.n	8003a3a <HAL_DMA_Abort_IT+0xa2>
 8003a34:	2310      	movs	r3, #16
 8003a36:	e000      	b.n	8003a3a <HAL_DMA_Abort_IT+0xa2>
 8003a38:	2301      	movs	r3, #1
 8003a3a:	4a11      	ldr	r2, [pc, #68]	; (8003a80 <HAL_DMA_Abort_IT+0xe8>)
 8003a3c:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	2201      	movs	r2, #1
 8003a42:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2200      	movs	r2, #0
 8003a4a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d003      	beq.n	8003a5e <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a5a:	6878      	ldr	r0, [r7, #4]
 8003a5c:	4798      	blx	r3
    } 
  }
  return status;
 8003a5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a60:	4618      	mov	r0, r3
 8003a62:	3710      	adds	r7, #16
 8003a64:	46bd      	mov	sp, r7
 8003a66:	bd80      	pop	{r7, pc}
 8003a68:	40020008 	.word	0x40020008
 8003a6c:	4002001c 	.word	0x4002001c
 8003a70:	40020030 	.word	0x40020030
 8003a74:	40020044 	.word	0x40020044
 8003a78:	40020058 	.word	0x40020058
 8003a7c:	4002006c 	.word	0x4002006c
 8003a80:	40020000 	.word	0x40020000

08003a84 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b084      	sub	sp, #16
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aa0:	2204      	movs	r2, #4
 8003aa2:	409a      	lsls	r2, r3
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	4013      	ands	r3, r2
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d04f      	beq.n	8003b4c <HAL_DMA_IRQHandler+0xc8>
 8003aac:	68bb      	ldr	r3, [r7, #8]
 8003aae:	f003 0304 	and.w	r3, r3, #4
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d04a      	beq.n	8003b4c <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f003 0320 	and.w	r3, r3, #32
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d107      	bne.n	8003ad4 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	681a      	ldr	r2, [r3, #0]
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f022 0204 	bic.w	r2, r2, #4
 8003ad2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	4a66      	ldr	r2, [pc, #408]	; (8003c74 <HAL_DMA_IRQHandler+0x1f0>)
 8003ada:	4293      	cmp	r3, r2
 8003adc:	d029      	beq.n	8003b32 <HAL_DMA_IRQHandler+0xae>
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	4a65      	ldr	r2, [pc, #404]	; (8003c78 <HAL_DMA_IRQHandler+0x1f4>)
 8003ae4:	4293      	cmp	r3, r2
 8003ae6:	d022      	beq.n	8003b2e <HAL_DMA_IRQHandler+0xaa>
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	4a63      	ldr	r2, [pc, #396]	; (8003c7c <HAL_DMA_IRQHandler+0x1f8>)
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d01a      	beq.n	8003b28 <HAL_DMA_IRQHandler+0xa4>
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	4a62      	ldr	r2, [pc, #392]	; (8003c80 <HAL_DMA_IRQHandler+0x1fc>)
 8003af8:	4293      	cmp	r3, r2
 8003afa:	d012      	beq.n	8003b22 <HAL_DMA_IRQHandler+0x9e>
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4a60      	ldr	r2, [pc, #384]	; (8003c84 <HAL_DMA_IRQHandler+0x200>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d00a      	beq.n	8003b1c <HAL_DMA_IRQHandler+0x98>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	4a5f      	ldr	r2, [pc, #380]	; (8003c88 <HAL_DMA_IRQHandler+0x204>)
 8003b0c:	4293      	cmp	r3, r2
 8003b0e:	d102      	bne.n	8003b16 <HAL_DMA_IRQHandler+0x92>
 8003b10:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003b14:	e00e      	b.n	8003b34 <HAL_DMA_IRQHandler+0xb0>
 8003b16:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003b1a:	e00b      	b.n	8003b34 <HAL_DMA_IRQHandler+0xb0>
 8003b1c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003b20:	e008      	b.n	8003b34 <HAL_DMA_IRQHandler+0xb0>
 8003b22:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003b26:	e005      	b.n	8003b34 <HAL_DMA_IRQHandler+0xb0>
 8003b28:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003b2c:	e002      	b.n	8003b34 <HAL_DMA_IRQHandler+0xb0>
 8003b2e:	2340      	movs	r3, #64	; 0x40
 8003b30:	e000      	b.n	8003b34 <HAL_DMA_IRQHandler+0xb0>
 8003b32:	2304      	movs	r3, #4
 8003b34:	4a55      	ldr	r2, [pc, #340]	; (8003c8c <HAL_DMA_IRQHandler+0x208>)
 8003b36:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	f000 8094 	beq.w	8003c6a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b46:	6878      	ldr	r0, [r7, #4]
 8003b48:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003b4a:	e08e      	b.n	8003c6a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b50:	2202      	movs	r2, #2
 8003b52:	409a      	lsls	r2, r3
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	4013      	ands	r3, r2
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d056      	beq.n	8003c0a <HAL_DMA_IRQHandler+0x186>
 8003b5c:	68bb      	ldr	r3, [r7, #8]
 8003b5e:	f003 0302 	and.w	r3, r3, #2
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d051      	beq.n	8003c0a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f003 0320 	and.w	r3, r3, #32
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d10b      	bne.n	8003b8c <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	681a      	ldr	r2, [r3, #0]
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f022 020a 	bic.w	r2, r2, #10
 8003b82:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2201      	movs	r2, #1
 8003b88:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4a38      	ldr	r2, [pc, #224]	; (8003c74 <HAL_DMA_IRQHandler+0x1f0>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d029      	beq.n	8003bea <HAL_DMA_IRQHandler+0x166>
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	4a37      	ldr	r2, [pc, #220]	; (8003c78 <HAL_DMA_IRQHandler+0x1f4>)
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	d022      	beq.n	8003be6 <HAL_DMA_IRQHandler+0x162>
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	4a35      	ldr	r2, [pc, #212]	; (8003c7c <HAL_DMA_IRQHandler+0x1f8>)
 8003ba6:	4293      	cmp	r3, r2
 8003ba8:	d01a      	beq.n	8003be0 <HAL_DMA_IRQHandler+0x15c>
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	4a34      	ldr	r2, [pc, #208]	; (8003c80 <HAL_DMA_IRQHandler+0x1fc>)
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	d012      	beq.n	8003bda <HAL_DMA_IRQHandler+0x156>
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4a32      	ldr	r2, [pc, #200]	; (8003c84 <HAL_DMA_IRQHandler+0x200>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d00a      	beq.n	8003bd4 <HAL_DMA_IRQHandler+0x150>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	4a31      	ldr	r2, [pc, #196]	; (8003c88 <HAL_DMA_IRQHandler+0x204>)
 8003bc4:	4293      	cmp	r3, r2
 8003bc6:	d102      	bne.n	8003bce <HAL_DMA_IRQHandler+0x14a>
 8003bc8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003bcc:	e00e      	b.n	8003bec <HAL_DMA_IRQHandler+0x168>
 8003bce:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003bd2:	e00b      	b.n	8003bec <HAL_DMA_IRQHandler+0x168>
 8003bd4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003bd8:	e008      	b.n	8003bec <HAL_DMA_IRQHandler+0x168>
 8003bda:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003bde:	e005      	b.n	8003bec <HAL_DMA_IRQHandler+0x168>
 8003be0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003be4:	e002      	b.n	8003bec <HAL_DMA_IRQHandler+0x168>
 8003be6:	2320      	movs	r3, #32
 8003be8:	e000      	b.n	8003bec <HAL_DMA_IRQHandler+0x168>
 8003bea:	2302      	movs	r3, #2
 8003bec:	4a27      	ldr	r2, [pc, #156]	; (8003c8c <HAL_DMA_IRQHandler+0x208>)
 8003bee:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d034      	beq.n	8003c6a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c04:	6878      	ldr	r0, [r7, #4]
 8003c06:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003c08:	e02f      	b.n	8003c6a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c0e:	2208      	movs	r2, #8
 8003c10:	409a      	lsls	r2, r3
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	4013      	ands	r3, r2
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d028      	beq.n	8003c6c <HAL_DMA_IRQHandler+0x1e8>
 8003c1a:	68bb      	ldr	r3, [r7, #8]
 8003c1c:	f003 0308 	and.w	r3, r3, #8
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d023      	beq.n	8003c6c <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	681a      	ldr	r2, [r3, #0]
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f022 020e 	bic.w	r2, r2, #14
 8003c32:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c3c:	2101      	movs	r1, #1
 8003c3e:	fa01 f202 	lsl.w	r2, r1, r2
 8003c42:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2201      	movs	r2, #1
 8003c48:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2201      	movs	r2, #1
 8003c4e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2200      	movs	r2, #0
 8003c56:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d004      	beq.n	8003c6c <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c66:	6878      	ldr	r0, [r7, #4]
 8003c68:	4798      	blx	r3
    }
  }
  return;
 8003c6a:	bf00      	nop
 8003c6c:	bf00      	nop
}
 8003c6e:	3710      	adds	r7, #16
 8003c70:	46bd      	mov	sp, r7
 8003c72:	bd80      	pop	{r7, pc}
 8003c74:	40020008 	.word	0x40020008
 8003c78:	4002001c 	.word	0x4002001c
 8003c7c:	40020030 	.word	0x40020030
 8003c80:	40020044 	.word	0x40020044
 8003c84:	40020058 	.word	0x40020058
 8003c88:	4002006c 	.word	0x4002006c
 8003c8c:	40020000 	.word	0x40020000

08003c90 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c90:	b480      	push	{r7}
 8003c92:	b085      	sub	sp, #20
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	60f8      	str	r0, [r7, #12]
 8003c98:	60b9      	str	r1, [r7, #8]
 8003c9a:	607a      	str	r2, [r7, #4]
 8003c9c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ca6:	2101      	movs	r1, #1
 8003ca8:	fa01 f202 	lsl.w	r2, r1, r2
 8003cac:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	683a      	ldr	r2, [r7, #0]
 8003cb4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	685b      	ldr	r3, [r3, #4]
 8003cba:	2b10      	cmp	r3, #16
 8003cbc:	d108      	bne.n	8003cd0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	687a      	ldr	r2, [r7, #4]
 8003cc4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	68ba      	ldr	r2, [r7, #8]
 8003ccc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003cce:	e007      	b.n	8003ce0 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	68ba      	ldr	r2, [r7, #8]
 8003cd6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	687a      	ldr	r2, [r7, #4]
 8003cde:	60da      	str	r2, [r3, #12]
}
 8003ce0:	bf00      	nop
 8003ce2:	3714      	adds	r7, #20
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	bc80      	pop	{r7}
 8003ce8:	4770      	bx	lr
	...

08003cec <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003cec:	b480      	push	{r7}
 8003cee:	b08b      	sub	sp, #44	; 0x2c
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
 8003cf4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003cfe:	e127      	b.n	8003f50 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003d00:	2201      	movs	r2, #1
 8003d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d04:	fa02 f303 	lsl.w	r3, r2, r3
 8003d08:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	69fa      	ldr	r2, [r7, #28]
 8003d10:	4013      	ands	r3, r2
 8003d12:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003d14:	69ba      	ldr	r2, [r7, #24]
 8003d16:	69fb      	ldr	r3, [r7, #28]
 8003d18:	429a      	cmp	r2, r3
 8003d1a:	f040 8116 	bne.w	8003f4a <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	685b      	ldr	r3, [r3, #4]
 8003d22:	2b12      	cmp	r3, #18
 8003d24:	d034      	beq.n	8003d90 <HAL_GPIO_Init+0xa4>
 8003d26:	2b12      	cmp	r3, #18
 8003d28:	d80d      	bhi.n	8003d46 <HAL_GPIO_Init+0x5a>
 8003d2a:	2b02      	cmp	r3, #2
 8003d2c:	d02b      	beq.n	8003d86 <HAL_GPIO_Init+0x9a>
 8003d2e:	2b02      	cmp	r3, #2
 8003d30:	d804      	bhi.n	8003d3c <HAL_GPIO_Init+0x50>
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d031      	beq.n	8003d9a <HAL_GPIO_Init+0xae>
 8003d36:	2b01      	cmp	r3, #1
 8003d38:	d01c      	beq.n	8003d74 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003d3a:	e048      	b.n	8003dce <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8003d3c:	2b03      	cmp	r3, #3
 8003d3e:	d043      	beq.n	8003dc8 <HAL_GPIO_Init+0xdc>
 8003d40:	2b11      	cmp	r3, #17
 8003d42:	d01b      	beq.n	8003d7c <HAL_GPIO_Init+0x90>
          break;
 8003d44:	e043      	b.n	8003dce <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8003d46:	4a89      	ldr	r2, [pc, #548]	; (8003f6c <HAL_GPIO_Init+0x280>)
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	d026      	beq.n	8003d9a <HAL_GPIO_Init+0xae>
 8003d4c:	4a87      	ldr	r2, [pc, #540]	; (8003f6c <HAL_GPIO_Init+0x280>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d806      	bhi.n	8003d60 <HAL_GPIO_Init+0x74>
 8003d52:	4a87      	ldr	r2, [pc, #540]	; (8003f70 <HAL_GPIO_Init+0x284>)
 8003d54:	4293      	cmp	r3, r2
 8003d56:	d020      	beq.n	8003d9a <HAL_GPIO_Init+0xae>
 8003d58:	4a86      	ldr	r2, [pc, #536]	; (8003f74 <HAL_GPIO_Init+0x288>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d01d      	beq.n	8003d9a <HAL_GPIO_Init+0xae>
          break;
 8003d5e:	e036      	b.n	8003dce <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8003d60:	4a85      	ldr	r2, [pc, #532]	; (8003f78 <HAL_GPIO_Init+0x28c>)
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d019      	beq.n	8003d9a <HAL_GPIO_Init+0xae>
 8003d66:	4a85      	ldr	r2, [pc, #532]	; (8003f7c <HAL_GPIO_Init+0x290>)
 8003d68:	4293      	cmp	r3, r2
 8003d6a:	d016      	beq.n	8003d9a <HAL_GPIO_Init+0xae>
 8003d6c:	4a84      	ldr	r2, [pc, #528]	; (8003f80 <HAL_GPIO_Init+0x294>)
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d013      	beq.n	8003d9a <HAL_GPIO_Init+0xae>
          break;
 8003d72:	e02c      	b.n	8003dce <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	68db      	ldr	r3, [r3, #12]
 8003d78:	623b      	str	r3, [r7, #32]
          break;
 8003d7a:	e028      	b.n	8003dce <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003d7c:	683b      	ldr	r3, [r7, #0]
 8003d7e:	68db      	ldr	r3, [r3, #12]
 8003d80:	3304      	adds	r3, #4
 8003d82:	623b      	str	r3, [r7, #32]
          break;
 8003d84:	e023      	b.n	8003dce <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003d86:	683b      	ldr	r3, [r7, #0]
 8003d88:	68db      	ldr	r3, [r3, #12]
 8003d8a:	3308      	adds	r3, #8
 8003d8c:	623b      	str	r3, [r7, #32]
          break;
 8003d8e:	e01e      	b.n	8003dce <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	68db      	ldr	r3, [r3, #12]
 8003d94:	330c      	adds	r3, #12
 8003d96:	623b      	str	r3, [r7, #32]
          break;
 8003d98:	e019      	b.n	8003dce <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	689b      	ldr	r3, [r3, #8]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d102      	bne.n	8003da8 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003da2:	2304      	movs	r3, #4
 8003da4:	623b      	str	r3, [r7, #32]
          break;
 8003da6:	e012      	b.n	8003dce <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	689b      	ldr	r3, [r3, #8]
 8003dac:	2b01      	cmp	r3, #1
 8003dae:	d105      	bne.n	8003dbc <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003db0:	2308      	movs	r3, #8
 8003db2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	69fa      	ldr	r2, [r7, #28]
 8003db8:	611a      	str	r2, [r3, #16]
          break;
 8003dba:	e008      	b.n	8003dce <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003dbc:	2308      	movs	r3, #8
 8003dbe:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	69fa      	ldr	r2, [r7, #28]
 8003dc4:	615a      	str	r2, [r3, #20]
          break;
 8003dc6:	e002      	b.n	8003dce <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003dc8:	2300      	movs	r3, #0
 8003dca:	623b      	str	r3, [r7, #32]
          break;
 8003dcc:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003dce:	69bb      	ldr	r3, [r7, #24]
 8003dd0:	2bff      	cmp	r3, #255	; 0xff
 8003dd2:	d801      	bhi.n	8003dd8 <HAL_GPIO_Init+0xec>
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	e001      	b.n	8003ddc <HAL_GPIO_Init+0xf0>
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	3304      	adds	r3, #4
 8003ddc:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003dde:	69bb      	ldr	r3, [r7, #24]
 8003de0:	2bff      	cmp	r3, #255	; 0xff
 8003de2:	d802      	bhi.n	8003dea <HAL_GPIO_Init+0xfe>
 8003de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003de6:	009b      	lsls	r3, r3, #2
 8003de8:	e002      	b.n	8003df0 <HAL_GPIO_Init+0x104>
 8003dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dec:	3b08      	subs	r3, #8
 8003dee:	009b      	lsls	r3, r3, #2
 8003df0:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003df2:	697b      	ldr	r3, [r7, #20]
 8003df4:	681a      	ldr	r2, [r3, #0]
 8003df6:	210f      	movs	r1, #15
 8003df8:	693b      	ldr	r3, [r7, #16]
 8003dfa:	fa01 f303 	lsl.w	r3, r1, r3
 8003dfe:	43db      	mvns	r3, r3
 8003e00:	401a      	ands	r2, r3
 8003e02:	6a39      	ldr	r1, [r7, #32]
 8003e04:	693b      	ldr	r3, [r7, #16]
 8003e06:	fa01 f303 	lsl.w	r3, r1, r3
 8003e0a:	431a      	orrs	r2, r3
 8003e0c:	697b      	ldr	r3, [r7, #20]
 8003e0e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	f000 8096 	beq.w	8003f4a <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003e1e:	4b59      	ldr	r3, [pc, #356]	; (8003f84 <HAL_GPIO_Init+0x298>)
 8003e20:	699b      	ldr	r3, [r3, #24]
 8003e22:	4a58      	ldr	r2, [pc, #352]	; (8003f84 <HAL_GPIO_Init+0x298>)
 8003e24:	f043 0301 	orr.w	r3, r3, #1
 8003e28:	6193      	str	r3, [r2, #24]
 8003e2a:	4b56      	ldr	r3, [pc, #344]	; (8003f84 <HAL_GPIO_Init+0x298>)
 8003e2c:	699b      	ldr	r3, [r3, #24]
 8003e2e:	f003 0301 	and.w	r3, r3, #1
 8003e32:	60bb      	str	r3, [r7, #8]
 8003e34:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003e36:	4a54      	ldr	r2, [pc, #336]	; (8003f88 <HAL_GPIO_Init+0x29c>)
 8003e38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e3a:	089b      	lsrs	r3, r3, #2
 8003e3c:	3302      	adds	r3, #2
 8003e3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e42:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003e44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e46:	f003 0303 	and.w	r3, r3, #3
 8003e4a:	009b      	lsls	r3, r3, #2
 8003e4c:	220f      	movs	r2, #15
 8003e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e52:	43db      	mvns	r3, r3
 8003e54:	68fa      	ldr	r2, [r7, #12]
 8003e56:	4013      	ands	r3, r2
 8003e58:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	4a4b      	ldr	r2, [pc, #300]	; (8003f8c <HAL_GPIO_Init+0x2a0>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d013      	beq.n	8003e8a <HAL_GPIO_Init+0x19e>
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	4a4a      	ldr	r2, [pc, #296]	; (8003f90 <HAL_GPIO_Init+0x2a4>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d00d      	beq.n	8003e86 <HAL_GPIO_Init+0x19a>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	4a49      	ldr	r2, [pc, #292]	; (8003f94 <HAL_GPIO_Init+0x2a8>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d007      	beq.n	8003e82 <HAL_GPIO_Init+0x196>
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	4a48      	ldr	r2, [pc, #288]	; (8003f98 <HAL_GPIO_Init+0x2ac>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d101      	bne.n	8003e7e <HAL_GPIO_Init+0x192>
 8003e7a:	2303      	movs	r3, #3
 8003e7c:	e006      	b.n	8003e8c <HAL_GPIO_Init+0x1a0>
 8003e7e:	2304      	movs	r3, #4
 8003e80:	e004      	b.n	8003e8c <HAL_GPIO_Init+0x1a0>
 8003e82:	2302      	movs	r3, #2
 8003e84:	e002      	b.n	8003e8c <HAL_GPIO_Init+0x1a0>
 8003e86:	2301      	movs	r3, #1
 8003e88:	e000      	b.n	8003e8c <HAL_GPIO_Init+0x1a0>
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e8e:	f002 0203 	and.w	r2, r2, #3
 8003e92:	0092      	lsls	r2, r2, #2
 8003e94:	4093      	lsls	r3, r2
 8003e96:	68fa      	ldr	r2, [r7, #12]
 8003e98:	4313      	orrs	r3, r2
 8003e9a:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003e9c:	493a      	ldr	r1, [pc, #232]	; (8003f88 <HAL_GPIO_Init+0x29c>)
 8003e9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ea0:	089b      	lsrs	r3, r3, #2
 8003ea2:	3302      	adds	r3, #2
 8003ea4:	68fa      	ldr	r2, [r7, #12]
 8003ea6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	685b      	ldr	r3, [r3, #4]
 8003eae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d006      	beq.n	8003ec4 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003eb6:	4b39      	ldr	r3, [pc, #228]	; (8003f9c <HAL_GPIO_Init+0x2b0>)
 8003eb8:	681a      	ldr	r2, [r3, #0]
 8003eba:	4938      	ldr	r1, [pc, #224]	; (8003f9c <HAL_GPIO_Init+0x2b0>)
 8003ebc:	69bb      	ldr	r3, [r7, #24]
 8003ebe:	4313      	orrs	r3, r2
 8003ec0:	600b      	str	r3, [r1, #0]
 8003ec2:	e006      	b.n	8003ed2 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003ec4:	4b35      	ldr	r3, [pc, #212]	; (8003f9c <HAL_GPIO_Init+0x2b0>)
 8003ec6:	681a      	ldr	r2, [r3, #0]
 8003ec8:	69bb      	ldr	r3, [r7, #24]
 8003eca:	43db      	mvns	r3, r3
 8003ecc:	4933      	ldr	r1, [pc, #204]	; (8003f9c <HAL_GPIO_Init+0x2b0>)
 8003ece:	4013      	ands	r3, r2
 8003ed0:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003ed2:	683b      	ldr	r3, [r7, #0]
 8003ed4:	685b      	ldr	r3, [r3, #4]
 8003ed6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d006      	beq.n	8003eec <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003ede:	4b2f      	ldr	r3, [pc, #188]	; (8003f9c <HAL_GPIO_Init+0x2b0>)
 8003ee0:	685a      	ldr	r2, [r3, #4]
 8003ee2:	492e      	ldr	r1, [pc, #184]	; (8003f9c <HAL_GPIO_Init+0x2b0>)
 8003ee4:	69bb      	ldr	r3, [r7, #24]
 8003ee6:	4313      	orrs	r3, r2
 8003ee8:	604b      	str	r3, [r1, #4]
 8003eea:	e006      	b.n	8003efa <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003eec:	4b2b      	ldr	r3, [pc, #172]	; (8003f9c <HAL_GPIO_Init+0x2b0>)
 8003eee:	685a      	ldr	r2, [r3, #4]
 8003ef0:	69bb      	ldr	r3, [r7, #24]
 8003ef2:	43db      	mvns	r3, r3
 8003ef4:	4929      	ldr	r1, [pc, #164]	; (8003f9c <HAL_GPIO_Init+0x2b0>)
 8003ef6:	4013      	ands	r3, r2
 8003ef8:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	685b      	ldr	r3, [r3, #4]
 8003efe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d006      	beq.n	8003f14 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003f06:	4b25      	ldr	r3, [pc, #148]	; (8003f9c <HAL_GPIO_Init+0x2b0>)
 8003f08:	689a      	ldr	r2, [r3, #8]
 8003f0a:	4924      	ldr	r1, [pc, #144]	; (8003f9c <HAL_GPIO_Init+0x2b0>)
 8003f0c:	69bb      	ldr	r3, [r7, #24]
 8003f0e:	4313      	orrs	r3, r2
 8003f10:	608b      	str	r3, [r1, #8]
 8003f12:	e006      	b.n	8003f22 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003f14:	4b21      	ldr	r3, [pc, #132]	; (8003f9c <HAL_GPIO_Init+0x2b0>)
 8003f16:	689a      	ldr	r2, [r3, #8]
 8003f18:	69bb      	ldr	r3, [r7, #24]
 8003f1a:	43db      	mvns	r3, r3
 8003f1c:	491f      	ldr	r1, [pc, #124]	; (8003f9c <HAL_GPIO_Init+0x2b0>)
 8003f1e:	4013      	ands	r3, r2
 8003f20:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	685b      	ldr	r3, [r3, #4]
 8003f26:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d006      	beq.n	8003f3c <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003f2e:	4b1b      	ldr	r3, [pc, #108]	; (8003f9c <HAL_GPIO_Init+0x2b0>)
 8003f30:	68da      	ldr	r2, [r3, #12]
 8003f32:	491a      	ldr	r1, [pc, #104]	; (8003f9c <HAL_GPIO_Init+0x2b0>)
 8003f34:	69bb      	ldr	r3, [r7, #24]
 8003f36:	4313      	orrs	r3, r2
 8003f38:	60cb      	str	r3, [r1, #12]
 8003f3a:	e006      	b.n	8003f4a <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003f3c:	4b17      	ldr	r3, [pc, #92]	; (8003f9c <HAL_GPIO_Init+0x2b0>)
 8003f3e:	68da      	ldr	r2, [r3, #12]
 8003f40:	69bb      	ldr	r3, [r7, #24]
 8003f42:	43db      	mvns	r3, r3
 8003f44:	4915      	ldr	r1, [pc, #84]	; (8003f9c <HAL_GPIO_Init+0x2b0>)
 8003f46:	4013      	ands	r3, r2
 8003f48:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003f4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f4c:	3301      	adds	r3, #1
 8003f4e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	681a      	ldr	r2, [r3, #0]
 8003f54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f56:	fa22 f303 	lsr.w	r3, r2, r3
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	f47f aed0 	bne.w	8003d00 <HAL_GPIO_Init+0x14>
  }
}
 8003f60:	bf00      	nop
 8003f62:	372c      	adds	r7, #44	; 0x2c
 8003f64:	46bd      	mov	sp, r7
 8003f66:	bc80      	pop	{r7}
 8003f68:	4770      	bx	lr
 8003f6a:	bf00      	nop
 8003f6c:	10210000 	.word	0x10210000
 8003f70:	10110000 	.word	0x10110000
 8003f74:	10120000 	.word	0x10120000
 8003f78:	10310000 	.word	0x10310000
 8003f7c:	10320000 	.word	0x10320000
 8003f80:	10220000 	.word	0x10220000
 8003f84:	40021000 	.word	0x40021000
 8003f88:	40010000 	.word	0x40010000
 8003f8c:	40010800 	.word	0x40010800
 8003f90:	40010c00 	.word	0x40010c00
 8003f94:	40011000 	.word	0x40011000
 8003f98:	40011400 	.word	0x40011400
 8003f9c:	40010400 	.word	0x40010400

08003fa0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003fa0:	b480      	push	{r7}
 8003fa2:	b083      	sub	sp, #12
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
 8003fa8:	460b      	mov	r3, r1
 8003faa:	807b      	strh	r3, [r7, #2]
 8003fac:	4613      	mov	r3, r2
 8003fae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003fb0:	787b      	ldrb	r3, [r7, #1]
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d003      	beq.n	8003fbe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003fb6:	887a      	ldrh	r2, [r7, #2]
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003fbc:	e003      	b.n	8003fc6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003fbe:	887b      	ldrh	r3, [r7, #2]
 8003fc0:	041a      	lsls	r2, r3, #16
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	611a      	str	r2, [r3, #16]
}
 8003fc6:	bf00      	nop
 8003fc8:	370c      	adds	r7, #12
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bc80      	pop	{r7}
 8003fce:	4770      	bx	lr

08003fd0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b086      	sub	sp, #24
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d101      	bne.n	8003fe2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	e26c      	b.n	80044bc <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f003 0301 	and.w	r3, r3, #1
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	f000 8087 	beq.w	80040fe <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003ff0:	4b92      	ldr	r3, [pc, #584]	; (800423c <HAL_RCC_OscConfig+0x26c>)
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	f003 030c 	and.w	r3, r3, #12
 8003ff8:	2b04      	cmp	r3, #4
 8003ffa:	d00c      	beq.n	8004016 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003ffc:	4b8f      	ldr	r3, [pc, #572]	; (800423c <HAL_RCC_OscConfig+0x26c>)
 8003ffe:	685b      	ldr	r3, [r3, #4]
 8004000:	f003 030c 	and.w	r3, r3, #12
 8004004:	2b08      	cmp	r3, #8
 8004006:	d112      	bne.n	800402e <HAL_RCC_OscConfig+0x5e>
 8004008:	4b8c      	ldr	r3, [pc, #560]	; (800423c <HAL_RCC_OscConfig+0x26c>)
 800400a:	685b      	ldr	r3, [r3, #4]
 800400c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004010:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004014:	d10b      	bne.n	800402e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004016:	4b89      	ldr	r3, [pc, #548]	; (800423c <HAL_RCC_OscConfig+0x26c>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800401e:	2b00      	cmp	r3, #0
 8004020:	d06c      	beq.n	80040fc <HAL_RCC_OscConfig+0x12c>
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	685b      	ldr	r3, [r3, #4]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d168      	bne.n	80040fc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800402a:	2301      	movs	r3, #1
 800402c:	e246      	b.n	80044bc <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	685b      	ldr	r3, [r3, #4]
 8004032:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004036:	d106      	bne.n	8004046 <HAL_RCC_OscConfig+0x76>
 8004038:	4b80      	ldr	r3, [pc, #512]	; (800423c <HAL_RCC_OscConfig+0x26c>)
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4a7f      	ldr	r2, [pc, #508]	; (800423c <HAL_RCC_OscConfig+0x26c>)
 800403e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004042:	6013      	str	r3, [r2, #0]
 8004044:	e02e      	b.n	80040a4 <HAL_RCC_OscConfig+0xd4>
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	685b      	ldr	r3, [r3, #4]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d10c      	bne.n	8004068 <HAL_RCC_OscConfig+0x98>
 800404e:	4b7b      	ldr	r3, [pc, #492]	; (800423c <HAL_RCC_OscConfig+0x26c>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	4a7a      	ldr	r2, [pc, #488]	; (800423c <HAL_RCC_OscConfig+0x26c>)
 8004054:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004058:	6013      	str	r3, [r2, #0]
 800405a:	4b78      	ldr	r3, [pc, #480]	; (800423c <HAL_RCC_OscConfig+0x26c>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	4a77      	ldr	r2, [pc, #476]	; (800423c <HAL_RCC_OscConfig+0x26c>)
 8004060:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004064:	6013      	str	r3, [r2, #0]
 8004066:	e01d      	b.n	80040a4 <HAL_RCC_OscConfig+0xd4>
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	685b      	ldr	r3, [r3, #4]
 800406c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004070:	d10c      	bne.n	800408c <HAL_RCC_OscConfig+0xbc>
 8004072:	4b72      	ldr	r3, [pc, #456]	; (800423c <HAL_RCC_OscConfig+0x26c>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	4a71      	ldr	r2, [pc, #452]	; (800423c <HAL_RCC_OscConfig+0x26c>)
 8004078:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800407c:	6013      	str	r3, [r2, #0]
 800407e:	4b6f      	ldr	r3, [pc, #444]	; (800423c <HAL_RCC_OscConfig+0x26c>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4a6e      	ldr	r2, [pc, #440]	; (800423c <HAL_RCC_OscConfig+0x26c>)
 8004084:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004088:	6013      	str	r3, [r2, #0]
 800408a:	e00b      	b.n	80040a4 <HAL_RCC_OscConfig+0xd4>
 800408c:	4b6b      	ldr	r3, [pc, #428]	; (800423c <HAL_RCC_OscConfig+0x26c>)
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	4a6a      	ldr	r2, [pc, #424]	; (800423c <HAL_RCC_OscConfig+0x26c>)
 8004092:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004096:	6013      	str	r3, [r2, #0]
 8004098:	4b68      	ldr	r3, [pc, #416]	; (800423c <HAL_RCC_OscConfig+0x26c>)
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	4a67      	ldr	r2, [pc, #412]	; (800423c <HAL_RCC_OscConfig+0x26c>)
 800409e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80040a2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d013      	beq.n	80040d4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040ac:	f7fe feb0 	bl	8002e10 <HAL_GetTick>
 80040b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040b2:	e008      	b.n	80040c6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040b4:	f7fe feac 	bl	8002e10 <HAL_GetTick>
 80040b8:	4602      	mov	r2, r0
 80040ba:	693b      	ldr	r3, [r7, #16]
 80040bc:	1ad3      	subs	r3, r2, r3
 80040be:	2b64      	cmp	r3, #100	; 0x64
 80040c0:	d901      	bls.n	80040c6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80040c2:	2303      	movs	r3, #3
 80040c4:	e1fa      	b.n	80044bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040c6:	4b5d      	ldr	r3, [pc, #372]	; (800423c <HAL_RCC_OscConfig+0x26c>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d0f0      	beq.n	80040b4 <HAL_RCC_OscConfig+0xe4>
 80040d2:	e014      	b.n	80040fe <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040d4:	f7fe fe9c 	bl	8002e10 <HAL_GetTick>
 80040d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040da:	e008      	b.n	80040ee <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040dc:	f7fe fe98 	bl	8002e10 <HAL_GetTick>
 80040e0:	4602      	mov	r2, r0
 80040e2:	693b      	ldr	r3, [r7, #16]
 80040e4:	1ad3      	subs	r3, r2, r3
 80040e6:	2b64      	cmp	r3, #100	; 0x64
 80040e8:	d901      	bls.n	80040ee <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80040ea:	2303      	movs	r3, #3
 80040ec:	e1e6      	b.n	80044bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040ee:	4b53      	ldr	r3, [pc, #332]	; (800423c <HAL_RCC_OscConfig+0x26c>)
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d1f0      	bne.n	80040dc <HAL_RCC_OscConfig+0x10c>
 80040fa:	e000      	b.n	80040fe <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f003 0302 	and.w	r3, r3, #2
 8004106:	2b00      	cmp	r3, #0
 8004108:	d063      	beq.n	80041d2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800410a:	4b4c      	ldr	r3, [pc, #304]	; (800423c <HAL_RCC_OscConfig+0x26c>)
 800410c:	685b      	ldr	r3, [r3, #4]
 800410e:	f003 030c 	and.w	r3, r3, #12
 8004112:	2b00      	cmp	r3, #0
 8004114:	d00b      	beq.n	800412e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004116:	4b49      	ldr	r3, [pc, #292]	; (800423c <HAL_RCC_OscConfig+0x26c>)
 8004118:	685b      	ldr	r3, [r3, #4]
 800411a:	f003 030c 	and.w	r3, r3, #12
 800411e:	2b08      	cmp	r3, #8
 8004120:	d11c      	bne.n	800415c <HAL_RCC_OscConfig+0x18c>
 8004122:	4b46      	ldr	r3, [pc, #280]	; (800423c <HAL_RCC_OscConfig+0x26c>)
 8004124:	685b      	ldr	r3, [r3, #4]
 8004126:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800412a:	2b00      	cmp	r3, #0
 800412c:	d116      	bne.n	800415c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800412e:	4b43      	ldr	r3, [pc, #268]	; (800423c <HAL_RCC_OscConfig+0x26c>)
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f003 0302 	and.w	r3, r3, #2
 8004136:	2b00      	cmp	r3, #0
 8004138:	d005      	beq.n	8004146 <HAL_RCC_OscConfig+0x176>
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	691b      	ldr	r3, [r3, #16]
 800413e:	2b01      	cmp	r3, #1
 8004140:	d001      	beq.n	8004146 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004142:	2301      	movs	r3, #1
 8004144:	e1ba      	b.n	80044bc <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004146:	4b3d      	ldr	r3, [pc, #244]	; (800423c <HAL_RCC_OscConfig+0x26c>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	695b      	ldr	r3, [r3, #20]
 8004152:	00db      	lsls	r3, r3, #3
 8004154:	4939      	ldr	r1, [pc, #228]	; (800423c <HAL_RCC_OscConfig+0x26c>)
 8004156:	4313      	orrs	r3, r2
 8004158:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800415a:	e03a      	b.n	80041d2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	691b      	ldr	r3, [r3, #16]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d020      	beq.n	80041a6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004164:	4b36      	ldr	r3, [pc, #216]	; (8004240 <HAL_RCC_OscConfig+0x270>)
 8004166:	2201      	movs	r2, #1
 8004168:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800416a:	f7fe fe51 	bl	8002e10 <HAL_GetTick>
 800416e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004170:	e008      	b.n	8004184 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004172:	f7fe fe4d 	bl	8002e10 <HAL_GetTick>
 8004176:	4602      	mov	r2, r0
 8004178:	693b      	ldr	r3, [r7, #16]
 800417a:	1ad3      	subs	r3, r2, r3
 800417c:	2b02      	cmp	r3, #2
 800417e:	d901      	bls.n	8004184 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004180:	2303      	movs	r3, #3
 8004182:	e19b      	b.n	80044bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004184:	4b2d      	ldr	r3, [pc, #180]	; (800423c <HAL_RCC_OscConfig+0x26c>)
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f003 0302 	and.w	r3, r3, #2
 800418c:	2b00      	cmp	r3, #0
 800418e:	d0f0      	beq.n	8004172 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004190:	4b2a      	ldr	r3, [pc, #168]	; (800423c <HAL_RCC_OscConfig+0x26c>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	695b      	ldr	r3, [r3, #20]
 800419c:	00db      	lsls	r3, r3, #3
 800419e:	4927      	ldr	r1, [pc, #156]	; (800423c <HAL_RCC_OscConfig+0x26c>)
 80041a0:	4313      	orrs	r3, r2
 80041a2:	600b      	str	r3, [r1, #0]
 80041a4:	e015      	b.n	80041d2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80041a6:	4b26      	ldr	r3, [pc, #152]	; (8004240 <HAL_RCC_OscConfig+0x270>)
 80041a8:	2200      	movs	r2, #0
 80041aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041ac:	f7fe fe30 	bl	8002e10 <HAL_GetTick>
 80041b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041b2:	e008      	b.n	80041c6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041b4:	f7fe fe2c 	bl	8002e10 <HAL_GetTick>
 80041b8:	4602      	mov	r2, r0
 80041ba:	693b      	ldr	r3, [r7, #16]
 80041bc:	1ad3      	subs	r3, r2, r3
 80041be:	2b02      	cmp	r3, #2
 80041c0:	d901      	bls.n	80041c6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80041c2:	2303      	movs	r3, #3
 80041c4:	e17a      	b.n	80044bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041c6:	4b1d      	ldr	r3, [pc, #116]	; (800423c <HAL_RCC_OscConfig+0x26c>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f003 0302 	and.w	r3, r3, #2
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d1f0      	bne.n	80041b4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f003 0308 	and.w	r3, r3, #8
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d03a      	beq.n	8004254 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	699b      	ldr	r3, [r3, #24]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d019      	beq.n	800421a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80041e6:	4b17      	ldr	r3, [pc, #92]	; (8004244 <HAL_RCC_OscConfig+0x274>)
 80041e8:	2201      	movs	r2, #1
 80041ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041ec:	f7fe fe10 	bl	8002e10 <HAL_GetTick>
 80041f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80041f2:	e008      	b.n	8004206 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041f4:	f7fe fe0c 	bl	8002e10 <HAL_GetTick>
 80041f8:	4602      	mov	r2, r0
 80041fa:	693b      	ldr	r3, [r7, #16]
 80041fc:	1ad3      	subs	r3, r2, r3
 80041fe:	2b02      	cmp	r3, #2
 8004200:	d901      	bls.n	8004206 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004202:	2303      	movs	r3, #3
 8004204:	e15a      	b.n	80044bc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004206:	4b0d      	ldr	r3, [pc, #52]	; (800423c <HAL_RCC_OscConfig+0x26c>)
 8004208:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800420a:	f003 0302 	and.w	r3, r3, #2
 800420e:	2b00      	cmp	r3, #0
 8004210:	d0f0      	beq.n	80041f4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004212:	2001      	movs	r0, #1
 8004214:	f000 fb0a 	bl	800482c <RCC_Delay>
 8004218:	e01c      	b.n	8004254 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800421a:	4b0a      	ldr	r3, [pc, #40]	; (8004244 <HAL_RCC_OscConfig+0x274>)
 800421c:	2200      	movs	r2, #0
 800421e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004220:	f7fe fdf6 	bl	8002e10 <HAL_GetTick>
 8004224:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004226:	e00f      	b.n	8004248 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004228:	f7fe fdf2 	bl	8002e10 <HAL_GetTick>
 800422c:	4602      	mov	r2, r0
 800422e:	693b      	ldr	r3, [r7, #16]
 8004230:	1ad3      	subs	r3, r2, r3
 8004232:	2b02      	cmp	r3, #2
 8004234:	d908      	bls.n	8004248 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004236:	2303      	movs	r3, #3
 8004238:	e140      	b.n	80044bc <HAL_RCC_OscConfig+0x4ec>
 800423a:	bf00      	nop
 800423c:	40021000 	.word	0x40021000
 8004240:	42420000 	.word	0x42420000
 8004244:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004248:	4b9e      	ldr	r3, [pc, #632]	; (80044c4 <HAL_RCC_OscConfig+0x4f4>)
 800424a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800424c:	f003 0302 	and.w	r3, r3, #2
 8004250:	2b00      	cmp	r3, #0
 8004252:	d1e9      	bne.n	8004228 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f003 0304 	and.w	r3, r3, #4
 800425c:	2b00      	cmp	r3, #0
 800425e:	f000 80a6 	beq.w	80043ae <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004262:	2300      	movs	r3, #0
 8004264:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004266:	4b97      	ldr	r3, [pc, #604]	; (80044c4 <HAL_RCC_OscConfig+0x4f4>)
 8004268:	69db      	ldr	r3, [r3, #28]
 800426a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800426e:	2b00      	cmp	r3, #0
 8004270:	d10d      	bne.n	800428e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004272:	4b94      	ldr	r3, [pc, #592]	; (80044c4 <HAL_RCC_OscConfig+0x4f4>)
 8004274:	69db      	ldr	r3, [r3, #28]
 8004276:	4a93      	ldr	r2, [pc, #588]	; (80044c4 <HAL_RCC_OscConfig+0x4f4>)
 8004278:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800427c:	61d3      	str	r3, [r2, #28]
 800427e:	4b91      	ldr	r3, [pc, #580]	; (80044c4 <HAL_RCC_OscConfig+0x4f4>)
 8004280:	69db      	ldr	r3, [r3, #28]
 8004282:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004286:	60bb      	str	r3, [r7, #8]
 8004288:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800428a:	2301      	movs	r3, #1
 800428c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800428e:	4b8e      	ldr	r3, [pc, #568]	; (80044c8 <HAL_RCC_OscConfig+0x4f8>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004296:	2b00      	cmp	r3, #0
 8004298:	d118      	bne.n	80042cc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800429a:	4b8b      	ldr	r3, [pc, #556]	; (80044c8 <HAL_RCC_OscConfig+0x4f8>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	4a8a      	ldr	r2, [pc, #552]	; (80044c8 <HAL_RCC_OscConfig+0x4f8>)
 80042a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80042a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80042a6:	f7fe fdb3 	bl	8002e10 <HAL_GetTick>
 80042aa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042ac:	e008      	b.n	80042c0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042ae:	f7fe fdaf 	bl	8002e10 <HAL_GetTick>
 80042b2:	4602      	mov	r2, r0
 80042b4:	693b      	ldr	r3, [r7, #16]
 80042b6:	1ad3      	subs	r3, r2, r3
 80042b8:	2b64      	cmp	r3, #100	; 0x64
 80042ba:	d901      	bls.n	80042c0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80042bc:	2303      	movs	r3, #3
 80042be:	e0fd      	b.n	80044bc <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042c0:	4b81      	ldr	r3, [pc, #516]	; (80044c8 <HAL_RCC_OscConfig+0x4f8>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d0f0      	beq.n	80042ae <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	68db      	ldr	r3, [r3, #12]
 80042d0:	2b01      	cmp	r3, #1
 80042d2:	d106      	bne.n	80042e2 <HAL_RCC_OscConfig+0x312>
 80042d4:	4b7b      	ldr	r3, [pc, #492]	; (80044c4 <HAL_RCC_OscConfig+0x4f4>)
 80042d6:	6a1b      	ldr	r3, [r3, #32]
 80042d8:	4a7a      	ldr	r2, [pc, #488]	; (80044c4 <HAL_RCC_OscConfig+0x4f4>)
 80042da:	f043 0301 	orr.w	r3, r3, #1
 80042de:	6213      	str	r3, [r2, #32]
 80042e0:	e02d      	b.n	800433e <HAL_RCC_OscConfig+0x36e>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	68db      	ldr	r3, [r3, #12]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d10c      	bne.n	8004304 <HAL_RCC_OscConfig+0x334>
 80042ea:	4b76      	ldr	r3, [pc, #472]	; (80044c4 <HAL_RCC_OscConfig+0x4f4>)
 80042ec:	6a1b      	ldr	r3, [r3, #32]
 80042ee:	4a75      	ldr	r2, [pc, #468]	; (80044c4 <HAL_RCC_OscConfig+0x4f4>)
 80042f0:	f023 0301 	bic.w	r3, r3, #1
 80042f4:	6213      	str	r3, [r2, #32]
 80042f6:	4b73      	ldr	r3, [pc, #460]	; (80044c4 <HAL_RCC_OscConfig+0x4f4>)
 80042f8:	6a1b      	ldr	r3, [r3, #32]
 80042fa:	4a72      	ldr	r2, [pc, #456]	; (80044c4 <HAL_RCC_OscConfig+0x4f4>)
 80042fc:	f023 0304 	bic.w	r3, r3, #4
 8004300:	6213      	str	r3, [r2, #32]
 8004302:	e01c      	b.n	800433e <HAL_RCC_OscConfig+0x36e>
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	68db      	ldr	r3, [r3, #12]
 8004308:	2b05      	cmp	r3, #5
 800430a:	d10c      	bne.n	8004326 <HAL_RCC_OscConfig+0x356>
 800430c:	4b6d      	ldr	r3, [pc, #436]	; (80044c4 <HAL_RCC_OscConfig+0x4f4>)
 800430e:	6a1b      	ldr	r3, [r3, #32]
 8004310:	4a6c      	ldr	r2, [pc, #432]	; (80044c4 <HAL_RCC_OscConfig+0x4f4>)
 8004312:	f043 0304 	orr.w	r3, r3, #4
 8004316:	6213      	str	r3, [r2, #32]
 8004318:	4b6a      	ldr	r3, [pc, #424]	; (80044c4 <HAL_RCC_OscConfig+0x4f4>)
 800431a:	6a1b      	ldr	r3, [r3, #32]
 800431c:	4a69      	ldr	r2, [pc, #420]	; (80044c4 <HAL_RCC_OscConfig+0x4f4>)
 800431e:	f043 0301 	orr.w	r3, r3, #1
 8004322:	6213      	str	r3, [r2, #32]
 8004324:	e00b      	b.n	800433e <HAL_RCC_OscConfig+0x36e>
 8004326:	4b67      	ldr	r3, [pc, #412]	; (80044c4 <HAL_RCC_OscConfig+0x4f4>)
 8004328:	6a1b      	ldr	r3, [r3, #32]
 800432a:	4a66      	ldr	r2, [pc, #408]	; (80044c4 <HAL_RCC_OscConfig+0x4f4>)
 800432c:	f023 0301 	bic.w	r3, r3, #1
 8004330:	6213      	str	r3, [r2, #32]
 8004332:	4b64      	ldr	r3, [pc, #400]	; (80044c4 <HAL_RCC_OscConfig+0x4f4>)
 8004334:	6a1b      	ldr	r3, [r3, #32]
 8004336:	4a63      	ldr	r2, [pc, #396]	; (80044c4 <HAL_RCC_OscConfig+0x4f4>)
 8004338:	f023 0304 	bic.w	r3, r3, #4
 800433c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	68db      	ldr	r3, [r3, #12]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d015      	beq.n	8004372 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004346:	f7fe fd63 	bl	8002e10 <HAL_GetTick>
 800434a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800434c:	e00a      	b.n	8004364 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800434e:	f7fe fd5f 	bl	8002e10 <HAL_GetTick>
 8004352:	4602      	mov	r2, r0
 8004354:	693b      	ldr	r3, [r7, #16]
 8004356:	1ad3      	subs	r3, r2, r3
 8004358:	f241 3288 	movw	r2, #5000	; 0x1388
 800435c:	4293      	cmp	r3, r2
 800435e:	d901      	bls.n	8004364 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004360:	2303      	movs	r3, #3
 8004362:	e0ab      	b.n	80044bc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004364:	4b57      	ldr	r3, [pc, #348]	; (80044c4 <HAL_RCC_OscConfig+0x4f4>)
 8004366:	6a1b      	ldr	r3, [r3, #32]
 8004368:	f003 0302 	and.w	r3, r3, #2
 800436c:	2b00      	cmp	r3, #0
 800436e:	d0ee      	beq.n	800434e <HAL_RCC_OscConfig+0x37e>
 8004370:	e014      	b.n	800439c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004372:	f7fe fd4d 	bl	8002e10 <HAL_GetTick>
 8004376:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004378:	e00a      	b.n	8004390 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800437a:	f7fe fd49 	bl	8002e10 <HAL_GetTick>
 800437e:	4602      	mov	r2, r0
 8004380:	693b      	ldr	r3, [r7, #16]
 8004382:	1ad3      	subs	r3, r2, r3
 8004384:	f241 3288 	movw	r2, #5000	; 0x1388
 8004388:	4293      	cmp	r3, r2
 800438a:	d901      	bls.n	8004390 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800438c:	2303      	movs	r3, #3
 800438e:	e095      	b.n	80044bc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004390:	4b4c      	ldr	r3, [pc, #304]	; (80044c4 <HAL_RCC_OscConfig+0x4f4>)
 8004392:	6a1b      	ldr	r3, [r3, #32]
 8004394:	f003 0302 	and.w	r3, r3, #2
 8004398:	2b00      	cmp	r3, #0
 800439a:	d1ee      	bne.n	800437a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800439c:	7dfb      	ldrb	r3, [r7, #23]
 800439e:	2b01      	cmp	r3, #1
 80043a0:	d105      	bne.n	80043ae <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043a2:	4b48      	ldr	r3, [pc, #288]	; (80044c4 <HAL_RCC_OscConfig+0x4f4>)
 80043a4:	69db      	ldr	r3, [r3, #28]
 80043a6:	4a47      	ldr	r2, [pc, #284]	; (80044c4 <HAL_RCC_OscConfig+0x4f4>)
 80043a8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80043ac:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	69db      	ldr	r3, [r3, #28]
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	f000 8081 	beq.w	80044ba <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80043b8:	4b42      	ldr	r3, [pc, #264]	; (80044c4 <HAL_RCC_OscConfig+0x4f4>)
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	f003 030c 	and.w	r3, r3, #12
 80043c0:	2b08      	cmp	r3, #8
 80043c2:	d061      	beq.n	8004488 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	69db      	ldr	r3, [r3, #28]
 80043c8:	2b02      	cmp	r3, #2
 80043ca:	d146      	bne.n	800445a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043cc:	4b3f      	ldr	r3, [pc, #252]	; (80044cc <HAL_RCC_OscConfig+0x4fc>)
 80043ce:	2200      	movs	r2, #0
 80043d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043d2:	f7fe fd1d 	bl	8002e10 <HAL_GetTick>
 80043d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80043d8:	e008      	b.n	80043ec <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043da:	f7fe fd19 	bl	8002e10 <HAL_GetTick>
 80043de:	4602      	mov	r2, r0
 80043e0:	693b      	ldr	r3, [r7, #16]
 80043e2:	1ad3      	subs	r3, r2, r3
 80043e4:	2b02      	cmp	r3, #2
 80043e6:	d901      	bls.n	80043ec <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80043e8:	2303      	movs	r3, #3
 80043ea:	e067      	b.n	80044bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80043ec:	4b35      	ldr	r3, [pc, #212]	; (80044c4 <HAL_RCC_OscConfig+0x4f4>)
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d1f0      	bne.n	80043da <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6a1b      	ldr	r3, [r3, #32]
 80043fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004400:	d108      	bne.n	8004414 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004402:	4b30      	ldr	r3, [pc, #192]	; (80044c4 <HAL_RCC_OscConfig+0x4f4>)
 8004404:	685b      	ldr	r3, [r3, #4]
 8004406:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	689b      	ldr	r3, [r3, #8]
 800440e:	492d      	ldr	r1, [pc, #180]	; (80044c4 <HAL_RCC_OscConfig+0x4f4>)
 8004410:	4313      	orrs	r3, r2
 8004412:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004414:	4b2b      	ldr	r3, [pc, #172]	; (80044c4 <HAL_RCC_OscConfig+0x4f4>)
 8004416:	685b      	ldr	r3, [r3, #4]
 8004418:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6a19      	ldr	r1, [r3, #32]
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004424:	430b      	orrs	r3, r1
 8004426:	4927      	ldr	r1, [pc, #156]	; (80044c4 <HAL_RCC_OscConfig+0x4f4>)
 8004428:	4313      	orrs	r3, r2
 800442a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800442c:	4b27      	ldr	r3, [pc, #156]	; (80044cc <HAL_RCC_OscConfig+0x4fc>)
 800442e:	2201      	movs	r2, #1
 8004430:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004432:	f7fe fced 	bl	8002e10 <HAL_GetTick>
 8004436:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004438:	e008      	b.n	800444c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800443a:	f7fe fce9 	bl	8002e10 <HAL_GetTick>
 800443e:	4602      	mov	r2, r0
 8004440:	693b      	ldr	r3, [r7, #16]
 8004442:	1ad3      	subs	r3, r2, r3
 8004444:	2b02      	cmp	r3, #2
 8004446:	d901      	bls.n	800444c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004448:	2303      	movs	r3, #3
 800444a:	e037      	b.n	80044bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800444c:	4b1d      	ldr	r3, [pc, #116]	; (80044c4 <HAL_RCC_OscConfig+0x4f4>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004454:	2b00      	cmp	r3, #0
 8004456:	d0f0      	beq.n	800443a <HAL_RCC_OscConfig+0x46a>
 8004458:	e02f      	b.n	80044ba <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800445a:	4b1c      	ldr	r3, [pc, #112]	; (80044cc <HAL_RCC_OscConfig+0x4fc>)
 800445c:	2200      	movs	r2, #0
 800445e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004460:	f7fe fcd6 	bl	8002e10 <HAL_GetTick>
 8004464:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004466:	e008      	b.n	800447a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004468:	f7fe fcd2 	bl	8002e10 <HAL_GetTick>
 800446c:	4602      	mov	r2, r0
 800446e:	693b      	ldr	r3, [r7, #16]
 8004470:	1ad3      	subs	r3, r2, r3
 8004472:	2b02      	cmp	r3, #2
 8004474:	d901      	bls.n	800447a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004476:	2303      	movs	r3, #3
 8004478:	e020      	b.n	80044bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800447a:	4b12      	ldr	r3, [pc, #72]	; (80044c4 <HAL_RCC_OscConfig+0x4f4>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004482:	2b00      	cmp	r3, #0
 8004484:	d1f0      	bne.n	8004468 <HAL_RCC_OscConfig+0x498>
 8004486:	e018      	b.n	80044ba <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	69db      	ldr	r3, [r3, #28]
 800448c:	2b01      	cmp	r3, #1
 800448e:	d101      	bne.n	8004494 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8004490:	2301      	movs	r3, #1
 8004492:	e013      	b.n	80044bc <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004494:	4b0b      	ldr	r3, [pc, #44]	; (80044c4 <HAL_RCC_OscConfig+0x4f4>)
 8004496:	685b      	ldr	r3, [r3, #4]
 8004498:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	6a1b      	ldr	r3, [r3, #32]
 80044a4:	429a      	cmp	r2, r3
 80044a6:	d106      	bne.n	80044b6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044b2:	429a      	cmp	r2, r3
 80044b4:	d001      	beq.n	80044ba <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80044b6:	2301      	movs	r3, #1
 80044b8:	e000      	b.n	80044bc <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80044ba:	2300      	movs	r3, #0
}
 80044bc:	4618      	mov	r0, r3
 80044be:	3718      	adds	r7, #24
 80044c0:	46bd      	mov	sp, r7
 80044c2:	bd80      	pop	{r7, pc}
 80044c4:	40021000 	.word	0x40021000
 80044c8:	40007000 	.word	0x40007000
 80044cc:	42420060 	.word	0x42420060

080044d0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b084      	sub	sp, #16
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
 80044d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d101      	bne.n	80044e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80044e0:	2301      	movs	r3, #1
 80044e2:	e0d0      	b.n	8004686 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80044e4:	4b6a      	ldr	r3, [pc, #424]	; (8004690 <HAL_RCC_ClockConfig+0x1c0>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f003 0307 	and.w	r3, r3, #7
 80044ec:	683a      	ldr	r2, [r7, #0]
 80044ee:	429a      	cmp	r2, r3
 80044f0:	d910      	bls.n	8004514 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044f2:	4b67      	ldr	r3, [pc, #412]	; (8004690 <HAL_RCC_ClockConfig+0x1c0>)
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f023 0207 	bic.w	r2, r3, #7
 80044fa:	4965      	ldr	r1, [pc, #404]	; (8004690 <HAL_RCC_ClockConfig+0x1c0>)
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	4313      	orrs	r3, r2
 8004500:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004502:	4b63      	ldr	r3, [pc, #396]	; (8004690 <HAL_RCC_ClockConfig+0x1c0>)
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f003 0307 	and.w	r3, r3, #7
 800450a:	683a      	ldr	r2, [r7, #0]
 800450c:	429a      	cmp	r2, r3
 800450e:	d001      	beq.n	8004514 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004510:	2301      	movs	r3, #1
 8004512:	e0b8      	b.n	8004686 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f003 0302 	and.w	r3, r3, #2
 800451c:	2b00      	cmp	r3, #0
 800451e:	d020      	beq.n	8004562 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f003 0304 	and.w	r3, r3, #4
 8004528:	2b00      	cmp	r3, #0
 800452a:	d005      	beq.n	8004538 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800452c:	4b59      	ldr	r3, [pc, #356]	; (8004694 <HAL_RCC_ClockConfig+0x1c4>)
 800452e:	685b      	ldr	r3, [r3, #4]
 8004530:	4a58      	ldr	r2, [pc, #352]	; (8004694 <HAL_RCC_ClockConfig+0x1c4>)
 8004532:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004536:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f003 0308 	and.w	r3, r3, #8
 8004540:	2b00      	cmp	r3, #0
 8004542:	d005      	beq.n	8004550 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004544:	4b53      	ldr	r3, [pc, #332]	; (8004694 <HAL_RCC_ClockConfig+0x1c4>)
 8004546:	685b      	ldr	r3, [r3, #4]
 8004548:	4a52      	ldr	r2, [pc, #328]	; (8004694 <HAL_RCC_ClockConfig+0x1c4>)
 800454a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800454e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004550:	4b50      	ldr	r3, [pc, #320]	; (8004694 <HAL_RCC_ClockConfig+0x1c4>)
 8004552:	685b      	ldr	r3, [r3, #4]
 8004554:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	689b      	ldr	r3, [r3, #8]
 800455c:	494d      	ldr	r1, [pc, #308]	; (8004694 <HAL_RCC_ClockConfig+0x1c4>)
 800455e:	4313      	orrs	r3, r2
 8004560:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f003 0301 	and.w	r3, r3, #1
 800456a:	2b00      	cmp	r3, #0
 800456c:	d040      	beq.n	80045f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	685b      	ldr	r3, [r3, #4]
 8004572:	2b01      	cmp	r3, #1
 8004574:	d107      	bne.n	8004586 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004576:	4b47      	ldr	r3, [pc, #284]	; (8004694 <HAL_RCC_ClockConfig+0x1c4>)
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800457e:	2b00      	cmp	r3, #0
 8004580:	d115      	bne.n	80045ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004582:	2301      	movs	r3, #1
 8004584:	e07f      	b.n	8004686 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	685b      	ldr	r3, [r3, #4]
 800458a:	2b02      	cmp	r3, #2
 800458c:	d107      	bne.n	800459e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800458e:	4b41      	ldr	r3, [pc, #260]	; (8004694 <HAL_RCC_ClockConfig+0x1c4>)
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004596:	2b00      	cmp	r3, #0
 8004598:	d109      	bne.n	80045ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800459a:	2301      	movs	r3, #1
 800459c:	e073      	b.n	8004686 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800459e:	4b3d      	ldr	r3, [pc, #244]	; (8004694 <HAL_RCC_ClockConfig+0x1c4>)
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f003 0302 	and.w	r3, r3, #2
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d101      	bne.n	80045ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045aa:	2301      	movs	r3, #1
 80045ac:	e06b      	b.n	8004686 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80045ae:	4b39      	ldr	r3, [pc, #228]	; (8004694 <HAL_RCC_ClockConfig+0x1c4>)
 80045b0:	685b      	ldr	r3, [r3, #4]
 80045b2:	f023 0203 	bic.w	r2, r3, #3
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	685b      	ldr	r3, [r3, #4]
 80045ba:	4936      	ldr	r1, [pc, #216]	; (8004694 <HAL_RCC_ClockConfig+0x1c4>)
 80045bc:	4313      	orrs	r3, r2
 80045be:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80045c0:	f7fe fc26 	bl	8002e10 <HAL_GetTick>
 80045c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045c6:	e00a      	b.n	80045de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80045c8:	f7fe fc22 	bl	8002e10 <HAL_GetTick>
 80045cc:	4602      	mov	r2, r0
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	1ad3      	subs	r3, r2, r3
 80045d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d901      	bls.n	80045de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80045da:	2303      	movs	r3, #3
 80045dc:	e053      	b.n	8004686 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045de:	4b2d      	ldr	r3, [pc, #180]	; (8004694 <HAL_RCC_ClockConfig+0x1c4>)
 80045e0:	685b      	ldr	r3, [r3, #4]
 80045e2:	f003 020c 	and.w	r2, r3, #12
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	685b      	ldr	r3, [r3, #4]
 80045ea:	009b      	lsls	r3, r3, #2
 80045ec:	429a      	cmp	r2, r3
 80045ee:	d1eb      	bne.n	80045c8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80045f0:	4b27      	ldr	r3, [pc, #156]	; (8004690 <HAL_RCC_ClockConfig+0x1c0>)
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f003 0307 	and.w	r3, r3, #7
 80045f8:	683a      	ldr	r2, [r7, #0]
 80045fa:	429a      	cmp	r2, r3
 80045fc:	d210      	bcs.n	8004620 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045fe:	4b24      	ldr	r3, [pc, #144]	; (8004690 <HAL_RCC_ClockConfig+0x1c0>)
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f023 0207 	bic.w	r2, r3, #7
 8004606:	4922      	ldr	r1, [pc, #136]	; (8004690 <HAL_RCC_ClockConfig+0x1c0>)
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	4313      	orrs	r3, r2
 800460c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800460e:	4b20      	ldr	r3, [pc, #128]	; (8004690 <HAL_RCC_ClockConfig+0x1c0>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f003 0307 	and.w	r3, r3, #7
 8004616:	683a      	ldr	r2, [r7, #0]
 8004618:	429a      	cmp	r2, r3
 800461a:	d001      	beq.n	8004620 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800461c:	2301      	movs	r3, #1
 800461e:	e032      	b.n	8004686 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f003 0304 	and.w	r3, r3, #4
 8004628:	2b00      	cmp	r3, #0
 800462a:	d008      	beq.n	800463e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800462c:	4b19      	ldr	r3, [pc, #100]	; (8004694 <HAL_RCC_ClockConfig+0x1c4>)
 800462e:	685b      	ldr	r3, [r3, #4]
 8004630:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	68db      	ldr	r3, [r3, #12]
 8004638:	4916      	ldr	r1, [pc, #88]	; (8004694 <HAL_RCC_ClockConfig+0x1c4>)
 800463a:	4313      	orrs	r3, r2
 800463c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f003 0308 	and.w	r3, r3, #8
 8004646:	2b00      	cmp	r3, #0
 8004648:	d009      	beq.n	800465e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800464a:	4b12      	ldr	r3, [pc, #72]	; (8004694 <HAL_RCC_ClockConfig+0x1c4>)
 800464c:	685b      	ldr	r3, [r3, #4]
 800464e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	691b      	ldr	r3, [r3, #16]
 8004656:	00db      	lsls	r3, r3, #3
 8004658:	490e      	ldr	r1, [pc, #56]	; (8004694 <HAL_RCC_ClockConfig+0x1c4>)
 800465a:	4313      	orrs	r3, r2
 800465c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800465e:	f000 f821 	bl	80046a4 <HAL_RCC_GetSysClockFreq>
 8004662:	4601      	mov	r1, r0
 8004664:	4b0b      	ldr	r3, [pc, #44]	; (8004694 <HAL_RCC_ClockConfig+0x1c4>)
 8004666:	685b      	ldr	r3, [r3, #4]
 8004668:	091b      	lsrs	r3, r3, #4
 800466a:	f003 030f 	and.w	r3, r3, #15
 800466e:	4a0a      	ldr	r2, [pc, #40]	; (8004698 <HAL_RCC_ClockConfig+0x1c8>)
 8004670:	5cd3      	ldrb	r3, [r2, r3]
 8004672:	fa21 f303 	lsr.w	r3, r1, r3
 8004676:	4a09      	ldr	r2, [pc, #36]	; (800469c <HAL_RCC_ClockConfig+0x1cc>)
 8004678:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800467a:	4b09      	ldr	r3, [pc, #36]	; (80046a0 <HAL_RCC_ClockConfig+0x1d0>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	4618      	mov	r0, r3
 8004680:	f7fd ff2e 	bl	80024e0 <HAL_InitTick>

  return HAL_OK;
 8004684:	2300      	movs	r3, #0
}
 8004686:	4618      	mov	r0, r3
 8004688:	3710      	adds	r7, #16
 800468a:	46bd      	mov	sp, r7
 800468c:	bd80      	pop	{r7, pc}
 800468e:	bf00      	nop
 8004690:	40022000 	.word	0x40022000
 8004694:	40021000 	.word	0x40021000
 8004698:	08009fc0 	.word	0x08009fc0
 800469c:	20000024 	.word	0x20000024
 80046a0:	20000028 	.word	0x20000028

080046a4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80046a4:	b490      	push	{r4, r7}
 80046a6:	b08a      	sub	sp, #40	; 0x28
 80046a8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80046aa:	4b2a      	ldr	r3, [pc, #168]	; (8004754 <HAL_RCC_GetSysClockFreq+0xb0>)
 80046ac:	1d3c      	adds	r4, r7, #4
 80046ae:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80046b0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80046b4:	4b28      	ldr	r3, [pc, #160]	; (8004758 <HAL_RCC_GetSysClockFreq+0xb4>)
 80046b6:	881b      	ldrh	r3, [r3, #0]
 80046b8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80046ba:	2300      	movs	r3, #0
 80046bc:	61fb      	str	r3, [r7, #28]
 80046be:	2300      	movs	r3, #0
 80046c0:	61bb      	str	r3, [r7, #24]
 80046c2:	2300      	movs	r3, #0
 80046c4:	627b      	str	r3, [r7, #36]	; 0x24
 80046c6:	2300      	movs	r3, #0
 80046c8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80046ca:	2300      	movs	r3, #0
 80046cc:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80046ce:	4b23      	ldr	r3, [pc, #140]	; (800475c <HAL_RCC_GetSysClockFreq+0xb8>)
 80046d0:	685b      	ldr	r3, [r3, #4]
 80046d2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80046d4:	69fb      	ldr	r3, [r7, #28]
 80046d6:	f003 030c 	and.w	r3, r3, #12
 80046da:	2b04      	cmp	r3, #4
 80046dc:	d002      	beq.n	80046e4 <HAL_RCC_GetSysClockFreq+0x40>
 80046de:	2b08      	cmp	r3, #8
 80046e0:	d003      	beq.n	80046ea <HAL_RCC_GetSysClockFreq+0x46>
 80046e2:	e02d      	b.n	8004740 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80046e4:	4b1e      	ldr	r3, [pc, #120]	; (8004760 <HAL_RCC_GetSysClockFreq+0xbc>)
 80046e6:	623b      	str	r3, [r7, #32]
      break;
 80046e8:	e02d      	b.n	8004746 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80046ea:	69fb      	ldr	r3, [r7, #28]
 80046ec:	0c9b      	lsrs	r3, r3, #18
 80046ee:	f003 030f 	and.w	r3, r3, #15
 80046f2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80046f6:	4413      	add	r3, r2
 80046f8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80046fc:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80046fe:	69fb      	ldr	r3, [r7, #28]
 8004700:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004704:	2b00      	cmp	r3, #0
 8004706:	d013      	beq.n	8004730 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004708:	4b14      	ldr	r3, [pc, #80]	; (800475c <HAL_RCC_GetSysClockFreq+0xb8>)
 800470a:	685b      	ldr	r3, [r3, #4]
 800470c:	0c5b      	lsrs	r3, r3, #17
 800470e:	f003 0301 	and.w	r3, r3, #1
 8004712:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004716:	4413      	add	r3, r2
 8004718:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800471c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800471e:	697b      	ldr	r3, [r7, #20]
 8004720:	4a0f      	ldr	r2, [pc, #60]	; (8004760 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004722:	fb02 f203 	mul.w	r2, r2, r3
 8004726:	69bb      	ldr	r3, [r7, #24]
 8004728:	fbb2 f3f3 	udiv	r3, r2, r3
 800472c:	627b      	str	r3, [r7, #36]	; 0x24
 800472e:	e004      	b.n	800473a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004730:	697b      	ldr	r3, [r7, #20]
 8004732:	4a0c      	ldr	r2, [pc, #48]	; (8004764 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004734:	fb02 f303 	mul.w	r3, r2, r3
 8004738:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800473a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800473c:	623b      	str	r3, [r7, #32]
      break;
 800473e:	e002      	b.n	8004746 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004740:	4b07      	ldr	r3, [pc, #28]	; (8004760 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004742:	623b      	str	r3, [r7, #32]
      break;
 8004744:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004746:	6a3b      	ldr	r3, [r7, #32]
}
 8004748:	4618      	mov	r0, r3
 800474a:	3728      	adds	r7, #40	; 0x28
 800474c:	46bd      	mov	sp, r7
 800474e:	bc90      	pop	{r4, r7}
 8004750:	4770      	bx	lr
 8004752:	bf00      	nop
 8004754:	08009f90 	.word	0x08009f90
 8004758:	08009fa0 	.word	0x08009fa0
 800475c:	40021000 	.word	0x40021000
 8004760:	007a1200 	.word	0x007a1200
 8004764:	003d0900 	.word	0x003d0900

08004768 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004768:	b480      	push	{r7}
 800476a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800476c:	4b02      	ldr	r3, [pc, #8]	; (8004778 <HAL_RCC_GetHCLKFreq+0x10>)
 800476e:	681b      	ldr	r3, [r3, #0]
}
 8004770:	4618      	mov	r0, r3
 8004772:	46bd      	mov	sp, r7
 8004774:	bc80      	pop	{r7}
 8004776:	4770      	bx	lr
 8004778:	20000024 	.word	0x20000024

0800477c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004780:	f7ff fff2 	bl	8004768 <HAL_RCC_GetHCLKFreq>
 8004784:	4601      	mov	r1, r0
 8004786:	4b05      	ldr	r3, [pc, #20]	; (800479c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004788:	685b      	ldr	r3, [r3, #4]
 800478a:	0a1b      	lsrs	r3, r3, #8
 800478c:	f003 0307 	and.w	r3, r3, #7
 8004790:	4a03      	ldr	r2, [pc, #12]	; (80047a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004792:	5cd3      	ldrb	r3, [r2, r3]
 8004794:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004798:	4618      	mov	r0, r3
 800479a:	bd80      	pop	{r7, pc}
 800479c:	40021000 	.word	0x40021000
 80047a0:	08009fd0 	.word	0x08009fd0

080047a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80047a8:	f7ff ffde 	bl	8004768 <HAL_RCC_GetHCLKFreq>
 80047ac:	4601      	mov	r1, r0
 80047ae:	4b05      	ldr	r3, [pc, #20]	; (80047c4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80047b0:	685b      	ldr	r3, [r3, #4]
 80047b2:	0adb      	lsrs	r3, r3, #11
 80047b4:	f003 0307 	and.w	r3, r3, #7
 80047b8:	4a03      	ldr	r2, [pc, #12]	; (80047c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80047ba:	5cd3      	ldrb	r3, [r2, r3]
 80047bc:	fa21 f303 	lsr.w	r3, r1, r3
}
 80047c0:	4618      	mov	r0, r3
 80047c2:	bd80      	pop	{r7, pc}
 80047c4:	40021000 	.word	0x40021000
 80047c8:	08009fd0 	.word	0x08009fd0

080047cc <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80047cc:	b480      	push	{r7}
 80047ce:	b083      	sub	sp, #12
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
 80047d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	220f      	movs	r2, #15
 80047da:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80047dc:	4b11      	ldr	r3, [pc, #68]	; (8004824 <HAL_RCC_GetClockConfig+0x58>)
 80047de:	685b      	ldr	r3, [r3, #4]
 80047e0:	f003 0203 	and.w	r2, r3, #3
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80047e8:	4b0e      	ldr	r3, [pc, #56]	; (8004824 <HAL_RCC_GetClockConfig+0x58>)
 80047ea:	685b      	ldr	r3, [r3, #4]
 80047ec:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80047f4:	4b0b      	ldr	r3, [pc, #44]	; (8004824 <HAL_RCC_GetClockConfig+0x58>)
 80047f6:	685b      	ldr	r3, [r3, #4]
 80047f8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8004800:	4b08      	ldr	r3, [pc, #32]	; (8004824 <HAL_RCC_GetClockConfig+0x58>)
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	08db      	lsrs	r3, r3, #3
 8004806:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800480e:	4b06      	ldr	r3, [pc, #24]	; (8004828 <HAL_RCC_GetClockConfig+0x5c>)
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f003 0207 	and.w	r2, r3, #7
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 800481a:	bf00      	nop
 800481c:	370c      	adds	r7, #12
 800481e:	46bd      	mov	sp, r7
 8004820:	bc80      	pop	{r7}
 8004822:	4770      	bx	lr
 8004824:	40021000 	.word	0x40021000
 8004828:	40022000 	.word	0x40022000

0800482c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800482c:	b480      	push	{r7}
 800482e:	b085      	sub	sp, #20
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004834:	4b0a      	ldr	r3, [pc, #40]	; (8004860 <RCC_Delay+0x34>)
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	4a0a      	ldr	r2, [pc, #40]	; (8004864 <RCC_Delay+0x38>)
 800483a:	fba2 2303 	umull	r2, r3, r2, r3
 800483e:	0a5b      	lsrs	r3, r3, #9
 8004840:	687a      	ldr	r2, [r7, #4]
 8004842:	fb02 f303 	mul.w	r3, r2, r3
 8004846:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004848:	bf00      	nop
  }
  while (Delay --);
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	1e5a      	subs	r2, r3, #1
 800484e:	60fa      	str	r2, [r7, #12]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d1f9      	bne.n	8004848 <RCC_Delay+0x1c>
}
 8004854:	bf00      	nop
 8004856:	3714      	adds	r7, #20
 8004858:	46bd      	mov	sp, r7
 800485a:	bc80      	pop	{r7}
 800485c:	4770      	bx	lr
 800485e:	bf00      	nop
 8004860:	20000024 	.word	0x20000024
 8004864:	10624dd3 	.word	0x10624dd3

08004868 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b086      	sub	sp, #24
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004870:	2300      	movs	r3, #0
 8004872:	613b      	str	r3, [r7, #16]
 8004874:	2300      	movs	r3, #0
 8004876:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f003 0301 	and.w	r3, r3, #1
 8004880:	2b00      	cmp	r3, #0
 8004882:	d07d      	beq.n	8004980 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8004884:	2300      	movs	r3, #0
 8004886:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004888:	4b4f      	ldr	r3, [pc, #316]	; (80049c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800488a:	69db      	ldr	r3, [r3, #28]
 800488c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004890:	2b00      	cmp	r3, #0
 8004892:	d10d      	bne.n	80048b0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004894:	4b4c      	ldr	r3, [pc, #304]	; (80049c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004896:	69db      	ldr	r3, [r3, #28]
 8004898:	4a4b      	ldr	r2, [pc, #300]	; (80049c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800489a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800489e:	61d3      	str	r3, [r2, #28]
 80048a0:	4b49      	ldr	r3, [pc, #292]	; (80049c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048a2:	69db      	ldr	r3, [r3, #28]
 80048a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048a8:	60bb      	str	r3, [r7, #8]
 80048aa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80048ac:	2301      	movs	r3, #1
 80048ae:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048b0:	4b46      	ldr	r3, [pc, #280]	; (80049cc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d118      	bne.n	80048ee <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80048bc:	4b43      	ldr	r3, [pc, #268]	; (80049cc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	4a42      	ldr	r2, [pc, #264]	; (80049cc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80048c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048c6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80048c8:	f7fe faa2 	bl	8002e10 <HAL_GetTick>
 80048cc:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048ce:	e008      	b.n	80048e2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048d0:	f7fe fa9e 	bl	8002e10 <HAL_GetTick>
 80048d4:	4602      	mov	r2, r0
 80048d6:	693b      	ldr	r3, [r7, #16]
 80048d8:	1ad3      	subs	r3, r2, r3
 80048da:	2b64      	cmp	r3, #100	; 0x64
 80048dc:	d901      	bls.n	80048e2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80048de:	2303      	movs	r3, #3
 80048e0:	e06d      	b.n	80049be <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048e2:	4b3a      	ldr	r3, [pc, #232]	; (80049cc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d0f0      	beq.n	80048d0 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80048ee:	4b36      	ldr	r3, [pc, #216]	; (80049c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048f0:	6a1b      	ldr	r3, [r3, #32]
 80048f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80048f6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d02e      	beq.n	800495c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	685b      	ldr	r3, [r3, #4]
 8004902:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004906:	68fa      	ldr	r2, [r7, #12]
 8004908:	429a      	cmp	r2, r3
 800490a:	d027      	beq.n	800495c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800490c:	4b2e      	ldr	r3, [pc, #184]	; (80049c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800490e:	6a1b      	ldr	r3, [r3, #32]
 8004910:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004914:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004916:	4b2e      	ldr	r3, [pc, #184]	; (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004918:	2201      	movs	r2, #1
 800491a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800491c:	4b2c      	ldr	r3, [pc, #176]	; (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800491e:	2200      	movs	r2, #0
 8004920:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004922:	4a29      	ldr	r2, [pc, #164]	; (80049c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	f003 0301 	and.w	r3, r3, #1
 800492e:	2b00      	cmp	r3, #0
 8004930:	d014      	beq.n	800495c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004932:	f7fe fa6d 	bl	8002e10 <HAL_GetTick>
 8004936:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004938:	e00a      	b.n	8004950 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800493a:	f7fe fa69 	bl	8002e10 <HAL_GetTick>
 800493e:	4602      	mov	r2, r0
 8004940:	693b      	ldr	r3, [r7, #16]
 8004942:	1ad3      	subs	r3, r2, r3
 8004944:	f241 3288 	movw	r2, #5000	; 0x1388
 8004948:	4293      	cmp	r3, r2
 800494a:	d901      	bls.n	8004950 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800494c:	2303      	movs	r3, #3
 800494e:	e036      	b.n	80049be <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004950:	4b1d      	ldr	r3, [pc, #116]	; (80049c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004952:	6a1b      	ldr	r3, [r3, #32]
 8004954:	f003 0302 	and.w	r3, r3, #2
 8004958:	2b00      	cmp	r3, #0
 800495a:	d0ee      	beq.n	800493a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800495c:	4b1a      	ldr	r3, [pc, #104]	; (80049c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800495e:	6a1b      	ldr	r3, [r3, #32]
 8004960:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	685b      	ldr	r3, [r3, #4]
 8004968:	4917      	ldr	r1, [pc, #92]	; (80049c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800496a:	4313      	orrs	r3, r2
 800496c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800496e:	7dfb      	ldrb	r3, [r7, #23]
 8004970:	2b01      	cmp	r3, #1
 8004972:	d105      	bne.n	8004980 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004974:	4b14      	ldr	r3, [pc, #80]	; (80049c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004976:	69db      	ldr	r3, [r3, #28]
 8004978:	4a13      	ldr	r2, [pc, #76]	; (80049c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800497a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800497e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f003 0302 	and.w	r3, r3, #2
 8004988:	2b00      	cmp	r3, #0
 800498a:	d008      	beq.n	800499e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800498c:	4b0e      	ldr	r3, [pc, #56]	; (80049c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800498e:	685b      	ldr	r3, [r3, #4]
 8004990:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	689b      	ldr	r3, [r3, #8]
 8004998:	490b      	ldr	r1, [pc, #44]	; (80049c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800499a:	4313      	orrs	r3, r2
 800499c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f003 0310 	and.w	r3, r3, #16
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d008      	beq.n	80049bc <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80049aa:	4b07      	ldr	r3, [pc, #28]	; (80049c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049ac:	685b      	ldr	r3, [r3, #4]
 80049ae:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	68db      	ldr	r3, [r3, #12]
 80049b6:	4904      	ldr	r1, [pc, #16]	; (80049c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049b8:	4313      	orrs	r3, r2
 80049ba:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80049bc:	2300      	movs	r3, #0
}
 80049be:	4618      	mov	r0, r3
 80049c0:	3718      	adds	r7, #24
 80049c2:	46bd      	mov	sp, r7
 80049c4:	bd80      	pop	{r7, pc}
 80049c6:	bf00      	nop
 80049c8:	40021000 	.word	0x40021000
 80049cc:	40007000 	.word	0x40007000
 80049d0:	42420440 	.word	0x42420440

080049d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b082      	sub	sp, #8
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d101      	bne.n	80049e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80049e2:	2301      	movs	r3, #1
 80049e4:	e041      	b.n	8004a6a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049ec:	b2db      	uxtb	r3, r3
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d106      	bne.n	8004a00 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2200      	movs	r2, #0
 80049f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80049fa:	6878      	ldr	r0, [r7, #4]
 80049fc:	f7fd fbf4 	bl	80021e8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2202      	movs	r2, #2
 8004a04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681a      	ldr	r2, [r3, #0]
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	3304      	adds	r3, #4
 8004a10:	4619      	mov	r1, r3
 8004a12:	4610      	mov	r0, r2
 8004a14:	f000 fc66 	bl	80052e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2201      	movs	r2, #1
 8004a1c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2201      	movs	r2, #1
 8004a24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2201      	movs	r2, #1
 8004a2c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2201      	movs	r2, #1
 8004a34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2201      	movs	r2, #1
 8004a3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2201      	movs	r2, #1
 8004a44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2201      	movs	r2, #1
 8004a4c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2201      	movs	r2, #1
 8004a54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2201      	movs	r2, #1
 8004a64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004a68:	2300      	movs	r3, #0
}
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	3708      	adds	r7, #8
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	bd80      	pop	{r7, pc}
	...

08004a74 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004a74:	b480      	push	{r7}
 8004a76:	b085      	sub	sp, #20
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a82:	b2db      	uxtb	r3, r3
 8004a84:	2b01      	cmp	r3, #1
 8004a86:	d001      	beq.n	8004a8c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004a88:	2301      	movs	r3, #1
 8004a8a:	e032      	b.n	8004af2 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2202      	movs	r2, #2
 8004a90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	4a18      	ldr	r2, [pc, #96]	; (8004afc <HAL_TIM_Base_Start+0x88>)
 8004a9a:	4293      	cmp	r3, r2
 8004a9c:	d00e      	beq.n	8004abc <HAL_TIM_Base_Start+0x48>
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004aa6:	d009      	beq.n	8004abc <HAL_TIM_Base_Start+0x48>
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	4a14      	ldr	r2, [pc, #80]	; (8004b00 <HAL_TIM_Base_Start+0x8c>)
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d004      	beq.n	8004abc <HAL_TIM_Base_Start+0x48>
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	4a13      	ldr	r2, [pc, #76]	; (8004b04 <HAL_TIM_Base_Start+0x90>)
 8004ab8:	4293      	cmp	r3, r2
 8004aba:	d111      	bne.n	8004ae0 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	689b      	ldr	r3, [r3, #8]
 8004ac2:	f003 0307 	and.w	r3, r3, #7
 8004ac6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	2b06      	cmp	r3, #6
 8004acc:	d010      	beq.n	8004af0 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	681a      	ldr	r2, [r3, #0]
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f042 0201 	orr.w	r2, r2, #1
 8004adc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ade:	e007      	b.n	8004af0 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	681a      	ldr	r2, [r3, #0]
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f042 0201 	orr.w	r2, r2, #1
 8004aee:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004af0:	2300      	movs	r3, #0
}
 8004af2:	4618      	mov	r0, r3
 8004af4:	3714      	adds	r7, #20
 8004af6:	46bd      	mov	sp, r7
 8004af8:	bc80      	pop	{r7}
 8004afa:	4770      	bx	lr
 8004afc:	40012c00 	.word	0x40012c00
 8004b00:	40000400 	.word	0x40000400
 8004b04:	40000800 	.word	0x40000800

08004b08 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004b08:	b480      	push	{r7}
 8004b0a:	b085      	sub	sp, #20
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b16:	b2db      	uxtb	r3, r3
 8004b18:	2b01      	cmp	r3, #1
 8004b1a:	d001      	beq.n	8004b20 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004b1c:	2301      	movs	r3, #1
 8004b1e:	e03a      	b.n	8004b96 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2202      	movs	r2, #2
 8004b24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	68da      	ldr	r2, [r3, #12]
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f042 0201 	orr.w	r2, r2, #1
 8004b36:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	4a18      	ldr	r2, [pc, #96]	; (8004ba0 <HAL_TIM_Base_Start_IT+0x98>)
 8004b3e:	4293      	cmp	r3, r2
 8004b40:	d00e      	beq.n	8004b60 <HAL_TIM_Base_Start_IT+0x58>
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b4a:	d009      	beq.n	8004b60 <HAL_TIM_Base_Start_IT+0x58>
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	4a14      	ldr	r2, [pc, #80]	; (8004ba4 <HAL_TIM_Base_Start_IT+0x9c>)
 8004b52:	4293      	cmp	r3, r2
 8004b54:	d004      	beq.n	8004b60 <HAL_TIM_Base_Start_IT+0x58>
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	4a13      	ldr	r2, [pc, #76]	; (8004ba8 <HAL_TIM_Base_Start_IT+0xa0>)
 8004b5c:	4293      	cmp	r3, r2
 8004b5e:	d111      	bne.n	8004b84 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	689b      	ldr	r3, [r3, #8]
 8004b66:	f003 0307 	and.w	r3, r3, #7
 8004b6a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	2b06      	cmp	r3, #6
 8004b70:	d010      	beq.n	8004b94 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	681a      	ldr	r2, [r3, #0]
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f042 0201 	orr.w	r2, r2, #1
 8004b80:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b82:	e007      	b.n	8004b94 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	681a      	ldr	r2, [r3, #0]
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f042 0201 	orr.w	r2, r2, #1
 8004b92:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004b94:	2300      	movs	r3, #0
}
 8004b96:	4618      	mov	r0, r3
 8004b98:	3714      	adds	r7, #20
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	bc80      	pop	{r7}
 8004b9e:	4770      	bx	lr
 8004ba0:	40012c00 	.word	0x40012c00
 8004ba4:	40000400 	.word	0x40000400
 8004ba8:	40000800 	.word	0x40000800

08004bac <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b082      	sub	sp, #8
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d101      	bne.n	8004bbe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004bba:	2301      	movs	r3, #1
 8004bbc:	e041      	b.n	8004c42 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004bc4:	b2db      	uxtb	r3, r3
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d106      	bne.n	8004bd8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2200      	movs	r2, #0
 8004bce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004bd2:	6878      	ldr	r0, [r7, #4]
 8004bd4:	f000 f839 	bl	8004c4a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2202      	movs	r2, #2
 8004bdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681a      	ldr	r2, [r3, #0]
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	3304      	adds	r3, #4
 8004be8:	4619      	mov	r1, r3
 8004bea:	4610      	mov	r0, r2
 8004bec:	f000 fb7a 	bl	80052e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2201      	movs	r2, #1
 8004bf4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2201      	movs	r2, #1
 8004bfc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2201      	movs	r2, #1
 8004c04:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2201      	movs	r2, #1
 8004c0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2201      	movs	r2, #1
 8004c14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2201      	movs	r2, #1
 8004c1c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2201      	movs	r2, #1
 8004c24:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2201      	movs	r2, #1
 8004c2c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2201      	movs	r2, #1
 8004c34:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2201      	movs	r2, #1
 8004c3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004c40:	2300      	movs	r3, #0
}
 8004c42:	4618      	mov	r0, r3
 8004c44:	3708      	adds	r7, #8
 8004c46:	46bd      	mov	sp, r7
 8004c48:	bd80      	pop	{r7, pc}

08004c4a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004c4a:	b480      	push	{r7}
 8004c4c:	b083      	sub	sp, #12
 8004c4e:	af00      	add	r7, sp, #0
 8004c50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004c52:	bf00      	nop
 8004c54:	370c      	adds	r7, #12
 8004c56:	46bd      	mov	sp, r7
 8004c58:	bc80      	pop	{r7}
 8004c5a:	4770      	bx	lr

08004c5c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	b084      	sub	sp, #16
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
 8004c64:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d109      	bne.n	8004c80 <HAL_TIM_PWM_Start+0x24>
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004c72:	b2db      	uxtb	r3, r3
 8004c74:	2b01      	cmp	r3, #1
 8004c76:	bf14      	ite	ne
 8004c78:	2301      	movne	r3, #1
 8004c7a:	2300      	moveq	r3, #0
 8004c7c:	b2db      	uxtb	r3, r3
 8004c7e:	e022      	b.n	8004cc6 <HAL_TIM_PWM_Start+0x6a>
 8004c80:	683b      	ldr	r3, [r7, #0]
 8004c82:	2b04      	cmp	r3, #4
 8004c84:	d109      	bne.n	8004c9a <HAL_TIM_PWM_Start+0x3e>
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004c8c:	b2db      	uxtb	r3, r3
 8004c8e:	2b01      	cmp	r3, #1
 8004c90:	bf14      	ite	ne
 8004c92:	2301      	movne	r3, #1
 8004c94:	2300      	moveq	r3, #0
 8004c96:	b2db      	uxtb	r3, r3
 8004c98:	e015      	b.n	8004cc6 <HAL_TIM_PWM_Start+0x6a>
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	2b08      	cmp	r3, #8
 8004c9e:	d109      	bne.n	8004cb4 <HAL_TIM_PWM_Start+0x58>
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004ca6:	b2db      	uxtb	r3, r3
 8004ca8:	2b01      	cmp	r3, #1
 8004caa:	bf14      	ite	ne
 8004cac:	2301      	movne	r3, #1
 8004cae:	2300      	moveq	r3, #0
 8004cb0:	b2db      	uxtb	r3, r3
 8004cb2:	e008      	b.n	8004cc6 <HAL_TIM_PWM_Start+0x6a>
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004cba:	b2db      	uxtb	r3, r3
 8004cbc:	2b01      	cmp	r3, #1
 8004cbe:	bf14      	ite	ne
 8004cc0:	2301      	movne	r3, #1
 8004cc2:	2300      	moveq	r3, #0
 8004cc4:	b2db      	uxtb	r3, r3
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d001      	beq.n	8004cce <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004cca:	2301      	movs	r3, #1
 8004ccc:	e05e      	b.n	8004d8c <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004cce:	683b      	ldr	r3, [r7, #0]
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d104      	bne.n	8004cde <HAL_TIM_PWM_Start+0x82>
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2202      	movs	r2, #2
 8004cd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004cdc:	e013      	b.n	8004d06 <HAL_TIM_PWM_Start+0xaa>
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	2b04      	cmp	r3, #4
 8004ce2:	d104      	bne.n	8004cee <HAL_TIM_PWM_Start+0x92>
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2202      	movs	r2, #2
 8004ce8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004cec:	e00b      	b.n	8004d06 <HAL_TIM_PWM_Start+0xaa>
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	2b08      	cmp	r3, #8
 8004cf2:	d104      	bne.n	8004cfe <HAL_TIM_PWM_Start+0xa2>
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2202      	movs	r2, #2
 8004cf8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004cfc:	e003      	b.n	8004d06 <HAL_TIM_PWM_Start+0xaa>
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	2202      	movs	r2, #2
 8004d02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	2201      	movs	r2, #1
 8004d0c:	6839      	ldr	r1, [r7, #0]
 8004d0e:	4618      	mov	r0, r3
 8004d10:	f000 fd68 	bl	80057e4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4a1e      	ldr	r2, [pc, #120]	; (8004d94 <HAL_TIM_PWM_Start+0x138>)
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d107      	bne.n	8004d2e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004d2c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	4a18      	ldr	r2, [pc, #96]	; (8004d94 <HAL_TIM_PWM_Start+0x138>)
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d00e      	beq.n	8004d56 <HAL_TIM_PWM_Start+0xfa>
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d40:	d009      	beq.n	8004d56 <HAL_TIM_PWM_Start+0xfa>
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	4a14      	ldr	r2, [pc, #80]	; (8004d98 <HAL_TIM_PWM_Start+0x13c>)
 8004d48:	4293      	cmp	r3, r2
 8004d4a:	d004      	beq.n	8004d56 <HAL_TIM_PWM_Start+0xfa>
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4a12      	ldr	r2, [pc, #72]	; (8004d9c <HAL_TIM_PWM_Start+0x140>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d111      	bne.n	8004d7a <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	689b      	ldr	r3, [r3, #8]
 8004d5c:	f003 0307 	and.w	r3, r3, #7
 8004d60:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	2b06      	cmp	r3, #6
 8004d66:	d010      	beq.n	8004d8a <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	681a      	ldr	r2, [r3, #0]
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f042 0201 	orr.w	r2, r2, #1
 8004d76:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d78:	e007      	b.n	8004d8a <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	681a      	ldr	r2, [r3, #0]
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f042 0201 	orr.w	r2, r2, #1
 8004d88:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004d8a:	2300      	movs	r3, #0
}
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	3710      	adds	r7, #16
 8004d90:	46bd      	mov	sp, r7
 8004d92:	bd80      	pop	{r7, pc}
 8004d94:	40012c00 	.word	0x40012c00
 8004d98:	40000400 	.word	0x40000400
 8004d9c:	40000800 	.word	0x40000800

08004da0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b082      	sub	sp, #8
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	691b      	ldr	r3, [r3, #16]
 8004dae:	f003 0302 	and.w	r3, r3, #2
 8004db2:	2b02      	cmp	r3, #2
 8004db4:	d122      	bne.n	8004dfc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	68db      	ldr	r3, [r3, #12]
 8004dbc:	f003 0302 	and.w	r3, r3, #2
 8004dc0:	2b02      	cmp	r3, #2
 8004dc2:	d11b      	bne.n	8004dfc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f06f 0202 	mvn.w	r2, #2
 8004dcc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	2201      	movs	r2, #1
 8004dd2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	699b      	ldr	r3, [r3, #24]
 8004dda:	f003 0303 	and.w	r3, r3, #3
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d003      	beq.n	8004dea <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004de2:	6878      	ldr	r0, [r7, #4]
 8004de4:	f000 fa62 	bl	80052ac <HAL_TIM_IC_CaptureCallback>
 8004de8:	e005      	b.n	8004df6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004dea:	6878      	ldr	r0, [r7, #4]
 8004dec:	f000 fa55 	bl	800529a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004df0:	6878      	ldr	r0, [r7, #4]
 8004df2:	f000 fa64 	bl	80052be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	2200      	movs	r2, #0
 8004dfa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	691b      	ldr	r3, [r3, #16]
 8004e02:	f003 0304 	and.w	r3, r3, #4
 8004e06:	2b04      	cmp	r3, #4
 8004e08:	d122      	bne.n	8004e50 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	68db      	ldr	r3, [r3, #12]
 8004e10:	f003 0304 	and.w	r3, r3, #4
 8004e14:	2b04      	cmp	r3, #4
 8004e16:	d11b      	bne.n	8004e50 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f06f 0204 	mvn.w	r2, #4
 8004e20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	2202      	movs	r2, #2
 8004e26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	699b      	ldr	r3, [r3, #24]
 8004e2e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d003      	beq.n	8004e3e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e36:	6878      	ldr	r0, [r7, #4]
 8004e38:	f000 fa38 	bl	80052ac <HAL_TIM_IC_CaptureCallback>
 8004e3c:	e005      	b.n	8004e4a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e3e:	6878      	ldr	r0, [r7, #4]
 8004e40:	f000 fa2b 	bl	800529a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e44:	6878      	ldr	r0, [r7, #4]
 8004e46:	f000 fa3a 	bl	80052be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	691b      	ldr	r3, [r3, #16]
 8004e56:	f003 0308 	and.w	r3, r3, #8
 8004e5a:	2b08      	cmp	r3, #8
 8004e5c:	d122      	bne.n	8004ea4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	68db      	ldr	r3, [r3, #12]
 8004e64:	f003 0308 	and.w	r3, r3, #8
 8004e68:	2b08      	cmp	r3, #8
 8004e6a:	d11b      	bne.n	8004ea4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f06f 0208 	mvn.w	r2, #8
 8004e74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	2204      	movs	r2, #4
 8004e7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	69db      	ldr	r3, [r3, #28]
 8004e82:	f003 0303 	and.w	r3, r3, #3
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d003      	beq.n	8004e92 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e8a:	6878      	ldr	r0, [r7, #4]
 8004e8c:	f000 fa0e 	bl	80052ac <HAL_TIM_IC_CaptureCallback>
 8004e90:	e005      	b.n	8004e9e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e92:	6878      	ldr	r0, [r7, #4]
 8004e94:	f000 fa01 	bl	800529a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e98:	6878      	ldr	r0, [r7, #4]
 8004e9a:	f000 fa10 	bl	80052be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	691b      	ldr	r3, [r3, #16]
 8004eaa:	f003 0310 	and.w	r3, r3, #16
 8004eae:	2b10      	cmp	r3, #16
 8004eb0:	d122      	bne.n	8004ef8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	68db      	ldr	r3, [r3, #12]
 8004eb8:	f003 0310 	and.w	r3, r3, #16
 8004ebc:	2b10      	cmp	r3, #16
 8004ebe:	d11b      	bne.n	8004ef8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f06f 0210 	mvn.w	r2, #16
 8004ec8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2208      	movs	r2, #8
 8004ece:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	69db      	ldr	r3, [r3, #28]
 8004ed6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d003      	beq.n	8004ee6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ede:	6878      	ldr	r0, [r7, #4]
 8004ee0:	f000 f9e4 	bl	80052ac <HAL_TIM_IC_CaptureCallback>
 8004ee4:	e005      	b.n	8004ef2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ee6:	6878      	ldr	r0, [r7, #4]
 8004ee8:	f000 f9d7 	bl	800529a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004eec:	6878      	ldr	r0, [r7, #4]
 8004eee:	f000 f9e6 	bl	80052be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	691b      	ldr	r3, [r3, #16]
 8004efe:	f003 0301 	and.w	r3, r3, #1
 8004f02:	2b01      	cmp	r3, #1
 8004f04:	d10e      	bne.n	8004f24 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	68db      	ldr	r3, [r3, #12]
 8004f0c:	f003 0301 	and.w	r3, r3, #1
 8004f10:	2b01      	cmp	r3, #1
 8004f12:	d107      	bne.n	8004f24 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f06f 0201 	mvn.w	r2, #1
 8004f1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004f1e:	6878      	ldr	r0, [r7, #4]
 8004f20:	f7fd f8aa 	bl	8002078 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	691b      	ldr	r3, [r3, #16]
 8004f2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f2e:	2b80      	cmp	r3, #128	; 0x80
 8004f30:	d10e      	bne.n	8004f50 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	68db      	ldr	r3, [r3, #12]
 8004f38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f3c:	2b80      	cmp	r3, #128	; 0x80
 8004f3e:	d107      	bne.n	8004f50 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004f48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004f4a:	6878      	ldr	r0, [r7, #4]
 8004f4c:	f000 fd26 	bl	800599c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	691b      	ldr	r3, [r3, #16]
 8004f56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f5a:	2b40      	cmp	r3, #64	; 0x40
 8004f5c:	d10e      	bne.n	8004f7c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	68db      	ldr	r3, [r3, #12]
 8004f64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f68:	2b40      	cmp	r3, #64	; 0x40
 8004f6a:	d107      	bne.n	8004f7c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004f74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004f76:	6878      	ldr	r0, [r7, #4]
 8004f78:	f000 f9aa 	bl	80052d0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	691b      	ldr	r3, [r3, #16]
 8004f82:	f003 0320 	and.w	r3, r3, #32
 8004f86:	2b20      	cmp	r3, #32
 8004f88:	d10e      	bne.n	8004fa8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	68db      	ldr	r3, [r3, #12]
 8004f90:	f003 0320 	and.w	r3, r3, #32
 8004f94:	2b20      	cmp	r3, #32
 8004f96:	d107      	bne.n	8004fa8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f06f 0220 	mvn.w	r2, #32
 8004fa0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004fa2:	6878      	ldr	r0, [r7, #4]
 8004fa4:	f000 fcf1 	bl	800598a <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004fa8:	bf00      	nop
 8004faa:	3708      	adds	r7, #8
 8004fac:	46bd      	mov	sp, r7
 8004fae:	bd80      	pop	{r7, pc}

08004fb0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	b084      	sub	sp, #16
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	60f8      	str	r0, [r7, #12]
 8004fb8:	60b9      	str	r1, [r7, #8]
 8004fba:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004fc2:	2b01      	cmp	r3, #1
 8004fc4:	d101      	bne.n	8004fca <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004fc6:	2302      	movs	r3, #2
 8004fc8:	e0ac      	b.n	8005124 <HAL_TIM_PWM_ConfigChannel+0x174>
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	2201      	movs	r2, #1
 8004fce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2b0c      	cmp	r3, #12
 8004fd6:	f200 809f 	bhi.w	8005118 <HAL_TIM_PWM_ConfigChannel+0x168>
 8004fda:	a201      	add	r2, pc, #4	; (adr r2, 8004fe0 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8004fdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fe0:	08005015 	.word	0x08005015
 8004fe4:	08005119 	.word	0x08005119
 8004fe8:	08005119 	.word	0x08005119
 8004fec:	08005119 	.word	0x08005119
 8004ff0:	08005055 	.word	0x08005055
 8004ff4:	08005119 	.word	0x08005119
 8004ff8:	08005119 	.word	0x08005119
 8004ffc:	08005119 	.word	0x08005119
 8005000:	08005097 	.word	0x08005097
 8005004:	08005119 	.word	0x08005119
 8005008:	08005119 	.word	0x08005119
 800500c:	08005119 	.word	0x08005119
 8005010:	080050d7 	.word	0x080050d7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	68b9      	ldr	r1, [r7, #8]
 800501a:	4618      	mov	r0, r3
 800501c:	f000 f9c4 	bl	80053a8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	699a      	ldr	r2, [r3, #24]
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f042 0208 	orr.w	r2, r2, #8
 800502e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	699a      	ldr	r2, [r3, #24]
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f022 0204 	bic.w	r2, r2, #4
 800503e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	6999      	ldr	r1, [r3, #24]
 8005046:	68bb      	ldr	r3, [r7, #8]
 8005048:	691a      	ldr	r2, [r3, #16]
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	430a      	orrs	r2, r1
 8005050:	619a      	str	r2, [r3, #24]
      break;
 8005052:	e062      	b.n	800511a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	68b9      	ldr	r1, [r7, #8]
 800505a:	4618      	mov	r0, r3
 800505c:	f000 fa0a 	bl	8005474 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	699a      	ldr	r2, [r3, #24]
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800506e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	699a      	ldr	r2, [r3, #24]
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800507e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	6999      	ldr	r1, [r3, #24]
 8005086:	68bb      	ldr	r3, [r7, #8]
 8005088:	691b      	ldr	r3, [r3, #16]
 800508a:	021a      	lsls	r2, r3, #8
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	430a      	orrs	r2, r1
 8005092:	619a      	str	r2, [r3, #24]
      break;
 8005094:	e041      	b.n	800511a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	68b9      	ldr	r1, [r7, #8]
 800509c:	4618      	mov	r0, r3
 800509e:	f000 fa53 	bl	8005548 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	69da      	ldr	r2, [r3, #28]
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f042 0208 	orr.w	r2, r2, #8
 80050b0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	69da      	ldr	r2, [r3, #28]
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f022 0204 	bic.w	r2, r2, #4
 80050c0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	69d9      	ldr	r1, [r3, #28]
 80050c8:	68bb      	ldr	r3, [r7, #8]
 80050ca:	691a      	ldr	r2, [r3, #16]
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	430a      	orrs	r2, r1
 80050d2:	61da      	str	r2, [r3, #28]
      break;
 80050d4:	e021      	b.n	800511a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	68b9      	ldr	r1, [r7, #8]
 80050dc:	4618      	mov	r0, r3
 80050de:	f000 fa9d 	bl	800561c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	69da      	ldr	r2, [r3, #28]
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80050f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	69da      	ldr	r2, [r3, #28]
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005100:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	69d9      	ldr	r1, [r3, #28]
 8005108:	68bb      	ldr	r3, [r7, #8]
 800510a:	691b      	ldr	r3, [r3, #16]
 800510c:	021a      	lsls	r2, r3, #8
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	430a      	orrs	r2, r1
 8005114:	61da      	str	r2, [r3, #28]
      break;
 8005116:	e000      	b.n	800511a <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8005118:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	2200      	movs	r2, #0
 800511e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005122:	2300      	movs	r3, #0
}
 8005124:	4618      	mov	r0, r3
 8005126:	3710      	adds	r7, #16
 8005128:	46bd      	mov	sp, r7
 800512a:	bd80      	pop	{r7, pc}

0800512c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800512c:	b580      	push	{r7, lr}
 800512e:	b084      	sub	sp, #16
 8005130:	af00      	add	r7, sp, #0
 8005132:	6078      	str	r0, [r7, #4]
 8005134:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800513c:	2b01      	cmp	r3, #1
 800513e:	d101      	bne.n	8005144 <HAL_TIM_ConfigClockSource+0x18>
 8005140:	2302      	movs	r3, #2
 8005142:	e0a6      	b.n	8005292 <HAL_TIM_ConfigClockSource+0x166>
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2201      	movs	r2, #1
 8005148:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2202      	movs	r2, #2
 8005150:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	689b      	ldr	r3, [r3, #8]
 800515a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005162:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800516a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	68fa      	ldr	r2, [r7, #12]
 8005172:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	2b40      	cmp	r3, #64	; 0x40
 800517a:	d067      	beq.n	800524c <HAL_TIM_ConfigClockSource+0x120>
 800517c:	2b40      	cmp	r3, #64	; 0x40
 800517e:	d80b      	bhi.n	8005198 <HAL_TIM_ConfigClockSource+0x6c>
 8005180:	2b10      	cmp	r3, #16
 8005182:	d073      	beq.n	800526c <HAL_TIM_ConfigClockSource+0x140>
 8005184:	2b10      	cmp	r3, #16
 8005186:	d802      	bhi.n	800518e <HAL_TIM_ConfigClockSource+0x62>
 8005188:	2b00      	cmp	r3, #0
 800518a:	d06f      	beq.n	800526c <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800518c:	e078      	b.n	8005280 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800518e:	2b20      	cmp	r3, #32
 8005190:	d06c      	beq.n	800526c <HAL_TIM_ConfigClockSource+0x140>
 8005192:	2b30      	cmp	r3, #48	; 0x30
 8005194:	d06a      	beq.n	800526c <HAL_TIM_ConfigClockSource+0x140>
      break;
 8005196:	e073      	b.n	8005280 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005198:	2b70      	cmp	r3, #112	; 0x70
 800519a:	d00d      	beq.n	80051b8 <HAL_TIM_ConfigClockSource+0x8c>
 800519c:	2b70      	cmp	r3, #112	; 0x70
 800519e:	d804      	bhi.n	80051aa <HAL_TIM_ConfigClockSource+0x7e>
 80051a0:	2b50      	cmp	r3, #80	; 0x50
 80051a2:	d033      	beq.n	800520c <HAL_TIM_ConfigClockSource+0xe0>
 80051a4:	2b60      	cmp	r3, #96	; 0x60
 80051a6:	d041      	beq.n	800522c <HAL_TIM_ConfigClockSource+0x100>
      break;
 80051a8:	e06a      	b.n	8005280 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80051aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051ae:	d066      	beq.n	800527e <HAL_TIM_ConfigClockSource+0x152>
 80051b0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80051b4:	d017      	beq.n	80051e6 <HAL_TIM_ConfigClockSource+0xba>
      break;
 80051b6:	e063      	b.n	8005280 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	6818      	ldr	r0, [r3, #0]
 80051bc:	683b      	ldr	r3, [r7, #0]
 80051be:	6899      	ldr	r1, [r3, #8]
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	685a      	ldr	r2, [r3, #4]
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	68db      	ldr	r3, [r3, #12]
 80051c8:	f000 faed 	bl	80057a6 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	689b      	ldr	r3, [r3, #8]
 80051d2:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80051da:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	68fa      	ldr	r2, [r7, #12]
 80051e2:	609a      	str	r2, [r3, #8]
      break;
 80051e4:	e04c      	b.n	8005280 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	6818      	ldr	r0, [r3, #0]
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	6899      	ldr	r1, [r3, #8]
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	685a      	ldr	r2, [r3, #4]
 80051f2:	683b      	ldr	r3, [r7, #0]
 80051f4:	68db      	ldr	r3, [r3, #12]
 80051f6:	f000 fad6 	bl	80057a6 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	689a      	ldr	r2, [r3, #8]
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005208:	609a      	str	r2, [r3, #8]
      break;
 800520a:	e039      	b.n	8005280 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	6818      	ldr	r0, [r3, #0]
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	6859      	ldr	r1, [r3, #4]
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	68db      	ldr	r3, [r3, #12]
 8005218:	461a      	mov	r2, r3
 800521a:	f000 fa4d 	bl	80056b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	2150      	movs	r1, #80	; 0x50
 8005224:	4618      	mov	r0, r3
 8005226:	f000 faa4 	bl	8005772 <TIM_ITRx_SetConfig>
      break;
 800522a:	e029      	b.n	8005280 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6818      	ldr	r0, [r3, #0]
 8005230:	683b      	ldr	r3, [r7, #0]
 8005232:	6859      	ldr	r1, [r3, #4]
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	68db      	ldr	r3, [r3, #12]
 8005238:	461a      	mov	r2, r3
 800523a:	f000 fa6b 	bl	8005714 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	2160      	movs	r1, #96	; 0x60
 8005244:	4618      	mov	r0, r3
 8005246:	f000 fa94 	bl	8005772 <TIM_ITRx_SetConfig>
      break;
 800524a:	e019      	b.n	8005280 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	6818      	ldr	r0, [r3, #0]
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	6859      	ldr	r1, [r3, #4]
 8005254:	683b      	ldr	r3, [r7, #0]
 8005256:	68db      	ldr	r3, [r3, #12]
 8005258:	461a      	mov	r2, r3
 800525a:	f000 fa2d 	bl	80056b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	2140      	movs	r1, #64	; 0x40
 8005264:	4618      	mov	r0, r3
 8005266:	f000 fa84 	bl	8005772 <TIM_ITRx_SetConfig>
      break;
 800526a:	e009      	b.n	8005280 <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681a      	ldr	r2, [r3, #0]
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	4619      	mov	r1, r3
 8005276:	4610      	mov	r0, r2
 8005278:	f000 fa7b 	bl	8005772 <TIM_ITRx_SetConfig>
        break;
 800527c:	e000      	b.n	8005280 <HAL_TIM_ConfigClockSource+0x154>
      break;
 800527e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2201      	movs	r2, #1
 8005284:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2200      	movs	r2, #0
 800528c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005290:	2300      	movs	r3, #0
}
 8005292:	4618      	mov	r0, r3
 8005294:	3710      	adds	r7, #16
 8005296:	46bd      	mov	sp, r7
 8005298:	bd80      	pop	{r7, pc}

0800529a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800529a:	b480      	push	{r7}
 800529c:	b083      	sub	sp, #12
 800529e:	af00      	add	r7, sp, #0
 80052a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80052a2:	bf00      	nop
 80052a4:	370c      	adds	r7, #12
 80052a6:	46bd      	mov	sp, r7
 80052a8:	bc80      	pop	{r7}
 80052aa:	4770      	bx	lr

080052ac <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80052ac:	b480      	push	{r7}
 80052ae:	b083      	sub	sp, #12
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80052b4:	bf00      	nop
 80052b6:	370c      	adds	r7, #12
 80052b8:	46bd      	mov	sp, r7
 80052ba:	bc80      	pop	{r7}
 80052bc:	4770      	bx	lr

080052be <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80052be:	b480      	push	{r7}
 80052c0:	b083      	sub	sp, #12
 80052c2:	af00      	add	r7, sp, #0
 80052c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80052c6:	bf00      	nop
 80052c8:	370c      	adds	r7, #12
 80052ca:	46bd      	mov	sp, r7
 80052cc:	bc80      	pop	{r7}
 80052ce:	4770      	bx	lr

080052d0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80052d0:	b480      	push	{r7}
 80052d2:	b083      	sub	sp, #12
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80052d8:	bf00      	nop
 80052da:	370c      	adds	r7, #12
 80052dc:	46bd      	mov	sp, r7
 80052de:	bc80      	pop	{r7}
 80052e0:	4770      	bx	lr
	...

080052e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80052e4:	b480      	push	{r7}
 80052e6:	b085      	sub	sp, #20
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	6078      	str	r0, [r7, #4]
 80052ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	4a29      	ldr	r2, [pc, #164]	; (800539c <TIM_Base_SetConfig+0xb8>)
 80052f8:	4293      	cmp	r3, r2
 80052fa:	d00b      	beq.n	8005314 <TIM_Base_SetConfig+0x30>
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005302:	d007      	beq.n	8005314 <TIM_Base_SetConfig+0x30>
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	4a26      	ldr	r2, [pc, #152]	; (80053a0 <TIM_Base_SetConfig+0xbc>)
 8005308:	4293      	cmp	r3, r2
 800530a:	d003      	beq.n	8005314 <TIM_Base_SetConfig+0x30>
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	4a25      	ldr	r2, [pc, #148]	; (80053a4 <TIM_Base_SetConfig+0xc0>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d108      	bne.n	8005326 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800531a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800531c:	683b      	ldr	r3, [r7, #0]
 800531e:	685b      	ldr	r3, [r3, #4]
 8005320:	68fa      	ldr	r2, [r7, #12]
 8005322:	4313      	orrs	r3, r2
 8005324:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	4a1c      	ldr	r2, [pc, #112]	; (800539c <TIM_Base_SetConfig+0xb8>)
 800532a:	4293      	cmp	r3, r2
 800532c:	d00b      	beq.n	8005346 <TIM_Base_SetConfig+0x62>
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005334:	d007      	beq.n	8005346 <TIM_Base_SetConfig+0x62>
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	4a19      	ldr	r2, [pc, #100]	; (80053a0 <TIM_Base_SetConfig+0xbc>)
 800533a:	4293      	cmp	r3, r2
 800533c:	d003      	beq.n	8005346 <TIM_Base_SetConfig+0x62>
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	4a18      	ldr	r2, [pc, #96]	; (80053a4 <TIM_Base_SetConfig+0xc0>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d108      	bne.n	8005358 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800534c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800534e:	683b      	ldr	r3, [r7, #0]
 8005350:	68db      	ldr	r3, [r3, #12]
 8005352:	68fa      	ldr	r2, [r7, #12]
 8005354:	4313      	orrs	r3, r2
 8005356:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	695b      	ldr	r3, [r3, #20]
 8005362:	4313      	orrs	r3, r2
 8005364:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	68fa      	ldr	r2, [r7, #12]
 800536a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800536c:	683b      	ldr	r3, [r7, #0]
 800536e:	689a      	ldr	r2, [r3, #8]
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	681a      	ldr	r2, [r3, #0]
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	4a07      	ldr	r2, [pc, #28]	; (800539c <TIM_Base_SetConfig+0xb8>)
 8005380:	4293      	cmp	r3, r2
 8005382:	d103      	bne.n	800538c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005384:	683b      	ldr	r3, [r7, #0]
 8005386:	691a      	ldr	r2, [r3, #16]
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2201      	movs	r2, #1
 8005390:	615a      	str	r2, [r3, #20]
}
 8005392:	bf00      	nop
 8005394:	3714      	adds	r7, #20
 8005396:	46bd      	mov	sp, r7
 8005398:	bc80      	pop	{r7}
 800539a:	4770      	bx	lr
 800539c:	40012c00 	.word	0x40012c00
 80053a0:	40000400 	.word	0x40000400
 80053a4:	40000800 	.word	0x40000800

080053a8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80053a8:	b480      	push	{r7}
 80053aa:	b087      	sub	sp, #28
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
 80053b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6a1b      	ldr	r3, [r3, #32]
 80053b6:	f023 0201 	bic.w	r2, r3, #1
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6a1b      	ldr	r3, [r3, #32]
 80053c2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	685b      	ldr	r3, [r3, #4]
 80053c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	699b      	ldr	r3, [r3, #24]
 80053ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80053d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	f023 0303 	bic.w	r3, r3, #3
 80053de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	68fa      	ldr	r2, [r7, #12]
 80053e6:	4313      	orrs	r3, r2
 80053e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80053ea:	697b      	ldr	r3, [r7, #20]
 80053ec:	f023 0302 	bic.w	r3, r3, #2
 80053f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	689b      	ldr	r3, [r3, #8]
 80053f6:	697a      	ldr	r2, [r7, #20]
 80053f8:	4313      	orrs	r3, r2
 80053fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	4a1c      	ldr	r2, [pc, #112]	; (8005470 <TIM_OC1_SetConfig+0xc8>)
 8005400:	4293      	cmp	r3, r2
 8005402:	d10c      	bne.n	800541e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005404:	697b      	ldr	r3, [r7, #20]
 8005406:	f023 0308 	bic.w	r3, r3, #8
 800540a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800540c:	683b      	ldr	r3, [r7, #0]
 800540e:	68db      	ldr	r3, [r3, #12]
 8005410:	697a      	ldr	r2, [r7, #20]
 8005412:	4313      	orrs	r3, r2
 8005414:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005416:	697b      	ldr	r3, [r7, #20]
 8005418:	f023 0304 	bic.w	r3, r3, #4
 800541c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	4a13      	ldr	r2, [pc, #76]	; (8005470 <TIM_OC1_SetConfig+0xc8>)
 8005422:	4293      	cmp	r3, r2
 8005424:	d111      	bne.n	800544a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005426:	693b      	ldr	r3, [r7, #16]
 8005428:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800542c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800542e:	693b      	ldr	r3, [r7, #16]
 8005430:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005434:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005436:	683b      	ldr	r3, [r7, #0]
 8005438:	695b      	ldr	r3, [r3, #20]
 800543a:	693a      	ldr	r2, [r7, #16]
 800543c:	4313      	orrs	r3, r2
 800543e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005440:	683b      	ldr	r3, [r7, #0]
 8005442:	699b      	ldr	r3, [r3, #24]
 8005444:	693a      	ldr	r2, [r7, #16]
 8005446:	4313      	orrs	r3, r2
 8005448:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	693a      	ldr	r2, [r7, #16]
 800544e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	68fa      	ldr	r2, [r7, #12]
 8005454:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005456:	683b      	ldr	r3, [r7, #0]
 8005458:	685a      	ldr	r2, [r3, #4]
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	697a      	ldr	r2, [r7, #20]
 8005462:	621a      	str	r2, [r3, #32]
}
 8005464:	bf00      	nop
 8005466:	371c      	adds	r7, #28
 8005468:	46bd      	mov	sp, r7
 800546a:	bc80      	pop	{r7}
 800546c:	4770      	bx	lr
 800546e:	bf00      	nop
 8005470:	40012c00 	.word	0x40012c00

08005474 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005474:	b480      	push	{r7}
 8005476:	b087      	sub	sp, #28
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
 800547c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6a1b      	ldr	r3, [r3, #32]
 8005482:	f023 0210 	bic.w	r2, r3, #16
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6a1b      	ldr	r3, [r3, #32]
 800548e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	685b      	ldr	r3, [r3, #4]
 8005494:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	699b      	ldr	r3, [r3, #24]
 800549a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80054a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80054aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80054ac:	683b      	ldr	r3, [r7, #0]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	021b      	lsls	r3, r3, #8
 80054b2:	68fa      	ldr	r2, [r7, #12]
 80054b4:	4313      	orrs	r3, r2
 80054b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80054b8:	697b      	ldr	r3, [r7, #20]
 80054ba:	f023 0320 	bic.w	r3, r3, #32
 80054be:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	689b      	ldr	r3, [r3, #8]
 80054c4:	011b      	lsls	r3, r3, #4
 80054c6:	697a      	ldr	r2, [r7, #20]
 80054c8:	4313      	orrs	r3, r2
 80054ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	4a1d      	ldr	r2, [pc, #116]	; (8005544 <TIM_OC2_SetConfig+0xd0>)
 80054d0:	4293      	cmp	r3, r2
 80054d2:	d10d      	bne.n	80054f0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80054d4:	697b      	ldr	r3, [r7, #20]
 80054d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80054da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	68db      	ldr	r3, [r3, #12]
 80054e0:	011b      	lsls	r3, r3, #4
 80054e2:	697a      	ldr	r2, [r7, #20]
 80054e4:	4313      	orrs	r3, r2
 80054e6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80054e8:	697b      	ldr	r3, [r7, #20]
 80054ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80054ee:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	4a14      	ldr	r2, [pc, #80]	; (8005544 <TIM_OC2_SetConfig+0xd0>)
 80054f4:	4293      	cmp	r3, r2
 80054f6:	d113      	bne.n	8005520 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80054f8:	693b      	ldr	r3, [r7, #16]
 80054fa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80054fe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005500:	693b      	ldr	r3, [r7, #16]
 8005502:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005506:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005508:	683b      	ldr	r3, [r7, #0]
 800550a:	695b      	ldr	r3, [r3, #20]
 800550c:	009b      	lsls	r3, r3, #2
 800550e:	693a      	ldr	r2, [r7, #16]
 8005510:	4313      	orrs	r3, r2
 8005512:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005514:	683b      	ldr	r3, [r7, #0]
 8005516:	699b      	ldr	r3, [r3, #24]
 8005518:	009b      	lsls	r3, r3, #2
 800551a:	693a      	ldr	r2, [r7, #16]
 800551c:	4313      	orrs	r3, r2
 800551e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	693a      	ldr	r2, [r7, #16]
 8005524:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	68fa      	ldr	r2, [r7, #12]
 800552a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800552c:	683b      	ldr	r3, [r7, #0]
 800552e:	685a      	ldr	r2, [r3, #4]
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	697a      	ldr	r2, [r7, #20]
 8005538:	621a      	str	r2, [r3, #32]
}
 800553a:	bf00      	nop
 800553c:	371c      	adds	r7, #28
 800553e:	46bd      	mov	sp, r7
 8005540:	bc80      	pop	{r7}
 8005542:	4770      	bx	lr
 8005544:	40012c00 	.word	0x40012c00

08005548 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005548:	b480      	push	{r7}
 800554a:	b087      	sub	sp, #28
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
 8005550:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6a1b      	ldr	r3, [r3, #32]
 8005556:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	6a1b      	ldr	r3, [r3, #32]
 8005562:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	685b      	ldr	r3, [r3, #4]
 8005568:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	69db      	ldr	r3, [r3, #28]
 800556e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005576:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	f023 0303 	bic.w	r3, r3, #3
 800557e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	68fa      	ldr	r2, [r7, #12]
 8005586:	4313      	orrs	r3, r2
 8005588:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800558a:	697b      	ldr	r3, [r7, #20]
 800558c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005590:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	689b      	ldr	r3, [r3, #8]
 8005596:	021b      	lsls	r3, r3, #8
 8005598:	697a      	ldr	r2, [r7, #20]
 800559a:	4313      	orrs	r3, r2
 800559c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	4a1d      	ldr	r2, [pc, #116]	; (8005618 <TIM_OC3_SetConfig+0xd0>)
 80055a2:	4293      	cmp	r3, r2
 80055a4:	d10d      	bne.n	80055c2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80055a6:	697b      	ldr	r3, [r7, #20]
 80055a8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80055ac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	68db      	ldr	r3, [r3, #12]
 80055b2:	021b      	lsls	r3, r3, #8
 80055b4:	697a      	ldr	r2, [r7, #20]
 80055b6:	4313      	orrs	r3, r2
 80055b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80055ba:	697b      	ldr	r3, [r7, #20]
 80055bc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80055c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	4a14      	ldr	r2, [pc, #80]	; (8005618 <TIM_OC3_SetConfig+0xd0>)
 80055c6:	4293      	cmp	r3, r2
 80055c8:	d113      	bne.n	80055f2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80055ca:	693b      	ldr	r3, [r7, #16]
 80055cc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80055d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80055d2:	693b      	ldr	r3, [r7, #16]
 80055d4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80055d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	695b      	ldr	r3, [r3, #20]
 80055de:	011b      	lsls	r3, r3, #4
 80055e0:	693a      	ldr	r2, [r7, #16]
 80055e2:	4313      	orrs	r3, r2
 80055e4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	699b      	ldr	r3, [r3, #24]
 80055ea:	011b      	lsls	r3, r3, #4
 80055ec:	693a      	ldr	r2, [r7, #16]
 80055ee:	4313      	orrs	r3, r2
 80055f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	693a      	ldr	r2, [r7, #16]
 80055f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	68fa      	ldr	r2, [r7, #12]
 80055fc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80055fe:	683b      	ldr	r3, [r7, #0]
 8005600:	685a      	ldr	r2, [r3, #4]
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	697a      	ldr	r2, [r7, #20]
 800560a:	621a      	str	r2, [r3, #32]
}
 800560c:	bf00      	nop
 800560e:	371c      	adds	r7, #28
 8005610:	46bd      	mov	sp, r7
 8005612:	bc80      	pop	{r7}
 8005614:	4770      	bx	lr
 8005616:	bf00      	nop
 8005618:	40012c00 	.word	0x40012c00

0800561c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800561c:	b480      	push	{r7}
 800561e:	b087      	sub	sp, #28
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]
 8005624:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6a1b      	ldr	r3, [r3, #32]
 800562a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6a1b      	ldr	r3, [r3, #32]
 8005636:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	685b      	ldr	r3, [r3, #4]
 800563c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	69db      	ldr	r3, [r3, #28]
 8005642:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800564a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005652:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005654:	683b      	ldr	r3, [r7, #0]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	021b      	lsls	r3, r3, #8
 800565a:	68fa      	ldr	r2, [r7, #12]
 800565c:	4313      	orrs	r3, r2
 800565e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005660:	693b      	ldr	r3, [r7, #16]
 8005662:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005666:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	689b      	ldr	r3, [r3, #8]
 800566c:	031b      	lsls	r3, r3, #12
 800566e:	693a      	ldr	r2, [r7, #16]
 8005670:	4313      	orrs	r3, r2
 8005672:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	4a0f      	ldr	r2, [pc, #60]	; (80056b4 <TIM_OC4_SetConfig+0x98>)
 8005678:	4293      	cmp	r3, r2
 800567a:	d109      	bne.n	8005690 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800567c:	697b      	ldr	r3, [r7, #20]
 800567e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005682:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005684:	683b      	ldr	r3, [r7, #0]
 8005686:	695b      	ldr	r3, [r3, #20]
 8005688:	019b      	lsls	r3, r3, #6
 800568a:	697a      	ldr	r2, [r7, #20]
 800568c:	4313      	orrs	r3, r2
 800568e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	697a      	ldr	r2, [r7, #20]
 8005694:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	68fa      	ldr	r2, [r7, #12]
 800569a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	685a      	ldr	r2, [r3, #4]
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	693a      	ldr	r2, [r7, #16]
 80056a8:	621a      	str	r2, [r3, #32]
}
 80056aa:	bf00      	nop
 80056ac:	371c      	adds	r7, #28
 80056ae:	46bd      	mov	sp, r7
 80056b0:	bc80      	pop	{r7}
 80056b2:	4770      	bx	lr
 80056b4:	40012c00 	.word	0x40012c00

080056b8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80056b8:	b480      	push	{r7}
 80056ba:	b087      	sub	sp, #28
 80056bc:	af00      	add	r7, sp, #0
 80056be:	60f8      	str	r0, [r7, #12]
 80056c0:	60b9      	str	r1, [r7, #8]
 80056c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	6a1b      	ldr	r3, [r3, #32]
 80056c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	6a1b      	ldr	r3, [r3, #32]
 80056ce:	f023 0201 	bic.w	r2, r3, #1
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	699b      	ldr	r3, [r3, #24]
 80056da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80056dc:	693b      	ldr	r3, [r7, #16]
 80056de:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80056e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	011b      	lsls	r3, r3, #4
 80056e8:	693a      	ldr	r2, [r7, #16]
 80056ea:	4313      	orrs	r3, r2
 80056ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80056ee:	697b      	ldr	r3, [r7, #20]
 80056f0:	f023 030a 	bic.w	r3, r3, #10
 80056f4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80056f6:	697a      	ldr	r2, [r7, #20]
 80056f8:	68bb      	ldr	r3, [r7, #8]
 80056fa:	4313      	orrs	r3, r2
 80056fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	693a      	ldr	r2, [r7, #16]
 8005702:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	697a      	ldr	r2, [r7, #20]
 8005708:	621a      	str	r2, [r3, #32]
}
 800570a:	bf00      	nop
 800570c:	371c      	adds	r7, #28
 800570e:	46bd      	mov	sp, r7
 8005710:	bc80      	pop	{r7}
 8005712:	4770      	bx	lr

08005714 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005714:	b480      	push	{r7}
 8005716:	b087      	sub	sp, #28
 8005718:	af00      	add	r7, sp, #0
 800571a:	60f8      	str	r0, [r7, #12]
 800571c:	60b9      	str	r1, [r7, #8]
 800571e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	6a1b      	ldr	r3, [r3, #32]
 8005724:	f023 0210 	bic.w	r2, r3, #16
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	699b      	ldr	r3, [r3, #24]
 8005730:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	6a1b      	ldr	r3, [r3, #32]
 8005736:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005738:	697b      	ldr	r3, [r7, #20]
 800573a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800573e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	031b      	lsls	r3, r3, #12
 8005744:	697a      	ldr	r2, [r7, #20]
 8005746:	4313      	orrs	r3, r2
 8005748:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800574a:	693b      	ldr	r3, [r7, #16]
 800574c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005750:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005752:	68bb      	ldr	r3, [r7, #8]
 8005754:	011b      	lsls	r3, r3, #4
 8005756:	693a      	ldr	r2, [r7, #16]
 8005758:	4313      	orrs	r3, r2
 800575a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	697a      	ldr	r2, [r7, #20]
 8005760:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	693a      	ldr	r2, [r7, #16]
 8005766:	621a      	str	r2, [r3, #32]
}
 8005768:	bf00      	nop
 800576a:	371c      	adds	r7, #28
 800576c:	46bd      	mov	sp, r7
 800576e:	bc80      	pop	{r7}
 8005770:	4770      	bx	lr

08005772 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005772:	b480      	push	{r7}
 8005774:	b085      	sub	sp, #20
 8005776:	af00      	add	r7, sp, #0
 8005778:	6078      	str	r0, [r7, #4]
 800577a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	689b      	ldr	r3, [r3, #8]
 8005780:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005788:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800578a:	683a      	ldr	r2, [r7, #0]
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	4313      	orrs	r3, r2
 8005790:	f043 0307 	orr.w	r3, r3, #7
 8005794:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	68fa      	ldr	r2, [r7, #12]
 800579a:	609a      	str	r2, [r3, #8]
}
 800579c:	bf00      	nop
 800579e:	3714      	adds	r7, #20
 80057a0:	46bd      	mov	sp, r7
 80057a2:	bc80      	pop	{r7}
 80057a4:	4770      	bx	lr

080057a6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80057a6:	b480      	push	{r7}
 80057a8:	b087      	sub	sp, #28
 80057aa:	af00      	add	r7, sp, #0
 80057ac:	60f8      	str	r0, [r7, #12]
 80057ae:	60b9      	str	r1, [r7, #8]
 80057b0:	607a      	str	r2, [r7, #4]
 80057b2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	689b      	ldr	r3, [r3, #8]
 80057b8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80057ba:	697b      	ldr	r3, [r7, #20]
 80057bc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80057c0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80057c2:	683b      	ldr	r3, [r7, #0]
 80057c4:	021a      	lsls	r2, r3, #8
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	431a      	orrs	r2, r3
 80057ca:	68bb      	ldr	r3, [r7, #8]
 80057cc:	4313      	orrs	r3, r2
 80057ce:	697a      	ldr	r2, [r7, #20]
 80057d0:	4313      	orrs	r3, r2
 80057d2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	697a      	ldr	r2, [r7, #20]
 80057d8:	609a      	str	r2, [r3, #8]
}
 80057da:	bf00      	nop
 80057dc:	371c      	adds	r7, #28
 80057de:	46bd      	mov	sp, r7
 80057e0:	bc80      	pop	{r7}
 80057e2:	4770      	bx	lr

080057e4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80057e4:	b480      	push	{r7}
 80057e6:	b087      	sub	sp, #28
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	60f8      	str	r0, [r7, #12]
 80057ec:	60b9      	str	r1, [r7, #8]
 80057ee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80057f0:	68bb      	ldr	r3, [r7, #8]
 80057f2:	f003 031f 	and.w	r3, r3, #31
 80057f6:	2201      	movs	r2, #1
 80057f8:	fa02 f303 	lsl.w	r3, r2, r3
 80057fc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	6a1a      	ldr	r2, [r3, #32]
 8005802:	697b      	ldr	r3, [r7, #20]
 8005804:	43db      	mvns	r3, r3
 8005806:	401a      	ands	r2, r3
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	6a1a      	ldr	r2, [r3, #32]
 8005810:	68bb      	ldr	r3, [r7, #8]
 8005812:	f003 031f 	and.w	r3, r3, #31
 8005816:	6879      	ldr	r1, [r7, #4]
 8005818:	fa01 f303 	lsl.w	r3, r1, r3
 800581c:	431a      	orrs	r2, r3
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	621a      	str	r2, [r3, #32]
}
 8005822:	bf00      	nop
 8005824:	371c      	adds	r7, #28
 8005826:	46bd      	mov	sp, r7
 8005828:	bc80      	pop	{r7}
 800582a:	4770      	bx	lr

0800582c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800582c:	b480      	push	{r7}
 800582e:	b085      	sub	sp, #20
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
 8005834:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800583c:	2b01      	cmp	r3, #1
 800583e:	d101      	bne.n	8005844 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005840:	2302      	movs	r3, #2
 8005842:	e046      	b.n	80058d2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2201      	movs	r2, #1
 8005848:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2202      	movs	r2, #2
 8005850:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	685b      	ldr	r3, [r3, #4]
 800585a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	689b      	ldr	r3, [r3, #8]
 8005862:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800586a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800586c:	683b      	ldr	r3, [r7, #0]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	68fa      	ldr	r2, [r7, #12]
 8005872:	4313      	orrs	r3, r2
 8005874:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	68fa      	ldr	r2, [r7, #12]
 800587c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	4a16      	ldr	r2, [pc, #88]	; (80058dc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005884:	4293      	cmp	r3, r2
 8005886:	d00e      	beq.n	80058a6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005890:	d009      	beq.n	80058a6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	4a12      	ldr	r2, [pc, #72]	; (80058e0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005898:	4293      	cmp	r3, r2
 800589a:	d004      	beq.n	80058a6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	4a10      	ldr	r2, [pc, #64]	; (80058e4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80058a2:	4293      	cmp	r3, r2
 80058a4:	d10c      	bne.n	80058c0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80058a6:	68bb      	ldr	r3, [r7, #8]
 80058a8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80058ac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	685b      	ldr	r3, [r3, #4]
 80058b2:	68ba      	ldr	r2, [r7, #8]
 80058b4:	4313      	orrs	r3, r2
 80058b6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	68ba      	ldr	r2, [r7, #8]
 80058be:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2201      	movs	r2, #1
 80058c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2200      	movs	r2, #0
 80058cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80058d0:	2300      	movs	r3, #0
}
 80058d2:	4618      	mov	r0, r3
 80058d4:	3714      	adds	r7, #20
 80058d6:	46bd      	mov	sp, r7
 80058d8:	bc80      	pop	{r7}
 80058da:	4770      	bx	lr
 80058dc:	40012c00 	.word	0x40012c00
 80058e0:	40000400 	.word	0x40000400
 80058e4:	40000800 	.word	0x40000800

080058e8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80058e8:	b480      	push	{r7}
 80058ea:	b085      	sub	sp, #20
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	6078      	str	r0, [r7, #4]
 80058f0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80058f2:	2300      	movs	r3, #0
 80058f4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80058fc:	2b01      	cmp	r3, #1
 80058fe:	d101      	bne.n	8005904 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005900:	2302      	movs	r3, #2
 8005902:	e03d      	b.n	8005980 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2201      	movs	r2, #1
 8005908:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005912:	683b      	ldr	r3, [r7, #0]
 8005914:	68db      	ldr	r3, [r3, #12]
 8005916:	4313      	orrs	r3, r2
 8005918:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005920:	683b      	ldr	r3, [r7, #0]
 8005922:	689b      	ldr	r3, [r3, #8]
 8005924:	4313      	orrs	r3, r2
 8005926:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800592e:	683b      	ldr	r3, [r7, #0]
 8005930:	685b      	ldr	r3, [r3, #4]
 8005932:	4313      	orrs	r3, r2
 8005934:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	4313      	orrs	r3, r2
 8005942:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	691b      	ldr	r3, [r3, #16]
 800594e:	4313      	orrs	r3, r2
 8005950:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005958:	683b      	ldr	r3, [r7, #0]
 800595a:	695b      	ldr	r3, [r3, #20]
 800595c:	4313      	orrs	r3, r2
 800595e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005966:	683b      	ldr	r3, [r7, #0]
 8005968:	69db      	ldr	r3, [r3, #28]
 800596a:	4313      	orrs	r3, r2
 800596c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	68fa      	ldr	r2, [r7, #12]
 8005974:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	2200      	movs	r2, #0
 800597a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800597e:	2300      	movs	r3, #0
}
 8005980:	4618      	mov	r0, r3
 8005982:	3714      	adds	r7, #20
 8005984:	46bd      	mov	sp, r7
 8005986:	bc80      	pop	{r7}
 8005988:	4770      	bx	lr

0800598a <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800598a:	b480      	push	{r7}
 800598c:	b083      	sub	sp, #12
 800598e:	af00      	add	r7, sp, #0
 8005990:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005992:	bf00      	nop
 8005994:	370c      	adds	r7, #12
 8005996:	46bd      	mov	sp, r7
 8005998:	bc80      	pop	{r7}
 800599a:	4770      	bx	lr

0800599c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800599c:	b480      	push	{r7}
 800599e:	b083      	sub	sp, #12
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80059a4:	bf00      	nop
 80059a6:	370c      	adds	r7, #12
 80059a8:	46bd      	mov	sp, r7
 80059aa:	bc80      	pop	{r7}
 80059ac:	4770      	bx	lr

080059ae <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80059ae:	b580      	push	{r7, lr}
 80059b0:	b082      	sub	sp, #8
 80059b2:	af00      	add	r7, sp, #0
 80059b4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d101      	bne.n	80059c0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80059bc:	2301      	movs	r3, #1
 80059be:	e03f      	b.n	8005a40 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80059c6:	b2db      	uxtb	r3, r3
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d106      	bne.n	80059da <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2200      	movs	r2, #0
 80059d0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80059d4:	6878      	ldr	r0, [r7, #4]
 80059d6:	f7fc fd2f 	bl	8002438 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	2224      	movs	r2, #36	; 0x24
 80059de:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	68da      	ldr	r2, [r3, #12]
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80059f0:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80059f2:	6878      	ldr	r0, [r7, #4]
 80059f4:	f000 fbc6 	bl	8006184 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	691a      	ldr	r2, [r3, #16]
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005a06:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	695a      	ldr	r2, [r3, #20]
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005a16:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	68da      	ldr	r2, [r3, #12]
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005a26:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	2220      	movs	r2, #32
 8005a32:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	2220      	movs	r2, #32
 8005a3a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8005a3e:	2300      	movs	r3, #0
}
 8005a40:	4618      	mov	r0, r3
 8005a42:	3708      	adds	r7, #8
 8005a44:	46bd      	mov	sp, r7
 8005a46:	bd80      	pop	{r7, pc}

08005a48 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	b08a      	sub	sp, #40	; 0x28
 8005a4c:	af02      	add	r7, sp, #8
 8005a4e:	60f8      	str	r0, [r7, #12]
 8005a50:	60b9      	str	r1, [r7, #8]
 8005a52:	603b      	str	r3, [r7, #0]
 8005a54:	4613      	mov	r3, r2
 8005a56:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005a58:	2300      	movs	r3, #0
 8005a5a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005a62:	b2db      	uxtb	r3, r3
 8005a64:	2b20      	cmp	r3, #32
 8005a66:	d17c      	bne.n	8005b62 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005a68:	68bb      	ldr	r3, [r7, #8]
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d002      	beq.n	8005a74 <HAL_UART_Transmit+0x2c>
 8005a6e:	88fb      	ldrh	r3, [r7, #6]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d101      	bne.n	8005a78 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005a74:	2301      	movs	r3, #1
 8005a76:	e075      	b.n	8005b64 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005a7e:	2b01      	cmp	r3, #1
 8005a80:	d101      	bne.n	8005a86 <HAL_UART_Transmit+0x3e>
 8005a82:	2302      	movs	r3, #2
 8005a84:	e06e      	b.n	8005b64 <HAL_UART_Transmit+0x11c>
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	2201      	movs	r2, #1
 8005a8a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	2200      	movs	r2, #0
 8005a92:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	2221      	movs	r2, #33	; 0x21
 8005a98:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8005a9c:	f7fd f9b8 	bl	8002e10 <HAL_GetTick>
 8005aa0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	88fa      	ldrh	r2, [r7, #6]
 8005aa6:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	88fa      	ldrh	r2, [r7, #6]
 8005aac:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	689b      	ldr	r3, [r3, #8]
 8005ab2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ab6:	d108      	bne.n	8005aca <HAL_UART_Transmit+0x82>
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	691b      	ldr	r3, [r3, #16]
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d104      	bne.n	8005aca <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005ac4:	68bb      	ldr	r3, [r7, #8]
 8005ac6:	61bb      	str	r3, [r7, #24]
 8005ac8:	e003      	b.n	8005ad2 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005aca:	68bb      	ldr	r3, [r7, #8]
 8005acc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005ace:	2300      	movs	r3, #0
 8005ad0:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8005ada:	e02a      	b.n	8005b32 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005adc:	683b      	ldr	r3, [r7, #0]
 8005ade:	9300      	str	r3, [sp, #0]
 8005ae0:	697b      	ldr	r3, [r7, #20]
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	2180      	movs	r1, #128	; 0x80
 8005ae6:	68f8      	ldr	r0, [r7, #12]
 8005ae8:	f000 f9ea 	bl	8005ec0 <UART_WaitOnFlagUntilTimeout>
 8005aec:	4603      	mov	r3, r0
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d001      	beq.n	8005af6 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005af2:	2303      	movs	r3, #3
 8005af4:	e036      	b.n	8005b64 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005af6:	69fb      	ldr	r3, [r7, #28]
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d10b      	bne.n	8005b14 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005afc:	69bb      	ldr	r3, [r7, #24]
 8005afe:	881b      	ldrh	r3, [r3, #0]
 8005b00:	461a      	mov	r2, r3
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005b0a:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005b0c:	69bb      	ldr	r3, [r7, #24]
 8005b0e:	3302      	adds	r3, #2
 8005b10:	61bb      	str	r3, [r7, #24]
 8005b12:	e007      	b.n	8005b24 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005b14:	69fb      	ldr	r3, [r7, #28]
 8005b16:	781a      	ldrb	r2, [r3, #0]
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005b1e:	69fb      	ldr	r3, [r7, #28]
 8005b20:	3301      	adds	r3, #1
 8005b22:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005b28:	b29b      	uxth	r3, r3
 8005b2a:	3b01      	subs	r3, #1
 8005b2c:	b29a      	uxth	r2, r3
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005b36:	b29b      	uxth	r3, r3
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d1cf      	bne.n	8005adc <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005b3c:	683b      	ldr	r3, [r7, #0]
 8005b3e:	9300      	str	r3, [sp, #0]
 8005b40:	697b      	ldr	r3, [r7, #20]
 8005b42:	2200      	movs	r2, #0
 8005b44:	2140      	movs	r1, #64	; 0x40
 8005b46:	68f8      	ldr	r0, [r7, #12]
 8005b48:	f000 f9ba 	bl	8005ec0 <UART_WaitOnFlagUntilTimeout>
 8005b4c:	4603      	mov	r3, r0
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d001      	beq.n	8005b56 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005b52:	2303      	movs	r3, #3
 8005b54:	e006      	b.n	8005b64 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	2220      	movs	r2, #32
 8005b5a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8005b5e:	2300      	movs	r3, #0
 8005b60:	e000      	b.n	8005b64 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005b62:	2302      	movs	r3, #2
  }
}
 8005b64:	4618      	mov	r0, r3
 8005b66:	3720      	adds	r7, #32
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	bd80      	pop	{r7, pc}

08005b6c <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005b6c:	b480      	push	{r7}
 8005b6e:	b085      	sub	sp, #20
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	60f8      	str	r0, [r7, #12]
 8005b74:	60b9      	str	r1, [r7, #8]
 8005b76:	4613      	mov	r3, r2
 8005b78:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005b80:	b2db      	uxtb	r3, r3
 8005b82:	2b20      	cmp	r3, #32
 8005b84:	d130      	bne.n	8005be8 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b86:	68bb      	ldr	r3, [r7, #8]
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d002      	beq.n	8005b92 <HAL_UART_Transmit_IT+0x26>
 8005b8c:	88fb      	ldrh	r3, [r7, #6]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d101      	bne.n	8005b96 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8005b92:	2301      	movs	r3, #1
 8005b94:	e029      	b.n	8005bea <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005b9c:	2b01      	cmp	r3, #1
 8005b9e:	d101      	bne.n	8005ba4 <HAL_UART_Transmit_IT+0x38>
 8005ba0:	2302      	movs	r3, #2
 8005ba2:	e022      	b.n	8005bea <HAL_UART_Transmit_IT+0x7e>
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	2201      	movs	r2, #1
 8005ba8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	68ba      	ldr	r2, [r7, #8]
 8005bb0:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	88fa      	ldrh	r2, [r7, #6]
 8005bb6:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	88fa      	ldrh	r2, [r7, #6]
 8005bbc:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	2221      	movs	r2, #33	; 0x21
 8005bc8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	2200      	movs	r2, #0
 8005bd0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	68da      	ldr	r2, [r3, #12]
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005be2:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8005be4:	2300      	movs	r3, #0
 8005be6:	e000      	b.n	8005bea <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8005be8:	2302      	movs	r3, #2
  }
}
 8005bea:	4618      	mov	r0, r3
 8005bec:	3714      	adds	r7, #20
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	bc80      	pop	{r7}
 8005bf2:	4770      	bx	lr

08005bf4 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005bf4:	b480      	push	{r7}
 8005bf6:	b085      	sub	sp, #20
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	60f8      	str	r0, [r7, #12]
 8005bfc:	60b9      	str	r1, [r7, #8]
 8005bfe:	4613      	mov	r3, r2
 8005c00:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005c08:	b2db      	uxtb	r3, r3
 8005c0a:	2b20      	cmp	r3, #32
 8005c0c:	d140      	bne.n	8005c90 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c0e:	68bb      	ldr	r3, [r7, #8]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d002      	beq.n	8005c1a <HAL_UART_Receive_IT+0x26>
 8005c14:	88fb      	ldrh	r3, [r7, #6]
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d101      	bne.n	8005c1e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005c1a:	2301      	movs	r3, #1
 8005c1c:	e039      	b.n	8005c92 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005c24:	2b01      	cmp	r3, #1
 8005c26:	d101      	bne.n	8005c2c <HAL_UART_Receive_IT+0x38>
 8005c28:	2302      	movs	r3, #2
 8005c2a:	e032      	b.n	8005c92 <HAL_UART_Receive_IT+0x9e>
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	2201      	movs	r2, #1
 8005c30:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	68ba      	ldr	r2, [r7, #8]
 8005c38:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	88fa      	ldrh	r2, [r7, #6]
 8005c3e:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	88fa      	ldrh	r2, [r7, #6]
 8005c44:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	2200      	movs	r2, #0
 8005c4a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	2222      	movs	r2, #34	; 0x22
 8005c50:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	2200      	movs	r2, #0
 8005c58:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	68da      	ldr	r2, [r3, #12]
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005c6a:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	695a      	ldr	r2, [r3, #20]
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f042 0201 	orr.w	r2, r2, #1
 8005c7a:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	68da      	ldr	r2, [r3, #12]
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f042 0220 	orr.w	r2, r2, #32
 8005c8a:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	e000      	b.n	8005c92 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8005c90:	2302      	movs	r3, #2
  }
}
 8005c92:	4618      	mov	r0, r3
 8005c94:	3714      	adds	r7, #20
 8005c96:	46bd      	mov	sp, r7
 8005c98:	bc80      	pop	{r7}
 8005c9a:	4770      	bx	lr

08005c9c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	b088      	sub	sp, #32
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	68db      	ldr	r3, [r3, #12]
 8005cb2:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	695b      	ldr	r3, [r3, #20]
 8005cba:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8005cc0:	2300      	movs	r3, #0
 8005cc2:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005cc4:	69fb      	ldr	r3, [r7, #28]
 8005cc6:	f003 030f 	and.w	r3, r3, #15
 8005cca:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8005ccc:	693b      	ldr	r3, [r7, #16]
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d10d      	bne.n	8005cee <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005cd2:	69fb      	ldr	r3, [r7, #28]
 8005cd4:	f003 0320 	and.w	r3, r3, #32
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d008      	beq.n	8005cee <HAL_UART_IRQHandler+0x52>
 8005cdc:	69bb      	ldr	r3, [r7, #24]
 8005cde:	f003 0320 	and.w	r3, r3, #32
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d003      	beq.n	8005cee <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8005ce6:	6878      	ldr	r0, [r7, #4]
 8005ce8:	f000 f9cc 	bl	8006084 <UART_Receive_IT>
      return;
 8005cec:	e0d1      	b.n	8005e92 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005cee:	693b      	ldr	r3, [r7, #16]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	f000 80b0 	beq.w	8005e56 <HAL_UART_IRQHandler+0x1ba>
 8005cf6:	697b      	ldr	r3, [r7, #20]
 8005cf8:	f003 0301 	and.w	r3, r3, #1
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d105      	bne.n	8005d0c <HAL_UART_IRQHandler+0x70>
 8005d00:	69bb      	ldr	r3, [r7, #24]
 8005d02:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	f000 80a5 	beq.w	8005e56 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005d0c:	69fb      	ldr	r3, [r7, #28]
 8005d0e:	f003 0301 	and.w	r3, r3, #1
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d00a      	beq.n	8005d2c <HAL_UART_IRQHandler+0x90>
 8005d16:	69bb      	ldr	r3, [r7, #24]
 8005d18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d005      	beq.n	8005d2c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d24:	f043 0201 	orr.w	r2, r3, #1
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005d2c:	69fb      	ldr	r3, [r7, #28]
 8005d2e:	f003 0304 	and.w	r3, r3, #4
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d00a      	beq.n	8005d4c <HAL_UART_IRQHandler+0xb0>
 8005d36:	697b      	ldr	r3, [r7, #20]
 8005d38:	f003 0301 	and.w	r3, r3, #1
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d005      	beq.n	8005d4c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d44:	f043 0202 	orr.w	r2, r3, #2
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005d4c:	69fb      	ldr	r3, [r7, #28]
 8005d4e:	f003 0302 	and.w	r3, r3, #2
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d00a      	beq.n	8005d6c <HAL_UART_IRQHandler+0xd0>
 8005d56:	697b      	ldr	r3, [r7, #20]
 8005d58:	f003 0301 	and.w	r3, r3, #1
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d005      	beq.n	8005d6c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d64:	f043 0204 	orr.w	r2, r3, #4
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8005d6c:	69fb      	ldr	r3, [r7, #28]
 8005d6e:	f003 0308 	and.w	r3, r3, #8
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d00f      	beq.n	8005d96 <HAL_UART_IRQHandler+0xfa>
 8005d76:	69bb      	ldr	r3, [r7, #24]
 8005d78:	f003 0320 	and.w	r3, r3, #32
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d104      	bne.n	8005d8a <HAL_UART_IRQHandler+0xee>
 8005d80:	697b      	ldr	r3, [r7, #20]
 8005d82:	f003 0301 	and.w	r3, r3, #1
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d005      	beq.n	8005d96 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d8e:	f043 0208 	orr.w	r2, r3, #8
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d078      	beq.n	8005e90 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005d9e:	69fb      	ldr	r3, [r7, #28]
 8005da0:	f003 0320 	and.w	r3, r3, #32
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d007      	beq.n	8005db8 <HAL_UART_IRQHandler+0x11c>
 8005da8:	69bb      	ldr	r3, [r7, #24]
 8005daa:	f003 0320 	and.w	r3, r3, #32
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d002      	beq.n	8005db8 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8005db2:	6878      	ldr	r0, [r7, #4]
 8005db4:	f000 f966 	bl	8006084 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	695b      	ldr	r3, [r3, #20]
 8005dbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	bf14      	ite	ne
 8005dc6:	2301      	movne	r3, #1
 8005dc8:	2300      	moveq	r3, #0
 8005dca:	b2db      	uxtb	r3, r3
 8005dcc:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005dd2:	f003 0308 	and.w	r3, r3, #8
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d102      	bne.n	8005de0 <HAL_UART_IRQHandler+0x144>
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d031      	beq.n	8005e44 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005de0:	6878      	ldr	r0, [r7, #4]
 8005de2:	f000 f8b7 	bl	8005f54 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	695b      	ldr	r3, [r3, #20]
 8005dec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d023      	beq.n	8005e3c <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	695a      	ldr	r2, [r3, #20]
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005e02:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d013      	beq.n	8005e34 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e10:	4a21      	ldr	r2, [pc, #132]	; (8005e98 <HAL_UART_IRQHandler+0x1fc>)
 8005e12:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e18:	4618      	mov	r0, r3
 8005e1a:	f7fd fdbd 	bl	8003998 <HAL_DMA_Abort_IT>
 8005e1e:	4603      	mov	r3, r0
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d016      	beq.n	8005e52 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e2a:	687a      	ldr	r2, [r7, #4]
 8005e2c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005e2e:	4610      	mov	r0, r2
 8005e30:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e32:	e00e      	b.n	8005e52 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005e34:	6878      	ldr	r0, [r7, #4]
 8005e36:	f000 f83a 	bl	8005eae <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e3a:	e00a      	b.n	8005e52 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005e3c:	6878      	ldr	r0, [r7, #4]
 8005e3e:	f000 f836 	bl	8005eae <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e42:	e006      	b.n	8005e52 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005e44:	6878      	ldr	r0, [r7, #4]
 8005e46:	f000 f832 	bl	8005eae <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	2200      	movs	r2, #0
 8005e4e:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8005e50:	e01e      	b.n	8005e90 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e52:	bf00      	nop
    return;
 8005e54:	e01c      	b.n	8005e90 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005e56:	69fb      	ldr	r3, [r7, #28]
 8005e58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d008      	beq.n	8005e72 <HAL_UART_IRQHandler+0x1d6>
 8005e60:	69bb      	ldr	r3, [r7, #24]
 8005e62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d003      	beq.n	8005e72 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8005e6a:	6878      	ldr	r0, [r7, #4]
 8005e6c:	f000 f8a3 	bl	8005fb6 <UART_Transmit_IT>
    return;
 8005e70:	e00f      	b.n	8005e92 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005e72:	69fb      	ldr	r3, [r7, #28]
 8005e74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d00a      	beq.n	8005e92 <HAL_UART_IRQHandler+0x1f6>
 8005e7c:	69bb      	ldr	r3, [r7, #24]
 8005e7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d005      	beq.n	8005e92 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8005e86:	6878      	ldr	r0, [r7, #4]
 8005e88:	f000 f8e4 	bl	8006054 <UART_EndTransmit_IT>
    return;
 8005e8c:	bf00      	nop
 8005e8e:	e000      	b.n	8005e92 <HAL_UART_IRQHandler+0x1f6>
    return;
 8005e90:	bf00      	nop
  }
}
 8005e92:	3720      	adds	r7, #32
 8005e94:	46bd      	mov	sp, r7
 8005e96:	bd80      	pop	{r7, pc}
 8005e98:	08005f8f 	.word	0x08005f8f

08005e9c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005e9c:	b480      	push	{r7}
 8005e9e:	b083      	sub	sp, #12
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005ea4:	bf00      	nop
 8005ea6:	370c      	adds	r7, #12
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	bc80      	pop	{r7}
 8005eac:	4770      	bx	lr

08005eae <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005eae:	b480      	push	{r7}
 8005eb0:	b083      	sub	sp, #12
 8005eb2:	af00      	add	r7, sp, #0
 8005eb4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005eb6:	bf00      	nop
 8005eb8:	370c      	adds	r7, #12
 8005eba:	46bd      	mov	sp, r7
 8005ebc:	bc80      	pop	{r7}
 8005ebe:	4770      	bx	lr

08005ec0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005ec0:	b580      	push	{r7, lr}
 8005ec2:	b084      	sub	sp, #16
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	60f8      	str	r0, [r7, #12]
 8005ec8:	60b9      	str	r1, [r7, #8]
 8005eca:	603b      	str	r3, [r7, #0]
 8005ecc:	4613      	mov	r3, r2
 8005ece:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ed0:	e02c      	b.n	8005f2c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ed2:	69bb      	ldr	r3, [r7, #24]
 8005ed4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005ed8:	d028      	beq.n	8005f2c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005eda:	69bb      	ldr	r3, [r7, #24]
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d007      	beq.n	8005ef0 <UART_WaitOnFlagUntilTimeout+0x30>
 8005ee0:	f7fc ff96 	bl	8002e10 <HAL_GetTick>
 8005ee4:	4602      	mov	r2, r0
 8005ee6:	683b      	ldr	r3, [r7, #0]
 8005ee8:	1ad3      	subs	r3, r2, r3
 8005eea:	69ba      	ldr	r2, [r7, #24]
 8005eec:	429a      	cmp	r2, r3
 8005eee:	d21d      	bcs.n	8005f2c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	68da      	ldr	r2, [r3, #12]
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005efe:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	695a      	ldr	r2, [r3, #20]
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f022 0201 	bic.w	r2, r2, #1
 8005f0e:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	2220      	movs	r2, #32
 8005f14:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	2220      	movs	r2, #32
 8005f1c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	2200      	movs	r2, #0
 8005f24:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8005f28:	2303      	movs	r3, #3
 8005f2a:	e00f      	b.n	8005f4c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	681a      	ldr	r2, [r3, #0]
 8005f32:	68bb      	ldr	r3, [r7, #8]
 8005f34:	4013      	ands	r3, r2
 8005f36:	68ba      	ldr	r2, [r7, #8]
 8005f38:	429a      	cmp	r2, r3
 8005f3a:	bf0c      	ite	eq
 8005f3c:	2301      	moveq	r3, #1
 8005f3e:	2300      	movne	r3, #0
 8005f40:	b2db      	uxtb	r3, r3
 8005f42:	461a      	mov	r2, r3
 8005f44:	79fb      	ldrb	r3, [r7, #7]
 8005f46:	429a      	cmp	r2, r3
 8005f48:	d0c3      	beq.n	8005ed2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005f4a:	2300      	movs	r3, #0
}
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	3710      	adds	r7, #16
 8005f50:	46bd      	mov	sp, r7
 8005f52:	bd80      	pop	{r7, pc}

08005f54 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005f54:	b480      	push	{r7}
 8005f56:	b083      	sub	sp, #12
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	68da      	ldr	r2, [r3, #12]
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005f6a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	695a      	ldr	r2, [r3, #20]
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f022 0201 	bic.w	r2, r2, #1
 8005f7a:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2220      	movs	r2, #32
 8005f80:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8005f84:	bf00      	nop
 8005f86:	370c      	adds	r7, #12
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	bc80      	pop	{r7}
 8005f8c:	4770      	bx	lr

08005f8e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005f8e:	b580      	push	{r7, lr}
 8005f90:	b084      	sub	sp, #16
 8005f92:	af00      	add	r7, sp, #0
 8005f94:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f9a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005fa8:	68f8      	ldr	r0, [r7, #12]
 8005faa:	f7ff ff80 	bl	8005eae <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005fae:	bf00      	nop
 8005fb0:	3710      	adds	r7, #16
 8005fb2:	46bd      	mov	sp, r7
 8005fb4:	bd80      	pop	{r7, pc}

08005fb6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005fb6:	b480      	push	{r7}
 8005fb8:	b085      	sub	sp, #20
 8005fba:	af00      	add	r7, sp, #0
 8005fbc:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005fc4:	b2db      	uxtb	r3, r3
 8005fc6:	2b21      	cmp	r3, #33	; 0x21
 8005fc8:	d13e      	bne.n	8006048 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	689b      	ldr	r3, [r3, #8]
 8005fce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005fd2:	d114      	bne.n	8005ffe <UART_Transmit_IT+0x48>
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	691b      	ldr	r3, [r3, #16]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d110      	bne.n	8005ffe <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	6a1b      	ldr	r3, [r3, #32]
 8005fe0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	881b      	ldrh	r3, [r3, #0]
 8005fe6:	461a      	mov	r2, r3
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005ff0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	6a1b      	ldr	r3, [r3, #32]
 8005ff6:	1c9a      	adds	r2, r3, #2
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	621a      	str	r2, [r3, #32]
 8005ffc:	e008      	b.n	8006010 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	6a1b      	ldr	r3, [r3, #32]
 8006002:	1c59      	adds	r1, r3, #1
 8006004:	687a      	ldr	r2, [r7, #4]
 8006006:	6211      	str	r1, [r2, #32]
 8006008:	781a      	ldrb	r2, [r3, #0]
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006014:	b29b      	uxth	r3, r3
 8006016:	3b01      	subs	r3, #1
 8006018:	b29b      	uxth	r3, r3
 800601a:	687a      	ldr	r2, [r7, #4]
 800601c:	4619      	mov	r1, r3
 800601e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006020:	2b00      	cmp	r3, #0
 8006022:	d10f      	bne.n	8006044 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	68da      	ldr	r2, [r3, #12]
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006032:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	68da      	ldr	r2, [r3, #12]
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006042:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006044:	2300      	movs	r3, #0
 8006046:	e000      	b.n	800604a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006048:	2302      	movs	r3, #2
  }
}
 800604a:	4618      	mov	r0, r3
 800604c:	3714      	adds	r7, #20
 800604e:	46bd      	mov	sp, r7
 8006050:	bc80      	pop	{r7}
 8006052:	4770      	bx	lr

08006054 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006054:	b580      	push	{r7, lr}
 8006056:	b082      	sub	sp, #8
 8006058:	af00      	add	r7, sp, #0
 800605a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	68da      	ldr	r2, [r3, #12]
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800606a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2220      	movs	r2, #32
 8006070:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006074:	6878      	ldr	r0, [r7, #4]
 8006076:	f7ff ff11 	bl	8005e9c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800607a:	2300      	movs	r3, #0
}
 800607c:	4618      	mov	r0, r3
 800607e:	3708      	adds	r7, #8
 8006080:	46bd      	mov	sp, r7
 8006082:	bd80      	pop	{r7, pc}

08006084 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006084:	b580      	push	{r7, lr}
 8006086:	b084      	sub	sp, #16
 8006088:	af00      	add	r7, sp, #0
 800608a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006092:	b2db      	uxtb	r3, r3
 8006094:	2b22      	cmp	r3, #34	; 0x22
 8006096:	d170      	bne.n	800617a <UART_Receive_IT+0xf6>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	689b      	ldr	r3, [r3, #8]
 800609c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80060a0:	d117      	bne.n	80060d2 <UART_Receive_IT+0x4e>
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	691b      	ldr	r3, [r3, #16]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d113      	bne.n	80060d2 <UART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 80060aa:	2300      	movs	r3, #0
 80060ac:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060b2:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	685b      	ldr	r3, [r3, #4]
 80060ba:	b29b      	uxth	r3, r3
 80060bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80060c0:	b29a      	uxth	r2, r3
 80060c2:	68bb      	ldr	r3, [r7, #8]
 80060c4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060ca:	1c9a      	adds	r2, r3, #2
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	629a      	str	r2, [r3, #40]	; 0x28
 80060d0:	e026      	b.n	8006120 <UART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060d6:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 80060d8:	2300      	movs	r3, #0
 80060da:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	689b      	ldr	r3, [r3, #8]
 80060e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80060e4:	d007      	beq.n	80060f6 <UART_Receive_IT+0x72>
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	689b      	ldr	r3, [r3, #8]
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d10a      	bne.n	8006104 <UART_Receive_IT+0x80>
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	691b      	ldr	r3, [r3, #16]
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d106      	bne.n	8006104 <UART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	685b      	ldr	r3, [r3, #4]
 80060fc:	b2da      	uxtb	r2, r3
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	701a      	strb	r2, [r3, #0]
 8006102:	e008      	b.n	8006116 <UART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	685b      	ldr	r3, [r3, #4]
 800610a:	b2db      	uxtb	r3, r3
 800610c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006110:	b2da      	uxtb	r2, r3
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800611a:	1c5a      	adds	r2, r3, #1
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006124:	b29b      	uxth	r3, r3
 8006126:	3b01      	subs	r3, #1
 8006128:	b29b      	uxth	r3, r3
 800612a:	687a      	ldr	r2, [r7, #4]
 800612c:	4619      	mov	r1, r3
 800612e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006130:	2b00      	cmp	r3, #0
 8006132:	d120      	bne.n	8006176 <UART_Receive_IT+0xf2>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	68da      	ldr	r2, [r3, #12]
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	f022 0220 	bic.w	r2, r2, #32
 8006142:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	68da      	ldr	r2, [r3, #12]
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006152:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	695a      	ldr	r2, [r3, #20]
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f022 0201 	bic.w	r2, r2, #1
 8006162:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2220      	movs	r2, #32
 8006168:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800616c:	6878      	ldr	r0, [r7, #4]
 800616e:	f7fa fd19 	bl	8000ba4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8006172:	2300      	movs	r3, #0
 8006174:	e002      	b.n	800617c <UART_Receive_IT+0xf8>
    }
    return HAL_OK;
 8006176:	2300      	movs	r3, #0
 8006178:	e000      	b.n	800617c <UART_Receive_IT+0xf8>
  }
  else
  {
    return HAL_BUSY;
 800617a:	2302      	movs	r3, #2
  }
}
 800617c:	4618      	mov	r0, r3
 800617e:	3710      	adds	r7, #16
 8006180:	46bd      	mov	sp, r7
 8006182:	bd80      	pop	{r7, pc}

08006184 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006184:	b580      	push	{r7, lr}
 8006186:	b084      	sub	sp, #16
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	691b      	ldr	r3, [r3, #16]
 8006192:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	68da      	ldr	r2, [r3, #12]
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	430a      	orrs	r2, r1
 80061a0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	689a      	ldr	r2, [r3, #8]
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	691b      	ldr	r3, [r3, #16]
 80061aa:	431a      	orrs	r2, r3
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	695b      	ldr	r3, [r3, #20]
 80061b0:	4313      	orrs	r3, r2
 80061b2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	68db      	ldr	r3, [r3, #12]
 80061ba:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80061be:	f023 030c 	bic.w	r3, r3, #12
 80061c2:	687a      	ldr	r2, [r7, #4]
 80061c4:	6812      	ldr	r2, [r2, #0]
 80061c6:	68b9      	ldr	r1, [r7, #8]
 80061c8:	430b      	orrs	r3, r1
 80061ca:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	695b      	ldr	r3, [r3, #20]
 80061d2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	699a      	ldr	r2, [r3, #24]
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	430a      	orrs	r2, r1
 80061e0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	4a2c      	ldr	r2, [pc, #176]	; (8006298 <UART_SetConfig+0x114>)
 80061e8:	4293      	cmp	r3, r2
 80061ea:	d103      	bne.n	80061f4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80061ec:	f7fe fada 	bl	80047a4 <HAL_RCC_GetPCLK2Freq>
 80061f0:	60f8      	str	r0, [r7, #12]
 80061f2:	e002      	b.n	80061fa <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80061f4:	f7fe fac2 	bl	800477c <HAL_RCC_GetPCLK1Freq>
 80061f8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80061fa:	68fa      	ldr	r2, [r7, #12]
 80061fc:	4613      	mov	r3, r2
 80061fe:	009b      	lsls	r3, r3, #2
 8006200:	4413      	add	r3, r2
 8006202:	009a      	lsls	r2, r3, #2
 8006204:	441a      	add	r2, r3
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	685b      	ldr	r3, [r3, #4]
 800620a:	009b      	lsls	r3, r3, #2
 800620c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006210:	4a22      	ldr	r2, [pc, #136]	; (800629c <UART_SetConfig+0x118>)
 8006212:	fba2 2303 	umull	r2, r3, r2, r3
 8006216:	095b      	lsrs	r3, r3, #5
 8006218:	0119      	lsls	r1, r3, #4
 800621a:	68fa      	ldr	r2, [r7, #12]
 800621c:	4613      	mov	r3, r2
 800621e:	009b      	lsls	r3, r3, #2
 8006220:	4413      	add	r3, r2
 8006222:	009a      	lsls	r2, r3, #2
 8006224:	441a      	add	r2, r3
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	685b      	ldr	r3, [r3, #4]
 800622a:	009b      	lsls	r3, r3, #2
 800622c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006230:	4b1a      	ldr	r3, [pc, #104]	; (800629c <UART_SetConfig+0x118>)
 8006232:	fba3 0302 	umull	r0, r3, r3, r2
 8006236:	095b      	lsrs	r3, r3, #5
 8006238:	2064      	movs	r0, #100	; 0x64
 800623a:	fb00 f303 	mul.w	r3, r0, r3
 800623e:	1ad3      	subs	r3, r2, r3
 8006240:	011b      	lsls	r3, r3, #4
 8006242:	3332      	adds	r3, #50	; 0x32
 8006244:	4a15      	ldr	r2, [pc, #84]	; (800629c <UART_SetConfig+0x118>)
 8006246:	fba2 2303 	umull	r2, r3, r2, r3
 800624a:	095b      	lsrs	r3, r3, #5
 800624c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006250:	4419      	add	r1, r3
 8006252:	68fa      	ldr	r2, [r7, #12]
 8006254:	4613      	mov	r3, r2
 8006256:	009b      	lsls	r3, r3, #2
 8006258:	4413      	add	r3, r2
 800625a:	009a      	lsls	r2, r3, #2
 800625c:	441a      	add	r2, r3
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	685b      	ldr	r3, [r3, #4]
 8006262:	009b      	lsls	r3, r3, #2
 8006264:	fbb2 f2f3 	udiv	r2, r2, r3
 8006268:	4b0c      	ldr	r3, [pc, #48]	; (800629c <UART_SetConfig+0x118>)
 800626a:	fba3 0302 	umull	r0, r3, r3, r2
 800626e:	095b      	lsrs	r3, r3, #5
 8006270:	2064      	movs	r0, #100	; 0x64
 8006272:	fb00 f303 	mul.w	r3, r0, r3
 8006276:	1ad3      	subs	r3, r2, r3
 8006278:	011b      	lsls	r3, r3, #4
 800627a:	3332      	adds	r3, #50	; 0x32
 800627c:	4a07      	ldr	r2, [pc, #28]	; (800629c <UART_SetConfig+0x118>)
 800627e:	fba2 2303 	umull	r2, r3, r2, r3
 8006282:	095b      	lsrs	r3, r3, #5
 8006284:	f003 020f 	and.w	r2, r3, #15
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	440a      	add	r2, r1
 800628e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006290:	bf00      	nop
 8006292:	3710      	adds	r7, #16
 8006294:	46bd      	mov	sp, r7
 8006296:	bd80      	pop	{r7, pc}
 8006298:	40013800 	.word	0x40013800
 800629c:	51eb851f 	.word	0x51eb851f

080062a0 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80062a0:	b480      	push	{r7}
 80062a2:	b085      	sub	sp, #20
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	4603      	mov	r3, r0
 80062a8:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80062aa:	2300      	movs	r3, #0
 80062ac:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80062ae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80062b2:	2b84      	cmp	r3, #132	; 0x84
 80062b4:	d005      	beq.n	80062c2 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80062b6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	4413      	add	r3, r2
 80062be:	3303      	adds	r3, #3
 80062c0:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80062c2:	68fb      	ldr	r3, [r7, #12]
}
 80062c4:	4618      	mov	r0, r3
 80062c6:	3714      	adds	r7, #20
 80062c8:	46bd      	mov	sp, r7
 80062ca:	bc80      	pop	{r7}
 80062cc:	4770      	bx	lr

080062ce <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 80062ce:	b480      	push	{r7}
 80062d0:	b083      	sub	sp, #12
 80062d2:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80062d4:	f3ef 8305 	mrs	r3, IPSR
 80062d8:	607b      	str	r3, [r7, #4]
  return(result);
 80062da:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 80062dc:	2b00      	cmp	r3, #0
 80062de:	bf14      	ite	ne
 80062e0:	2301      	movne	r3, #1
 80062e2:	2300      	moveq	r3, #0
 80062e4:	b2db      	uxtb	r3, r3
}
 80062e6:	4618      	mov	r0, r3
 80062e8:	370c      	adds	r7, #12
 80062ea:	46bd      	mov	sp, r7
 80062ec:	bc80      	pop	{r7}
 80062ee:	4770      	bx	lr

080062f0 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80062f0:	b580      	push	{r7, lr}
 80062f2:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80062f4:	f001 fb32 	bl	800795c <vTaskStartScheduler>
  
  return osOK;
 80062f8:	2300      	movs	r3, #0
}
 80062fa:	4618      	mov	r0, r3
 80062fc:	bd80      	pop	{r7, pc}

080062fe <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80062fe:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006300:	b089      	sub	sp, #36	; 0x24
 8006302:	af04      	add	r7, sp, #16
 8006304:	6078      	str	r0, [r7, #4]
 8006306:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	695b      	ldr	r3, [r3, #20]
 800630c:	2b00      	cmp	r3, #0
 800630e:	d020      	beq.n	8006352 <osThreadCreate+0x54>
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	699b      	ldr	r3, [r3, #24]
 8006314:	2b00      	cmp	r3, #0
 8006316:	d01c      	beq.n	8006352 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	685c      	ldr	r4, [r3, #4]
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681d      	ldr	r5, [r3, #0]
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	691e      	ldr	r6, [r3, #16]
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800632a:	4618      	mov	r0, r3
 800632c:	f7ff ffb8 	bl	80062a0 <makeFreeRtosPriority>
 8006330:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	695b      	ldr	r3, [r3, #20]
 8006336:	687a      	ldr	r2, [r7, #4]
 8006338:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800633a:	9202      	str	r2, [sp, #8]
 800633c:	9301      	str	r3, [sp, #4]
 800633e:	9100      	str	r1, [sp, #0]
 8006340:	683b      	ldr	r3, [r7, #0]
 8006342:	4632      	mov	r2, r6
 8006344:	4629      	mov	r1, r5
 8006346:	4620      	mov	r0, r4
 8006348:	f001 f94e 	bl	80075e8 <xTaskCreateStatic>
 800634c:	4603      	mov	r3, r0
 800634e:	60fb      	str	r3, [r7, #12]
 8006350:	e01c      	b.n	800638c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	685c      	ldr	r4, [r3, #4]
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800635e:	b29e      	uxth	r6, r3
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006366:	4618      	mov	r0, r3
 8006368:	f7ff ff9a 	bl	80062a0 <makeFreeRtosPriority>
 800636c:	4602      	mov	r2, r0
 800636e:	f107 030c 	add.w	r3, r7, #12
 8006372:	9301      	str	r3, [sp, #4]
 8006374:	9200      	str	r2, [sp, #0]
 8006376:	683b      	ldr	r3, [r7, #0]
 8006378:	4632      	mov	r2, r6
 800637a:	4629      	mov	r1, r5
 800637c:	4620      	mov	r0, r4
 800637e:	f001 f98c 	bl	800769a <xTaskCreate>
 8006382:	4603      	mov	r3, r0
 8006384:	2b01      	cmp	r3, #1
 8006386:	d001      	beq.n	800638c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8006388:	2300      	movs	r3, #0
 800638a:	e000      	b.n	800638e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800638c:	68fb      	ldr	r3, [r7, #12]
}
 800638e:	4618      	mov	r0, r3
 8006390:	3714      	adds	r7, #20
 8006392:	46bd      	mov	sp, r7
 8006394:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006396 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8006396:	b580      	push	{r7, lr}
 8006398:	b084      	sub	sp, #16
 800639a:	af00      	add	r7, sp, #0
 800639c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d001      	beq.n	80063ac <osDelay+0x16>
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	e000      	b.n	80063ae <osDelay+0x18>
 80063ac:	2301      	movs	r3, #1
 80063ae:	4618      	mov	r0, r3
 80063b0:	f001 faa0 	bl	80078f4 <vTaskDelay>
  
  return osOK;
 80063b4:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80063b6:	4618      	mov	r0, r3
 80063b8:	3710      	adds	r7, #16
 80063ba:	46bd      	mov	sp, r7
 80063bc:	bd80      	pop	{r7, pc}
	...

080063c0 <osTimerCreate>:
* @param  argument      argument to the timer call back function.
* @retval  timer ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osTimerCreate shall be consistent in every CMSIS-RTOS.
*/
osTimerId osTimerCreate (const osTimerDef_t *timer_def, os_timer_type type, void *argument)
{
 80063c0:	b580      	push	{r7, lr}
 80063c2:	b086      	sub	sp, #24
 80063c4:	af02      	add	r7, sp, #8
 80063c6:	60f8      	str	r0, [r7, #12]
 80063c8:	460b      	mov	r3, r1
 80063ca:	607a      	str	r2, [r7, #4]
 80063cc:	72fb      	strb	r3, [r7, #11]
#if (configUSE_TIMERS == 1)

#if( ( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) 
  if(timer_def->controlblock != NULL) {
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	685b      	ldr	r3, [r3, #4]
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d013      	beq.n	80063fe <osTimerCreate+0x3e>
    return xTimerCreateStatic((const char *)"",
 80063d6:	7afb      	ldrb	r3, [r7, #11]
 80063d8:	2b01      	cmp	r3, #1
 80063da:	d101      	bne.n	80063e0 <osTimerCreate+0x20>
 80063dc:	2101      	movs	r1, #1
 80063de:	e000      	b.n	80063e2 <osTimerCreate+0x22>
 80063e0:	2100      	movs	r1, #0
                      1, // period should be filled when starting the Timer using osTimerStart
                      (type == osTimerPeriodic) ? pdTRUE : pdFALSE,
                      (void *) argument,
                      (TaskFunction_t)timer_def->ptimer,
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	681b      	ldr	r3, [r3, #0]
                      (StaticTimer_t *)timer_def->controlblock);
 80063e6:	68fa      	ldr	r2, [r7, #12]
 80063e8:	6852      	ldr	r2, [r2, #4]
    return xTimerCreateStatic((const char *)"",
 80063ea:	9201      	str	r2, [sp, #4]
 80063ec:	9300      	str	r3, [sp, #0]
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	460a      	mov	r2, r1
 80063f2:	2101      	movs	r1, #1
 80063f4:	480b      	ldr	r0, [pc, #44]	; (8006424 <osTimerCreate+0x64>)
 80063f6:	f002 f994 	bl	8008722 <xTimerCreateStatic>
 80063fa:	4603      	mov	r3, r0
 80063fc:	e00e      	b.n	800641c <osTimerCreate+0x5c>
  }
  else {
    return xTimerCreate((const char *)"",
 80063fe:	7afb      	ldrb	r3, [r7, #11]
 8006400:	2b01      	cmp	r3, #1
 8006402:	d101      	bne.n	8006408 <osTimerCreate+0x48>
 8006404:	2201      	movs	r2, #1
 8006406:	e000      	b.n	800640a <osTimerCreate+0x4a>
 8006408:	2200      	movs	r2, #0
                      1, // period should be filled when starting the Timer using osTimerStart
                      (type == osTimerPeriodic) ? pdTRUE : pdFALSE,
                      (void *) argument,
                      (TaskFunction_t)timer_def->ptimer);
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	681b      	ldr	r3, [r3, #0]
    return xTimerCreate((const char *)"",
 800640e:	9300      	str	r3, [sp, #0]
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2101      	movs	r1, #1
 8006414:	4803      	ldr	r0, [pc, #12]	; (8006424 <osTimerCreate+0x64>)
 8006416:	f002 f963 	bl	80086e0 <xTimerCreate>
 800641a:	4603      	mov	r3, r0
#endif

#else 
	return NULL;
#endif
}
 800641c:	4618      	mov	r0, r3
 800641e:	3710      	adds	r7, #16
 8006420:	46bd      	mov	sp, r7
 8006422:	bd80      	pop	{r7, pc}
 8006424:	08009fa4 	.word	0x08009fa4

08006428 <osTimerStart>:
* @param  millisec      time delay value of the timer.
* @retval  status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osTimerStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osTimerStart (osTimerId timer_id, uint32_t millisec)
{
 8006428:	b580      	push	{r7, lr}
 800642a:	b088      	sub	sp, #32
 800642c:	af02      	add	r7, sp, #8
 800642e:	6078      	str	r0, [r7, #4]
 8006430:	6039      	str	r1, [r7, #0]
  osStatus result = osOK;
 8006432:	2300      	movs	r3, #0
 8006434:	617b      	str	r3, [r7, #20]
#if (configUSE_TIMERS == 1)  
  portBASE_TYPE taskWoken = pdFALSE;
 8006436:	2300      	movs	r3, #0
 8006438:	60fb      	str	r3, [r7, #12]
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800643a:	683b      	ldr	r3, [r7, #0]
 800643c:	613b      	str	r3, [r7, #16]

  if (ticks == 0)
 800643e:	693b      	ldr	r3, [r7, #16]
 8006440:	2b00      	cmp	r3, #0
 8006442:	d101      	bne.n	8006448 <osTimerStart+0x20>
    ticks = 1;
 8006444:	2301      	movs	r3, #1
 8006446:	613b      	str	r3, [r7, #16]
    
  if (inHandlerMode()) 
 8006448:	f7ff ff41 	bl	80062ce <inHandlerMode>
 800644c:	4603      	mov	r3, r0
 800644e:	2b00      	cmp	r3, #0
 8006450:	d01b      	beq.n	800648a <osTimerStart+0x62>
  {
    if (xTimerChangePeriodFromISR(timer_id, ticks, &taskWoken) != pdPASS)
 8006452:	f107 020c 	add.w	r2, r7, #12
 8006456:	2300      	movs	r3, #0
 8006458:	9300      	str	r3, [sp, #0]
 800645a:	4613      	mov	r3, r2
 800645c:	693a      	ldr	r2, [r7, #16]
 800645e:	2109      	movs	r1, #9
 8006460:	6878      	ldr	r0, [r7, #4]
 8006462:	f002 f9cb 	bl	80087fc <xTimerGenericCommand>
 8006466:	4603      	mov	r3, r0
 8006468:	2b01      	cmp	r3, #1
 800646a:	d002      	beq.n	8006472 <osTimerStart+0x4a>
    {
      result = osErrorOS;
 800646c:	23ff      	movs	r3, #255	; 0xff
 800646e:	617b      	str	r3, [r7, #20]
 8006470:	e018      	b.n	80064a4 <osTimerStart+0x7c>
    }
    else
    {
      portEND_SWITCHING_ISR(taskWoken);     
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	2b00      	cmp	r3, #0
 8006476:	d015      	beq.n	80064a4 <osTimerStart+0x7c>
 8006478:	4b0d      	ldr	r3, [pc, #52]	; (80064b0 <osTimerStart+0x88>)
 800647a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800647e:	601a      	str	r2, [r3, #0]
 8006480:	f3bf 8f4f 	dsb	sy
 8006484:	f3bf 8f6f 	isb	sy
 8006488:	e00c      	b.n	80064a4 <osTimerStart+0x7c>
    }
  }
  else 
  {
    if (xTimerChangePeriod(timer_id, ticks, 0) != pdPASS)
 800648a:	2300      	movs	r3, #0
 800648c:	9300      	str	r3, [sp, #0]
 800648e:	2300      	movs	r3, #0
 8006490:	693a      	ldr	r2, [r7, #16]
 8006492:	2104      	movs	r1, #4
 8006494:	6878      	ldr	r0, [r7, #4]
 8006496:	f002 f9b1 	bl	80087fc <xTimerGenericCommand>
 800649a:	4603      	mov	r3, r0
 800649c:	2b01      	cmp	r3, #1
 800649e:	d001      	beq.n	80064a4 <osTimerStart+0x7c>
      result = osErrorOS;
 80064a0:	23ff      	movs	r3, #255	; 0xff
 80064a2:	617b      	str	r3, [r7, #20]
  }

#else 
  result = osErrorOS;
#endif
  return result;
 80064a4:	697b      	ldr	r3, [r7, #20]
}
 80064a6:	4618      	mov	r0, r3
 80064a8:	3718      	adds	r7, #24
 80064aa:	46bd      	mov	sp, r7
 80064ac:	bd80      	pop	{r7, pc}
 80064ae:	bf00      	nop
 80064b0:	e000ed04 	.word	0xe000ed04

080064b4 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 80064b4:	b580      	push	{r7, lr}
 80064b6:	b086      	sub	sp, #24
 80064b8:	af02      	add	r7, sp, #8
 80064ba:	6078      	str	r0, [r7, #4]
 80064bc:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	685b      	ldr	r3, [r3, #4]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d010      	beq.n	80064e8 <osSemaphoreCreate+0x34>
    if (count == 1) {
 80064c6:	683b      	ldr	r3, [r7, #0]
 80064c8:	2b01      	cmp	r3, #1
 80064ca:	d10b      	bne.n	80064e4 <osSemaphoreCreate+0x30>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	685a      	ldr	r2, [r3, #4]
 80064d0:	2303      	movs	r3, #3
 80064d2:	9300      	str	r3, [sp, #0]
 80064d4:	4613      	mov	r3, r2
 80064d6:	2200      	movs	r2, #0
 80064d8:	2100      	movs	r1, #0
 80064da:	2001      	movs	r0, #1
 80064dc:	f000 f9ba 	bl	8006854 <xQueueGenericCreateStatic>
 80064e0:	4603      	mov	r3, r0
 80064e2:	e016      	b.n	8006512 <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 80064e4:	2300      	movs	r3, #0
 80064e6:	e014      	b.n	8006512 <osSemaphoreCreate+0x5e>
#endif
    }
  }
  else {
    if (count == 1) {
 80064e8:	683b      	ldr	r3, [r7, #0]
 80064ea:	2b01      	cmp	r3, #1
 80064ec:	d110      	bne.n	8006510 <osSemaphoreCreate+0x5c>
      vSemaphoreCreateBinary(sema);
 80064ee:	2203      	movs	r2, #3
 80064f0:	2100      	movs	r1, #0
 80064f2:	2001      	movs	r0, #1
 80064f4:	f000 fa20 	bl	8006938 <xQueueGenericCreate>
 80064f8:	60f8      	str	r0, [r7, #12]
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d005      	beq.n	800650c <osSemaphoreCreate+0x58>
 8006500:	2300      	movs	r3, #0
 8006502:	2200      	movs	r2, #0
 8006504:	2100      	movs	r1, #0
 8006506:	68f8      	ldr	r0, [r7, #12]
 8006508:	f000 fa72 	bl	80069f0 <xQueueGenericSend>
      return sema;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	e000      	b.n	8006512 <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8006510:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 8006512:	4618      	mov	r0, r3
 8006514:	3710      	adds	r7, #16
 8006516:	46bd      	mov	sp, r7
 8006518:	bd80      	pop	{r7, pc}
	...

0800651c <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 800651c:	b580      	push	{r7, lr}
 800651e:	b084      	sub	sp, #16
 8006520:	af00      	add	r7, sp, #0
 8006522:	6078      	str	r0, [r7, #4]
 8006524:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8006526:	2300      	movs	r3, #0
 8006528:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d101      	bne.n	8006534 <osSemaphoreWait+0x18>
    return osErrorParameter;
 8006530:	2380      	movs	r3, #128	; 0x80
 8006532:	e03a      	b.n	80065aa <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8006534:	2300      	movs	r3, #0
 8006536:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8006538:	683b      	ldr	r3, [r7, #0]
 800653a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800653e:	d103      	bne.n	8006548 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8006540:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006544:	60fb      	str	r3, [r7, #12]
 8006546:	e009      	b.n	800655c <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8006548:	683b      	ldr	r3, [r7, #0]
 800654a:	2b00      	cmp	r3, #0
 800654c:	d006      	beq.n	800655c <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800654e:	683b      	ldr	r3, [r7, #0]
 8006550:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	2b00      	cmp	r3, #0
 8006556:	d101      	bne.n	800655c <osSemaphoreWait+0x40>
      ticks = 1;
 8006558:	2301      	movs	r3, #1
 800655a:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800655c:	f7ff feb7 	bl	80062ce <inHandlerMode>
 8006560:	4603      	mov	r3, r0
 8006562:	2b00      	cmp	r3, #0
 8006564:	d017      	beq.n	8006596 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8006566:	f107 0308 	add.w	r3, r7, #8
 800656a:	461a      	mov	r2, r3
 800656c:	2100      	movs	r1, #0
 800656e:	6878      	ldr	r0, [r7, #4]
 8006570:	f000 fe3a 	bl	80071e8 <xQueueReceiveFromISR>
 8006574:	4603      	mov	r3, r0
 8006576:	2b01      	cmp	r3, #1
 8006578:	d001      	beq.n	800657e <osSemaphoreWait+0x62>
      return osErrorOS;
 800657a:	23ff      	movs	r3, #255	; 0xff
 800657c:	e015      	b.n	80065aa <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800657e:	68bb      	ldr	r3, [r7, #8]
 8006580:	2b00      	cmp	r3, #0
 8006582:	d011      	beq.n	80065a8 <osSemaphoreWait+0x8c>
 8006584:	4b0b      	ldr	r3, [pc, #44]	; (80065b4 <osSemaphoreWait+0x98>)
 8006586:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800658a:	601a      	str	r2, [r3, #0]
 800658c:	f3bf 8f4f 	dsb	sy
 8006590:	f3bf 8f6f 	isb	sy
 8006594:	e008      	b.n	80065a8 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8006596:	68f9      	ldr	r1, [r7, #12]
 8006598:	6878      	ldr	r0, [r7, #4]
 800659a:	f000 fd1d 	bl	8006fd8 <xQueueSemaphoreTake>
 800659e:	4603      	mov	r3, r0
 80065a0:	2b01      	cmp	r3, #1
 80065a2:	d001      	beq.n	80065a8 <osSemaphoreWait+0x8c>
    return osErrorOS;
 80065a4:	23ff      	movs	r3, #255	; 0xff
 80065a6:	e000      	b.n	80065aa <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 80065a8:	2300      	movs	r3, #0
}
 80065aa:	4618      	mov	r0, r3
 80065ac:	3710      	adds	r7, #16
 80065ae:	46bd      	mov	sp, r7
 80065b0:	bd80      	pop	{r7, pc}
 80065b2:	bf00      	nop
 80065b4:	e000ed04 	.word	0xe000ed04

080065b8 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b084      	sub	sp, #16
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 80065c0:	2300      	movs	r3, #0
 80065c2:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 80065c4:	2300      	movs	r3, #0
 80065c6:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 80065c8:	f7ff fe81 	bl	80062ce <inHandlerMode>
 80065cc:	4603      	mov	r3, r0
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d016      	beq.n	8006600 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 80065d2:	f107 0308 	add.w	r3, r7, #8
 80065d6:	4619      	mov	r1, r3
 80065d8:	6878      	ldr	r0, [r7, #4]
 80065da:	f000 fb97 	bl	8006d0c <xQueueGiveFromISR>
 80065de:	4603      	mov	r3, r0
 80065e0:	2b01      	cmp	r3, #1
 80065e2:	d001      	beq.n	80065e8 <osSemaphoreRelease+0x30>
      return osErrorOS;
 80065e4:	23ff      	movs	r3, #255	; 0xff
 80065e6:	e017      	b.n	8006618 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80065e8:	68bb      	ldr	r3, [r7, #8]
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d013      	beq.n	8006616 <osSemaphoreRelease+0x5e>
 80065ee:	4b0c      	ldr	r3, [pc, #48]	; (8006620 <osSemaphoreRelease+0x68>)
 80065f0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80065f4:	601a      	str	r2, [r3, #0]
 80065f6:	f3bf 8f4f 	dsb	sy
 80065fa:	f3bf 8f6f 	isb	sy
 80065fe:	e00a      	b.n	8006616 <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8006600:	2300      	movs	r3, #0
 8006602:	2200      	movs	r2, #0
 8006604:	2100      	movs	r1, #0
 8006606:	6878      	ldr	r0, [r7, #4]
 8006608:	f000 f9f2 	bl	80069f0 <xQueueGenericSend>
 800660c:	4603      	mov	r3, r0
 800660e:	2b01      	cmp	r3, #1
 8006610:	d001      	beq.n	8006616 <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 8006612:	23ff      	movs	r3, #255	; 0xff
 8006614:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 8006616:	68fb      	ldr	r3, [r7, #12]
}
 8006618:	4618      	mov	r0, r3
 800661a:	3710      	adds	r7, #16
 800661c:	46bd      	mov	sp, r7
 800661e:	bd80      	pop	{r7, pc}
 8006620:	e000ed04 	.word	0xe000ed04

08006624 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006624:	b480      	push	{r7}
 8006626:	b083      	sub	sp, #12
 8006628:	af00      	add	r7, sp, #0
 800662a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	f103 0208 	add.w	r2, r3, #8
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800663c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	f103 0208 	add.w	r2, r3, #8
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	f103 0208 	add.w	r2, r3, #8
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	2200      	movs	r2, #0
 8006656:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006658:	bf00      	nop
 800665a:	370c      	adds	r7, #12
 800665c:	46bd      	mov	sp, r7
 800665e:	bc80      	pop	{r7}
 8006660:	4770      	bx	lr

08006662 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006662:	b480      	push	{r7}
 8006664:	b083      	sub	sp, #12
 8006666:	af00      	add	r7, sp, #0
 8006668:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	2200      	movs	r2, #0
 800666e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006670:	bf00      	nop
 8006672:	370c      	adds	r7, #12
 8006674:	46bd      	mov	sp, r7
 8006676:	bc80      	pop	{r7}
 8006678:	4770      	bx	lr

0800667a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800667a:	b480      	push	{r7}
 800667c:	b085      	sub	sp, #20
 800667e:	af00      	add	r7, sp, #0
 8006680:	6078      	str	r0, [r7, #4]
 8006682:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	685b      	ldr	r3, [r3, #4]
 8006688:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800668a:	683b      	ldr	r3, [r7, #0]
 800668c:	68fa      	ldr	r2, [r7, #12]
 800668e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	689a      	ldr	r2, [r3, #8]
 8006694:	683b      	ldr	r3, [r7, #0]
 8006696:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	689b      	ldr	r3, [r3, #8]
 800669c:	683a      	ldr	r2, [r7, #0]
 800669e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	683a      	ldr	r2, [r7, #0]
 80066a4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80066a6:	683b      	ldr	r3, [r7, #0]
 80066a8:	687a      	ldr	r2, [r7, #4]
 80066aa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	1c5a      	adds	r2, r3, #1
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	601a      	str	r2, [r3, #0]
}
 80066b6:	bf00      	nop
 80066b8:	3714      	adds	r7, #20
 80066ba:	46bd      	mov	sp, r7
 80066bc:	bc80      	pop	{r7}
 80066be:	4770      	bx	lr

080066c0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80066c0:	b480      	push	{r7}
 80066c2:	b085      	sub	sp, #20
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
 80066c8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80066ca:	683b      	ldr	r3, [r7, #0]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80066d0:	68bb      	ldr	r3, [r7, #8]
 80066d2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80066d6:	d103      	bne.n	80066e0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	691b      	ldr	r3, [r3, #16]
 80066dc:	60fb      	str	r3, [r7, #12]
 80066de:	e00c      	b.n	80066fa <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	3308      	adds	r3, #8
 80066e4:	60fb      	str	r3, [r7, #12]
 80066e6:	e002      	b.n	80066ee <vListInsert+0x2e>
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	685b      	ldr	r3, [r3, #4]
 80066ec:	60fb      	str	r3, [r7, #12]
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	685b      	ldr	r3, [r3, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	68ba      	ldr	r2, [r7, #8]
 80066f6:	429a      	cmp	r2, r3
 80066f8:	d2f6      	bcs.n	80066e8 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	685a      	ldr	r2, [r3, #4]
 80066fe:	683b      	ldr	r3, [r7, #0]
 8006700:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006702:	683b      	ldr	r3, [r7, #0]
 8006704:	685b      	ldr	r3, [r3, #4]
 8006706:	683a      	ldr	r2, [r7, #0]
 8006708:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800670a:	683b      	ldr	r3, [r7, #0]
 800670c:	68fa      	ldr	r2, [r7, #12]
 800670e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	683a      	ldr	r2, [r7, #0]
 8006714:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8006716:	683b      	ldr	r3, [r7, #0]
 8006718:	687a      	ldr	r2, [r7, #4]
 800671a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	1c5a      	adds	r2, r3, #1
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	601a      	str	r2, [r3, #0]
}
 8006726:	bf00      	nop
 8006728:	3714      	adds	r7, #20
 800672a:	46bd      	mov	sp, r7
 800672c:	bc80      	pop	{r7}
 800672e:	4770      	bx	lr

08006730 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006730:	b480      	push	{r7}
 8006732:	b085      	sub	sp, #20
 8006734:	af00      	add	r7, sp, #0
 8006736:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	691b      	ldr	r3, [r3, #16]
 800673c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	685b      	ldr	r3, [r3, #4]
 8006742:	687a      	ldr	r2, [r7, #4]
 8006744:	6892      	ldr	r2, [r2, #8]
 8006746:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	689b      	ldr	r3, [r3, #8]
 800674c:	687a      	ldr	r2, [r7, #4]
 800674e:	6852      	ldr	r2, [r2, #4]
 8006750:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	685b      	ldr	r3, [r3, #4]
 8006756:	687a      	ldr	r2, [r7, #4]
 8006758:	429a      	cmp	r2, r3
 800675a:	d103      	bne.n	8006764 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	689a      	ldr	r2, [r3, #8]
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2200      	movs	r2, #0
 8006768:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	1e5a      	subs	r2, r3, #1
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	681b      	ldr	r3, [r3, #0]
}
 8006778:	4618      	mov	r0, r3
 800677a:	3714      	adds	r7, #20
 800677c:	46bd      	mov	sp, r7
 800677e:	bc80      	pop	{r7}
 8006780:	4770      	bx	lr
	...

08006784 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006784:	b580      	push	{r7, lr}
 8006786:	b084      	sub	sp, #16
 8006788:	af00      	add	r7, sp, #0
 800678a:	6078      	str	r0, [r7, #4]
 800678c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	2b00      	cmp	r3, #0
 8006796:	d109      	bne.n	80067ac <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006798:	f04f 0350 	mov.w	r3, #80	; 0x50
 800679c:	f383 8811 	msr	BASEPRI, r3
 80067a0:	f3bf 8f6f 	isb	sy
 80067a4:	f3bf 8f4f 	dsb	sy
 80067a8:	60bb      	str	r3, [r7, #8]
 80067aa:	e7fe      	b.n	80067aa <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 80067ac:	f002 fbbc 	bl	8008f28 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681a      	ldr	r2, [r3, #0]
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067b8:	68f9      	ldr	r1, [r7, #12]
 80067ba:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80067bc:	fb01 f303 	mul.w	r3, r1, r3
 80067c0:	441a      	add	r2, r3
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	2200      	movs	r2, #0
 80067ca:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	681a      	ldr	r2, [r3, #0]
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	681a      	ldr	r2, [r3, #0]
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067dc:	3b01      	subs	r3, #1
 80067de:	68f9      	ldr	r1, [r7, #12]
 80067e0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80067e2:	fb01 f303 	mul.w	r3, r1, r3
 80067e6:	441a      	add	r2, r3
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	22ff      	movs	r2, #255	; 0xff
 80067f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	22ff      	movs	r2, #255	; 0xff
 80067f8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80067fc:	683b      	ldr	r3, [r7, #0]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d114      	bne.n	800682c <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	691b      	ldr	r3, [r3, #16]
 8006806:	2b00      	cmp	r3, #0
 8006808:	d01a      	beq.n	8006840 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	3310      	adds	r3, #16
 800680e:	4618      	mov	r0, r3
 8006810:	f001 fb24 	bl	8007e5c <xTaskRemoveFromEventList>
 8006814:	4603      	mov	r3, r0
 8006816:	2b00      	cmp	r3, #0
 8006818:	d012      	beq.n	8006840 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800681a:	4b0d      	ldr	r3, [pc, #52]	; (8006850 <xQueueGenericReset+0xcc>)
 800681c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006820:	601a      	str	r2, [r3, #0]
 8006822:	f3bf 8f4f 	dsb	sy
 8006826:	f3bf 8f6f 	isb	sy
 800682a:	e009      	b.n	8006840 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	3310      	adds	r3, #16
 8006830:	4618      	mov	r0, r3
 8006832:	f7ff fef7 	bl	8006624 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	3324      	adds	r3, #36	; 0x24
 800683a:	4618      	mov	r0, r3
 800683c:	f7ff fef2 	bl	8006624 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006840:	f002 fba0 	bl	8008f84 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006844:	2301      	movs	r3, #1
}
 8006846:	4618      	mov	r0, r3
 8006848:	3710      	adds	r7, #16
 800684a:	46bd      	mov	sp, r7
 800684c:	bd80      	pop	{r7, pc}
 800684e:	bf00      	nop
 8006850:	e000ed04 	.word	0xe000ed04

08006854 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006854:	b580      	push	{r7, lr}
 8006856:	b08e      	sub	sp, #56	; 0x38
 8006858:	af02      	add	r7, sp, #8
 800685a:	60f8      	str	r0, [r7, #12]
 800685c:	60b9      	str	r1, [r7, #8]
 800685e:	607a      	str	r2, [r7, #4]
 8006860:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	2b00      	cmp	r3, #0
 8006866:	d109      	bne.n	800687c <xQueueGenericCreateStatic+0x28>
 8006868:	f04f 0350 	mov.w	r3, #80	; 0x50
 800686c:	f383 8811 	msr	BASEPRI, r3
 8006870:	f3bf 8f6f 	isb	sy
 8006874:	f3bf 8f4f 	dsb	sy
 8006878:	62bb      	str	r3, [r7, #40]	; 0x28
 800687a:	e7fe      	b.n	800687a <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800687c:	683b      	ldr	r3, [r7, #0]
 800687e:	2b00      	cmp	r3, #0
 8006880:	d109      	bne.n	8006896 <xQueueGenericCreateStatic+0x42>
 8006882:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006886:	f383 8811 	msr	BASEPRI, r3
 800688a:	f3bf 8f6f 	isb	sy
 800688e:	f3bf 8f4f 	dsb	sy
 8006892:	627b      	str	r3, [r7, #36]	; 0x24
 8006894:	e7fe      	b.n	8006894 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	2b00      	cmp	r3, #0
 800689a:	d002      	beq.n	80068a2 <xQueueGenericCreateStatic+0x4e>
 800689c:	68bb      	ldr	r3, [r7, #8]
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d001      	beq.n	80068a6 <xQueueGenericCreateStatic+0x52>
 80068a2:	2301      	movs	r3, #1
 80068a4:	e000      	b.n	80068a8 <xQueueGenericCreateStatic+0x54>
 80068a6:	2300      	movs	r3, #0
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d109      	bne.n	80068c0 <xQueueGenericCreateStatic+0x6c>
 80068ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068b0:	f383 8811 	msr	BASEPRI, r3
 80068b4:	f3bf 8f6f 	isb	sy
 80068b8:	f3bf 8f4f 	dsb	sy
 80068bc:	623b      	str	r3, [r7, #32]
 80068be:	e7fe      	b.n	80068be <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d102      	bne.n	80068cc <xQueueGenericCreateStatic+0x78>
 80068c6:	68bb      	ldr	r3, [r7, #8]
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d101      	bne.n	80068d0 <xQueueGenericCreateStatic+0x7c>
 80068cc:	2301      	movs	r3, #1
 80068ce:	e000      	b.n	80068d2 <xQueueGenericCreateStatic+0x7e>
 80068d0:	2300      	movs	r3, #0
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d109      	bne.n	80068ea <xQueueGenericCreateStatic+0x96>
 80068d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068da:	f383 8811 	msr	BASEPRI, r3
 80068de:	f3bf 8f6f 	isb	sy
 80068e2:	f3bf 8f4f 	dsb	sy
 80068e6:	61fb      	str	r3, [r7, #28]
 80068e8:	e7fe      	b.n	80068e8 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80068ea:	2348      	movs	r3, #72	; 0x48
 80068ec:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80068ee:	697b      	ldr	r3, [r7, #20]
 80068f0:	2b48      	cmp	r3, #72	; 0x48
 80068f2:	d009      	beq.n	8006908 <xQueueGenericCreateStatic+0xb4>
 80068f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068f8:	f383 8811 	msr	BASEPRI, r3
 80068fc:	f3bf 8f6f 	isb	sy
 8006900:	f3bf 8f4f 	dsb	sy
 8006904:	61bb      	str	r3, [r7, #24]
 8006906:	e7fe      	b.n	8006906 <xQueueGenericCreateStatic+0xb2>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006908:	683b      	ldr	r3, [r7, #0]
 800690a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800690c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800690e:	2b00      	cmp	r3, #0
 8006910:	d00d      	beq.n	800692e <xQueueGenericCreateStatic+0xda>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006912:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006914:	2201      	movs	r2, #1
 8006916:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800691a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800691e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006920:	9300      	str	r3, [sp, #0]
 8006922:	4613      	mov	r3, r2
 8006924:	687a      	ldr	r2, [r7, #4]
 8006926:	68b9      	ldr	r1, [r7, #8]
 8006928:	68f8      	ldr	r0, [r7, #12]
 800692a:	f000 f842 	bl	80069b2 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800692e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8006930:	4618      	mov	r0, r3
 8006932:	3730      	adds	r7, #48	; 0x30
 8006934:	46bd      	mov	sp, r7
 8006936:	bd80      	pop	{r7, pc}

08006938 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006938:	b580      	push	{r7, lr}
 800693a:	b08a      	sub	sp, #40	; 0x28
 800693c:	af02      	add	r7, sp, #8
 800693e:	60f8      	str	r0, [r7, #12]
 8006940:	60b9      	str	r1, [r7, #8]
 8006942:	4613      	mov	r3, r2
 8006944:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	2b00      	cmp	r3, #0
 800694a:	d109      	bne.n	8006960 <xQueueGenericCreate+0x28>
 800694c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006950:	f383 8811 	msr	BASEPRI, r3
 8006954:	f3bf 8f6f 	isb	sy
 8006958:	f3bf 8f4f 	dsb	sy
 800695c:	613b      	str	r3, [r7, #16]
 800695e:	e7fe      	b.n	800695e <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8006960:	68bb      	ldr	r3, [r7, #8]
 8006962:	2b00      	cmp	r3, #0
 8006964:	d102      	bne.n	800696c <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8006966:	2300      	movs	r3, #0
 8006968:	61fb      	str	r3, [r7, #28]
 800696a:	e004      	b.n	8006976 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	68ba      	ldr	r2, [r7, #8]
 8006970:	fb02 f303 	mul.w	r3, r2, r3
 8006974:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8006976:	69fb      	ldr	r3, [r7, #28]
 8006978:	3348      	adds	r3, #72	; 0x48
 800697a:	4618      	mov	r0, r3
 800697c:	f002 fbca 	bl	8009114 <pvPortMalloc>
 8006980:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006982:	69bb      	ldr	r3, [r7, #24]
 8006984:	2b00      	cmp	r3, #0
 8006986:	d00f      	beq.n	80069a8 <xQueueGenericCreate+0x70>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8006988:	69bb      	ldr	r3, [r7, #24]
 800698a:	3348      	adds	r3, #72	; 0x48
 800698c:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800698e:	69bb      	ldr	r3, [r7, #24]
 8006990:	2200      	movs	r2, #0
 8006992:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006996:	79fa      	ldrb	r2, [r7, #7]
 8006998:	69bb      	ldr	r3, [r7, #24]
 800699a:	9300      	str	r3, [sp, #0]
 800699c:	4613      	mov	r3, r2
 800699e:	697a      	ldr	r2, [r7, #20]
 80069a0:	68b9      	ldr	r1, [r7, #8]
 80069a2:	68f8      	ldr	r0, [r7, #12]
 80069a4:	f000 f805 	bl	80069b2 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80069a8:	69bb      	ldr	r3, [r7, #24]
	}
 80069aa:	4618      	mov	r0, r3
 80069ac:	3720      	adds	r7, #32
 80069ae:	46bd      	mov	sp, r7
 80069b0:	bd80      	pop	{r7, pc}

080069b2 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80069b2:	b580      	push	{r7, lr}
 80069b4:	b084      	sub	sp, #16
 80069b6:	af00      	add	r7, sp, #0
 80069b8:	60f8      	str	r0, [r7, #12]
 80069ba:	60b9      	str	r1, [r7, #8]
 80069bc:	607a      	str	r2, [r7, #4]
 80069be:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80069c0:	68bb      	ldr	r3, [r7, #8]
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d103      	bne.n	80069ce <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80069c6:	69bb      	ldr	r3, [r7, #24]
 80069c8:	69ba      	ldr	r2, [r7, #24]
 80069ca:	601a      	str	r2, [r3, #0]
 80069cc:	e002      	b.n	80069d4 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80069ce:	69bb      	ldr	r3, [r7, #24]
 80069d0:	687a      	ldr	r2, [r7, #4]
 80069d2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80069d4:	69bb      	ldr	r3, [r7, #24]
 80069d6:	68fa      	ldr	r2, [r7, #12]
 80069d8:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80069da:	69bb      	ldr	r3, [r7, #24]
 80069dc:	68ba      	ldr	r2, [r7, #8]
 80069de:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80069e0:	2101      	movs	r1, #1
 80069e2:	69b8      	ldr	r0, [r7, #24]
 80069e4:	f7ff fece 	bl	8006784 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80069e8:	bf00      	nop
 80069ea:	3710      	adds	r7, #16
 80069ec:	46bd      	mov	sp, r7
 80069ee:	bd80      	pop	{r7, pc}

080069f0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80069f0:	b580      	push	{r7, lr}
 80069f2:	b08e      	sub	sp, #56	; 0x38
 80069f4:	af00      	add	r7, sp, #0
 80069f6:	60f8      	str	r0, [r7, #12]
 80069f8:	60b9      	str	r1, [r7, #8]
 80069fa:	607a      	str	r2, [r7, #4]
 80069fc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80069fe:	2300      	movs	r3, #0
 8006a00:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006a06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d109      	bne.n	8006a20 <xQueueGenericSend+0x30>
 8006a0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a10:	f383 8811 	msr	BASEPRI, r3
 8006a14:	f3bf 8f6f 	isb	sy
 8006a18:	f3bf 8f4f 	dsb	sy
 8006a1c:	62bb      	str	r3, [r7, #40]	; 0x28
 8006a1e:	e7fe      	b.n	8006a1e <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006a20:	68bb      	ldr	r3, [r7, #8]
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d103      	bne.n	8006a2e <xQueueGenericSend+0x3e>
 8006a26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d101      	bne.n	8006a32 <xQueueGenericSend+0x42>
 8006a2e:	2301      	movs	r3, #1
 8006a30:	e000      	b.n	8006a34 <xQueueGenericSend+0x44>
 8006a32:	2300      	movs	r3, #0
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d109      	bne.n	8006a4c <xQueueGenericSend+0x5c>
 8006a38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a3c:	f383 8811 	msr	BASEPRI, r3
 8006a40:	f3bf 8f6f 	isb	sy
 8006a44:	f3bf 8f4f 	dsb	sy
 8006a48:	627b      	str	r3, [r7, #36]	; 0x24
 8006a4a:	e7fe      	b.n	8006a4a <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	2b02      	cmp	r3, #2
 8006a50:	d103      	bne.n	8006a5a <xQueueGenericSend+0x6a>
 8006a52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a56:	2b01      	cmp	r3, #1
 8006a58:	d101      	bne.n	8006a5e <xQueueGenericSend+0x6e>
 8006a5a:	2301      	movs	r3, #1
 8006a5c:	e000      	b.n	8006a60 <xQueueGenericSend+0x70>
 8006a5e:	2300      	movs	r3, #0
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d109      	bne.n	8006a78 <xQueueGenericSend+0x88>
 8006a64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a68:	f383 8811 	msr	BASEPRI, r3
 8006a6c:	f3bf 8f6f 	isb	sy
 8006a70:	f3bf 8f4f 	dsb	sy
 8006a74:	623b      	str	r3, [r7, #32]
 8006a76:	e7fe      	b.n	8006a76 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006a78:	f001 fbaa 	bl	80081d0 <xTaskGetSchedulerState>
 8006a7c:	4603      	mov	r3, r0
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d102      	bne.n	8006a88 <xQueueGenericSend+0x98>
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d101      	bne.n	8006a8c <xQueueGenericSend+0x9c>
 8006a88:	2301      	movs	r3, #1
 8006a8a:	e000      	b.n	8006a8e <xQueueGenericSend+0x9e>
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d109      	bne.n	8006aa6 <xQueueGenericSend+0xb6>
 8006a92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a96:	f383 8811 	msr	BASEPRI, r3
 8006a9a:	f3bf 8f6f 	isb	sy
 8006a9e:	f3bf 8f4f 	dsb	sy
 8006aa2:	61fb      	str	r3, [r7, #28]
 8006aa4:	e7fe      	b.n	8006aa4 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006aa6:	f002 fa3f 	bl	8008f28 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006aaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006aae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ab0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ab2:	429a      	cmp	r2, r3
 8006ab4:	d302      	bcc.n	8006abc <xQueueGenericSend+0xcc>
 8006ab6:	683b      	ldr	r3, [r7, #0]
 8006ab8:	2b02      	cmp	r3, #2
 8006aba:	d129      	bne.n	8006b10 <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006abc:	683a      	ldr	r2, [r7, #0]
 8006abe:	68b9      	ldr	r1, [r7, #8]
 8006ac0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006ac2:	f000 fc25 	bl	8007310 <prvCopyDataToQueue>
 8006ac6:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006ac8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d010      	beq.n	8006af2 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006ad0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ad2:	3324      	adds	r3, #36	; 0x24
 8006ad4:	4618      	mov	r0, r3
 8006ad6:	f001 f9c1 	bl	8007e5c <xTaskRemoveFromEventList>
 8006ada:	4603      	mov	r3, r0
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d013      	beq.n	8006b08 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006ae0:	4b3f      	ldr	r3, [pc, #252]	; (8006be0 <xQueueGenericSend+0x1f0>)
 8006ae2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006ae6:	601a      	str	r2, [r3, #0]
 8006ae8:	f3bf 8f4f 	dsb	sy
 8006aec:	f3bf 8f6f 	isb	sy
 8006af0:	e00a      	b.n	8006b08 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006af2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d007      	beq.n	8006b08 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006af8:	4b39      	ldr	r3, [pc, #228]	; (8006be0 <xQueueGenericSend+0x1f0>)
 8006afa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006afe:	601a      	str	r2, [r3, #0]
 8006b00:	f3bf 8f4f 	dsb	sy
 8006b04:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006b08:	f002 fa3c 	bl	8008f84 <vPortExitCritical>
				return pdPASS;
 8006b0c:	2301      	movs	r3, #1
 8006b0e:	e063      	b.n	8006bd8 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d103      	bne.n	8006b1e <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006b16:	f002 fa35 	bl	8008f84 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006b1a:	2300      	movs	r3, #0
 8006b1c:	e05c      	b.n	8006bd8 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006b1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d106      	bne.n	8006b32 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006b24:	f107 0314 	add.w	r3, r7, #20
 8006b28:	4618      	mov	r0, r3
 8006b2a:	f001 f9f9 	bl	8007f20 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006b2e:	2301      	movs	r3, #1
 8006b30:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006b32:	f002 fa27 	bl	8008f84 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006b36:	f000 ff75 	bl	8007a24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006b3a:	f002 f9f5 	bl	8008f28 <vPortEnterCritical>
 8006b3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b40:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006b44:	b25b      	sxtb	r3, r3
 8006b46:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006b4a:	d103      	bne.n	8006b54 <xQueueGenericSend+0x164>
 8006b4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b4e:	2200      	movs	r2, #0
 8006b50:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006b54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b56:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006b5a:	b25b      	sxtb	r3, r3
 8006b5c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006b60:	d103      	bne.n	8006b6a <xQueueGenericSend+0x17a>
 8006b62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b64:	2200      	movs	r2, #0
 8006b66:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006b6a:	f002 fa0b 	bl	8008f84 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006b6e:	1d3a      	adds	r2, r7, #4
 8006b70:	f107 0314 	add.w	r3, r7, #20
 8006b74:	4611      	mov	r1, r2
 8006b76:	4618      	mov	r0, r3
 8006b78:	f001 f9e8 	bl	8007f4c <xTaskCheckForTimeOut>
 8006b7c:	4603      	mov	r3, r0
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d124      	bne.n	8006bcc <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006b82:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006b84:	f000 fcbc 	bl	8007500 <prvIsQueueFull>
 8006b88:	4603      	mov	r3, r0
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d018      	beq.n	8006bc0 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006b8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b90:	3310      	adds	r3, #16
 8006b92:	687a      	ldr	r2, [r7, #4]
 8006b94:	4611      	mov	r1, r2
 8006b96:	4618      	mov	r0, r3
 8006b98:	f001 f912 	bl	8007dc0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006b9c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006b9e:	f000 fc47 	bl	8007430 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006ba2:	f000 ff4d 	bl	8007a40 <xTaskResumeAll>
 8006ba6:	4603      	mov	r3, r0
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	f47f af7c 	bne.w	8006aa6 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8006bae:	4b0c      	ldr	r3, [pc, #48]	; (8006be0 <xQueueGenericSend+0x1f0>)
 8006bb0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006bb4:	601a      	str	r2, [r3, #0]
 8006bb6:	f3bf 8f4f 	dsb	sy
 8006bba:	f3bf 8f6f 	isb	sy
 8006bbe:	e772      	b.n	8006aa6 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006bc0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006bc2:	f000 fc35 	bl	8007430 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006bc6:	f000 ff3b 	bl	8007a40 <xTaskResumeAll>
 8006bca:	e76c      	b.n	8006aa6 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006bcc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006bce:	f000 fc2f 	bl	8007430 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006bd2:	f000 ff35 	bl	8007a40 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006bd6:	2300      	movs	r3, #0
		}
	}
}
 8006bd8:	4618      	mov	r0, r3
 8006bda:	3738      	adds	r7, #56	; 0x38
 8006bdc:	46bd      	mov	sp, r7
 8006bde:	bd80      	pop	{r7, pc}
 8006be0:	e000ed04 	.word	0xe000ed04

08006be4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006be4:	b580      	push	{r7, lr}
 8006be6:	b08e      	sub	sp, #56	; 0x38
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	60f8      	str	r0, [r7, #12]
 8006bec:	60b9      	str	r1, [r7, #8]
 8006bee:	607a      	str	r2, [r7, #4]
 8006bf0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006bf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d109      	bne.n	8006c10 <xQueueGenericSendFromISR+0x2c>
 8006bfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c00:	f383 8811 	msr	BASEPRI, r3
 8006c04:	f3bf 8f6f 	isb	sy
 8006c08:	f3bf 8f4f 	dsb	sy
 8006c0c:	627b      	str	r3, [r7, #36]	; 0x24
 8006c0e:	e7fe      	b.n	8006c0e <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006c10:	68bb      	ldr	r3, [r7, #8]
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d103      	bne.n	8006c1e <xQueueGenericSendFromISR+0x3a>
 8006c16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d101      	bne.n	8006c22 <xQueueGenericSendFromISR+0x3e>
 8006c1e:	2301      	movs	r3, #1
 8006c20:	e000      	b.n	8006c24 <xQueueGenericSendFromISR+0x40>
 8006c22:	2300      	movs	r3, #0
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d109      	bne.n	8006c3c <xQueueGenericSendFromISR+0x58>
 8006c28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c2c:	f383 8811 	msr	BASEPRI, r3
 8006c30:	f3bf 8f6f 	isb	sy
 8006c34:	f3bf 8f4f 	dsb	sy
 8006c38:	623b      	str	r3, [r7, #32]
 8006c3a:	e7fe      	b.n	8006c3a <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006c3c:	683b      	ldr	r3, [r7, #0]
 8006c3e:	2b02      	cmp	r3, #2
 8006c40:	d103      	bne.n	8006c4a <xQueueGenericSendFromISR+0x66>
 8006c42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c46:	2b01      	cmp	r3, #1
 8006c48:	d101      	bne.n	8006c4e <xQueueGenericSendFromISR+0x6a>
 8006c4a:	2301      	movs	r3, #1
 8006c4c:	e000      	b.n	8006c50 <xQueueGenericSendFromISR+0x6c>
 8006c4e:	2300      	movs	r3, #0
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d109      	bne.n	8006c68 <xQueueGenericSendFromISR+0x84>
 8006c54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c58:	f383 8811 	msr	BASEPRI, r3
 8006c5c:	f3bf 8f6f 	isb	sy
 8006c60:	f3bf 8f4f 	dsb	sy
 8006c64:	61fb      	str	r3, [r7, #28]
 8006c66:	e7fe      	b.n	8006c66 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006c68:	f002 fa18 	bl	800909c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006c6c:	f3ef 8211 	mrs	r2, BASEPRI
 8006c70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c74:	f383 8811 	msr	BASEPRI, r3
 8006c78:	f3bf 8f6f 	isb	sy
 8006c7c:	f3bf 8f4f 	dsb	sy
 8006c80:	61ba      	str	r2, [r7, #24]
 8006c82:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006c84:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006c86:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006c88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c8a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006c8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c90:	429a      	cmp	r2, r3
 8006c92:	d302      	bcc.n	8006c9a <xQueueGenericSendFromISR+0xb6>
 8006c94:	683b      	ldr	r3, [r7, #0]
 8006c96:	2b02      	cmp	r3, #2
 8006c98:	d12c      	bne.n	8006cf4 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006c9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c9c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006ca0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006ca4:	683a      	ldr	r2, [r7, #0]
 8006ca6:	68b9      	ldr	r1, [r7, #8]
 8006ca8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006caa:	f000 fb31 	bl	8007310 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006cae:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8006cb2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006cb6:	d112      	bne.n	8006cde <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006cb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d016      	beq.n	8006cee <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006cc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cc2:	3324      	adds	r3, #36	; 0x24
 8006cc4:	4618      	mov	r0, r3
 8006cc6:	f001 f8c9 	bl	8007e5c <xTaskRemoveFromEventList>
 8006cca:	4603      	mov	r3, r0
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d00e      	beq.n	8006cee <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d00b      	beq.n	8006cee <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	2201      	movs	r2, #1
 8006cda:	601a      	str	r2, [r3, #0]
 8006cdc:	e007      	b.n	8006cee <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006cde:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006ce2:	3301      	adds	r3, #1
 8006ce4:	b2db      	uxtb	r3, r3
 8006ce6:	b25a      	sxtb	r2, r3
 8006ce8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006cee:	2301      	movs	r3, #1
 8006cf0:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8006cf2:	e001      	b.n	8006cf8 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006cf4:	2300      	movs	r3, #0
 8006cf6:	637b      	str	r3, [r7, #52]	; 0x34
 8006cf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cfa:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006cfc:	693b      	ldr	r3, [r7, #16]
 8006cfe:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006d02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006d04:	4618      	mov	r0, r3
 8006d06:	3738      	adds	r7, #56	; 0x38
 8006d08:	46bd      	mov	sp, r7
 8006d0a:	bd80      	pop	{r7, pc}

08006d0c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006d0c:	b580      	push	{r7, lr}
 8006d0e:	b08e      	sub	sp, #56	; 0x38
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	6078      	str	r0, [r7, #4]
 8006d14:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8006d1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d109      	bne.n	8006d34 <xQueueGiveFromISR+0x28>
	__asm volatile
 8006d20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d24:	f383 8811 	msr	BASEPRI, r3
 8006d28:	f3bf 8f6f 	isb	sy
 8006d2c:	f3bf 8f4f 	dsb	sy
 8006d30:	623b      	str	r3, [r7, #32]
 8006d32:	e7fe      	b.n	8006d32 <xQueueGiveFromISR+0x26>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006d34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d009      	beq.n	8006d50 <xQueueGiveFromISR+0x44>
 8006d3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d40:	f383 8811 	msr	BASEPRI, r3
 8006d44:	f3bf 8f6f 	isb	sy
 8006d48:	f3bf 8f4f 	dsb	sy
 8006d4c:	61fb      	str	r3, [r7, #28]
 8006d4e:	e7fe      	b.n	8006d4e <xQueueGiveFromISR+0x42>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 8006d50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d103      	bne.n	8006d60 <xQueueGiveFromISR+0x54>
 8006d58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d5a:	685b      	ldr	r3, [r3, #4]
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d101      	bne.n	8006d64 <xQueueGiveFromISR+0x58>
 8006d60:	2301      	movs	r3, #1
 8006d62:	e000      	b.n	8006d66 <xQueueGiveFromISR+0x5a>
 8006d64:	2300      	movs	r3, #0
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d109      	bne.n	8006d7e <xQueueGiveFromISR+0x72>
 8006d6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d6e:	f383 8811 	msr	BASEPRI, r3
 8006d72:	f3bf 8f6f 	isb	sy
 8006d76:	f3bf 8f4f 	dsb	sy
 8006d7a:	61bb      	str	r3, [r7, #24]
 8006d7c:	e7fe      	b.n	8006d7c <xQueueGiveFromISR+0x70>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006d7e:	f002 f98d 	bl	800909c <vPortValidateInterruptPriority>
	__asm volatile
 8006d82:	f3ef 8211 	mrs	r2, BASEPRI
 8006d86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d8a:	f383 8811 	msr	BASEPRI, r3
 8006d8e:	f3bf 8f6f 	isb	sy
 8006d92:	f3bf 8f4f 	dsb	sy
 8006d96:	617a      	str	r2, [r7, #20]
 8006d98:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8006d9a:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006d9c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006d9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006da0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006da2:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8006da4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006da6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006da8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006daa:	429a      	cmp	r2, r3
 8006dac:	d22b      	bcs.n	8006e06 <xQueueGiveFromISR+0xfa>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006dae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006db0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006db4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006db8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006dba:	1c5a      	adds	r2, r3, #1
 8006dbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dbe:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006dc0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006dc4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006dc8:	d112      	bne.n	8006df0 <xQueueGiveFromISR+0xe4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006dca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d016      	beq.n	8006e00 <xQueueGiveFromISR+0xf4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006dd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dd4:	3324      	adds	r3, #36	; 0x24
 8006dd6:	4618      	mov	r0, r3
 8006dd8:	f001 f840 	bl	8007e5c <xTaskRemoveFromEventList>
 8006ddc:	4603      	mov	r3, r0
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d00e      	beq.n	8006e00 <xQueueGiveFromISR+0xf4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006de2:	683b      	ldr	r3, [r7, #0]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d00b      	beq.n	8006e00 <xQueueGiveFromISR+0xf4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006de8:	683b      	ldr	r3, [r7, #0]
 8006dea:	2201      	movs	r2, #1
 8006dec:	601a      	str	r2, [r3, #0]
 8006dee:	e007      	b.n	8006e00 <xQueueGiveFromISR+0xf4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006df0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006df4:	3301      	adds	r3, #1
 8006df6:	b2db      	uxtb	r3, r3
 8006df8:	b25a      	sxtb	r2, r3
 8006dfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dfc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006e00:	2301      	movs	r3, #1
 8006e02:	637b      	str	r3, [r7, #52]	; 0x34
 8006e04:	e001      	b.n	8006e0a <xQueueGiveFromISR+0xfe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006e06:	2300      	movs	r3, #0
 8006e08:	637b      	str	r3, [r7, #52]	; 0x34
 8006e0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e0c:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006e14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006e16:	4618      	mov	r0, r3
 8006e18:	3738      	adds	r7, #56	; 0x38
 8006e1a:	46bd      	mov	sp, r7
 8006e1c:	bd80      	pop	{r7, pc}
	...

08006e20 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006e20:	b580      	push	{r7, lr}
 8006e22:	b08c      	sub	sp, #48	; 0x30
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	60f8      	str	r0, [r7, #12]
 8006e28:	60b9      	str	r1, [r7, #8]
 8006e2a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006e2c:	2300      	movs	r3, #0
 8006e2e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006e34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d109      	bne.n	8006e4e <xQueueReceive+0x2e>
	__asm volatile
 8006e3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e3e:	f383 8811 	msr	BASEPRI, r3
 8006e42:	f3bf 8f6f 	isb	sy
 8006e46:	f3bf 8f4f 	dsb	sy
 8006e4a:	623b      	str	r3, [r7, #32]
 8006e4c:	e7fe      	b.n	8006e4c <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006e4e:	68bb      	ldr	r3, [r7, #8]
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d103      	bne.n	8006e5c <xQueueReceive+0x3c>
 8006e54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d101      	bne.n	8006e60 <xQueueReceive+0x40>
 8006e5c:	2301      	movs	r3, #1
 8006e5e:	e000      	b.n	8006e62 <xQueueReceive+0x42>
 8006e60:	2300      	movs	r3, #0
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d109      	bne.n	8006e7a <xQueueReceive+0x5a>
 8006e66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e6a:	f383 8811 	msr	BASEPRI, r3
 8006e6e:	f3bf 8f6f 	isb	sy
 8006e72:	f3bf 8f4f 	dsb	sy
 8006e76:	61fb      	str	r3, [r7, #28]
 8006e78:	e7fe      	b.n	8006e78 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006e7a:	f001 f9a9 	bl	80081d0 <xTaskGetSchedulerState>
 8006e7e:	4603      	mov	r3, r0
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d102      	bne.n	8006e8a <xQueueReceive+0x6a>
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d101      	bne.n	8006e8e <xQueueReceive+0x6e>
 8006e8a:	2301      	movs	r3, #1
 8006e8c:	e000      	b.n	8006e90 <xQueueReceive+0x70>
 8006e8e:	2300      	movs	r3, #0
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d109      	bne.n	8006ea8 <xQueueReceive+0x88>
 8006e94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e98:	f383 8811 	msr	BASEPRI, r3
 8006e9c:	f3bf 8f6f 	isb	sy
 8006ea0:	f3bf 8f4f 	dsb	sy
 8006ea4:	61bb      	str	r3, [r7, #24]
 8006ea6:	e7fe      	b.n	8006ea6 <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8006ea8:	f002 f83e 	bl	8008f28 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006eac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006eae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006eb0:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006eb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d01f      	beq.n	8006ef8 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006eb8:	68b9      	ldr	r1, [r7, #8]
 8006eba:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006ebc:	f000 fa92 	bl	80073e4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006ec0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ec2:	1e5a      	subs	r2, r3, #1
 8006ec4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ec6:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006ec8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006eca:	691b      	ldr	r3, [r3, #16]
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d00f      	beq.n	8006ef0 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006ed0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ed2:	3310      	adds	r3, #16
 8006ed4:	4618      	mov	r0, r3
 8006ed6:	f000 ffc1 	bl	8007e5c <xTaskRemoveFromEventList>
 8006eda:	4603      	mov	r3, r0
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d007      	beq.n	8006ef0 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006ee0:	4b3c      	ldr	r3, [pc, #240]	; (8006fd4 <xQueueReceive+0x1b4>)
 8006ee2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006ee6:	601a      	str	r2, [r3, #0]
 8006ee8:	f3bf 8f4f 	dsb	sy
 8006eec:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006ef0:	f002 f848 	bl	8008f84 <vPortExitCritical>
				return pdPASS;
 8006ef4:	2301      	movs	r3, #1
 8006ef6:	e069      	b.n	8006fcc <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d103      	bne.n	8006f06 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006efe:	f002 f841 	bl	8008f84 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006f02:	2300      	movs	r3, #0
 8006f04:	e062      	b.n	8006fcc <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006f06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d106      	bne.n	8006f1a <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006f0c:	f107 0310 	add.w	r3, r7, #16
 8006f10:	4618      	mov	r0, r3
 8006f12:	f001 f805 	bl	8007f20 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006f16:	2301      	movs	r3, #1
 8006f18:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006f1a:	f002 f833 	bl	8008f84 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006f1e:	f000 fd81 	bl	8007a24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006f22:	f002 f801 	bl	8008f28 <vPortEnterCritical>
 8006f26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f28:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006f2c:	b25b      	sxtb	r3, r3
 8006f2e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006f32:	d103      	bne.n	8006f3c <xQueueReceive+0x11c>
 8006f34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f36:	2200      	movs	r2, #0
 8006f38:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006f3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f3e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006f42:	b25b      	sxtb	r3, r3
 8006f44:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006f48:	d103      	bne.n	8006f52 <xQueueReceive+0x132>
 8006f4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006f52:	f002 f817 	bl	8008f84 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006f56:	1d3a      	adds	r2, r7, #4
 8006f58:	f107 0310 	add.w	r3, r7, #16
 8006f5c:	4611      	mov	r1, r2
 8006f5e:	4618      	mov	r0, r3
 8006f60:	f000 fff4 	bl	8007f4c <xTaskCheckForTimeOut>
 8006f64:	4603      	mov	r3, r0
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d123      	bne.n	8006fb2 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006f6a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006f6c:	f000 fab2 	bl	80074d4 <prvIsQueueEmpty>
 8006f70:	4603      	mov	r3, r0
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d017      	beq.n	8006fa6 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006f76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f78:	3324      	adds	r3, #36	; 0x24
 8006f7a:	687a      	ldr	r2, [r7, #4]
 8006f7c:	4611      	mov	r1, r2
 8006f7e:	4618      	mov	r0, r3
 8006f80:	f000 ff1e 	bl	8007dc0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006f84:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006f86:	f000 fa53 	bl	8007430 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006f8a:	f000 fd59 	bl	8007a40 <xTaskResumeAll>
 8006f8e:	4603      	mov	r3, r0
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d189      	bne.n	8006ea8 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8006f94:	4b0f      	ldr	r3, [pc, #60]	; (8006fd4 <xQueueReceive+0x1b4>)
 8006f96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006f9a:	601a      	str	r2, [r3, #0]
 8006f9c:	f3bf 8f4f 	dsb	sy
 8006fa0:	f3bf 8f6f 	isb	sy
 8006fa4:	e780      	b.n	8006ea8 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006fa6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006fa8:	f000 fa42 	bl	8007430 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006fac:	f000 fd48 	bl	8007a40 <xTaskResumeAll>
 8006fb0:	e77a      	b.n	8006ea8 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006fb2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006fb4:	f000 fa3c 	bl	8007430 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006fb8:	f000 fd42 	bl	8007a40 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006fbc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006fbe:	f000 fa89 	bl	80074d4 <prvIsQueueEmpty>
 8006fc2:	4603      	mov	r3, r0
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	f43f af6f 	beq.w	8006ea8 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006fca:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8006fcc:	4618      	mov	r0, r3
 8006fce:	3730      	adds	r7, #48	; 0x30
 8006fd0:	46bd      	mov	sp, r7
 8006fd2:	bd80      	pop	{r7, pc}
 8006fd4:	e000ed04 	.word	0xe000ed04

08006fd8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b08e      	sub	sp, #56	; 0x38
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
 8006fe0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8006fe2:	2300      	movs	r3, #0
 8006fe4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8006fea:	2300      	movs	r3, #0
 8006fec:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006fee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d109      	bne.n	8007008 <xQueueSemaphoreTake+0x30>
 8006ff4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ff8:	f383 8811 	msr	BASEPRI, r3
 8006ffc:	f3bf 8f6f 	isb	sy
 8007000:	f3bf 8f4f 	dsb	sy
 8007004:	623b      	str	r3, [r7, #32]
 8007006:	e7fe      	b.n	8007006 <xQueueSemaphoreTake+0x2e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007008:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800700a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800700c:	2b00      	cmp	r3, #0
 800700e:	d009      	beq.n	8007024 <xQueueSemaphoreTake+0x4c>
 8007010:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007014:	f383 8811 	msr	BASEPRI, r3
 8007018:	f3bf 8f6f 	isb	sy
 800701c:	f3bf 8f4f 	dsb	sy
 8007020:	61fb      	str	r3, [r7, #28]
 8007022:	e7fe      	b.n	8007022 <xQueueSemaphoreTake+0x4a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007024:	f001 f8d4 	bl	80081d0 <xTaskGetSchedulerState>
 8007028:	4603      	mov	r3, r0
 800702a:	2b00      	cmp	r3, #0
 800702c:	d102      	bne.n	8007034 <xQueueSemaphoreTake+0x5c>
 800702e:	683b      	ldr	r3, [r7, #0]
 8007030:	2b00      	cmp	r3, #0
 8007032:	d101      	bne.n	8007038 <xQueueSemaphoreTake+0x60>
 8007034:	2301      	movs	r3, #1
 8007036:	e000      	b.n	800703a <xQueueSemaphoreTake+0x62>
 8007038:	2300      	movs	r3, #0
 800703a:	2b00      	cmp	r3, #0
 800703c:	d109      	bne.n	8007052 <xQueueSemaphoreTake+0x7a>
 800703e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007042:	f383 8811 	msr	BASEPRI, r3
 8007046:	f3bf 8f6f 	isb	sy
 800704a:	f3bf 8f4f 	dsb	sy
 800704e:	61bb      	str	r3, [r7, #24]
 8007050:	e7fe      	b.n	8007050 <xQueueSemaphoreTake+0x78>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8007052:	f001 ff69 	bl	8008f28 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8007056:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007058:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800705a:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800705c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800705e:	2b00      	cmp	r3, #0
 8007060:	d024      	beq.n	80070ac <xQueueSemaphoreTake+0xd4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8007062:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007064:	1e5a      	subs	r2, r3, #1
 8007066:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007068:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800706a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	2b00      	cmp	r3, #0
 8007070:	d104      	bne.n	800707c <xQueueSemaphoreTake+0xa4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8007072:	f001 fa73 	bl	800855c <pvTaskIncrementMutexHeldCount>
 8007076:	4602      	mov	r2, r0
 8007078:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800707a:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800707c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800707e:	691b      	ldr	r3, [r3, #16]
 8007080:	2b00      	cmp	r3, #0
 8007082:	d00f      	beq.n	80070a4 <xQueueSemaphoreTake+0xcc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007084:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007086:	3310      	adds	r3, #16
 8007088:	4618      	mov	r0, r3
 800708a:	f000 fee7 	bl	8007e5c <xTaskRemoveFromEventList>
 800708e:	4603      	mov	r3, r0
 8007090:	2b00      	cmp	r3, #0
 8007092:	d007      	beq.n	80070a4 <xQueueSemaphoreTake+0xcc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007094:	4b53      	ldr	r3, [pc, #332]	; (80071e4 <xQueueSemaphoreTake+0x20c>)
 8007096:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800709a:	601a      	str	r2, [r3, #0]
 800709c:	f3bf 8f4f 	dsb	sy
 80070a0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80070a4:	f001 ff6e 	bl	8008f84 <vPortExitCritical>
				return pdPASS;
 80070a8:	2301      	movs	r3, #1
 80070aa:	e096      	b.n	80071da <xQueueSemaphoreTake+0x202>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80070ac:	683b      	ldr	r3, [r7, #0]
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d110      	bne.n	80070d4 <xQueueSemaphoreTake+0xfc>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80070b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d009      	beq.n	80070cc <xQueueSemaphoreTake+0xf4>
 80070b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070bc:	f383 8811 	msr	BASEPRI, r3
 80070c0:	f3bf 8f6f 	isb	sy
 80070c4:	f3bf 8f4f 	dsb	sy
 80070c8:	617b      	str	r3, [r7, #20]
 80070ca:	e7fe      	b.n	80070ca <xQueueSemaphoreTake+0xf2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80070cc:	f001 ff5a 	bl	8008f84 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80070d0:	2300      	movs	r3, #0
 80070d2:	e082      	b.n	80071da <xQueueSemaphoreTake+0x202>
				}
				else if( xEntryTimeSet == pdFALSE )
 80070d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d106      	bne.n	80070e8 <xQueueSemaphoreTake+0x110>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80070da:	f107 030c 	add.w	r3, r7, #12
 80070de:	4618      	mov	r0, r3
 80070e0:	f000 ff1e 	bl	8007f20 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80070e4:	2301      	movs	r3, #1
 80070e6:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80070e8:	f001 ff4c 	bl	8008f84 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80070ec:	f000 fc9a 	bl	8007a24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80070f0:	f001 ff1a 	bl	8008f28 <vPortEnterCritical>
 80070f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070f6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80070fa:	b25b      	sxtb	r3, r3
 80070fc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007100:	d103      	bne.n	800710a <xQueueSemaphoreTake+0x132>
 8007102:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007104:	2200      	movs	r2, #0
 8007106:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800710a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800710c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007110:	b25b      	sxtb	r3, r3
 8007112:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007116:	d103      	bne.n	8007120 <xQueueSemaphoreTake+0x148>
 8007118:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800711a:	2200      	movs	r2, #0
 800711c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007120:	f001 ff30 	bl	8008f84 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007124:	463a      	mov	r2, r7
 8007126:	f107 030c 	add.w	r3, r7, #12
 800712a:	4611      	mov	r1, r2
 800712c:	4618      	mov	r0, r3
 800712e:	f000 ff0d 	bl	8007f4c <xTaskCheckForTimeOut>
 8007132:	4603      	mov	r3, r0
 8007134:	2b00      	cmp	r3, #0
 8007136:	d132      	bne.n	800719e <xQueueSemaphoreTake+0x1c6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007138:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800713a:	f000 f9cb 	bl	80074d4 <prvIsQueueEmpty>
 800713e:	4603      	mov	r3, r0
 8007140:	2b00      	cmp	r3, #0
 8007142:	d026      	beq.n	8007192 <xQueueSemaphoreTake+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007144:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	2b00      	cmp	r3, #0
 800714a:	d109      	bne.n	8007160 <xQueueSemaphoreTake+0x188>
					{
						taskENTER_CRITICAL();
 800714c:	f001 feec 	bl	8008f28 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8007150:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007152:	685b      	ldr	r3, [r3, #4]
 8007154:	4618      	mov	r0, r3
 8007156:	f001 f859 	bl	800820c <xTaskPriorityInherit>
 800715a:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800715c:	f001 ff12 	bl	8008f84 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007160:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007162:	3324      	adds	r3, #36	; 0x24
 8007164:	683a      	ldr	r2, [r7, #0]
 8007166:	4611      	mov	r1, r2
 8007168:	4618      	mov	r0, r3
 800716a:	f000 fe29 	bl	8007dc0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800716e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007170:	f000 f95e 	bl	8007430 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007174:	f000 fc64 	bl	8007a40 <xTaskResumeAll>
 8007178:	4603      	mov	r3, r0
 800717a:	2b00      	cmp	r3, #0
 800717c:	f47f af69 	bne.w	8007052 <xQueueSemaphoreTake+0x7a>
				{
					portYIELD_WITHIN_API();
 8007180:	4b18      	ldr	r3, [pc, #96]	; (80071e4 <xQueueSemaphoreTake+0x20c>)
 8007182:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007186:	601a      	str	r2, [r3, #0]
 8007188:	f3bf 8f4f 	dsb	sy
 800718c:	f3bf 8f6f 	isb	sy
 8007190:	e75f      	b.n	8007052 <xQueueSemaphoreTake+0x7a>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8007192:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007194:	f000 f94c 	bl	8007430 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007198:	f000 fc52 	bl	8007a40 <xTaskResumeAll>
 800719c:	e759      	b.n	8007052 <xQueueSemaphoreTake+0x7a>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800719e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80071a0:	f000 f946 	bl	8007430 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80071a4:	f000 fc4c 	bl	8007a40 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80071a8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80071aa:	f000 f993 	bl	80074d4 <prvIsQueueEmpty>
 80071ae:	4603      	mov	r3, r0
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	f43f af4e 	beq.w	8007052 <xQueueSemaphoreTake+0x7a>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80071b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d00d      	beq.n	80071d8 <xQueueSemaphoreTake+0x200>
					{
						taskENTER_CRITICAL();
 80071bc:	f001 feb4 	bl	8008f28 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80071c0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80071c2:	f000 f88e 	bl	80072e2 <prvGetDisinheritPriorityAfterTimeout>
 80071c6:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 80071c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071ca:	685b      	ldr	r3, [r3, #4]
 80071cc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80071ce:	4618      	mov	r0, r3
 80071d0:	f001 f926 	bl	8008420 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80071d4:	f001 fed6 	bl	8008f84 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80071d8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 80071da:	4618      	mov	r0, r3
 80071dc:	3738      	adds	r7, #56	; 0x38
 80071de:	46bd      	mov	sp, r7
 80071e0:	bd80      	pop	{r7, pc}
 80071e2:	bf00      	nop
 80071e4:	e000ed04 	.word	0xe000ed04

080071e8 <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80071e8:	b580      	push	{r7, lr}
 80071ea:	b08e      	sub	sp, #56	; 0x38
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	60f8      	str	r0, [r7, #12]
 80071f0:	60b9      	str	r1, [r7, #8]
 80071f2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80071f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d109      	bne.n	8007212 <xQueueReceiveFromISR+0x2a>
 80071fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007202:	f383 8811 	msr	BASEPRI, r3
 8007206:	f3bf 8f6f 	isb	sy
 800720a:	f3bf 8f4f 	dsb	sy
 800720e:	623b      	str	r3, [r7, #32]
 8007210:	e7fe      	b.n	8007210 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007212:	68bb      	ldr	r3, [r7, #8]
 8007214:	2b00      	cmp	r3, #0
 8007216:	d103      	bne.n	8007220 <xQueueReceiveFromISR+0x38>
 8007218:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800721a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800721c:	2b00      	cmp	r3, #0
 800721e:	d101      	bne.n	8007224 <xQueueReceiveFromISR+0x3c>
 8007220:	2301      	movs	r3, #1
 8007222:	e000      	b.n	8007226 <xQueueReceiveFromISR+0x3e>
 8007224:	2300      	movs	r3, #0
 8007226:	2b00      	cmp	r3, #0
 8007228:	d109      	bne.n	800723e <xQueueReceiveFromISR+0x56>
 800722a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800722e:	f383 8811 	msr	BASEPRI, r3
 8007232:	f3bf 8f6f 	isb	sy
 8007236:	f3bf 8f4f 	dsb	sy
 800723a:	61fb      	str	r3, [r7, #28]
 800723c:	e7fe      	b.n	800723c <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800723e:	f001 ff2d 	bl	800909c <vPortValidateInterruptPriority>
	__asm volatile
 8007242:	f3ef 8211 	mrs	r2, BASEPRI
 8007246:	f04f 0350 	mov.w	r3, #80	; 0x50
 800724a:	f383 8811 	msr	BASEPRI, r3
 800724e:	f3bf 8f6f 	isb	sy
 8007252:	f3bf 8f4f 	dsb	sy
 8007256:	61ba      	str	r2, [r7, #24]
 8007258:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800725a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800725c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800725e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007260:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007262:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007264:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007266:	2b00      	cmp	r3, #0
 8007268:	d02f      	beq.n	80072ca <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800726a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800726c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007270:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007274:	68b9      	ldr	r1, [r7, #8]
 8007276:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007278:	f000 f8b4 	bl	80073e4 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800727c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800727e:	1e5a      	subs	r2, r3, #1
 8007280:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007282:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8007284:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007288:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800728c:	d112      	bne.n	80072b4 <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800728e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007290:	691b      	ldr	r3, [r3, #16]
 8007292:	2b00      	cmp	r3, #0
 8007294:	d016      	beq.n	80072c4 <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007296:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007298:	3310      	adds	r3, #16
 800729a:	4618      	mov	r0, r3
 800729c:	f000 fdde 	bl	8007e5c <xTaskRemoveFromEventList>
 80072a0:	4603      	mov	r3, r0
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d00e      	beq.n	80072c4 <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d00b      	beq.n	80072c4 <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	2201      	movs	r2, #1
 80072b0:	601a      	str	r2, [r3, #0]
 80072b2:	e007      	b.n	80072c4 <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80072b4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80072b8:	3301      	adds	r3, #1
 80072ba:	b2db      	uxtb	r3, r3
 80072bc:	b25a      	sxtb	r2, r3
 80072be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 80072c4:	2301      	movs	r3, #1
 80072c6:	637b      	str	r3, [r7, #52]	; 0x34
 80072c8:	e001      	b.n	80072ce <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 80072ca:	2300      	movs	r3, #0
 80072cc:	637b      	str	r3, [r7, #52]	; 0x34
 80072ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072d0:	613b      	str	r3, [r7, #16]
	__asm volatile
 80072d2:	693b      	ldr	r3, [r7, #16]
 80072d4:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80072d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80072da:	4618      	mov	r0, r3
 80072dc:	3738      	adds	r7, #56	; 0x38
 80072de:	46bd      	mov	sp, r7
 80072e0:	bd80      	pop	{r7, pc}

080072e2 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80072e2:	b480      	push	{r7}
 80072e4:	b085      	sub	sp, #20
 80072e6:	af00      	add	r7, sp, #0
 80072e8:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d006      	beq.n	8007300 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	f1c3 0307 	rsb	r3, r3, #7
 80072fc:	60fb      	str	r3, [r7, #12]
 80072fe:	e001      	b.n	8007304 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8007300:	2300      	movs	r3, #0
 8007302:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8007304:	68fb      	ldr	r3, [r7, #12]
	}
 8007306:	4618      	mov	r0, r3
 8007308:	3714      	adds	r7, #20
 800730a:	46bd      	mov	sp, r7
 800730c:	bc80      	pop	{r7}
 800730e:	4770      	bx	lr

08007310 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007310:	b580      	push	{r7, lr}
 8007312:	b086      	sub	sp, #24
 8007314:	af00      	add	r7, sp, #0
 8007316:	60f8      	str	r0, [r7, #12]
 8007318:	60b9      	str	r1, [r7, #8]
 800731a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800731c:	2300      	movs	r3, #0
 800731e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007324:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800732a:	2b00      	cmp	r3, #0
 800732c:	d10d      	bne.n	800734a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	2b00      	cmp	r3, #0
 8007334:	d14d      	bne.n	80073d2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	685b      	ldr	r3, [r3, #4]
 800733a:	4618      	mov	r0, r3
 800733c:	f000 ffec 	bl	8008318 <xTaskPriorityDisinherit>
 8007340:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	2200      	movs	r2, #0
 8007346:	605a      	str	r2, [r3, #4]
 8007348:	e043      	b.n	80073d2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	2b00      	cmp	r3, #0
 800734e:	d119      	bne.n	8007384 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	6898      	ldr	r0, [r3, #8]
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007358:	461a      	mov	r2, r3
 800735a:	68b9      	ldr	r1, [r7, #8]
 800735c:	f002 f8dc 	bl	8009518 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	689a      	ldr	r2, [r3, #8]
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007368:	441a      	add	r2, r3
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	689a      	ldr	r2, [r3, #8]
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	685b      	ldr	r3, [r3, #4]
 8007376:	429a      	cmp	r2, r3
 8007378:	d32b      	bcc.n	80073d2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	681a      	ldr	r2, [r3, #0]
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	609a      	str	r2, [r3, #8]
 8007382:	e026      	b.n	80073d2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	68d8      	ldr	r0, [r3, #12]
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800738c:	461a      	mov	r2, r3
 800738e:	68b9      	ldr	r1, [r7, #8]
 8007390:	f002 f8c2 	bl	8009518 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	68da      	ldr	r2, [r3, #12]
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800739c:	425b      	negs	r3, r3
 800739e:	441a      	add	r2, r3
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	68da      	ldr	r2, [r3, #12]
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	429a      	cmp	r2, r3
 80073ae:	d207      	bcs.n	80073c0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	685a      	ldr	r2, [r3, #4]
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073b8:	425b      	negs	r3, r3
 80073ba:	441a      	add	r2, r3
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	2b02      	cmp	r3, #2
 80073c4:	d105      	bne.n	80073d2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80073c6:	693b      	ldr	r3, [r7, #16]
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d002      	beq.n	80073d2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80073cc:	693b      	ldr	r3, [r7, #16]
 80073ce:	3b01      	subs	r3, #1
 80073d0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80073d2:	693b      	ldr	r3, [r7, #16]
 80073d4:	1c5a      	adds	r2, r3, #1
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80073da:	697b      	ldr	r3, [r7, #20]
}
 80073dc:	4618      	mov	r0, r3
 80073de:	3718      	adds	r7, #24
 80073e0:	46bd      	mov	sp, r7
 80073e2:	bd80      	pop	{r7, pc}

080073e4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80073e4:	b580      	push	{r7, lr}
 80073e6:	b082      	sub	sp, #8
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	6078      	str	r0, [r7, #4]
 80073ec:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d018      	beq.n	8007428 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	68da      	ldr	r2, [r3, #12]
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073fe:	441a      	add	r2, r3
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	68da      	ldr	r2, [r3, #12]
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	685b      	ldr	r3, [r3, #4]
 800740c:	429a      	cmp	r2, r3
 800740e:	d303      	bcc.n	8007418 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681a      	ldr	r2, [r3, #0]
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	68d9      	ldr	r1, [r3, #12]
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007420:	461a      	mov	r2, r3
 8007422:	6838      	ldr	r0, [r7, #0]
 8007424:	f002 f878 	bl	8009518 <memcpy>
	}
}
 8007428:	bf00      	nop
 800742a:	3708      	adds	r7, #8
 800742c:	46bd      	mov	sp, r7
 800742e:	bd80      	pop	{r7, pc}

08007430 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007430:	b580      	push	{r7, lr}
 8007432:	b084      	sub	sp, #16
 8007434:	af00      	add	r7, sp, #0
 8007436:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007438:	f001 fd76 	bl	8008f28 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007442:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007444:	e011      	b.n	800746a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800744a:	2b00      	cmp	r3, #0
 800744c:	d012      	beq.n	8007474 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	3324      	adds	r3, #36	; 0x24
 8007452:	4618      	mov	r0, r3
 8007454:	f000 fd02 	bl	8007e5c <xTaskRemoveFromEventList>
 8007458:	4603      	mov	r3, r0
 800745a:	2b00      	cmp	r3, #0
 800745c:	d001      	beq.n	8007462 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800745e:	f000 fdd5 	bl	800800c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007462:	7bfb      	ldrb	r3, [r7, #15]
 8007464:	3b01      	subs	r3, #1
 8007466:	b2db      	uxtb	r3, r3
 8007468:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800746a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800746e:	2b00      	cmp	r3, #0
 8007470:	dce9      	bgt.n	8007446 <prvUnlockQueue+0x16>
 8007472:	e000      	b.n	8007476 <prvUnlockQueue+0x46>
					break;
 8007474:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	22ff      	movs	r2, #255	; 0xff
 800747a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800747e:	f001 fd81 	bl	8008f84 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007482:	f001 fd51 	bl	8008f28 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800748c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800748e:	e011      	b.n	80074b4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	691b      	ldr	r3, [r3, #16]
 8007494:	2b00      	cmp	r3, #0
 8007496:	d012      	beq.n	80074be <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	3310      	adds	r3, #16
 800749c:	4618      	mov	r0, r3
 800749e:	f000 fcdd 	bl	8007e5c <xTaskRemoveFromEventList>
 80074a2:	4603      	mov	r3, r0
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d001      	beq.n	80074ac <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80074a8:	f000 fdb0 	bl	800800c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80074ac:	7bbb      	ldrb	r3, [r7, #14]
 80074ae:	3b01      	subs	r3, #1
 80074b0:	b2db      	uxtb	r3, r3
 80074b2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80074b4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	dce9      	bgt.n	8007490 <prvUnlockQueue+0x60>
 80074bc:	e000      	b.n	80074c0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80074be:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	22ff      	movs	r2, #255	; 0xff
 80074c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80074c8:	f001 fd5c 	bl	8008f84 <vPortExitCritical>
}
 80074cc:	bf00      	nop
 80074ce:	3710      	adds	r7, #16
 80074d0:	46bd      	mov	sp, r7
 80074d2:	bd80      	pop	{r7, pc}

080074d4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80074d4:	b580      	push	{r7, lr}
 80074d6:	b084      	sub	sp, #16
 80074d8:	af00      	add	r7, sp, #0
 80074da:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80074dc:	f001 fd24 	bl	8008f28 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d102      	bne.n	80074ee <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80074e8:	2301      	movs	r3, #1
 80074ea:	60fb      	str	r3, [r7, #12]
 80074ec:	e001      	b.n	80074f2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80074ee:	2300      	movs	r3, #0
 80074f0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80074f2:	f001 fd47 	bl	8008f84 <vPortExitCritical>

	return xReturn;
 80074f6:	68fb      	ldr	r3, [r7, #12]
}
 80074f8:	4618      	mov	r0, r3
 80074fa:	3710      	adds	r7, #16
 80074fc:	46bd      	mov	sp, r7
 80074fe:	bd80      	pop	{r7, pc}

08007500 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007500:	b580      	push	{r7, lr}
 8007502:	b084      	sub	sp, #16
 8007504:	af00      	add	r7, sp, #0
 8007506:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007508:	f001 fd0e 	bl	8008f28 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007514:	429a      	cmp	r2, r3
 8007516:	d102      	bne.n	800751e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007518:	2301      	movs	r3, #1
 800751a:	60fb      	str	r3, [r7, #12]
 800751c:	e001      	b.n	8007522 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800751e:	2300      	movs	r3, #0
 8007520:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007522:	f001 fd2f 	bl	8008f84 <vPortExitCritical>

	return xReturn;
 8007526:	68fb      	ldr	r3, [r7, #12]
}
 8007528:	4618      	mov	r0, r3
 800752a:	3710      	adds	r7, #16
 800752c:	46bd      	mov	sp, r7
 800752e:	bd80      	pop	{r7, pc}

08007530 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007530:	b480      	push	{r7}
 8007532:	b085      	sub	sp, #20
 8007534:	af00      	add	r7, sp, #0
 8007536:	6078      	str	r0, [r7, #4]
 8007538:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800753a:	2300      	movs	r3, #0
 800753c:	60fb      	str	r3, [r7, #12]
 800753e:	e014      	b.n	800756a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007540:	4a0e      	ldr	r2, [pc, #56]	; (800757c <vQueueAddToRegistry+0x4c>)
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007548:	2b00      	cmp	r3, #0
 800754a:	d10b      	bne.n	8007564 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800754c:	490b      	ldr	r1, [pc, #44]	; (800757c <vQueueAddToRegistry+0x4c>)
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	683a      	ldr	r2, [r7, #0]
 8007552:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007556:	4a09      	ldr	r2, [pc, #36]	; (800757c <vQueueAddToRegistry+0x4c>)
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	00db      	lsls	r3, r3, #3
 800755c:	4413      	add	r3, r2
 800755e:	687a      	ldr	r2, [r7, #4]
 8007560:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007562:	e005      	b.n	8007570 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	3301      	adds	r3, #1
 8007568:	60fb      	str	r3, [r7, #12]
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	2b07      	cmp	r3, #7
 800756e:	d9e7      	bls.n	8007540 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007570:	bf00      	nop
 8007572:	3714      	adds	r7, #20
 8007574:	46bd      	mov	sp, r7
 8007576:	bc80      	pop	{r7}
 8007578:	4770      	bx	lr
 800757a:	bf00      	nop
 800757c:	20001ec8 	.word	0x20001ec8

08007580 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007580:	b580      	push	{r7, lr}
 8007582:	b086      	sub	sp, #24
 8007584:	af00      	add	r7, sp, #0
 8007586:	60f8      	str	r0, [r7, #12]
 8007588:	60b9      	str	r1, [r7, #8]
 800758a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007590:	f001 fcca 	bl	8008f28 <vPortEnterCritical>
 8007594:	697b      	ldr	r3, [r7, #20]
 8007596:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800759a:	b25b      	sxtb	r3, r3
 800759c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80075a0:	d103      	bne.n	80075aa <vQueueWaitForMessageRestricted+0x2a>
 80075a2:	697b      	ldr	r3, [r7, #20]
 80075a4:	2200      	movs	r2, #0
 80075a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80075aa:	697b      	ldr	r3, [r7, #20]
 80075ac:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80075b0:	b25b      	sxtb	r3, r3
 80075b2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80075b6:	d103      	bne.n	80075c0 <vQueueWaitForMessageRestricted+0x40>
 80075b8:	697b      	ldr	r3, [r7, #20]
 80075ba:	2200      	movs	r2, #0
 80075bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80075c0:	f001 fce0 	bl	8008f84 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80075c4:	697b      	ldr	r3, [r7, #20]
 80075c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d106      	bne.n	80075da <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80075cc:	697b      	ldr	r3, [r7, #20]
 80075ce:	3324      	adds	r3, #36	; 0x24
 80075d0:	687a      	ldr	r2, [r7, #4]
 80075d2:	68b9      	ldr	r1, [r7, #8]
 80075d4:	4618      	mov	r0, r3
 80075d6:	f000 fc17 	bl	8007e08 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80075da:	6978      	ldr	r0, [r7, #20]
 80075dc:	f7ff ff28 	bl	8007430 <prvUnlockQueue>
	}
 80075e0:	bf00      	nop
 80075e2:	3718      	adds	r7, #24
 80075e4:	46bd      	mov	sp, r7
 80075e6:	bd80      	pop	{r7, pc}

080075e8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80075e8:	b580      	push	{r7, lr}
 80075ea:	b08e      	sub	sp, #56	; 0x38
 80075ec:	af04      	add	r7, sp, #16
 80075ee:	60f8      	str	r0, [r7, #12]
 80075f0:	60b9      	str	r1, [r7, #8]
 80075f2:	607a      	str	r2, [r7, #4]
 80075f4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80075f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d109      	bne.n	8007610 <xTaskCreateStatic+0x28>
	__asm volatile
 80075fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007600:	f383 8811 	msr	BASEPRI, r3
 8007604:	f3bf 8f6f 	isb	sy
 8007608:	f3bf 8f4f 	dsb	sy
 800760c:	623b      	str	r3, [r7, #32]
 800760e:	e7fe      	b.n	800760e <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8007610:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007612:	2b00      	cmp	r3, #0
 8007614:	d109      	bne.n	800762a <xTaskCreateStatic+0x42>
 8007616:	f04f 0350 	mov.w	r3, #80	; 0x50
 800761a:	f383 8811 	msr	BASEPRI, r3
 800761e:	f3bf 8f6f 	isb	sy
 8007622:	f3bf 8f4f 	dsb	sy
 8007626:	61fb      	str	r3, [r7, #28]
 8007628:	e7fe      	b.n	8007628 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800762a:	2354      	movs	r3, #84	; 0x54
 800762c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800762e:	693b      	ldr	r3, [r7, #16]
 8007630:	2b54      	cmp	r3, #84	; 0x54
 8007632:	d009      	beq.n	8007648 <xTaskCreateStatic+0x60>
 8007634:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007638:	f383 8811 	msr	BASEPRI, r3
 800763c:	f3bf 8f6f 	isb	sy
 8007640:	f3bf 8f4f 	dsb	sy
 8007644:	61bb      	str	r3, [r7, #24]
 8007646:	e7fe      	b.n	8007646 <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007648:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800764a:	2b00      	cmp	r3, #0
 800764c:	d01e      	beq.n	800768c <xTaskCreateStatic+0xa4>
 800764e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007650:	2b00      	cmp	r3, #0
 8007652:	d01b      	beq.n	800768c <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007654:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007656:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800765a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800765c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800765e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007660:	2202      	movs	r2, #2
 8007662:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007666:	2300      	movs	r3, #0
 8007668:	9303      	str	r3, [sp, #12]
 800766a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800766c:	9302      	str	r3, [sp, #8]
 800766e:	f107 0314 	add.w	r3, r7, #20
 8007672:	9301      	str	r3, [sp, #4]
 8007674:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007676:	9300      	str	r3, [sp, #0]
 8007678:	683b      	ldr	r3, [r7, #0]
 800767a:	687a      	ldr	r2, [r7, #4]
 800767c:	68b9      	ldr	r1, [r7, #8]
 800767e:	68f8      	ldr	r0, [r7, #12]
 8007680:	f000 f850 	bl	8007724 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007684:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007686:	f000 f8cb 	bl	8007820 <prvAddNewTaskToReadyList>
 800768a:	e001      	b.n	8007690 <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 800768c:	2300      	movs	r3, #0
 800768e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007690:	697b      	ldr	r3, [r7, #20]
	}
 8007692:	4618      	mov	r0, r3
 8007694:	3728      	adds	r7, #40	; 0x28
 8007696:	46bd      	mov	sp, r7
 8007698:	bd80      	pop	{r7, pc}

0800769a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800769a:	b580      	push	{r7, lr}
 800769c:	b08c      	sub	sp, #48	; 0x30
 800769e:	af04      	add	r7, sp, #16
 80076a0:	60f8      	str	r0, [r7, #12]
 80076a2:	60b9      	str	r1, [r7, #8]
 80076a4:	603b      	str	r3, [r7, #0]
 80076a6:	4613      	mov	r3, r2
 80076a8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80076aa:	88fb      	ldrh	r3, [r7, #6]
 80076ac:	009b      	lsls	r3, r3, #2
 80076ae:	4618      	mov	r0, r3
 80076b0:	f001 fd30 	bl	8009114 <pvPortMalloc>
 80076b4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80076b6:	697b      	ldr	r3, [r7, #20]
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d00e      	beq.n	80076da <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80076bc:	2054      	movs	r0, #84	; 0x54
 80076be:	f001 fd29 	bl	8009114 <pvPortMalloc>
 80076c2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80076c4:	69fb      	ldr	r3, [r7, #28]
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d003      	beq.n	80076d2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80076ca:	69fb      	ldr	r3, [r7, #28]
 80076cc:	697a      	ldr	r2, [r7, #20]
 80076ce:	631a      	str	r2, [r3, #48]	; 0x30
 80076d0:	e005      	b.n	80076de <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80076d2:	6978      	ldr	r0, [r7, #20]
 80076d4:	f001 fde0 	bl	8009298 <vPortFree>
 80076d8:	e001      	b.n	80076de <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80076da:	2300      	movs	r3, #0
 80076dc:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80076de:	69fb      	ldr	r3, [r7, #28]
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d017      	beq.n	8007714 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80076e4:	69fb      	ldr	r3, [r7, #28]
 80076e6:	2200      	movs	r2, #0
 80076e8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80076ec:	88fa      	ldrh	r2, [r7, #6]
 80076ee:	2300      	movs	r3, #0
 80076f0:	9303      	str	r3, [sp, #12]
 80076f2:	69fb      	ldr	r3, [r7, #28]
 80076f4:	9302      	str	r3, [sp, #8]
 80076f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076f8:	9301      	str	r3, [sp, #4]
 80076fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076fc:	9300      	str	r3, [sp, #0]
 80076fe:	683b      	ldr	r3, [r7, #0]
 8007700:	68b9      	ldr	r1, [r7, #8]
 8007702:	68f8      	ldr	r0, [r7, #12]
 8007704:	f000 f80e 	bl	8007724 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007708:	69f8      	ldr	r0, [r7, #28]
 800770a:	f000 f889 	bl	8007820 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800770e:	2301      	movs	r3, #1
 8007710:	61bb      	str	r3, [r7, #24]
 8007712:	e002      	b.n	800771a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007714:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007718:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800771a:	69bb      	ldr	r3, [r7, #24]
	}
 800771c:	4618      	mov	r0, r3
 800771e:	3720      	adds	r7, #32
 8007720:	46bd      	mov	sp, r7
 8007722:	bd80      	pop	{r7, pc}

08007724 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007724:	b580      	push	{r7, lr}
 8007726:	b088      	sub	sp, #32
 8007728:	af00      	add	r7, sp, #0
 800772a:	60f8      	str	r0, [r7, #12]
 800772c:	60b9      	str	r1, [r7, #8]
 800772e:	607a      	str	r2, [r7, #4]
 8007730:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8007732:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007734:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800773c:	3b01      	subs	r3, #1
 800773e:	009b      	lsls	r3, r3, #2
 8007740:	4413      	add	r3, r2
 8007742:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8007744:	69bb      	ldr	r3, [r7, #24]
 8007746:	f023 0307 	bic.w	r3, r3, #7
 800774a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800774c:	69bb      	ldr	r3, [r7, #24]
 800774e:	f003 0307 	and.w	r3, r3, #7
 8007752:	2b00      	cmp	r3, #0
 8007754:	d009      	beq.n	800776a <prvInitialiseNewTask+0x46>
 8007756:	f04f 0350 	mov.w	r3, #80	; 0x50
 800775a:	f383 8811 	msr	BASEPRI, r3
 800775e:	f3bf 8f6f 	isb	sy
 8007762:	f3bf 8f4f 	dsb	sy
 8007766:	617b      	str	r3, [r7, #20]
 8007768:	e7fe      	b.n	8007768 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800776a:	2300      	movs	r3, #0
 800776c:	61fb      	str	r3, [r7, #28]
 800776e:	e012      	b.n	8007796 <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007770:	68ba      	ldr	r2, [r7, #8]
 8007772:	69fb      	ldr	r3, [r7, #28]
 8007774:	4413      	add	r3, r2
 8007776:	7819      	ldrb	r1, [r3, #0]
 8007778:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800777a:	69fb      	ldr	r3, [r7, #28]
 800777c:	4413      	add	r3, r2
 800777e:	3334      	adds	r3, #52	; 0x34
 8007780:	460a      	mov	r2, r1
 8007782:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8007784:	68ba      	ldr	r2, [r7, #8]
 8007786:	69fb      	ldr	r3, [r7, #28]
 8007788:	4413      	add	r3, r2
 800778a:	781b      	ldrb	r3, [r3, #0]
 800778c:	2b00      	cmp	r3, #0
 800778e:	d006      	beq.n	800779e <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007790:	69fb      	ldr	r3, [r7, #28]
 8007792:	3301      	adds	r3, #1
 8007794:	61fb      	str	r3, [r7, #28]
 8007796:	69fb      	ldr	r3, [r7, #28]
 8007798:	2b0f      	cmp	r3, #15
 800779a:	d9e9      	bls.n	8007770 <prvInitialiseNewTask+0x4c>
 800779c:	e000      	b.n	80077a0 <prvInitialiseNewTask+0x7c>
		{
			break;
 800779e:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80077a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077a2:	2200      	movs	r2, #0
 80077a4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80077a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077aa:	2b06      	cmp	r3, #6
 80077ac:	d901      	bls.n	80077b2 <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80077ae:	2306      	movs	r3, #6
 80077b0:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80077b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077b4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80077b6:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80077b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077ba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80077bc:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80077be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077c0:	2200      	movs	r2, #0
 80077c2:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80077c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077c6:	3304      	adds	r3, #4
 80077c8:	4618      	mov	r0, r3
 80077ca:	f7fe ff4a 	bl	8006662 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80077ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077d0:	3318      	adds	r3, #24
 80077d2:	4618      	mov	r0, r3
 80077d4:	f7fe ff45 	bl	8006662 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80077d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077da:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80077dc:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80077de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077e0:	f1c3 0207 	rsb	r2, r3, #7
 80077e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077e6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80077e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077ea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80077ec:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80077ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077f0:	2200      	movs	r2, #0
 80077f2:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80077f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077f6:	2200      	movs	r2, #0
 80077f8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80077fc:	683a      	ldr	r2, [r7, #0]
 80077fe:	68f9      	ldr	r1, [r7, #12]
 8007800:	69b8      	ldr	r0, [r7, #24]
 8007802:	f001 faa3 	bl	8008d4c <pxPortInitialiseStack>
 8007806:	4602      	mov	r2, r0
 8007808:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800780a:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800780c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800780e:	2b00      	cmp	r3, #0
 8007810:	d002      	beq.n	8007818 <prvInitialiseNewTask+0xf4>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007812:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007814:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007816:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007818:	bf00      	nop
 800781a:	3720      	adds	r7, #32
 800781c:	46bd      	mov	sp, r7
 800781e:	bd80      	pop	{r7, pc}

08007820 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007820:	b580      	push	{r7, lr}
 8007822:	b082      	sub	sp, #8
 8007824:	af00      	add	r7, sp, #0
 8007826:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007828:	f001 fb7e 	bl	8008f28 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800782c:	4b2a      	ldr	r3, [pc, #168]	; (80078d8 <prvAddNewTaskToReadyList+0xb8>)
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	3301      	adds	r3, #1
 8007832:	4a29      	ldr	r2, [pc, #164]	; (80078d8 <prvAddNewTaskToReadyList+0xb8>)
 8007834:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007836:	4b29      	ldr	r3, [pc, #164]	; (80078dc <prvAddNewTaskToReadyList+0xbc>)
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	2b00      	cmp	r3, #0
 800783c:	d109      	bne.n	8007852 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800783e:	4a27      	ldr	r2, [pc, #156]	; (80078dc <prvAddNewTaskToReadyList+0xbc>)
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007844:	4b24      	ldr	r3, [pc, #144]	; (80078d8 <prvAddNewTaskToReadyList+0xb8>)
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	2b01      	cmp	r3, #1
 800784a:	d110      	bne.n	800786e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800784c:	f000 fc02 	bl	8008054 <prvInitialiseTaskLists>
 8007850:	e00d      	b.n	800786e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007852:	4b23      	ldr	r3, [pc, #140]	; (80078e0 <prvAddNewTaskToReadyList+0xc0>)
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	2b00      	cmp	r3, #0
 8007858:	d109      	bne.n	800786e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800785a:	4b20      	ldr	r3, [pc, #128]	; (80078dc <prvAddNewTaskToReadyList+0xbc>)
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007864:	429a      	cmp	r2, r3
 8007866:	d802      	bhi.n	800786e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007868:	4a1c      	ldr	r2, [pc, #112]	; (80078dc <prvAddNewTaskToReadyList+0xbc>)
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800786e:	4b1d      	ldr	r3, [pc, #116]	; (80078e4 <prvAddNewTaskToReadyList+0xc4>)
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	3301      	adds	r3, #1
 8007874:	4a1b      	ldr	r2, [pc, #108]	; (80078e4 <prvAddNewTaskToReadyList+0xc4>)
 8007876:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800787c:	2201      	movs	r2, #1
 800787e:	409a      	lsls	r2, r3
 8007880:	4b19      	ldr	r3, [pc, #100]	; (80078e8 <prvAddNewTaskToReadyList+0xc8>)
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	4313      	orrs	r3, r2
 8007886:	4a18      	ldr	r2, [pc, #96]	; (80078e8 <prvAddNewTaskToReadyList+0xc8>)
 8007888:	6013      	str	r3, [r2, #0]
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800788e:	4613      	mov	r3, r2
 8007890:	009b      	lsls	r3, r3, #2
 8007892:	4413      	add	r3, r2
 8007894:	009b      	lsls	r3, r3, #2
 8007896:	4a15      	ldr	r2, [pc, #84]	; (80078ec <prvAddNewTaskToReadyList+0xcc>)
 8007898:	441a      	add	r2, r3
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	3304      	adds	r3, #4
 800789e:	4619      	mov	r1, r3
 80078a0:	4610      	mov	r0, r2
 80078a2:	f7fe feea 	bl	800667a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80078a6:	f001 fb6d 	bl	8008f84 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80078aa:	4b0d      	ldr	r3, [pc, #52]	; (80078e0 <prvAddNewTaskToReadyList+0xc0>)
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d00e      	beq.n	80078d0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80078b2:	4b0a      	ldr	r3, [pc, #40]	; (80078dc <prvAddNewTaskToReadyList+0xbc>)
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078bc:	429a      	cmp	r2, r3
 80078be:	d207      	bcs.n	80078d0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80078c0:	4b0b      	ldr	r3, [pc, #44]	; (80078f0 <prvAddNewTaskToReadyList+0xd0>)
 80078c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80078c6:	601a      	str	r2, [r3, #0]
 80078c8:	f3bf 8f4f 	dsb	sy
 80078cc:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80078d0:	bf00      	nop
 80078d2:	3708      	adds	r7, #8
 80078d4:	46bd      	mov	sp, r7
 80078d6:	bd80      	pop	{r7, pc}
 80078d8:	20000a20 	.word	0x20000a20
 80078dc:	20000920 	.word	0x20000920
 80078e0:	20000a2c 	.word	0x20000a2c
 80078e4:	20000a3c 	.word	0x20000a3c
 80078e8:	20000a28 	.word	0x20000a28
 80078ec:	20000924 	.word	0x20000924
 80078f0:	e000ed04 	.word	0xe000ed04

080078f4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80078f4:	b580      	push	{r7, lr}
 80078f6:	b084      	sub	sp, #16
 80078f8:	af00      	add	r7, sp, #0
 80078fa:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80078fc:	2300      	movs	r3, #0
 80078fe:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	2b00      	cmp	r3, #0
 8007904:	d016      	beq.n	8007934 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007906:	4b13      	ldr	r3, [pc, #76]	; (8007954 <vTaskDelay+0x60>)
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	2b00      	cmp	r3, #0
 800790c:	d009      	beq.n	8007922 <vTaskDelay+0x2e>
 800790e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007912:	f383 8811 	msr	BASEPRI, r3
 8007916:	f3bf 8f6f 	isb	sy
 800791a:	f3bf 8f4f 	dsb	sy
 800791e:	60bb      	str	r3, [r7, #8]
 8007920:	e7fe      	b.n	8007920 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8007922:	f000 f87f 	bl	8007a24 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007926:	2100      	movs	r1, #0
 8007928:	6878      	ldr	r0, [r7, #4]
 800792a:	f000 fe2b 	bl	8008584 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800792e:	f000 f887 	bl	8007a40 <xTaskResumeAll>
 8007932:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	2b00      	cmp	r3, #0
 8007938:	d107      	bne.n	800794a <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800793a:	4b07      	ldr	r3, [pc, #28]	; (8007958 <vTaskDelay+0x64>)
 800793c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007940:	601a      	str	r2, [r3, #0]
 8007942:	f3bf 8f4f 	dsb	sy
 8007946:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800794a:	bf00      	nop
 800794c:	3710      	adds	r7, #16
 800794e:	46bd      	mov	sp, r7
 8007950:	bd80      	pop	{r7, pc}
 8007952:	bf00      	nop
 8007954:	20000a48 	.word	0x20000a48
 8007958:	e000ed04 	.word	0xe000ed04

0800795c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800795c:	b580      	push	{r7, lr}
 800795e:	b08a      	sub	sp, #40	; 0x28
 8007960:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007962:	2300      	movs	r3, #0
 8007964:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007966:	2300      	movs	r3, #0
 8007968:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800796a:	463a      	mov	r2, r7
 800796c:	1d39      	adds	r1, r7, #4
 800796e:	f107 0308 	add.w	r3, r7, #8
 8007972:	4618      	mov	r0, r3
 8007974:	f7f8 ffea 	bl	800094c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007978:	6839      	ldr	r1, [r7, #0]
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	68ba      	ldr	r2, [r7, #8]
 800797e:	9202      	str	r2, [sp, #8]
 8007980:	9301      	str	r3, [sp, #4]
 8007982:	2300      	movs	r3, #0
 8007984:	9300      	str	r3, [sp, #0]
 8007986:	2300      	movs	r3, #0
 8007988:	460a      	mov	r2, r1
 800798a:	4920      	ldr	r1, [pc, #128]	; (8007a0c <vTaskStartScheduler+0xb0>)
 800798c:	4820      	ldr	r0, [pc, #128]	; (8007a10 <vTaskStartScheduler+0xb4>)
 800798e:	f7ff fe2b 	bl	80075e8 <xTaskCreateStatic>
 8007992:	4602      	mov	r2, r0
 8007994:	4b1f      	ldr	r3, [pc, #124]	; (8007a14 <vTaskStartScheduler+0xb8>)
 8007996:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007998:	4b1e      	ldr	r3, [pc, #120]	; (8007a14 <vTaskStartScheduler+0xb8>)
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	2b00      	cmp	r3, #0
 800799e:	d002      	beq.n	80079a6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80079a0:	2301      	movs	r3, #1
 80079a2:	617b      	str	r3, [r7, #20]
 80079a4:	e001      	b.n	80079aa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80079a6:	2300      	movs	r3, #0
 80079a8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80079aa:	697b      	ldr	r3, [r7, #20]
 80079ac:	2b01      	cmp	r3, #1
 80079ae:	d102      	bne.n	80079b6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80079b0:	f000 fe4e 	bl	8008650 <xTimerCreateTimerTask>
 80079b4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80079b6:	697b      	ldr	r3, [r7, #20]
 80079b8:	2b01      	cmp	r3, #1
 80079ba:	d115      	bne.n	80079e8 <vTaskStartScheduler+0x8c>
 80079bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079c0:	f383 8811 	msr	BASEPRI, r3
 80079c4:	f3bf 8f6f 	isb	sy
 80079c8:	f3bf 8f4f 	dsb	sy
 80079cc:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80079ce:	4b12      	ldr	r3, [pc, #72]	; (8007a18 <vTaskStartScheduler+0xbc>)
 80079d0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80079d4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80079d6:	4b11      	ldr	r3, [pc, #68]	; (8007a1c <vTaskStartScheduler+0xc0>)
 80079d8:	2201      	movs	r2, #1
 80079da:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80079dc:	4b10      	ldr	r3, [pc, #64]	; (8007a20 <vTaskStartScheduler+0xc4>)
 80079de:	2200      	movs	r2, #0
 80079e0:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80079e2:	f001 fa31 	bl	8008e48 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80079e6:	e00d      	b.n	8007a04 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80079e8:	697b      	ldr	r3, [r7, #20]
 80079ea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80079ee:	d109      	bne.n	8007a04 <vTaskStartScheduler+0xa8>
 80079f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079f4:	f383 8811 	msr	BASEPRI, r3
 80079f8:	f3bf 8f6f 	isb	sy
 80079fc:	f3bf 8f4f 	dsb	sy
 8007a00:	60fb      	str	r3, [r7, #12]
 8007a02:	e7fe      	b.n	8007a02 <vTaskStartScheduler+0xa6>
}
 8007a04:	bf00      	nop
 8007a06:	3718      	adds	r7, #24
 8007a08:	46bd      	mov	sp, r7
 8007a0a:	bd80      	pop	{r7, pc}
 8007a0c:	08009fa8 	.word	0x08009fa8
 8007a10:	08008025 	.word	0x08008025
 8007a14:	20000a44 	.word	0x20000a44
 8007a18:	20000a40 	.word	0x20000a40
 8007a1c:	20000a2c 	.word	0x20000a2c
 8007a20:	20000a24 	.word	0x20000a24

08007a24 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007a24:	b480      	push	{r7}
 8007a26:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8007a28:	4b04      	ldr	r3, [pc, #16]	; (8007a3c <vTaskSuspendAll+0x18>)
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	3301      	adds	r3, #1
 8007a2e:	4a03      	ldr	r2, [pc, #12]	; (8007a3c <vTaskSuspendAll+0x18>)
 8007a30:	6013      	str	r3, [r2, #0]
}
 8007a32:	bf00      	nop
 8007a34:	46bd      	mov	sp, r7
 8007a36:	bc80      	pop	{r7}
 8007a38:	4770      	bx	lr
 8007a3a:	bf00      	nop
 8007a3c:	20000a48 	.word	0x20000a48

08007a40 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007a40:	b580      	push	{r7, lr}
 8007a42:	b084      	sub	sp, #16
 8007a44:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007a46:	2300      	movs	r3, #0
 8007a48:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007a4a:	2300      	movs	r3, #0
 8007a4c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007a4e:	4b41      	ldr	r3, [pc, #260]	; (8007b54 <xTaskResumeAll+0x114>)
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d109      	bne.n	8007a6a <xTaskResumeAll+0x2a>
 8007a56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a5a:	f383 8811 	msr	BASEPRI, r3
 8007a5e:	f3bf 8f6f 	isb	sy
 8007a62:	f3bf 8f4f 	dsb	sy
 8007a66:	603b      	str	r3, [r7, #0]
 8007a68:	e7fe      	b.n	8007a68 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007a6a:	f001 fa5d 	bl	8008f28 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007a6e:	4b39      	ldr	r3, [pc, #228]	; (8007b54 <xTaskResumeAll+0x114>)
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	3b01      	subs	r3, #1
 8007a74:	4a37      	ldr	r2, [pc, #220]	; (8007b54 <xTaskResumeAll+0x114>)
 8007a76:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007a78:	4b36      	ldr	r3, [pc, #216]	; (8007b54 <xTaskResumeAll+0x114>)
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d161      	bne.n	8007b44 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007a80:	4b35      	ldr	r3, [pc, #212]	; (8007b58 <xTaskResumeAll+0x118>)
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d05d      	beq.n	8007b44 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007a88:	e02e      	b.n	8007ae8 <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8007a8a:	4b34      	ldr	r3, [pc, #208]	; (8007b5c <xTaskResumeAll+0x11c>)
 8007a8c:	68db      	ldr	r3, [r3, #12]
 8007a8e:	68db      	ldr	r3, [r3, #12]
 8007a90:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	3318      	adds	r3, #24
 8007a96:	4618      	mov	r0, r3
 8007a98:	f7fe fe4a 	bl	8006730 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	3304      	adds	r3, #4
 8007aa0:	4618      	mov	r0, r3
 8007aa2:	f7fe fe45 	bl	8006730 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007aaa:	2201      	movs	r2, #1
 8007aac:	409a      	lsls	r2, r3
 8007aae:	4b2c      	ldr	r3, [pc, #176]	; (8007b60 <xTaskResumeAll+0x120>)
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	4313      	orrs	r3, r2
 8007ab4:	4a2a      	ldr	r2, [pc, #168]	; (8007b60 <xTaskResumeAll+0x120>)
 8007ab6:	6013      	str	r3, [r2, #0]
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007abc:	4613      	mov	r3, r2
 8007abe:	009b      	lsls	r3, r3, #2
 8007ac0:	4413      	add	r3, r2
 8007ac2:	009b      	lsls	r3, r3, #2
 8007ac4:	4a27      	ldr	r2, [pc, #156]	; (8007b64 <xTaskResumeAll+0x124>)
 8007ac6:	441a      	add	r2, r3
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	3304      	adds	r3, #4
 8007acc:	4619      	mov	r1, r3
 8007ace:	4610      	mov	r0, r2
 8007ad0:	f7fe fdd3 	bl	800667a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ad8:	4b23      	ldr	r3, [pc, #140]	; (8007b68 <xTaskResumeAll+0x128>)
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ade:	429a      	cmp	r2, r3
 8007ae0:	d302      	bcc.n	8007ae8 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8007ae2:	4b22      	ldr	r3, [pc, #136]	; (8007b6c <xTaskResumeAll+0x12c>)
 8007ae4:	2201      	movs	r2, #1
 8007ae6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007ae8:	4b1c      	ldr	r3, [pc, #112]	; (8007b5c <xTaskResumeAll+0x11c>)
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d1cc      	bne.n	8007a8a <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d001      	beq.n	8007afa <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007af6:	f000 fb47 	bl	8008188 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8007afa:	4b1d      	ldr	r3, [pc, #116]	; (8007b70 <xTaskResumeAll+0x130>)
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d010      	beq.n	8007b28 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007b06:	f000 f845 	bl	8007b94 <xTaskIncrementTick>
 8007b0a:	4603      	mov	r3, r0
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d002      	beq.n	8007b16 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8007b10:	4b16      	ldr	r3, [pc, #88]	; (8007b6c <xTaskResumeAll+0x12c>)
 8007b12:	2201      	movs	r2, #1
 8007b14:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	3b01      	subs	r3, #1
 8007b1a:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d1f1      	bne.n	8007b06 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 8007b22:	4b13      	ldr	r3, [pc, #76]	; (8007b70 <xTaskResumeAll+0x130>)
 8007b24:	2200      	movs	r2, #0
 8007b26:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007b28:	4b10      	ldr	r3, [pc, #64]	; (8007b6c <xTaskResumeAll+0x12c>)
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d009      	beq.n	8007b44 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007b30:	2301      	movs	r3, #1
 8007b32:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007b34:	4b0f      	ldr	r3, [pc, #60]	; (8007b74 <xTaskResumeAll+0x134>)
 8007b36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007b3a:	601a      	str	r2, [r3, #0]
 8007b3c:	f3bf 8f4f 	dsb	sy
 8007b40:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007b44:	f001 fa1e 	bl	8008f84 <vPortExitCritical>

	return xAlreadyYielded;
 8007b48:	68bb      	ldr	r3, [r7, #8]
}
 8007b4a:	4618      	mov	r0, r3
 8007b4c:	3710      	adds	r7, #16
 8007b4e:	46bd      	mov	sp, r7
 8007b50:	bd80      	pop	{r7, pc}
 8007b52:	bf00      	nop
 8007b54:	20000a48 	.word	0x20000a48
 8007b58:	20000a20 	.word	0x20000a20
 8007b5c:	200009e0 	.word	0x200009e0
 8007b60:	20000a28 	.word	0x20000a28
 8007b64:	20000924 	.word	0x20000924
 8007b68:	20000920 	.word	0x20000920
 8007b6c:	20000a34 	.word	0x20000a34
 8007b70:	20000a30 	.word	0x20000a30
 8007b74:	e000ed04 	.word	0xe000ed04

08007b78 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007b78:	b480      	push	{r7}
 8007b7a:	b083      	sub	sp, #12
 8007b7c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007b7e:	4b04      	ldr	r3, [pc, #16]	; (8007b90 <xTaskGetTickCount+0x18>)
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007b84:	687b      	ldr	r3, [r7, #4]
}
 8007b86:	4618      	mov	r0, r3
 8007b88:	370c      	adds	r7, #12
 8007b8a:	46bd      	mov	sp, r7
 8007b8c:	bc80      	pop	{r7}
 8007b8e:	4770      	bx	lr
 8007b90:	20000a24 	.word	0x20000a24

08007b94 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007b94:	b580      	push	{r7, lr}
 8007b96:	b086      	sub	sp, #24
 8007b98:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007b9a:	2300      	movs	r3, #0
 8007b9c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007b9e:	4b50      	ldr	r3, [pc, #320]	; (8007ce0 <xTaskIncrementTick+0x14c>)
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	f040 808c 	bne.w	8007cc0 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007ba8:	4b4e      	ldr	r3, [pc, #312]	; (8007ce4 <xTaskIncrementTick+0x150>)
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	3301      	adds	r3, #1
 8007bae:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007bb0:	4a4c      	ldr	r2, [pc, #304]	; (8007ce4 <xTaskIncrementTick+0x150>)
 8007bb2:	693b      	ldr	r3, [r7, #16]
 8007bb4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007bb6:	693b      	ldr	r3, [r7, #16]
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d11f      	bne.n	8007bfc <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8007bbc:	4b4a      	ldr	r3, [pc, #296]	; (8007ce8 <xTaskIncrementTick+0x154>)
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d009      	beq.n	8007bda <xTaskIncrementTick+0x46>
 8007bc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bca:	f383 8811 	msr	BASEPRI, r3
 8007bce:	f3bf 8f6f 	isb	sy
 8007bd2:	f3bf 8f4f 	dsb	sy
 8007bd6:	603b      	str	r3, [r7, #0]
 8007bd8:	e7fe      	b.n	8007bd8 <xTaskIncrementTick+0x44>
 8007bda:	4b43      	ldr	r3, [pc, #268]	; (8007ce8 <xTaskIncrementTick+0x154>)
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	60fb      	str	r3, [r7, #12]
 8007be0:	4b42      	ldr	r3, [pc, #264]	; (8007cec <xTaskIncrementTick+0x158>)
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	4a40      	ldr	r2, [pc, #256]	; (8007ce8 <xTaskIncrementTick+0x154>)
 8007be6:	6013      	str	r3, [r2, #0]
 8007be8:	4a40      	ldr	r2, [pc, #256]	; (8007cec <xTaskIncrementTick+0x158>)
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	6013      	str	r3, [r2, #0]
 8007bee:	4b40      	ldr	r3, [pc, #256]	; (8007cf0 <xTaskIncrementTick+0x15c>)
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	3301      	adds	r3, #1
 8007bf4:	4a3e      	ldr	r2, [pc, #248]	; (8007cf0 <xTaskIncrementTick+0x15c>)
 8007bf6:	6013      	str	r3, [r2, #0]
 8007bf8:	f000 fac6 	bl	8008188 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007bfc:	4b3d      	ldr	r3, [pc, #244]	; (8007cf4 <xTaskIncrementTick+0x160>)
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	693a      	ldr	r2, [r7, #16]
 8007c02:	429a      	cmp	r2, r3
 8007c04:	d34d      	bcc.n	8007ca2 <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007c06:	4b38      	ldr	r3, [pc, #224]	; (8007ce8 <xTaskIncrementTick+0x154>)
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d101      	bne.n	8007c14 <xTaskIncrementTick+0x80>
 8007c10:	2301      	movs	r3, #1
 8007c12:	e000      	b.n	8007c16 <xTaskIncrementTick+0x82>
 8007c14:	2300      	movs	r3, #0
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d004      	beq.n	8007c24 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007c1a:	4b36      	ldr	r3, [pc, #216]	; (8007cf4 <xTaskIncrementTick+0x160>)
 8007c1c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007c20:	601a      	str	r2, [r3, #0]
					break;
 8007c22:	e03e      	b.n	8007ca2 <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8007c24:	4b30      	ldr	r3, [pc, #192]	; (8007ce8 <xTaskIncrementTick+0x154>)
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	68db      	ldr	r3, [r3, #12]
 8007c2a:	68db      	ldr	r3, [r3, #12]
 8007c2c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007c2e:	68bb      	ldr	r3, [r7, #8]
 8007c30:	685b      	ldr	r3, [r3, #4]
 8007c32:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007c34:	693a      	ldr	r2, [r7, #16]
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	429a      	cmp	r2, r3
 8007c3a:	d203      	bcs.n	8007c44 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007c3c:	4a2d      	ldr	r2, [pc, #180]	; (8007cf4 <xTaskIncrementTick+0x160>)
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	6013      	str	r3, [r2, #0]
						break;
 8007c42:	e02e      	b.n	8007ca2 <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007c44:	68bb      	ldr	r3, [r7, #8]
 8007c46:	3304      	adds	r3, #4
 8007c48:	4618      	mov	r0, r3
 8007c4a:	f7fe fd71 	bl	8006730 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007c4e:	68bb      	ldr	r3, [r7, #8]
 8007c50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d004      	beq.n	8007c60 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007c56:	68bb      	ldr	r3, [r7, #8]
 8007c58:	3318      	adds	r3, #24
 8007c5a:	4618      	mov	r0, r3
 8007c5c:	f7fe fd68 	bl	8006730 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007c60:	68bb      	ldr	r3, [r7, #8]
 8007c62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c64:	2201      	movs	r2, #1
 8007c66:	409a      	lsls	r2, r3
 8007c68:	4b23      	ldr	r3, [pc, #140]	; (8007cf8 <xTaskIncrementTick+0x164>)
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	4313      	orrs	r3, r2
 8007c6e:	4a22      	ldr	r2, [pc, #136]	; (8007cf8 <xTaskIncrementTick+0x164>)
 8007c70:	6013      	str	r3, [r2, #0]
 8007c72:	68bb      	ldr	r3, [r7, #8]
 8007c74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c76:	4613      	mov	r3, r2
 8007c78:	009b      	lsls	r3, r3, #2
 8007c7a:	4413      	add	r3, r2
 8007c7c:	009b      	lsls	r3, r3, #2
 8007c7e:	4a1f      	ldr	r2, [pc, #124]	; (8007cfc <xTaskIncrementTick+0x168>)
 8007c80:	441a      	add	r2, r3
 8007c82:	68bb      	ldr	r3, [r7, #8]
 8007c84:	3304      	adds	r3, #4
 8007c86:	4619      	mov	r1, r3
 8007c88:	4610      	mov	r0, r2
 8007c8a:	f7fe fcf6 	bl	800667a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007c8e:	68bb      	ldr	r3, [r7, #8]
 8007c90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c92:	4b1b      	ldr	r3, [pc, #108]	; (8007d00 <xTaskIncrementTick+0x16c>)
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c98:	429a      	cmp	r2, r3
 8007c9a:	d3b4      	bcc.n	8007c06 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8007c9c:	2301      	movs	r3, #1
 8007c9e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007ca0:	e7b1      	b.n	8007c06 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007ca2:	4b17      	ldr	r3, [pc, #92]	; (8007d00 <xTaskIncrementTick+0x16c>)
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ca8:	4914      	ldr	r1, [pc, #80]	; (8007cfc <xTaskIncrementTick+0x168>)
 8007caa:	4613      	mov	r3, r2
 8007cac:	009b      	lsls	r3, r3, #2
 8007cae:	4413      	add	r3, r2
 8007cb0:	009b      	lsls	r3, r3, #2
 8007cb2:	440b      	add	r3, r1
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	2b01      	cmp	r3, #1
 8007cb8:	d907      	bls.n	8007cca <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 8007cba:	2301      	movs	r3, #1
 8007cbc:	617b      	str	r3, [r7, #20]
 8007cbe:	e004      	b.n	8007cca <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8007cc0:	4b10      	ldr	r3, [pc, #64]	; (8007d04 <xTaskIncrementTick+0x170>)
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	3301      	adds	r3, #1
 8007cc6:	4a0f      	ldr	r2, [pc, #60]	; (8007d04 <xTaskIncrementTick+0x170>)
 8007cc8:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8007cca:	4b0f      	ldr	r3, [pc, #60]	; (8007d08 <xTaskIncrementTick+0x174>)
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d001      	beq.n	8007cd6 <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 8007cd2:	2301      	movs	r3, #1
 8007cd4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8007cd6:	697b      	ldr	r3, [r7, #20]
}
 8007cd8:	4618      	mov	r0, r3
 8007cda:	3718      	adds	r7, #24
 8007cdc:	46bd      	mov	sp, r7
 8007cde:	bd80      	pop	{r7, pc}
 8007ce0:	20000a48 	.word	0x20000a48
 8007ce4:	20000a24 	.word	0x20000a24
 8007ce8:	200009d8 	.word	0x200009d8
 8007cec:	200009dc 	.word	0x200009dc
 8007cf0:	20000a38 	.word	0x20000a38
 8007cf4:	20000a40 	.word	0x20000a40
 8007cf8:	20000a28 	.word	0x20000a28
 8007cfc:	20000924 	.word	0x20000924
 8007d00:	20000920 	.word	0x20000920
 8007d04:	20000a30 	.word	0x20000a30
 8007d08:	20000a34 	.word	0x20000a34

08007d0c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007d0c:	b480      	push	{r7}
 8007d0e:	b087      	sub	sp, #28
 8007d10:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007d12:	4b26      	ldr	r3, [pc, #152]	; (8007dac <vTaskSwitchContext+0xa0>)
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d003      	beq.n	8007d22 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007d1a:	4b25      	ldr	r3, [pc, #148]	; (8007db0 <vTaskSwitchContext+0xa4>)
 8007d1c:	2201      	movs	r2, #1
 8007d1e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007d20:	e03e      	b.n	8007da0 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 8007d22:	4b23      	ldr	r3, [pc, #140]	; (8007db0 <vTaskSwitchContext+0xa4>)
 8007d24:	2200      	movs	r2, #0
 8007d26:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8007d28:	4b22      	ldr	r3, [pc, #136]	; (8007db4 <vTaskSwitchContext+0xa8>)
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	fab3 f383 	clz	r3, r3
 8007d34:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8007d36:	7afb      	ldrb	r3, [r7, #11]
 8007d38:	f1c3 031f 	rsb	r3, r3, #31
 8007d3c:	617b      	str	r3, [r7, #20]
 8007d3e:	491e      	ldr	r1, [pc, #120]	; (8007db8 <vTaskSwitchContext+0xac>)
 8007d40:	697a      	ldr	r2, [r7, #20]
 8007d42:	4613      	mov	r3, r2
 8007d44:	009b      	lsls	r3, r3, #2
 8007d46:	4413      	add	r3, r2
 8007d48:	009b      	lsls	r3, r3, #2
 8007d4a:	440b      	add	r3, r1
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d109      	bne.n	8007d66 <vTaskSwitchContext+0x5a>
	__asm volatile
 8007d52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d56:	f383 8811 	msr	BASEPRI, r3
 8007d5a:	f3bf 8f6f 	isb	sy
 8007d5e:	f3bf 8f4f 	dsb	sy
 8007d62:	607b      	str	r3, [r7, #4]
 8007d64:	e7fe      	b.n	8007d64 <vTaskSwitchContext+0x58>
 8007d66:	697a      	ldr	r2, [r7, #20]
 8007d68:	4613      	mov	r3, r2
 8007d6a:	009b      	lsls	r3, r3, #2
 8007d6c:	4413      	add	r3, r2
 8007d6e:	009b      	lsls	r3, r3, #2
 8007d70:	4a11      	ldr	r2, [pc, #68]	; (8007db8 <vTaskSwitchContext+0xac>)
 8007d72:	4413      	add	r3, r2
 8007d74:	613b      	str	r3, [r7, #16]
 8007d76:	693b      	ldr	r3, [r7, #16]
 8007d78:	685b      	ldr	r3, [r3, #4]
 8007d7a:	685a      	ldr	r2, [r3, #4]
 8007d7c:	693b      	ldr	r3, [r7, #16]
 8007d7e:	605a      	str	r2, [r3, #4]
 8007d80:	693b      	ldr	r3, [r7, #16]
 8007d82:	685a      	ldr	r2, [r3, #4]
 8007d84:	693b      	ldr	r3, [r7, #16]
 8007d86:	3308      	adds	r3, #8
 8007d88:	429a      	cmp	r2, r3
 8007d8a:	d104      	bne.n	8007d96 <vTaskSwitchContext+0x8a>
 8007d8c:	693b      	ldr	r3, [r7, #16]
 8007d8e:	685b      	ldr	r3, [r3, #4]
 8007d90:	685a      	ldr	r2, [r3, #4]
 8007d92:	693b      	ldr	r3, [r7, #16]
 8007d94:	605a      	str	r2, [r3, #4]
 8007d96:	693b      	ldr	r3, [r7, #16]
 8007d98:	685b      	ldr	r3, [r3, #4]
 8007d9a:	68db      	ldr	r3, [r3, #12]
 8007d9c:	4a07      	ldr	r2, [pc, #28]	; (8007dbc <vTaskSwitchContext+0xb0>)
 8007d9e:	6013      	str	r3, [r2, #0]
}
 8007da0:	bf00      	nop
 8007da2:	371c      	adds	r7, #28
 8007da4:	46bd      	mov	sp, r7
 8007da6:	bc80      	pop	{r7}
 8007da8:	4770      	bx	lr
 8007daa:	bf00      	nop
 8007dac:	20000a48 	.word	0x20000a48
 8007db0:	20000a34 	.word	0x20000a34
 8007db4:	20000a28 	.word	0x20000a28
 8007db8:	20000924 	.word	0x20000924
 8007dbc:	20000920 	.word	0x20000920

08007dc0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007dc0:	b580      	push	{r7, lr}
 8007dc2:	b084      	sub	sp, #16
 8007dc4:	af00      	add	r7, sp, #0
 8007dc6:	6078      	str	r0, [r7, #4]
 8007dc8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d109      	bne.n	8007de4 <vTaskPlaceOnEventList+0x24>
 8007dd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007dd4:	f383 8811 	msr	BASEPRI, r3
 8007dd8:	f3bf 8f6f 	isb	sy
 8007ddc:	f3bf 8f4f 	dsb	sy
 8007de0:	60fb      	str	r3, [r7, #12]
 8007de2:	e7fe      	b.n	8007de2 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007de4:	4b07      	ldr	r3, [pc, #28]	; (8007e04 <vTaskPlaceOnEventList+0x44>)
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	3318      	adds	r3, #24
 8007dea:	4619      	mov	r1, r3
 8007dec:	6878      	ldr	r0, [r7, #4]
 8007dee:	f7fe fc67 	bl	80066c0 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007df2:	2101      	movs	r1, #1
 8007df4:	6838      	ldr	r0, [r7, #0]
 8007df6:	f000 fbc5 	bl	8008584 <prvAddCurrentTaskToDelayedList>
}
 8007dfa:	bf00      	nop
 8007dfc:	3710      	adds	r7, #16
 8007dfe:	46bd      	mov	sp, r7
 8007e00:	bd80      	pop	{r7, pc}
 8007e02:	bf00      	nop
 8007e04:	20000920 	.word	0x20000920

08007e08 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007e08:	b580      	push	{r7, lr}
 8007e0a:	b086      	sub	sp, #24
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	60f8      	str	r0, [r7, #12]
 8007e10:	60b9      	str	r1, [r7, #8]
 8007e12:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d109      	bne.n	8007e2e <vTaskPlaceOnEventListRestricted+0x26>
 8007e1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e1e:	f383 8811 	msr	BASEPRI, r3
 8007e22:	f3bf 8f6f 	isb	sy
 8007e26:	f3bf 8f4f 	dsb	sy
 8007e2a:	617b      	str	r3, [r7, #20]
 8007e2c:	e7fe      	b.n	8007e2c <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007e2e:	4b0a      	ldr	r3, [pc, #40]	; (8007e58 <vTaskPlaceOnEventListRestricted+0x50>)
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	3318      	adds	r3, #24
 8007e34:	4619      	mov	r1, r3
 8007e36:	68f8      	ldr	r0, [r7, #12]
 8007e38:	f7fe fc1f 	bl	800667a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d002      	beq.n	8007e48 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 8007e42:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007e46:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007e48:	6879      	ldr	r1, [r7, #4]
 8007e4a:	68b8      	ldr	r0, [r7, #8]
 8007e4c:	f000 fb9a 	bl	8008584 <prvAddCurrentTaskToDelayedList>
	}
 8007e50:	bf00      	nop
 8007e52:	3718      	adds	r7, #24
 8007e54:	46bd      	mov	sp, r7
 8007e56:	bd80      	pop	{r7, pc}
 8007e58:	20000920 	.word	0x20000920

08007e5c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007e5c:	b580      	push	{r7, lr}
 8007e5e:	b086      	sub	sp, #24
 8007e60:	af00      	add	r7, sp, #0
 8007e62:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	68db      	ldr	r3, [r3, #12]
 8007e68:	68db      	ldr	r3, [r3, #12]
 8007e6a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007e6c:	693b      	ldr	r3, [r7, #16]
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d109      	bne.n	8007e86 <xTaskRemoveFromEventList+0x2a>
 8007e72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e76:	f383 8811 	msr	BASEPRI, r3
 8007e7a:	f3bf 8f6f 	isb	sy
 8007e7e:	f3bf 8f4f 	dsb	sy
 8007e82:	60fb      	str	r3, [r7, #12]
 8007e84:	e7fe      	b.n	8007e84 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007e86:	693b      	ldr	r3, [r7, #16]
 8007e88:	3318      	adds	r3, #24
 8007e8a:	4618      	mov	r0, r3
 8007e8c:	f7fe fc50 	bl	8006730 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007e90:	4b1d      	ldr	r3, [pc, #116]	; (8007f08 <xTaskRemoveFromEventList+0xac>)
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d11c      	bne.n	8007ed2 <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007e98:	693b      	ldr	r3, [r7, #16]
 8007e9a:	3304      	adds	r3, #4
 8007e9c:	4618      	mov	r0, r3
 8007e9e:	f7fe fc47 	bl	8006730 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007ea2:	693b      	ldr	r3, [r7, #16]
 8007ea4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ea6:	2201      	movs	r2, #1
 8007ea8:	409a      	lsls	r2, r3
 8007eaa:	4b18      	ldr	r3, [pc, #96]	; (8007f0c <xTaskRemoveFromEventList+0xb0>)
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	4313      	orrs	r3, r2
 8007eb0:	4a16      	ldr	r2, [pc, #88]	; (8007f0c <xTaskRemoveFromEventList+0xb0>)
 8007eb2:	6013      	str	r3, [r2, #0]
 8007eb4:	693b      	ldr	r3, [r7, #16]
 8007eb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007eb8:	4613      	mov	r3, r2
 8007eba:	009b      	lsls	r3, r3, #2
 8007ebc:	4413      	add	r3, r2
 8007ebe:	009b      	lsls	r3, r3, #2
 8007ec0:	4a13      	ldr	r2, [pc, #76]	; (8007f10 <xTaskRemoveFromEventList+0xb4>)
 8007ec2:	441a      	add	r2, r3
 8007ec4:	693b      	ldr	r3, [r7, #16]
 8007ec6:	3304      	adds	r3, #4
 8007ec8:	4619      	mov	r1, r3
 8007eca:	4610      	mov	r0, r2
 8007ecc:	f7fe fbd5 	bl	800667a <vListInsertEnd>
 8007ed0:	e005      	b.n	8007ede <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007ed2:	693b      	ldr	r3, [r7, #16]
 8007ed4:	3318      	adds	r3, #24
 8007ed6:	4619      	mov	r1, r3
 8007ed8:	480e      	ldr	r0, [pc, #56]	; (8007f14 <xTaskRemoveFromEventList+0xb8>)
 8007eda:	f7fe fbce 	bl	800667a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007ede:	693b      	ldr	r3, [r7, #16]
 8007ee0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ee2:	4b0d      	ldr	r3, [pc, #52]	; (8007f18 <xTaskRemoveFromEventList+0xbc>)
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ee8:	429a      	cmp	r2, r3
 8007eea:	d905      	bls.n	8007ef8 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007eec:	2301      	movs	r3, #1
 8007eee:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007ef0:	4b0a      	ldr	r3, [pc, #40]	; (8007f1c <xTaskRemoveFromEventList+0xc0>)
 8007ef2:	2201      	movs	r2, #1
 8007ef4:	601a      	str	r2, [r3, #0]
 8007ef6:	e001      	b.n	8007efc <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 8007ef8:	2300      	movs	r3, #0
 8007efa:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8007efc:	697b      	ldr	r3, [r7, #20]
}
 8007efe:	4618      	mov	r0, r3
 8007f00:	3718      	adds	r7, #24
 8007f02:	46bd      	mov	sp, r7
 8007f04:	bd80      	pop	{r7, pc}
 8007f06:	bf00      	nop
 8007f08:	20000a48 	.word	0x20000a48
 8007f0c:	20000a28 	.word	0x20000a28
 8007f10:	20000924 	.word	0x20000924
 8007f14:	200009e0 	.word	0x200009e0
 8007f18:	20000920 	.word	0x20000920
 8007f1c:	20000a34 	.word	0x20000a34

08007f20 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007f20:	b480      	push	{r7}
 8007f22:	b083      	sub	sp, #12
 8007f24:	af00      	add	r7, sp, #0
 8007f26:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007f28:	4b06      	ldr	r3, [pc, #24]	; (8007f44 <vTaskInternalSetTimeOutState+0x24>)
 8007f2a:	681a      	ldr	r2, [r3, #0]
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007f30:	4b05      	ldr	r3, [pc, #20]	; (8007f48 <vTaskInternalSetTimeOutState+0x28>)
 8007f32:	681a      	ldr	r2, [r3, #0]
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	605a      	str	r2, [r3, #4]
}
 8007f38:	bf00      	nop
 8007f3a:	370c      	adds	r7, #12
 8007f3c:	46bd      	mov	sp, r7
 8007f3e:	bc80      	pop	{r7}
 8007f40:	4770      	bx	lr
 8007f42:	bf00      	nop
 8007f44:	20000a38 	.word	0x20000a38
 8007f48:	20000a24 	.word	0x20000a24

08007f4c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007f4c:	b580      	push	{r7, lr}
 8007f4e:	b088      	sub	sp, #32
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	6078      	str	r0, [r7, #4]
 8007f54:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d109      	bne.n	8007f70 <xTaskCheckForTimeOut+0x24>
 8007f5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f60:	f383 8811 	msr	BASEPRI, r3
 8007f64:	f3bf 8f6f 	isb	sy
 8007f68:	f3bf 8f4f 	dsb	sy
 8007f6c:	613b      	str	r3, [r7, #16]
 8007f6e:	e7fe      	b.n	8007f6e <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8007f70:	683b      	ldr	r3, [r7, #0]
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d109      	bne.n	8007f8a <xTaskCheckForTimeOut+0x3e>
 8007f76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f7a:	f383 8811 	msr	BASEPRI, r3
 8007f7e:	f3bf 8f6f 	isb	sy
 8007f82:	f3bf 8f4f 	dsb	sy
 8007f86:	60fb      	str	r3, [r7, #12]
 8007f88:	e7fe      	b.n	8007f88 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8007f8a:	f000 ffcd 	bl	8008f28 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007f8e:	4b1d      	ldr	r3, [pc, #116]	; (8008004 <xTaskCheckForTimeOut+0xb8>)
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	685b      	ldr	r3, [r3, #4]
 8007f98:	69ba      	ldr	r2, [r7, #24]
 8007f9a:	1ad3      	subs	r3, r2, r3
 8007f9c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007f9e:	683b      	ldr	r3, [r7, #0]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007fa6:	d102      	bne.n	8007fae <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007fa8:	2300      	movs	r3, #0
 8007faa:	61fb      	str	r3, [r7, #28]
 8007fac:	e023      	b.n	8007ff6 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	681a      	ldr	r2, [r3, #0]
 8007fb2:	4b15      	ldr	r3, [pc, #84]	; (8008008 <xTaskCheckForTimeOut+0xbc>)
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	429a      	cmp	r2, r3
 8007fb8:	d007      	beq.n	8007fca <xTaskCheckForTimeOut+0x7e>
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	685b      	ldr	r3, [r3, #4]
 8007fbe:	69ba      	ldr	r2, [r7, #24]
 8007fc0:	429a      	cmp	r2, r3
 8007fc2:	d302      	bcc.n	8007fca <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007fc4:	2301      	movs	r3, #1
 8007fc6:	61fb      	str	r3, [r7, #28]
 8007fc8:	e015      	b.n	8007ff6 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007fca:	683b      	ldr	r3, [r7, #0]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	697a      	ldr	r2, [r7, #20]
 8007fd0:	429a      	cmp	r2, r3
 8007fd2:	d20b      	bcs.n	8007fec <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007fd4:	683b      	ldr	r3, [r7, #0]
 8007fd6:	681a      	ldr	r2, [r3, #0]
 8007fd8:	697b      	ldr	r3, [r7, #20]
 8007fda:	1ad2      	subs	r2, r2, r3
 8007fdc:	683b      	ldr	r3, [r7, #0]
 8007fde:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007fe0:	6878      	ldr	r0, [r7, #4]
 8007fe2:	f7ff ff9d 	bl	8007f20 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007fe6:	2300      	movs	r3, #0
 8007fe8:	61fb      	str	r3, [r7, #28]
 8007fea:	e004      	b.n	8007ff6 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8007fec:	683b      	ldr	r3, [r7, #0]
 8007fee:	2200      	movs	r2, #0
 8007ff0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007ff2:	2301      	movs	r3, #1
 8007ff4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007ff6:	f000 ffc5 	bl	8008f84 <vPortExitCritical>

	return xReturn;
 8007ffa:	69fb      	ldr	r3, [r7, #28]
}
 8007ffc:	4618      	mov	r0, r3
 8007ffe:	3720      	adds	r7, #32
 8008000:	46bd      	mov	sp, r7
 8008002:	bd80      	pop	{r7, pc}
 8008004:	20000a24 	.word	0x20000a24
 8008008:	20000a38 	.word	0x20000a38

0800800c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800800c:	b480      	push	{r7}
 800800e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008010:	4b03      	ldr	r3, [pc, #12]	; (8008020 <vTaskMissedYield+0x14>)
 8008012:	2201      	movs	r2, #1
 8008014:	601a      	str	r2, [r3, #0]
}
 8008016:	bf00      	nop
 8008018:	46bd      	mov	sp, r7
 800801a:	bc80      	pop	{r7}
 800801c:	4770      	bx	lr
 800801e:	bf00      	nop
 8008020:	20000a34 	.word	0x20000a34

08008024 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008024:	b580      	push	{r7, lr}
 8008026:	b082      	sub	sp, #8
 8008028:	af00      	add	r7, sp, #0
 800802a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800802c:	f000 f852 	bl	80080d4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008030:	4b06      	ldr	r3, [pc, #24]	; (800804c <prvIdleTask+0x28>)
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	2b01      	cmp	r3, #1
 8008036:	d9f9      	bls.n	800802c <prvIdleTask+0x8>
			{
				taskYIELD();
 8008038:	4b05      	ldr	r3, [pc, #20]	; (8008050 <prvIdleTask+0x2c>)
 800803a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800803e:	601a      	str	r2, [r3, #0]
 8008040:	f3bf 8f4f 	dsb	sy
 8008044:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008048:	e7f0      	b.n	800802c <prvIdleTask+0x8>
 800804a:	bf00      	nop
 800804c:	20000924 	.word	0x20000924
 8008050:	e000ed04 	.word	0xe000ed04

08008054 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008054:	b580      	push	{r7, lr}
 8008056:	b082      	sub	sp, #8
 8008058:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800805a:	2300      	movs	r3, #0
 800805c:	607b      	str	r3, [r7, #4]
 800805e:	e00c      	b.n	800807a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008060:	687a      	ldr	r2, [r7, #4]
 8008062:	4613      	mov	r3, r2
 8008064:	009b      	lsls	r3, r3, #2
 8008066:	4413      	add	r3, r2
 8008068:	009b      	lsls	r3, r3, #2
 800806a:	4a12      	ldr	r2, [pc, #72]	; (80080b4 <prvInitialiseTaskLists+0x60>)
 800806c:	4413      	add	r3, r2
 800806e:	4618      	mov	r0, r3
 8008070:	f7fe fad8 	bl	8006624 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	3301      	adds	r3, #1
 8008078:	607b      	str	r3, [r7, #4]
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	2b06      	cmp	r3, #6
 800807e:	d9ef      	bls.n	8008060 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008080:	480d      	ldr	r0, [pc, #52]	; (80080b8 <prvInitialiseTaskLists+0x64>)
 8008082:	f7fe facf 	bl	8006624 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008086:	480d      	ldr	r0, [pc, #52]	; (80080bc <prvInitialiseTaskLists+0x68>)
 8008088:	f7fe facc 	bl	8006624 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800808c:	480c      	ldr	r0, [pc, #48]	; (80080c0 <prvInitialiseTaskLists+0x6c>)
 800808e:	f7fe fac9 	bl	8006624 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008092:	480c      	ldr	r0, [pc, #48]	; (80080c4 <prvInitialiseTaskLists+0x70>)
 8008094:	f7fe fac6 	bl	8006624 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008098:	480b      	ldr	r0, [pc, #44]	; (80080c8 <prvInitialiseTaskLists+0x74>)
 800809a:	f7fe fac3 	bl	8006624 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800809e:	4b0b      	ldr	r3, [pc, #44]	; (80080cc <prvInitialiseTaskLists+0x78>)
 80080a0:	4a05      	ldr	r2, [pc, #20]	; (80080b8 <prvInitialiseTaskLists+0x64>)
 80080a2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80080a4:	4b0a      	ldr	r3, [pc, #40]	; (80080d0 <prvInitialiseTaskLists+0x7c>)
 80080a6:	4a05      	ldr	r2, [pc, #20]	; (80080bc <prvInitialiseTaskLists+0x68>)
 80080a8:	601a      	str	r2, [r3, #0]
}
 80080aa:	bf00      	nop
 80080ac:	3708      	adds	r7, #8
 80080ae:	46bd      	mov	sp, r7
 80080b0:	bd80      	pop	{r7, pc}
 80080b2:	bf00      	nop
 80080b4:	20000924 	.word	0x20000924
 80080b8:	200009b0 	.word	0x200009b0
 80080bc:	200009c4 	.word	0x200009c4
 80080c0:	200009e0 	.word	0x200009e0
 80080c4:	200009f4 	.word	0x200009f4
 80080c8:	20000a0c 	.word	0x20000a0c
 80080cc:	200009d8 	.word	0x200009d8
 80080d0:	200009dc 	.word	0x200009dc

080080d4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80080d4:	b580      	push	{r7, lr}
 80080d6:	b082      	sub	sp, #8
 80080d8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80080da:	e019      	b.n	8008110 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80080dc:	f000 ff24 	bl	8008f28 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80080e0:	4b0f      	ldr	r3, [pc, #60]	; (8008120 <prvCheckTasksWaitingTermination+0x4c>)
 80080e2:	68db      	ldr	r3, [r3, #12]
 80080e4:	68db      	ldr	r3, [r3, #12]
 80080e6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	3304      	adds	r3, #4
 80080ec:	4618      	mov	r0, r3
 80080ee:	f7fe fb1f 	bl	8006730 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80080f2:	4b0c      	ldr	r3, [pc, #48]	; (8008124 <prvCheckTasksWaitingTermination+0x50>)
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	3b01      	subs	r3, #1
 80080f8:	4a0a      	ldr	r2, [pc, #40]	; (8008124 <prvCheckTasksWaitingTermination+0x50>)
 80080fa:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80080fc:	4b0a      	ldr	r3, [pc, #40]	; (8008128 <prvCheckTasksWaitingTermination+0x54>)
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	3b01      	subs	r3, #1
 8008102:	4a09      	ldr	r2, [pc, #36]	; (8008128 <prvCheckTasksWaitingTermination+0x54>)
 8008104:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008106:	f000 ff3d 	bl	8008f84 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800810a:	6878      	ldr	r0, [r7, #4]
 800810c:	f000 f80e 	bl	800812c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008110:	4b05      	ldr	r3, [pc, #20]	; (8008128 <prvCheckTasksWaitingTermination+0x54>)
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	2b00      	cmp	r3, #0
 8008116:	d1e1      	bne.n	80080dc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008118:	bf00      	nop
 800811a:	3708      	adds	r7, #8
 800811c:	46bd      	mov	sp, r7
 800811e:	bd80      	pop	{r7, pc}
 8008120:	200009f4 	.word	0x200009f4
 8008124:	20000a20 	.word	0x20000a20
 8008128:	20000a08 	.word	0x20000a08

0800812c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800812c:	b580      	push	{r7, lr}
 800812e:	b084      	sub	sp, #16
 8008130:	af00      	add	r7, sp, #0
 8008132:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800813a:	2b00      	cmp	r3, #0
 800813c:	d108      	bne.n	8008150 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008142:	4618      	mov	r0, r3
 8008144:	f001 f8a8 	bl	8009298 <vPortFree>
				vPortFree( pxTCB );
 8008148:	6878      	ldr	r0, [r7, #4]
 800814a:	f001 f8a5 	bl	8009298 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800814e:	e017      	b.n	8008180 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008156:	2b01      	cmp	r3, #1
 8008158:	d103      	bne.n	8008162 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800815a:	6878      	ldr	r0, [r7, #4]
 800815c:	f001 f89c 	bl	8009298 <vPortFree>
	}
 8008160:	e00e      	b.n	8008180 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008168:	2b02      	cmp	r3, #2
 800816a:	d009      	beq.n	8008180 <prvDeleteTCB+0x54>
 800816c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008170:	f383 8811 	msr	BASEPRI, r3
 8008174:	f3bf 8f6f 	isb	sy
 8008178:	f3bf 8f4f 	dsb	sy
 800817c:	60fb      	str	r3, [r7, #12]
 800817e:	e7fe      	b.n	800817e <prvDeleteTCB+0x52>
	}
 8008180:	bf00      	nop
 8008182:	3710      	adds	r7, #16
 8008184:	46bd      	mov	sp, r7
 8008186:	bd80      	pop	{r7, pc}

08008188 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008188:	b480      	push	{r7}
 800818a:	b083      	sub	sp, #12
 800818c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800818e:	4b0e      	ldr	r3, [pc, #56]	; (80081c8 <prvResetNextTaskUnblockTime+0x40>)
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	2b00      	cmp	r3, #0
 8008196:	d101      	bne.n	800819c <prvResetNextTaskUnblockTime+0x14>
 8008198:	2301      	movs	r3, #1
 800819a:	e000      	b.n	800819e <prvResetNextTaskUnblockTime+0x16>
 800819c:	2300      	movs	r3, #0
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d004      	beq.n	80081ac <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80081a2:	4b0a      	ldr	r3, [pc, #40]	; (80081cc <prvResetNextTaskUnblockTime+0x44>)
 80081a4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80081a8:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80081aa:	e008      	b.n	80081be <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80081ac:	4b06      	ldr	r3, [pc, #24]	; (80081c8 <prvResetNextTaskUnblockTime+0x40>)
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	68db      	ldr	r3, [r3, #12]
 80081b2:	68db      	ldr	r3, [r3, #12]
 80081b4:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	685b      	ldr	r3, [r3, #4]
 80081ba:	4a04      	ldr	r2, [pc, #16]	; (80081cc <prvResetNextTaskUnblockTime+0x44>)
 80081bc:	6013      	str	r3, [r2, #0]
}
 80081be:	bf00      	nop
 80081c0:	370c      	adds	r7, #12
 80081c2:	46bd      	mov	sp, r7
 80081c4:	bc80      	pop	{r7}
 80081c6:	4770      	bx	lr
 80081c8:	200009d8 	.word	0x200009d8
 80081cc:	20000a40 	.word	0x20000a40

080081d0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80081d0:	b480      	push	{r7}
 80081d2:	b083      	sub	sp, #12
 80081d4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80081d6:	4b0b      	ldr	r3, [pc, #44]	; (8008204 <xTaskGetSchedulerState+0x34>)
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d102      	bne.n	80081e4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80081de:	2301      	movs	r3, #1
 80081e0:	607b      	str	r3, [r7, #4]
 80081e2:	e008      	b.n	80081f6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80081e4:	4b08      	ldr	r3, [pc, #32]	; (8008208 <xTaskGetSchedulerState+0x38>)
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d102      	bne.n	80081f2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80081ec:	2302      	movs	r3, #2
 80081ee:	607b      	str	r3, [r7, #4]
 80081f0:	e001      	b.n	80081f6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80081f2:	2300      	movs	r3, #0
 80081f4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80081f6:	687b      	ldr	r3, [r7, #4]
	}
 80081f8:	4618      	mov	r0, r3
 80081fa:	370c      	adds	r7, #12
 80081fc:	46bd      	mov	sp, r7
 80081fe:	bc80      	pop	{r7}
 8008200:	4770      	bx	lr
 8008202:	bf00      	nop
 8008204:	20000a2c 	.word	0x20000a2c
 8008208:	20000a48 	.word	0x20000a48

0800820c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800820c:	b580      	push	{r7, lr}
 800820e:	b084      	sub	sp, #16
 8008210:	af00      	add	r7, sp, #0
 8008212:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8008218:	2300      	movs	r3, #0
 800821a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	2b00      	cmp	r3, #0
 8008220:	d06e      	beq.n	8008300 <xTaskPriorityInherit+0xf4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8008222:	68bb      	ldr	r3, [r7, #8]
 8008224:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008226:	4b39      	ldr	r3, [pc, #228]	; (800830c <xTaskPriorityInherit+0x100>)
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800822c:	429a      	cmp	r2, r3
 800822e:	d25e      	bcs.n	80082ee <xTaskPriorityInherit+0xe2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008230:	68bb      	ldr	r3, [r7, #8]
 8008232:	699b      	ldr	r3, [r3, #24]
 8008234:	2b00      	cmp	r3, #0
 8008236:	db06      	blt.n	8008246 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008238:	4b34      	ldr	r3, [pc, #208]	; (800830c <xTaskPriorityInherit+0x100>)
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800823e:	f1c3 0207 	rsb	r2, r3, #7
 8008242:	68bb      	ldr	r3, [r7, #8]
 8008244:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8008246:	68bb      	ldr	r3, [r7, #8]
 8008248:	6959      	ldr	r1, [r3, #20]
 800824a:	68bb      	ldr	r3, [r7, #8]
 800824c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800824e:	4613      	mov	r3, r2
 8008250:	009b      	lsls	r3, r3, #2
 8008252:	4413      	add	r3, r2
 8008254:	009b      	lsls	r3, r3, #2
 8008256:	4a2e      	ldr	r2, [pc, #184]	; (8008310 <xTaskPriorityInherit+0x104>)
 8008258:	4413      	add	r3, r2
 800825a:	4299      	cmp	r1, r3
 800825c:	d101      	bne.n	8008262 <xTaskPriorityInherit+0x56>
 800825e:	2301      	movs	r3, #1
 8008260:	e000      	b.n	8008264 <xTaskPriorityInherit+0x58>
 8008262:	2300      	movs	r3, #0
 8008264:	2b00      	cmp	r3, #0
 8008266:	d03a      	beq.n	80082de <xTaskPriorityInherit+0xd2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008268:	68bb      	ldr	r3, [r7, #8]
 800826a:	3304      	adds	r3, #4
 800826c:	4618      	mov	r0, r3
 800826e:	f7fe fa5f 	bl	8006730 <uxListRemove>
 8008272:	4603      	mov	r3, r0
 8008274:	2b00      	cmp	r3, #0
 8008276:	d115      	bne.n	80082a4 <xTaskPriorityInherit+0x98>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 8008278:	68bb      	ldr	r3, [r7, #8]
 800827a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800827c:	4924      	ldr	r1, [pc, #144]	; (8008310 <xTaskPriorityInherit+0x104>)
 800827e:	4613      	mov	r3, r2
 8008280:	009b      	lsls	r3, r3, #2
 8008282:	4413      	add	r3, r2
 8008284:	009b      	lsls	r3, r3, #2
 8008286:	440b      	add	r3, r1
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	2b00      	cmp	r3, #0
 800828c:	d10a      	bne.n	80082a4 <xTaskPriorityInherit+0x98>
 800828e:	68bb      	ldr	r3, [r7, #8]
 8008290:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008292:	2201      	movs	r2, #1
 8008294:	fa02 f303 	lsl.w	r3, r2, r3
 8008298:	43da      	mvns	r2, r3
 800829a:	4b1e      	ldr	r3, [pc, #120]	; (8008314 <xTaskPriorityInherit+0x108>)
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	4013      	ands	r3, r2
 80082a0:	4a1c      	ldr	r2, [pc, #112]	; (8008314 <xTaskPriorityInherit+0x108>)
 80082a2:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80082a4:	4b19      	ldr	r3, [pc, #100]	; (800830c <xTaskPriorityInherit+0x100>)
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80082aa:	68bb      	ldr	r3, [r7, #8]
 80082ac:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80082ae:	68bb      	ldr	r3, [r7, #8]
 80082b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082b2:	2201      	movs	r2, #1
 80082b4:	409a      	lsls	r2, r3
 80082b6:	4b17      	ldr	r3, [pc, #92]	; (8008314 <xTaskPriorityInherit+0x108>)
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	4313      	orrs	r3, r2
 80082bc:	4a15      	ldr	r2, [pc, #84]	; (8008314 <xTaskPriorityInherit+0x108>)
 80082be:	6013      	str	r3, [r2, #0]
 80082c0:	68bb      	ldr	r3, [r7, #8]
 80082c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80082c4:	4613      	mov	r3, r2
 80082c6:	009b      	lsls	r3, r3, #2
 80082c8:	4413      	add	r3, r2
 80082ca:	009b      	lsls	r3, r3, #2
 80082cc:	4a10      	ldr	r2, [pc, #64]	; (8008310 <xTaskPriorityInherit+0x104>)
 80082ce:	441a      	add	r2, r3
 80082d0:	68bb      	ldr	r3, [r7, #8]
 80082d2:	3304      	adds	r3, #4
 80082d4:	4619      	mov	r1, r3
 80082d6:	4610      	mov	r0, r2
 80082d8:	f7fe f9cf 	bl	800667a <vListInsertEnd>
 80082dc:	e004      	b.n	80082e8 <xTaskPriorityInherit+0xdc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80082de:	4b0b      	ldr	r3, [pc, #44]	; (800830c <xTaskPriorityInherit+0x100>)
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80082e4:	68bb      	ldr	r3, [r7, #8]
 80082e6:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80082e8:	2301      	movs	r3, #1
 80082ea:	60fb      	str	r3, [r7, #12]
 80082ec:	e008      	b.n	8008300 <xTaskPriorityInherit+0xf4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80082ee:	68bb      	ldr	r3, [r7, #8]
 80082f0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80082f2:	4b06      	ldr	r3, [pc, #24]	; (800830c <xTaskPriorityInherit+0x100>)
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082f8:	429a      	cmp	r2, r3
 80082fa:	d201      	bcs.n	8008300 <xTaskPriorityInherit+0xf4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80082fc:	2301      	movs	r3, #1
 80082fe:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008300:	68fb      	ldr	r3, [r7, #12]
	}
 8008302:	4618      	mov	r0, r3
 8008304:	3710      	adds	r7, #16
 8008306:	46bd      	mov	sp, r7
 8008308:	bd80      	pop	{r7, pc}
 800830a:	bf00      	nop
 800830c:	20000920 	.word	0x20000920
 8008310:	20000924 	.word	0x20000924
 8008314:	20000a28 	.word	0x20000a28

08008318 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008318:	b580      	push	{r7, lr}
 800831a:	b086      	sub	sp, #24
 800831c:	af00      	add	r7, sp, #0
 800831e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008324:	2300      	movs	r3, #0
 8008326:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	2b00      	cmp	r3, #0
 800832c:	d06c      	beq.n	8008408 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800832e:	4b39      	ldr	r3, [pc, #228]	; (8008414 <xTaskPriorityDisinherit+0xfc>)
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	693a      	ldr	r2, [r7, #16]
 8008334:	429a      	cmp	r2, r3
 8008336:	d009      	beq.n	800834c <xTaskPriorityDisinherit+0x34>
 8008338:	f04f 0350 	mov.w	r3, #80	; 0x50
 800833c:	f383 8811 	msr	BASEPRI, r3
 8008340:	f3bf 8f6f 	isb	sy
 8008344:	f3bf 8f4f 	dsb	sy
 8008348:	60fb      	str	r3, [r7, #12]
 800834a:	e7fe      	b.n	800834a <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 800834c:	693b      	ldr	r3, [r7, #16]
 800834e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008350:	2b00      	cmp	r3, #0
 8008352:	d109      	bne.n	8008368 <xTaskPriorityDisinherit+0x50>
 8008354:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008358:	f383 8811 	msr	BASEPRI, r3
 800835c:	f3bf 8f6f 	isb	sy
 8008360:	f3bf 8f4f 	dsb	sy
 8008364:	60bb      	str	r3, [r7, #8]
 8008366:	e7fe      	b.n	8008366 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8008368:	693b      	ldr	r3, [r7, #16]
 800836a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800836c:	1e5a      	subs	r2, r3, #1
 800836e:	693b      	ldr	r3, [r7, #16]
 8008370:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008372:	693b      	ldr	r3, [r7, #16]
 8008374:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008376:	693b      	ldr	r3, [r7, #16]
 8008378:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800837a:	429a      	cmp	r2, r3
 800837c:	d044      	beq.n	8008408 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800837e:	693b      	ldr	r3, [r7, #16]
 8008380:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008382:	2b00      	cmp	r3, #0
 8008384:	d140      	bne.n	8008408 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008386:	693b      	ldr	r3, [r7, #16]
 8008388:	3304      	adds	r3, #4
 800838a:	4618      	mov	r0, r3
 800838c:	f7fe f9d0 	bl	8006730 <uxListRemove>
 8008390:	4603      	mov	r3, r0
 8008392:	2b00      	cmp	r3, #0
 8008394:	d115      	bne.n	80083c2 <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8008396:	693b      	ldr	r3, [r7, #16]
 8008398:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800839a:	491f      	ldr	r1, [pc, #124]	; (8008418 <xTaskPriorityDisinherit+0x100>)
 800839c:	4613      	mov	r3, r2
 800839e:	009b      	lsls	r3, r3, #2
 80083a0:	4413      	add	r3, r2
 80083a2:	009b      	lsls	r3, r3, #2
 80083a4:	440b      	add	r3, r1
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d10a      	bne.n	80083c2 <xTaskPriorityDisinherit+0xaa>
 80083ac:	693b      	ldr	r3, [r7, #16]
 80083ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083b0:	2201      	movs	r2, #1
 80083b2:	fa02 f303 	lsl.w	r3, r2, r3
 80083b6:	43da      	mvns	r2, r3
 80083b8:	4b18      	ldr	r3, [pc, #96]	; (800841c <xTaskPriorityDisinherit+0x104>)
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	4013      	ands	r3, r2
 80083be:	4a17      	ldr	r2, [pc, #92]	; (800841c <xTaskPriorityDisinherit+0x104>)
 80083c0:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80083c2:	693b      	ldr	r3, [r7, #16]
 80083c4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80083c6:	693b      	ldr	r3, [r7, #16]
 80083c8:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80083ca:	693b      	ldr	r3, [r7, #16]
 80083cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083ce:	f1c3 0207 	rsb	r2, r3, #7
 80083d2:	693b      	ldr	r3, [r7, #16]
 80083d4:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80083d6:	693b      	ldr	r3, [r7, #16]
 80083d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083da:	2201      	movs	r2, #1
 80083dc:	409a      	lsls	r2, r3
 80083de:	4b0f      	ldr	r3, [pc, #60]	; (800841c <xTaskPriorityDisinherit+0x104>)
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	4313      	orrs	r3, r2
 80083e4:	4a0d      	ldr	r2, [pc, #52]	; (800841c <xTaskPriorityDisinherit+0x104>)
 80083e6:	6013      	str	r3, [r2, #0]
 80083e8:	693b      	ldr	r3, [r7, #16]
 80083ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80083ec:	4613      	mov	r3, r2
 80083ee:	009b      	lsls	r3, r3, #2
 80083f0:	4413      	add	r3, r2
 80083f2:	009b      	lsls	r3, r3, #2
 80083f4:	4a08      	ldr	r2, [pc, #32]	; (8008418 <xTaskPriorityDisinherit+0x100>)
 80083f6:	441a      	add	r2, r3
 80083f8:	693b      	ldr	r3, [r7, #16]
 80083fa:	3304      	adds	r3, #4
 80083fc:	4619      	mov	r1, r3
 80083fe:	4610      	mov	r0, r2
 8008400:	f7fe f93b 	bl	800667a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008404:	2301      	movs	r3, #1
 8008406:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008408:	697b      	ldr	r3, [r7, #20]
	}
 800840a:	4618      	mov	r0, r3
 800840c:	3718      	adds	r7, #24
 800840e:	46bd      	mov	sp, r7
 8008410:	bd80      	pop	{r7, pc}
 8008412:	bf00      	nop
 8008414:	20000920 	.word	0x20000920
 8008418:	20000924 	.word	0x20000924
 800841c:	20000a28 	.word	0x20000a28

08008420 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8008420:	b580      	push	{r7, lr}
 8008422:	b088      	sub	sp, #32
 8008424:	af00      	add	r7, sp, #0
 8008426:	6078      	str	r0, [r7, #4]
 8008428:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800842e:	2301      	movs	r3, #1
 8008430:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	2b00      	cmp	r3, #0
 8008436:	f000 8086 	beq.w	8008546 <vTaskPriorityDisinheritAfterTimeout+0x126>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800843a:	69bb      	ldr	r3, [r7, #24]
 800843c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800843e:	2b00      	cmp	r3, #0
 8008440:	d109      	bne.n	8008456 <vTaskPriorityDisinheritAfterTimeout+0x36>
 8008442:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008446:	f383 8811 	msr	BASEPRI, r3
 800844a:	f3bf 8f6f 	isb	sy
 800844e:	f3bf 8f4f 	dsb	sy
 8008452:	60fb      	str	r3, [r7, #12]
 8008454:	e7fe      	b.n	8008454 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8008456:	69bb      	ldr	r3, [r7, #24]
 8008458:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800845a:	683a      	ldr	r2, [r7, #0]
 800845c:	429a      	cmp	r2, r3
 800845e:	d902      	bls.n	8008466 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8008460:	683b      	ldr	r3, [r7, #0]
 8008462:	61fb      	str	r3, [r7, #28]
 8008464:	e002      	b.n	800846c <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8008466:	69bb      	ldr	r3, [r7, #24]
 8008468:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800846a:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800846c:	69bb      	ldr	r3, [r7, #24]
 800846e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008470:	69fa      	ldr	r2, [r7, #28]
 8008472:	429a      	cmp	r2, r3
 8008474:	d067      	beq.n	8008546 <vTaskPriorityDisinheritAfterTimeout+0x126>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8008476:	69bb      	ldr	r3, [r7, #24]
 8008478:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800847a:	697a      	ldr	r2, [r7, #20]
 800847c:	429a      	cmp	r2, r3
 800847e:	d162      	bne.n	8008546 <vTaskPriorityDisinheritAfterTimeout+0x126>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8008480:	4b33      	ldr	r3, [pc, #204]	; (8008550 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	69ba      	ldr	r2, [r7, #24]
 8008486:	429a      	cmp	r2, r3
 8008488:	d109      	bne.n	800849e <vTaskPriorityDisinheritAfterTimeout+0x7e>
 800848a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800848e:	f383 8811 	msr	BASEPRI, r3
 8008492:	f3bf 8f6f 	isb	sy
 8008496:	f3bf 8f4f 	dsb	sy
 800849a:	60bb      	str	r3, [r7, #8]
 800849c:	e7fe      	b.n	800849c <vTaskPriorityDisinheritAfterTimeout+0x7c>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800849e:	69bb      	ldr	r3, [r7, #24]
 80084a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084a2:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80084a4:	69bb      	ldr	r3, [r7, #24]
 80084a6:	69fa      	ldr	r2, [r7, #28]
 80084a8:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80084aa:	69bb      	ldr	r3, [r7, #24]
 80084ac:	699b      	ldr	r3, [r3, #24]
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	db04      	blt.n	80084bc <vTaskPriorityDisinheritAfterTimeout+0x9c>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80084b2:	69fb      	ldr	r3, [r7, #28]
 80084b4:	f1c3 0207 	rsb	r2, r3, #7
 80084b8:	69bb      	ldr	r3, [r7, #24]
 80084ba:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80084bc:	69bb      	ldr	r3, [r7, #24]
 80084be:	6959      	ldr	r1, [r3, #20]
 80084c0:	693a      	ldr	r2, [r7, #16]
 80084c2:	4613      	mov	r3, r2
 80084c4:	009b      	lsls	r3, r3, #2
 80084c6:	4413      	add	r3, r2
 80084c8:	009b      	lsls	r3, r3, #2
 80084ca:	4a22      	ldr	r2, [pc, #136]	; (8008554 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 80084cc:	4413      	add	r3, r2
 80084ce:	4299      	cmp	r1, r3
 80084d0:	d101      	bne.n	80084d6 <vTaskPriorityDisinheritAfterTimeout+0xb6>
 80084d2:	2301      	movs	r3, #1
 80084d4:	e000      	b.n	80084d8 <vTaskPriorityDisinheritAfterTimeout+0xb8>
 80084d6:	2300      	movs	r3, #0
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d034      	beq.n	8008546 <vTaskPriorityDisinheritAfterTimeout+0x126>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80084dc:	69bb      	ldr	r3, [r7, #24]
 80084de:	3304      	adds	r3, #4
 80084e0:	4618      	mov	r0, r3
 80084e2:	f7fe f925 	bl	8006730 <uxListRemove>
 80084e6:	4603      	mov	r3, r0
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d115      	bne.n	8008518 <vTaskPriorityDisinheritAfterTimeout+0xf8>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80084ec:	69bb      	ldr	r3, [r7, #24]
 80084ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80084f0:	4918      	ldr	r1, [pc, #96]	; (8008554 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 80084f2:	4613      	mov	r3, r2
 80084f4:	009b      	lsls	r3, r3, #2
 80084f6:	4413      	add	r3, r2
 80084f8:	009b      	lsls	r3, r3, #2
 80084fa:	440b      	add	r3, r1
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d10a      	bne.n	8008518 <vTaskPriorityDisinheritAfterTimeout+0xf8>
 8008502:	69bb      	ldr	r3, [r7, #24]
 8008504:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008506:	2201      	movs	r2, #1
 8008508:	fa02 f303 	lsl.w	r3, r2, r3
 800850c:	43da      	mvns	r2, r3
 800850e:	4b12      	ldr	r3, [pc, #72]	; (8008558 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	4013      	ands	r3, r2
 8008514:	4a10      	ldr	r2, [pc, #64]	; (8008558 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8008516:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8008518:	69bb      	ldr	r3, [r7, #24]
 800851a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800851c:	2201      	movs	r2, #1
 800851e:	409a      	lsls	r2, r3
 8008520:	4b0d      	ldr	r3, [pc, #52]	; (8008558 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	4313      	orrs	r3, r2
 8008526:	4a0c      	ldr	r2, [pc, #48]	; (8008558 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8008528:	6013      	str	r3, [r2, #0]
 800852a:	69bb      	ldr	r3, [r7, #24]
 800852c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800852e:	4613      	mov	r3, r2
 8008530:	009b      	lsls	r3, r3, #2
 8008532:	4413      	add	r3, r2
 8008534:	009b      	lsls	r3, r3, #2
 8008536:	4a07      	ldr	r2, [pc, #28]	; (8008554 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8008538:	441a      	add	r2, r3
 800853a:	69bb      	ldr	r3, [r7, #24]
 800853c:	3304      	adds	r3, #4
 800853e:	4619      	mov	r1, r3
 8008540:	4610      	mov	r0, r2
 8008542:	f7fe f89a 	bl	800667a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008546:	bf00      	nop
 8008548:	3720      	adds	r7, #32
 800854a:	46bd      	mov	sp, r7
 800854c:	bd80      	pop	{r7, pc}
 800854e:	bf00      	nop
 8008550:	20000920 	.word	0x20000920
 8008554:	20000924 	.word	0x20000924
 8008558:	20000a28 	.word	0x20000a28

0800855c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 800855c:	b480      	push	{r7}
 800855e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8008560:	4b07      	ldr	r3, [pc, #28]	; (8008580 <pvTaskIncrementMutexHeldCount+0x24>)
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	2b00      	cmp	r3, #0
 8008566:	d004      	beq.n	8008572 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8008568:	4b05      	ldr	r3, [pc, #20]	; (8008580 <pvTaskIncrementMutexHeldCount+0x24>)
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800856e:	3201      	adds	r2, #1
 8008570:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 8008572:	4b03      	ldr	r3, [pc, #12]	; (8008580 <pvTaskIncrementMutexHeldCount+0x24>)
 8008574:	681b      	ldr	r3, [r3, #0]
	}
 8008576:	4618      	mov	r0, r3
 8008578:	46bd      	mov	sp, r7
 800857a:	bc80      	pop	{r7}
 800857c:	4770      	bx	lr
 800857e:	bf00      	nop
 8008580:	20000920 	.word	0x20000920

08008584 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008584:	b580      	push	{r7, lr}
 8008586:	b084      	sub	sp, #16
 8008588:	af00      	add	r7, sp, #0
 800858a:	6078      	str	r0, [r7, #4]
 800858c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800858e:	4b29      	ldr	r3, [pc, #164]	; (8008634 <prvAddCurrentTaskToDelayedList+0xb0>)
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008594:	4b28      	ldr	r3, [pc, #160]	; (8008638 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	3304      	adds	r3, #4
 800859a:	4618      	mov	r0, r3
 800859c:	f7fe f8c8 	bl	8006730 <uxListRemove>
 80085a0:	4603      	mov	r3, r0
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d10b      	bne.n	80085be <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 80085a6:	4b24      	ldr	r3, [pc, #144]	; (8008638 <prvAddCurrentTaskToDelayedList+0xb4>)
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085ac:	2201      	movs	r2, #1
 80085ae:	fa02 f303 	lsl.w	r3, r2, r3
 80085b2:	43da      	mvns	r2, r3
 80085b4:	4b21      	ldr	r3, [pc, #132]	; (800863c <prvAddCurrentTaskToDelayedList+0xb8>)
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	4013      	ands	r3, r2
 80085ba:	4a20      	ldr	r2, [pc, #128]	; (800863c <prvAddCurrentTaskToDelayedList+0xb8>)
 80085bc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80085c4:	d10a      	bne.n	80085dc <prvAddCurrentTaskToDelayedList+0x58>
 80085c6:	683b      	ldr	r3, [r7, #0]
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d007      	beq.n	80085dc <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80085cc:	4b1a      	ldr	r3, [pc, #104]	; (8008638 <prvAddCurrentTaskToDelayedList+0xb4>)
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	3304      	adds	r3, #4
 80085d2:	4619      	mov	r1, r3
 80085d4:	481a      	ldr	r0, [pc, #104]	; (8008640 <prvAddCurrentTaskToDelayedList+0xbc>)
 80085d6:	f7fe f850 	bl	800667a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80085da:	e026      	b.n	800862a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80085dc:	68fa      	ldr	r2, [r7, #12]
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	4413      	add	r3, r2
 80085e2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80085e4:	4b14      	ldr	r3, [pc, #80]	; (8008638 <prvAddCurrentTaskToDelayedList+0xb4>)
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	68ba      	ldr	r2, [r7, #8]
 80085ea:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80085ec:	68ba      	ldr	r2, [r7, #8]
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	429a      	cmp	r2, r3
 80085f2:	d209      	bcs.n	8008608 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80085f4:	4b13      	ldr	r3, [pc, #76]	; (8008644 <prvAddCurrentTaskToDelayedList+0xc0>)
 80085f6:	681a      	ldr	r2, [r3, #0]
 80085f8:	4b0f      	ldr	r3, [pc, #60]	; (8008638 <prvAddCurrentTaskToDelayedList+0xb4>)
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	3304      	adds	r3, #4
 80085fe:	4619      	mov	r1, r3
 8008600:	4610      	mov	r0, r2
 8008602:	f7fe f85d 	bl	80066c0 <vListInsert>
}
 8008606:	e010      	b.n	800862a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008608:	4b0f      	ldr	r3, [pc, #60]	; (8008648 <prvAddCurrentTaskToDelayedList+0xc4>)
 800860a:	681a      	ldr	r2, [r3, #0]
 800860c:	4b0a      	ldr	r3, [pc, #40]	; (8008638 <prvAddCurrentTaskToDelayedList+0xb4>)
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	3304      	adds	r3, #4
 8008612:	4619      	mov	r1, r3
 8008614:	4610      	mov	r0, r2
 8008616:	f7fe f853 	bl	80066c0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800861a:	4b0c      	ldr	r3, [pc, #48]	; (800864c <prvAddCurrentTaskToDelayedList+0xc8>)
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	68ba      	ldr	r2, [r7, #8]
 8008620:	429a      	cmp	r2, r3
 8008622:	d202      	bcs.n	800862a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8008624:	4a09      	ldr	r2, [pc, #36]	; (800864c <prvAddCurrentTaskToDelayedList+0xc8>)
 8008626:	68bb      	ldr	r3, [r7, #8]
 8008628:	6013      	str	r3, [r2, #0]
}
 800862a:	bf00      	nop
 800862c:	3710      	adds	r7, #16
 800862e:	46bd      	mov	sp, r7
 8008630:	bd80      	pop	{r7, pc}
 8008632:	bf00      	nop
 8008634:	20000a24 	.word	0x20000a24
 8008638:	20000920 	.word	0x20000920
 800863c:	20000a28 	.word	0x20000a28
 8008640:	20000a0c 	.word	0x20000a0c
 8008644:	200009dc 	.word	0x200009dc
 8008648:	200009d8 	.word	0x200009d8
 800864c:	20000a40 	.word	0x20000a40

08008650 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008650:	b580      	push	{r7, lr}
 8008652:	b08a      	sub	sp, #40	; 0x28
 8008654:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008656:	2300      	movs	r3, #0
 8008658:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800865a:	f000 fb37 	bl	8008ccc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800865e:	4b1c      	ldr	r3, [pc, #112]	; (80086d0 <xTimerCreateTimerTask+0x80>)
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	2b00      	cmp	r3, #0
 8008664:	d021      	beq.n	80086aa <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008666:	2300      	movs	r3, #0
 8008668:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800866a:	2300      	movs	r3, #0
 800866c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800866e:	1d3a      	adds	r2, r7, #4
 8008670:	f107 0108 	add.w	r1, r7, #8
 8008674:	f107 030c 	add.w	r3, r7, #12
 8008678:	4618      	mov	r0, r3
 800867a:	f7f8 f97f 	bl	800097c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800867e:	6879      	ldr	r1, [r7, #4]
 8008680:	68bb      	ldr	r3, [r7, #8]
 8008682:	68fa      	ldr	r2, [r7, #12]
 8008684:	9202      	str	r2, [sp, #8]
 8008686:	9301      	str	r3, [sp, #4]
 8008688:	2305      	movs	r3, #5
 800868a:	9300      	str	r3, [sp, #0]
 800868c:	2300      	movs	r3, #0
 800868e:	460a      	mov	r2, r1
 8008690:	4910      	ldr	r1, [pc, #64]	; (80086d4 <xTimerCreateTimerTask+0x84>)
 8008692:	4811      	ldr	r0, [pc, #68]	; (80086d8 <xTimerCreateTimerTask+0x88>)
 8008694:	f7fe ffa8 	bl	80075e8 <xTaskCreateStatic>
 8008698:	4602      	mov	r2, r0
 800869a:	4b10      	ldr	r3, [pc, #64]	; (80086dc <xTimerCreateTimerTask+0x8c>)
 800869c:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800869e:	4b0f      	ldr	r3, [pc, #60]	; (80086dc <xTimerCreateTimerTask+0x8c>)
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d001      	beq.n	80086aa <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80086a6:	2301      	movs	r3, #1
 80086a8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80086aa:	697b      	ldr	r3, [r7, #20]
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d109      	bne.n	80086c4 <xTimerCreateTimerTask+0x74>
 80086b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086b4:	f383 8811 	msr	BASEPRI, r3
 80086b8:	f3bf 8f6f 	isb	sy
 80086bc:	f3bf 8f4f 	dsb	sy
 80086c0:	613b      	str	r3, [r7, #16]
 80086c2:	e7fe      	b.n	80086c2 <xTimerCreateTimerTask+0x72>
	return xReturn;
 80086c4:	697b      	ldr	r3, [r7, #20]
}
 80086c6:	4618      	mov	r0, r3
 80086c8:	3718      	adds	r7, #24
 80086ca:	46bd      	mov	sp, r7
 80086cc:	bd80      	pop	{r7, pc}
 80086ce:	bf00      	nop
 80086d0:	20000a7c 	.word	0x20000a7c
 80086d4:	08009fb0 	.word	0x08009fb0
 80086d8:	08008915 	.word	0x08008915
 80086dc:	20000a80 	.word	0x20000a80

080086e0 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 80086e0:	b580      	push	{r7, lr}
 80086e2:	b088      	sub	sp, #32
 80086e4:	af02      	add	r7, sp, #8
 80086e6:	60f8      	str	r0, [r7, #12]
 80086e8:	60b9      	str	r1, [r7, #8]
 80086ea:	607a      	str	r2, [r7, #4]
 80086ec:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
 80086ee:	202c      	movs	r0, #44	; 0x2c
 80086f0:	f000 fd10 	bl	8009114 <pvPortMalloc>
 80086f4:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 80086f6:	697b      	ldr	r3, [r7, #20]
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d00d      	beq.n	8008718 <xTimerCreate+0x38>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 80086fc:	697b      	ldr	r3, [r7, #20]
 80086fe:	9301      	str	r3, [sp, #4]
 8008700:	6a3b      	ldr	r3, [r7, #32]
 8008702:	9300      	str	r3, [sp, #0]
 8008704:	683b      	ldr	r3, [r7, #0]
 8008706:	687a      	ldr	r2, [r7, #4]
 8008708:	68b9      	ldr	r1, [r7, #8]
 800870a:	68f8      	ldr	r0, [r7, #12]
 800870c:	f000 f844 	bl	8008798 <prvInitialiseNewTimer>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Timers can be created statically or dynamically, so note this
				timer was created dynamically in case the timer is later
				deleted. */
				pxNewTimer->ucStaticallyAllocated = pdFALSE;
 8008710:	697b      	ldr	r3, [r7, #20]
 8008712:	2200      	movs	r2, #0
 8008714:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */
		}

		return pxNewTimer;
 8008718:	697b      	ldr	r3, [r7, #20]
	}
 800871a:	4618      	mov	r0, r3
 800871c:	3718      	adds	r7, #24
 800871e:	46bd      	mov	sp, r7
 8008720:	bd80      	pop	{r7, pc}

08008722 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 8008722:	b580      	push	{r7, lr}
 8008724:	b08a      	sub	sp, #40	; 0x28
 8008726:	af02      	add	r7, sp, #8
 8008728:	60f8      	str	r0, [r7, #12]
 800872a:	60b9      	str	r1, [r7, #8]
 800872c:	607a      	str	r2, [r7, #4]
 800872e:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 8008730:	232c      	movs	r3, #44	; 0x2c
 8008732:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 8008734:	693b      	ldr	r3, [r7, #16]
 8008736:	2b2c      	cmp	r3, #44	; 0x2c
 8008738:	d009      	beq.n	800874e <xTimerCreateStatic+0x2c>
 800873a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800873e:	f383 8811 	msr	BASEPRI, r3
 8008742:	f3bf 8f6f 	isb	sy
 8008746:	f3bf 8f4f 	dsb	sy
 800874a:	61bb      	str	r3, [r7, #24]
 800874c:	e7fe      	b.n	800874c <xTimerCreateStatic+0x2a>
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 800874e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008750:	2b00      	cmp	r3, #0
 8008752:	d109      	bne.n	8008768 <xTimerCreateStatic+0x46>
 8008754:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008758:	f383 8811 	msr	BASEPRI, r3
 800875c:	f3bf 8f6f 	isb	sy
 8008760:	f3bf 8f4f 	dsb	sy
 8008764:	617b      	str	r3, [r7, #20]
 8008766:	e7fe      	b.n	8008766 <xTimerCreateStatic+0x44>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008768:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800876a:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 800876c:	69fb      	ldr	r3, [r7, #28]
 800876e:	2b00      	cmp	r3, #0
 8008770:	d00d      	beq.n	800878e <xTimerCreateStatic+0x6c>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8008772:	69fb      	ldr	r3, [r7, #28]
 8008774:	9301      	str	r3, [sp, #4]
 8008776:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008778:	9300      	str	r3, [sp, #0]
 800877a:	683b      	ldr	r3, [r7, #0]
 800877c:	687a      	ldr	r2, [r7, #4]
 800877e:	68b9      	ldr	r1, [r7, #8]
 8008780:	68f8      	ldr	r0, [r7, #12]
 8008782:	f000 f809 	bl	8008798 <prvInitialiseNewTimer>

			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Timers can be created statically or dynamically so note this
				timer was created statically in case it is later deleted. */
				pxNewTimer->ucStaticallyAllocated = pdTRUE;
 8008786:	69fb      	ldr	r3, [r7, #28]
 8008788:	2201      	movs	r2, #1
 800878a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
		}

		return pxNewTimer;
 800878e:	69fb      	ldr	r3, [r7, #28]
	}
 8008790:	4618      	mov	r0, r3
 8008792:	3720      	adds	r7, #32
 8008794:	46bd      	mov	sp, r7
 8008796:	bd80      	pop	{r7, pc}

08008798 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 8008798:	b580      	push	{r7, lr}
 800879a:	b086      	sub	sp, #24
 800879c:	af00      	add	r7, sp, #0
 800879e:	60f8      	str	r0, [r7, #12]
 80087a0:	60b9      	str	r1, [r7, #8]
 80087a2:	607a      	str	r2, [r7, #4]
 80087a4:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 80087a6:	68bb      	ldr	r3, [r7, #8]
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d109      	bne.n	80087c0 <prvInitialiseNewTimer+0x28>
 80087ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087b0:	f383 8811 	msr	BASEPRI, r3
 80087b4:	f3bf 8f6f 	isb	sy
 80087b8:	f3bf 8f4f 	dsb	sy
 80087bc:	617b      	str	r3, [r7, #20]
 80087be:	e7fe      	b.n	80087be <prvInitialiseNewTimer+0x26>

	if( pxNewTimer != NULL )
 80087c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d015      	beq.n	80087f2 <prvInitialiseNewTimer+0x5a>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 80087c6:	f000 fa81 	bl	8008ccc <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 80087ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087cc:	68fa      	ldr	r2, [r7, #12]
 80087ce:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 80087d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087d2:	68ba      	ldr	r2, [r7, #8]
 80087d4:	619a      	str	r2, [r3, #24]
		pxNewTimer->uxAutoReload = uxAutoReload;
 80087d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087d8:	687a      	ldr	r2, [r7, #4]
 80087da:	61da      	str	r2, [r3, #28]
		pxNewTimer->pvTimerID = pvTimerID;
 80087dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087de:	683a      	ldr	r2, [r7, #0]
 80087e0:	621a      	str	r2, [r3, #32]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 80087e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087e4:	6a3a      	ldr	r2, [r7, #32]
 80087e6:	625a      	str	r2, [r3, #36]	; 0x24
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 80087e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087ea:	3304      	adds	r3, #4
 80087ec:	4618      	mov	r0, r3
 80087ee:	f7fd ff38 	bl	8006662 <vListInitialiseItem>
		traceTIMER_CREATE( pxNewTimer );
	}
}
 80087f2:	bf00      	nop
 80087f4:	3718      	adds	r7, #24
 80087f6:	46bd      	mov	sp, r7
 80087f8:	bd80      	pop	{r7, pc}
	...

080087fc <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80087fc:	b580      	push	{r7, lr}
 80087fe:	b08a      	sub	sp, #40	; 0x28
 8008800:	af00      	add	r7, sp, #0
 8008802:	60f8      	str	r0, [r7, #12]
 8008804:	60b9      	str	r1, [r7, #8]
 8008806:	607a      	str	r2, [r7, #4]
 8008808:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800880a:	2300      	movs	r3, #0
 800880c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	2b00      	cmp	r3, #0
 8008812:	d109      	bne.n	8008828 <xTimerGenericCommand+0x2c>
 8008814:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008818:	f383 8811 	msr	BASEPRI, r3
 800881c:	f3bf 8f6f 	isb	sy
 8008820:	f3bf 8f4f 	dsb	sy
 8008824:	623b      	str	r3, [r7, #32]
 8008826:	e7fe      	b.n	8008826 <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008828:	4b19      	ldr	r3, [pc, #100]	; (8008890 <xTimerGenericCommand+0x94>)
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	2b00      	cmp	r3, #0
 800882e:	d02a      	beq.n	8008886 <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008830:	68bb      	ldr	r3, [r7, #8]
 8008832:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800883c:	68bb      	ldr	r3, [r7, #8]
 800883e:	2b05      	cmp	r3, #5
 8008840:	dc18      	bgt.n	8008874 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008842:	f7ff fcc5 	bl	80081d0 <xTaskGetSchedulerState>
 8008846:	4603      	mov	r3, r0
 8008848:	2b02      	cmp	r3, #2
 800884a:	d109      	bne.n	8008860 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800884c:	4b10      	ldr	r3, [pc, #64]	; (8008890 <xTimerGenericCommand+0x94>)
 800884e:	6818      	ldr	r0, [r3, #0]
 8008850:	f107 0114 	add.w	r1, r7, #20
 8008854:	2300      	movs	r3, #0
 8008856:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008858:	f7fe f8ca 	bl	80069f0 <xQueueGenericSend>
 800885c:	6278      	str	r0, [r7, #36]	; 0x24
 800885e:	e012      	b.n	8008886 <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008860:	4b0b      	ldr	r3, [pc, #44]	; (8008890 <xTimerGenericCommand+0x94>)
 8008862:	6818      	ldr	r0, [r3, #0]
 8008864:	f107 0114 	add.w	r1, r7, #20
 8008868:	2300      	movs	r3, #0
 800886a:	2200      	movs	r2, #0
 800886c:	f7fe f8c0 	bl	80069f0 <xQueueGenericSend>
 8008870:	6278      	str	r0, [r7, #36]	; 0x24
 8008872:	e008      	b.n	8008886 <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008874:	4b06      	ldr	r3, [pc, #24]	; (8008890 <xTimerGenericCommand+0x94>)
 8008876:	6818      	ldr	r0, [r3, #0]
 8008878:	f107 0114 	add.w	r1, r7, #20
 800887c:	2300      	movs	r3, #0
 800887e:	683a      	ldr	r2, [r7, #0]
 8008880:	f7fe f9b0 	bl	8006be4 <xQueueGenericSendFromISR>
 8008884:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008886:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008888:	4618      	mov	r0, r3
 800888a:	3728      	adds	r7, #40	; 0x28
 800888c:	46bd      	mov	sp, r7
 800888e:	bd80      	pop	{r7, pc}
 8008890:	20000a7c 	.word	0x20000a7c

08008894 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008894:	b580      	push	{r7, lr}
 8008896:	b088      	sub	sp, #32
 8008898:	af02      	add	r7, sp, #8
 800889a:	6078      	str	r0, [r7, #4]
 800889c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800889e:	4b1c      	ldr	r3, [pc, #112]	; (8008910 <prvProcessExpiredTimer+0x7c>)
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	68db      	ldr	r3, [r3, #12]
 80088a4:	68db      	ldr	r3, [r3, #12]
 80088a6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80088a8:	697b      	ldr	r3, [r7, #20]
 80088aa:	3304      	adds	r3, #4
 80088ac:	4618      	mov	r0, r3
 80088ae:	f7fd ff3f 	bl	8006730 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80088b2:	697b      	ldr	r3, [r7, #20]
 80088b4:	69db      	ldr	r3, [r3, #28]
 80088b6:	2b01      	cmp	r3, #1
 80088b8:	d121      	bne.n	80088fe <prvProcessExpiredTimer+0x6a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80088ba:	697b      	ldr	r3, [r7, #20]
 80088bc:	699a      	ldr	r2, [r3, #24]
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	18d1      	adds	r1, r2, r3
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	683a      	ldr	r2, [r7, #0]
 80088c6:	6978      	ldr	r0, [r7, #20]
 80088c8:	f000 f8c8 	bl	8008a5c <prvInsertTimerInActiveList>
 80088cc:	4603      	mov	r3, r0
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d015      	beq.n	80088fe <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80088d2:	2300      	movs	r3, #0
 80088d4:	9300      	str	r3, [sp, #0]
 80088d6:	2300      	movs	r3, #0
 80088d8:	687a      	ldr	r2, [r7, #4]
 80088da:	2100      	movs	r1, #0
 80088dc:	6978      	ldr	r0, [r7, #20]
 80088de:	f7ff ff8d 	bl	80087fc <xTimerGenericCommand>
 80088e2:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80088e4:	693b      	ldr	r3, [r7, #16]
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d109      	bne.n	80088fe <prvProcessExpiredTimer+0x6a>
 80088ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088ee:	f383 8811 	msr	BASEPRI, r3
 80088f2:	f3bf 8f6f 	isb	sy
 80088f6:	f3bf 8f4f 	dsb	sy
 80088fa:	60fb      	str	r3, [r7, #12]
 80088fc:	e7fe      	b.n	80088fc <prvProcessExpiredTimer+0x68>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80088fe:	697b      	ldr	r3, [r7, #20]
 8008900:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008902:	6978      	ldr	r0, [r7, #20]
 8008904:	4798      	blx	r3
}
 8008906:	bf00      	nop
 8008908:	3718      	adds	r7, #24
 800890a:	46bd      	mov	sp, r7
 800890c:	bd80      	pop	{r7, pc}
 800890e:	bf00      	nop
 8008910:	20000a74 	.word	0x20000a74

08008914 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8008914:	b580      	push	{r7, lr}
 8008916:	b084      	sub	sp, #16
 8008918:	af00      	add	r7, sp, #0
 800891a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800891c:	f107 0308 	add.w	r3, r7, #8
 8008920:	4618      	mov	r0, r3
 8008922:	f000 f857 	bl	80089d4 <prvGetNextExpireTime>
 8008926:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008928:	68bb      	ldr	r3, [r7, #8]
 800892a:	4619      	mov	r1, r3
 800892c:	68f8      	ldr	r0, [r7, #12]
 800892e:	f000 f803 	bl	8008938 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008932:	f000 f8d5 	bl	8008ae0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008936:	e7f1      	b.n	800891c <prvTimerTask+0x8>

08008938 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008938:	b580      	push	{r7, lr}
 800893a:	b084      	sub	sp, #16
 800893c:	af00      	add	r7, sp, #0
 800893e:	6078      	str	r0, [r7, #4]
 8008940:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008942:	f7ff f86f 	bl	8007a24 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008946:	f107 0308 	add.w	r3, r7, #8
 800894a:	4618      	mov	r0, r3
 800894c:	f000 f866 	bl	8008a1c <prvSampleTimeNow>
 8008950:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008952:	68bb      	ldr	r3, [r7, #8]
 8008954:	2b00      	cmp	r3, #0
 8008956:	d130      	bne.n	80089ba <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008958:	683b      	ldr	r3, [r7, #0]
 800895a:	2b00      	cmp	r3, #0
 800895c:	d10a      	bne.n	8008974 <prvProcessTimerOrBlockTask+0x3c>
 800895e:	687a      	ldr	r2, [r7, #4]
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	429a      	cmp	r2, r3
 8008964:	d806      	bhi.n	8008974 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008966:	f7ff f86b 	bl	8007a40 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800896a:	68f9      	ldr	r1, [r7, #12]
 800896c:	6878      	ldr	r0, [r7, #4]
 800896e:	f7ff ff91 	bl	8008894 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008972:	e024      	b.n	80089be <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008974:	683b      	ldr	r3, [r7, #0]
 8008976:	2b00      	cmp	r3, #0
 8008978:	d008      	beq.n	800898c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800897a:	4b13      	ldr	r3, [pc, #76]	; (80089c8 <prvProcessTimerOrBlockTask+0x90>)
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	2b00      	cmp	r3, #0
 8008982:	bf0c      	ite	eq
 8008984:	2301      	moveq	r3, #1
 8008986:	2300      	movne	r3, #0
 8008988:	b2db      	uxtb	r3, r3
 800898a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800898c:	4b0f      	ldr	r3, [pc, #60]	; (80089cc <prvProcessTimerOrBlockTask+0x94>)
 800898e:	6818      	ldr	r0, [r3, #0]
 8008990:	687a      	ldr	r2, [r7, #4]
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	1ad3      	subs	r3, r2, r3
 8008996:	683a      	ldr	r2, [r7, #0]
 8008998:	4619      	mov	r1, r3
 800899a:	f7fe fdf1 	bl	8007580 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800899e:	f7ff f84f 	bl	8007a40 <xTaskResumeAll>
 80089a2:	4603      	mov	r3, r0
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d10a      	bne.n	80089be <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80089a8:	4b09      	ldr	r3, [pc, #36]	; (80089d0 <prvProcessTimerOrBlockTask+0x98>)
 80089aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80089ae:	601a      	str	r2, [r3, #0]
 80089b0:	f3bf 8f4f 	dsb	sy
 80089b4:	f3bf 8f6f 	isb	sy
}
 80089b8:	e001      	b.n	80089be <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80089ba:	f7ff f841 	bl	8007a40 <xTaskResumeAll>
}
 80089be:	bf00      	nop
 80089c0:	3710      	adds	r7, #16
 80089c2:	46bd      	mov	sp, r7
 80089c4:	bd80      	pop	{r7, pc}
 80089c6:	bf00      	nop
 80089c8:	20000a78 	.word	0x20000a78
 80089cc:	20000a7c 	.word	0x20000a7c
 80089d0:	e000ed04 	.word	0xe000ed04

080089d4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80089d4:	b480      	push	{r7}
 80089d6:	b085      	sub	sp, #20
 80089d8:	af00      	add	r7, sp, #0
 80089da:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80089dc:	4b0e      	ldr	r3, [pc, #56]	; (8008a18 <prvGetNextExpireTime+0x44>)
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	bf0c      	ite	eq
 80089e6:	2301      	moveq	r3, #1
 80089e8:	2300      	movne	r3, #0
 80089ea:	b2db      	uxtb	r3, r3
 80089ec:	461a      	mov	r2, r3
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d105      	bne.n	8008a06 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80089fa:	4b07      	ldr	r3, [pc, #28]	; (8008a18 <prvGetNextExpireTime+0x44>)
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	68db      	ldr	r3, [r3, #12]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	60fb      	str	r3, [r7, #12]
 8008a04:	e001      	b.n	8008a0a <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008a06:	2300      	movs	r3, #0
 8008a08:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008a0a:	68fb      	ldr	r3, [r7, #12]
}
 8008a0c:	4618      	mov	r0, r3
 8008a0e:	3714      	adds	r7, #20
 8008a10:	46bd      	mov	sp, r7
 8008a12:	bc80      	pop	{r7}
 8008a14:	4770      	bx	lr
 8008a16:	bf00      	nop
 8008a18:	20000a74 	.word	0x20000a74

08008a1c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008a1c:	b580      	push	{r7, lr}
 8008a1e:	b084      	sub	sp, #16
 8008a20:	af00      	add	r7, sp, #0
 8008a22:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008a24:	f7ff f8a8 	bl	8007b78 <xTaskGetTickCount>
 8008a28:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008a2a:	4b0b      	ldr	r3, [pc, #44]	; (8008a58 <prvSampleTimeNow+0x3c>)
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	68fa      	ldr	r2, [r7, #12]
 8008a30:	429a      	cmp	r2, r3
 8008a32:	d205      	bcs.n	8008a40 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008a34:	f000 f8ea 	bl	8008c0c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	2201      	movs	r2, #1
 8008a3c:	601a      	str	r2, [r3, #0]
 8008a3e:	e002      	b.n	8008a46 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	2200      	movs	r2, #0
 8008a44:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008a46:	4a04      	ldr	r2, [pc, #16]	; (8008a58 <prvSampleTimeNow+0x3c>)
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008a4c:	68fb      	ldr	r3, [r7, #12]
}
 8008a4e:	4618      	mov	r0, r3
 8008a50:	3710      	adds	r7, #16
 8008a52:	46bd      	mov	sp, r7
 8008a54:	bd80      	pop	{r7, pc}
 8008a56:	bf00      	nop
 8008a58:	20000a84 	.word	0x20000a84

08008a5c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008a5c:	b580      	push	{r7, lr}
 8008a5e:	b086      	sub	sp, #24
 8008a60:	af00      	add	r7, sp, #0
 8008a62:	60f8      	str	r0, [r7, #12]
 8008a64:	60b9      	str	r1, [r7, #8]
 8008a66:	607a      	str	r2, [r7, #4]
 8008a68:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	68ba      	ldr	r2, [r7, #8]
 8008a72:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	68fa      	ldr	r2, [r7, #12]
 8008a78:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008a7a:	68ba      	ldr	r2, [r7, #8]
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	429a      	cmp	r2, r3
 8008a80:	d812      	bhi.n	8008aa8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008a82:	687a      	ldr	r2, [r7, #4]
 8008a84:	683b      	ldr	r3, [r7, #0]
 8008a86:	1ad2      	subs	r2, r2, r3
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	699b      	ldr	r3, [r3, #24]
 8008a8c:	429a      	cmp	r2, r3
 8008a8e:	d302      	bcc.n	8008a96 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008a90:	2301      	movs	r3, #1
 8008a92:	617b      	str	r3, [r7, #20]
 8008a94:	e01b      	b.n	8008ace <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008a96:	4b10      	ldr	r3, [pc, #64]	; (8008ad8 <prvInsertTimerInActiveList+0x7c>)
 8008a98:	681a      	ldr	r2, [r3, #0]
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	3304      	adds	r3, #4
 8008a9e:	4619      	mov	r1, r3
 8008aa0:	4610      	mov	r0, r2
 8008aa2:	f7fd fe0d 	bl	80066c0 <vListInsert>
 8008aa6:	e012      	b.n	8008ace <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008aa8:	687a      	ldr	r2, [r7, #4]
 8008aaa:	683b      	ldr	r3, [r7, #0]
 8008aac:	429a      	cmp	r2, r3
 8008aae:	d206      	bcs.n	8008abe <prvInsertTimerInActiveList+0x62>
 8008ab0:	68ba      	ldr	r2, [r7, #8]
 8008ab2:	683b      	ldr	r3, [r7, #0]
 8008ab4:	429a      	cmp	r2, r3
 8008ab6:	d302      	bcc.n	8008abe <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008ab8:	2301      	movs	r3, #1
 8008aba:	617b      	str	r3, [r7, #20]
 8008abc:	e007      	b.n	8008ace <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008abe:	4b07      	ldr	r3, [pc, #28]	; (8008adc <prvInsertTimerInActiveList+0x80>)
 8008ac0:	681a      	ldr	r2, [r3, #0]
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	3304      	adds	r3, #4
 8008ac6:	4619      	mov	r1, r3
 8008ac8:	4610      	mov	r0, r2
 8008aca:	f7fd fdf9 	bl	80066c0 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008ace:	697b      	ldr	r3, [r7, #20]
}
 8008ad0:	4618      	mov	r0, r3
 8008ad2:	3718      	adds	r7, #24
 8008ad4:	46bd      	mov	sp, r7
 8008ad6:	bd80      	pop	{r7, pc}
 8008ad8:	20000a78 	.word	0x20000a78
 8008adc:	20000a74 	.word	0x20000a74

08008ae0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008ae0:	b580      	push	{r7, lr}
 8008ae2:	b08c      	sub	sp, #48	; 0x30
 8008ae4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008ae6:	e07f      	b.n	8008be8 <prvProcessReceivedCommands+0x108>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008ae8:	68bb      	ldr	r3, [r7, #8]
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	db7b      	blt.n	8008be6 <prvProcessReceivedCommands+0x106>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008aee:	693b      	ldr	r3, [r7, #16]
 8008af0:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008af4:	695b      	ldr	r3, [r3, #20]
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d004      	beq.n	8008b04 <prvProcessReceivedCommands+0x24>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008afc:	3304      	adds	r3, #4
 8008afe:	4618      	mov	r0, r3
 8008b00:	f7fd fe16 	bl	8006730 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008b04:	1d3b      	adds	r3, r7, #4
 8008b06:	4618      	mov	r0, r3
 8008b08:	f7ff ff88 	bl	8008a1c <prvSampleTimeNow>
 8008b0c:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 8008b0e:	68bb      	ldr	r3, [r7, #8]
 8008b10:	2b09      	cmp	r3, #9
 8008b12:	d869      	bhi.n	8008be8 <prvProcessReceivedCommands+0x108>
 8008b14:	a201      	add	r2, pc, #4	; (adr r2, 8008b1c <prvProcessReceivedCommands+0x3c>)
 8008b16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b1a:	bf00      	nop
 8008b1c:	08008b45 	.word	0x08008b45
 8008b20:	08008b45 	.word	0x08008b45
 8008b24:	08008b45 	.word	0x08008b45
 8008b28:	08008be9 	.word	0x08008be9
 8008b2c:	08008b9f 	.word	0x08008b9f
 8008b30:	08008bd5 	.word	0x08008bd5
 8008b34:	08008b45 	.word	0x08008b45
 8008b38:	08008b45 	.word	0x08008b45
 8008b3c:	08008be9 	.word	0x08008be9
 8008b40:	08008b9f 	.word	0x08008b9f
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008b44:	68fa      	ldr	r2, [r7, #12]
 8008b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b48:	699b      	ldr	r3, [r3, #24]
 8008b4a:	18d1      	adds	r1, r2, r3
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	6a3a      	ldr	r2, [r7, #32]
 8008b50:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008b52:	f7ff ff83 	bl	8008a5c <prvInsertTimerInActiveList>
 8008b56:	4603      	mov	r3, r0
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d045      	beq.n	8008be8 <prvProcessReceivedCommands+0x108>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008b5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b60:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008b62:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8008b64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b66:	69db      	ldr	r3, [r3, #28]
 8008b68:	2b01      	cmp	r3, #1
 8008b6a:	d13d      	bne.n	8008be8 <prvProcessReceivedCommands+0x108>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008b6c:	68fa      	ldr	r2, [r7, #12]
 8008b6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b70:	699b      	ldr	r3, [r3, #24]
 8008b72:	441a      	add	r2, r3
 8008b74:	2300      	movs	r3, #0
 8008b76:	9300      	str	r3, [sp, #0]
 8008b78:	2300      	movs	r3, #0
 8008b7a:	2100      	movs	r1, #0
 8008b7c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008b7e:	f7ff fe3d 	bl	80087fc <xTimerGenericCommand>
 8008b82:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 8008b84:	69fb      	ldr	r3, [r7, #28]
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d12e      	bne.n	8008be8 <prvProcessReceivedCommands+0x108>
 8008b8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b8e:	f383 8811 	msr	BASEPRI, r3
 8008b92:	f3bf 8f6f 	isb	sy
 8008b96:	f3bf 8f4f 	dsb	sy
 8008b9a:	61bb      	str	r3, [r7, #24]
 8008b9c:	e7fe      	b.n	8008b9c <prvProcessReceivedCommands+0xbc>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008b9e:	68fa      	ldr	r2, [r7, #12]
 8008ba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ba2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ba6:	699b      	ldr	r3, [r3, #24]
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d109      	bne.n	8008bc0 <prvProcessReceivedCommands+0xe0>
 8008bac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bb0:	f383 8811 	msr	BASEPRI, r3
 8008bb4:	f3bf 8f6f 	isb	sy
 8008bb8:	f3bf 8f4f 	dsb	sy
 8008bbc:	617b      	str	r3, [r7, #20]
 8008bbe:	e7fe      	b.n	8008bbe <prvProcessReceivedCommands+0xde>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008bc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bc2:	699a      	ldr	r2, [r3, #24]
 8008bc4:	6a3b      	ldr	r3, [r7, #32]
 8008bc6:	18d1      	adds	r1, r2, r3
 8008bc8:	6a3b      	ldr	r3, [r7, #32]
 8008bca:	6a3a      	ldr	r2, [r7, #32]
 8008bcc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008bce:	f7ff ff45 	bl	8008a5c <prvInsertTimerInActiveList>
					break;
 8008bd2:	e009      	b.n	8008be8 <prvProcessReceivedCommands+0x108>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8008bd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bd6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d104      	bne.n	8008be8 <prvProcessReceivedCommands+0x108>
						{
							vPortFree( pxTimer );
 8008bde:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008be0:	f000 fb5a 	bl	8009298 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008be4:	e000      	b.n	8008be8 <prvProcessReceivedCommands+0x108>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8008be6:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008be8:	4b07      	ldr	r3, [pc, #28]	; (8008c08 <prvProcessReceivedCommands+0x128>)
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	f107 0108 	add.w	r1, r7, #8
 8008bf0:	2200      	movs	r2, #0
 8008bf2:	4618      	mov	r0, r3
 8008bf4:	f7fe f914 	bl	8006e20 <xQueueReceive>
 8008bf8:	4603      	mov	r3, r0
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	f47f af74 	bne.w	8008ae8 <prvProcessReceivedCommands+0x8>
	}
}
 8008c00:	bf00      	nop
 8008c02:	3728      	adds	r7, #40	; 0x28
 8008c04:	46bd      	mov	sp, r7
 8008c06:	bd80      	pop	{r7, pc}
 8008c08:	20000a7c 	.word	0x20000a7c

08008c0c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008c0c:	b580      	push	{r7, lr}
 8008c0e:	b088      	sub	sp, #32
 8008c10:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008c12:	e044      	b.n	8008c9e <prvSwitchTimerLists+0x92>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008c14:	4b2b      	ldr	r3, [pc, #172]	; (8008cc4 <prvSwitchTimerLists+0xb8>)
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	68db      	ldr	r3, [r3, #12]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008c1e:	4b29      	ldr	r3, [pc, #164]	; (8008cc4 <prvSwitchTimerLists+0xb8>)
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	68db      	ldr	r3, [r3, #12]
 8008c24:	68db      	ldr	r3, [r3, #12]
 8008c26:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	3304      	adds	r3, #4
 8008c2c:	4618      	mov	r0, r3
 8008c2e:	f7fd fd7f 	bl	8006730 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c36:	68f8      	ldr	r0, [r7, #12]
 8008c38:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	69db      	ldr	r3, [r3, #28]
 8008c3e:	2b01      	cmp	r3, #1
 8008c40:	d12d      	bne.n	8008c9e <prvSwitchTimerLists+0x92>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	699b      	ldr	r3, [r3, #24]
 8008c46:	693a      	ldr	r2, [r7, #16]
 8008c48:	4413      	add	r3, r2
 8008c4a:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008c4c:	68ba      	ldr	r2, [r7, #8]
 8008c4e:	693b      	ldr	r3, [r7, #16]
 8008c50:	429a      	cmp	r2, r3
 8008c52:	d90e      	bls.n	8008c72 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	68ba      	ldr	r2, [r7, #8]
 8008c58:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	68fa      	ldr	r2, [r7, #12]
 8008c5e:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008c60:	4b18      	ldr	r3, [pc, #96]	; (8008cc4 <prvSwitchTimerLists+0xb8>)
 8008c62:	681a      	ldr	r2, [r3, #0]
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	3304      	adds	r3, #4
 8008c68:	4619      	mov	r1, r3
 8008c6a:	4610      	mov	r0, r2
 8008c6c:	f7fd fd28 	bl	80066c0 <vListInsert>
 8008c70:	e015      	b.n	8008c9e <prvSwitchTimerLists+0x92>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008c72:	2300      	movs	r3, #0
 8008c74:	9300      	str	r3, [sp, #0]
 8008c76:	2300      	movs	r3, #0
 8008c78:	693a      	ldr	r2, [r7, #16]
 8008c7a:	2100      	movs	r1, #0
 8008c7c:	68f8      	ldr	r0, [r7, #12]
 8008c7e:	f7ff fdbd 	bl	80087fc <xTimerGenericCommand>
 8008c82:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d109      	bne.n	8008c9e <prvSwitchTimerLists+0x92>
 8008c8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c8e:	f383 8811 	msr	BASEPRI, r3
 8008c92:	f3bf 8f6f 	isb	sy
 8008c96:	f3bf 8f4f 	dsb	sy
 8008c9a:	603b      	str	r3, [r7, #0]
 8008c9c:	e7fe      	b.n	8008c9c <prvSwitchTimerLists+0x90>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008c9e:	4b09      	ldr	r3, [pc, #36]	; (8008cc4 <prvSwitchTimerLists+0xb8>)
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d1b5      	bne.n	8008c14 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008ca8:	4b06      	ldr	r3, [pc, #24]	; (8008cc4 <prvSwitchTimerLists+0xb8>)
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008cae:	4b06      	ldr	r3, [pc, #24]	; (8008cc8 <prvSwitchTimerLists+0xbc>)
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	4a04      	ldr	r2, [pc, #16]	; (8008cc4 <prvSwitchTimerLists+0xb8>)
 8008cb4:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008cb6:	4a04      	ldr	r2, [pc, #16]	; (8008cc8 <prvSwitchTimerLists+0xbc>)
 8008cb8:	697b      	ldr	r3, [r7, #20]
 8008cba:	6013      	str	r3, [r2, #0]
}
 8008cbc:	bf00      	nop
 8008cbe:	3718      	adds	r7, #24
 8008cc0:	46bd      	mov	sp, r7
 8008cc2:	bd80      	pop	{r7, pc}
 8008cc4:	20000a74 	.word	0x20000a74
 8008cc8:	20000a78 	.word	0x20000a78

08008ccc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008ccc:	b580      	push	{r7, lr}
 8008cce:	b082      	sub	sp, #8
 8008cd0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008cd2:	f000 f929 	bl	8008f28 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008cd6:	4b15      	ldr	r3, [pc, #84]	; (8008d2c <prvCheckForValidListAndQueue+0x60>)
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d120      	bne.n	8008d20 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008cde:	4814      	ldr	r0, [pc, #80]	; (8008d30 <prvCheckForValidListAndQueue+0x64>)
 8008ce0:	f7fd fca0 	bl	8006624 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008ce4:	4813      	ldr	r0, [pc, #76]	; (8008d34 <prvCheckForValidListAndQueue+0x68>)
 8008ce6:	f7fd fc9d 	bl	8006624 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008cea:	4b13      	ldr	r3, [pc, #76]	; (8008d38 <prvCheckForValidListAndQueue+0x6c>)
 8008cec:	4a10      	ldr	r2, [pc, #64]	; (8008d30 <prvCheckForValidListAndQueue+0x64>)
 8008cee:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008cf0:	4b12      	ldr	r3, [pc, #72]	; (8008d3c <prvCheckForValidListAndQueue+0x70>)
 8008cf2:	4a10      	ldr	r2, [pc, #64]	; (8008d34 <prvCheckForValidListAndQueue+0x68>)
 8008cf4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008cf6:	2300      	movs	r3, #0
 8008cf8:	9300      	str	r3, [sp, #0]
 8008cfa:	4b11      	ldr	r3, [pc, #68]	; (8008d40 <prvCheckForValidListAndQueue+0x74>)
 8008cfc:	4a11      	ldr	r2, [pc, #68]	; (8008d44 <prvCheckForValidListAndQueue+0x78>)
 8008cfe:	210c      	movs	r1, #12
 8008d00:	200a      	movs	r0, #10
 8008d02:	f7fd fda7 	bl	8006854 <xQueueGenericCreateStatic>
 8008d06:	4602      	mov	r2, r0
 8008d08:	4b08      	ldr	r3, [pc, #32]	; (8008d2c <prvCheckForValidListAndQueue+0x60>)
 8008d0a:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008d0c:	4b07      	ldr	r3, [pc, #28]	; (8008d2c <prvCheckForValidListAndQueue+0x60>)
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d005      	beq.n	8008d20 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008d14:	4b05      	ldr	r3, [pc, #20]	; (8008d2c <prvCheckForValidListAndQueue+0x60>)
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	490b      	ldr	r1, [pc, #44]	; (8008d48 <prvCheckForValidListAndQueue+0x7c>)
 8008d1a:	4618      	mov	r0, r3
 8008d1c:	f7fe fc08 	bl	8007530 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008d20:	f000 f930 	bl	8008f84 <vPortExitCritical>
}
 8008d24:	bf00      	nop
 8008d26:	46bd      	mov	sp, r7
 8008d28:	bd80      	pop	{r7, pc}
 8008d2a:	bf00      	nop
 8008d2c:	20000a7c 	.word	0x20000a7c
 8008d30:	20000a4c 	.word	0x20000a4c
 8008d34:	20000a60 	.word	0x20000a60
 8008d38:	20000a74 	.word	0x20000a74
 8008d3c:	20000a78 	.word	0x20000a78
 8008d40:	20000b00 	.word	0x20000b00
 8008d44:	20000a88 	.word	0x20000a88
 8008d48:	08009fb8 	.word	0x08009fb8

08008d4c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008d4c:	b480      	push	{r7}
 8008d4e:	b085      	sub	sp, #20
 8008d50:	af00      	add	r7, sp, #0
 8008d52:	60f8      	str	r0, [r7, #12]
 8008d54:	60b9      	str	r1, [r7, #8]
 8008d56:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	3b04      	subs	r3, #4
 8008d5c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008d64:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	3b04      	subs	r3, #4
 8008d6a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008d6c:	68bb      	ldr	r3, [r7, #8]
 8008d6e:	f023 0201 	bic.w	r2, r3, #1
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	3b04      	subs	r3, #4
 8008d7a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008d7c:	4a08      	ldr	r2, [pc, #32]	; (8008da0 <pxPortInitialiseStack+0x54>)
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	3b14      	subs	r3, #20
 8008d86:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008d88:	687a      	ldr	r2, [r7, #4]
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	3b20      	subs	r3, #32
 8008d92:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008d94:	68fb      	ldr	r3, [r7, #12]
}
 8008d96:	4618      	mov	r0, r3
 8008d98:	3714      	adds	r7, #20
 8008d9a:	46bd      	mov	sp, r7
 8008d9c:	bc80      	pop	{r7}
 8008d9e:	4770      	bx	lr
 8008da0:	08008da5 	.word	0x08008da5

08008da4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008da4:	b480      	push	{r7}
 8008da6:	b085      	sub	sp, #20
 8008da8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8008daa:	2300      	movs	r3, #0
 8008dac:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008dae:	4b10      	ldr	r3, [pc, #64]	; (8008df0 <prvTaskExitError+0x4c>)
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008db6:	d009      	beq.n	8008dcc <prvTaskExitError+0x28>
 8008db8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dbc:	f383 8811 	msr	BASEPRI, r3
 8008dc0:	f3bf 8f6f 	isb	sy
 8008dc4:	f3bf 8f4f 	dsb	sy
 8008dc8:	60fb      	str	r3, [r7, #12]
 8008dca:	e7fe      	b.n	8008dca <prvTaskExitError+0x26>
 8008dcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dd0:	f383 8811 	msr	BASEPRI, r3
 8008dd4:	f3bf 8f6f 	isb	sy
 8008dd8:	f3bf 8f4f 	dsb	sy
 8008ddc:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008dde:	bf00      	nop
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d0fc      	beq.n	8008de0 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008de6:	bf00      	nop
 8008de8:	3714      	adds	r7, #20
 8008dea:	46bd      	mov	sp, r7
 8008dec:	bc80      	pop	{r7}
 8008dee:	4770      	bx	lr
 8008df0:	20000030 	.word	0x20000030
	...

08008e00 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008e00:	4b07      	ldr	r3, [pc, #28]	; (8008e20 <pxCurrentTCBConst2>)
 8008e02:	6819      	ldr	r1, [r3, #0]
 8008e04:	6808      	ldr	r0, [r1, #0]
 8008e06:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008e0a:	f380 8809 	msr	PSP, r0
 8008e0e:	f3bf 8f6f 	isb	sy
 8008e12:	f04f 0000 	mov.w	r0, #0
 8008e16:	f380 8811 	msr	BASEPRI, r0
 8008e1a:	f04e 0e0d 	orr.w	lr, lr, #13
 8008e1e:	4770      	bx	lr

08008e20 <pxCurrentTCBConst2>:
 8008e20:	20000920 	.word	0x20000920
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008e24:	bf00      	nop
 8008e26:	bf00      	nop

08008e28 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8008e28:	4806      	ldr	r0, [pc, #24]	; (8008e44 <prvPortStartFirstTask+0x1c>)
 8008e2a:	6800      	ldr	r0, [r0, #0]
 8008e2c:	6800      	ldr	r0, [r0, #0]
 8008e2e:	f380 8808 	msr	MSP, r0
 8008e32:	b662      	cpsie	i
 8008e34:	b661      	cpsie	f
 8008e36:	f3bf 8f4f 	dsb	sy
 8008e3a:	f3bf 8f6f 	isb	sy
 8008e3e:	df00      	svc	0
 8008e40:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008e42:	bf00      	nop
 8008e44:	e000ed08 	.word	0xe000ed08

08008e48 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008e48:	b580      	push	{r7, lr}
 8008e4a:	b084      	sub	sp, #16
 8008e4c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008e4e:	4b31      	ldr	r3, [pc, #196]	; (8008f14 <xPortStartScheduler+0xcc>)
 8008e50:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	781b      	ldrb	r3, [r3, #0]
 8008e56:	b2db      	uxtb	r3, r3
 8008e58:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	22ff      	movs	r2, #255	; 0xff
 8008e5e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	781b      	ldrb	r3, [r3, #0]
 8008e64:	b2db      	uxtb	r3, r3
 8008e66:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008e68:	78fb      	ldrb	r3, [r7, #3]
 8008e6a:	b2db      	uxtb	r3, r3
 8008e6c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008e70:	b2da      	uxtb	r2, r3
 8008e72:	4b29      	ldr	r3, [pc, #164]	; (8008f18 <xPortStartScheduler+0xd0>)
 8008e74:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008e76:	4b29      	ldr	r3, [pc, #164]	; (8008f1c <xPortStartScheduler+0xd4>)
 8008e78:	2207      	movs	r2, #7
 8008e7a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008e7c:	e009      	b.n	8008e92 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8008e7e:	4b27      	ldr	r3, [pc, #156]	; (8008f1c <xPortStartScheduler+0xd4>)
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	3b01      	subs	r3, #1
 8008e84:	4a25      	ldr	r2, [pc, #148]	; (8008f1c <xPortStartScheduler+0xd4>)
 8008e86:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008e88:	78fb      	ldrb	r3, [r7, #3]
 8008e8a:	b2db      	uxtb	r3, r3
 8008e8c:	005b      	lsls	r3, r3, #1
 8008e8e:	b2db      	uxtb	r3, r3
 8008e90:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008e92:	78fb      	ldrb	r3, [r7, #3]
 8008e94:	b2db      	uxtb	r3, r3
 8008e96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008e9a:	2b80      	cmp	r3, #128	; 0x80
 8008e9c:	d0ef      	beq.n	8008e7e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008e9e:	4b1f      	ldr	r3, [pc, #124]	; (8008f1c <xPortStartScheduler+0xd4>)
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	f1c3 0307 	rsb	r3, r3, #7
 8008ea6:	2b04      	cmp	r3, #4
 8008ea8:	d009      	beq.n	8008ebe <xPortStartScheduler+0x76>
 8008eaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008eae:	f383 8811 	msr	BASEPRI, r3
 8008eb2:	f3bf 8f6f 	isb	sy
 8008eb6:	f3bf 8f4f 	dsb	sy
 8008eba:	60bb      	str	r3, [r7, #8]
 8008ebc:	e7fe      	b.n	8008ebc <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008ebe:	4b17      	ldr	r3, [pc, #92]	; (8008f1c <xPortStartScheduler+0xd4>)
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	021b      	lsls	r3, r3, #8
 8008ec4:	4a15      	ldr	r2, [pc, #84]	; (8008f1c <xPortStartScheduler+0xd4>)
 8008ec6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008ec8:	4b14      	ldr	r3, [pc, #80]	; (8008f1c <xPortStartScheduler+0xd4>)
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008ed0:	4a12      	ldr	r2, [pc, #72]	; (8008f1c <xPortStartScheduler+0xd4>)
 8008ed2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	b2da      	uxtb	r2, r3
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008edc:	4b10      	ldr	r3, [pc, #64]	; (8008f20 <xPortStartScheduler+0xd8>)
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	4a0f      	ldr	r2, [pc, #60]	; (8008f20 <xPortStartScheduler+0xd8>)
 8008ee2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008ee6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008ee8:	4b0d      	ldr	r3, [pc, #52]	; (8008f20 <xPortStartScheduler+0xd8>)
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	4a0c      	ldr	r2, [pc, #48]	; (8008f20 <xPortStartScheduler+0xd8>)
 8008eee:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8008ef2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008ef4:	f000 f8b0 	bl	8009058 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008ef8:	4b0a      	ldr	r3, [pc, #40]	; (8008f24 <xPortStartScheduler+0xdc>)
 8008efa:	2200      	movs	r2, #0
 8008efc:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008efe:	f7ff ff93 	bl	8008e28 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008f02:	f7fe ff03 	bl	8007d0c <vTaskSwitchContext>
	prvTaskExitError();
 8008f06:	f7ff ff4d 	bl	8008da4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008f0a:	2300      	movs	r3, #0
}
 8008f0c:	4618      	mov	r0, r3
 8008f0e:	3710      	adds	r7, #16
 8008f10:	46bd      	mov	sp, r7
 8008f12:	bd80      	pop	{r7, pc}
 8008f14:	e000e400 	.word	0xe000e400
 8008f18:	20000b48 	.word	0x20000b48
 8008f1c:	20000b4c 	.word	0x20000b4c
 8008f20:	e000ed20 	.word	0xe000ed20
 8008f24:	20000030 	.word	0x20000030

08008f28 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008f28:	b480      	push	{r7}
 8008f2a:	b083      	sub	sp, #12
 8008f2c:	af00      	add	r7, sp, #0
 8008f2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f32:	f383 8811 	msr	BASEPRI, r3
 8008f36:	f3bf 8f6f 	isb	sy
 8008f3a:	f3bf 8f4f 	dsb	sy
 8008f3e:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008f40:	4b0e      	ldr	r3, [pc, #56]	; (8008f7c <vPortEnterCritical+0x54>)
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	3301      	adds	r3, #1
 8008f46:	4a0d      	ldr	r2, [pc, #52]	; (8008f7c <vPortEnterCritical+0x54>)
 8008f48:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008f4a:	4b0c      	ldr	r3, [pc, #48]	; (8008f7c <vPortEnterCritical+0x54>)
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	2b01      	cmp	r3, #1
 8008f50:	d10e      	bne.n	8008f70 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008f52:	4b0b      	ldr	r3, [pc, #44]	; (8008f80 <vPortEnterCritical+0x58>)
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	b2db      	uxtb	r3, r3
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d009      	beq.n	8008f70 <vPortEnterCritical+0x48>
 8008f5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f60:	f383 8811 	msr	BASEPRI, r3
 8008f64:	f3bf 8f6f 	isb	sy
 8008f68:	f3bf 8f4f 	dsb	sy
 8008f6c:	603b      	str	r3, [r7, #0]
 8008f6e:	e7fe      	b.n	8008f6e <vPortEnterCritical+0x46>
	}
}
 8008f70:	bf00      	nop
 8008f72:	370c      	adds	r7, #12
 8008f74:	46bd      	mov	sp, r7
 8008f76:	bc80      	pop	{r7}
 8008f78:	4770      	bx	lr
 8008f7a:	bf00      	nop
 8008f7c:	20000030 	.word	0x20000030
 8008f80:	e000ed04 	.word	0xe000ed04

08008f84 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008f84:	b480      	push	{r7}
 8008f86:	b083      	sub	sp, #12
 8008f88:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008f8a:	4b10      	ldr	r3, [pc, #64]	; (8008fcc <vPortExitCritical+0x48>)
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d109      	bne.n	8008fa6 <vPortExitCritical+0x22>
 8008f92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f96:	f383 8811 	msr	BASEPRI, r3
 8008f9a:	f3bf 8f6f 	isb	sy
 8008f9e:	f3bf 8f4f 	dsb	sy
 8008fa2:	607b      	str	r3, [r7, #4]
 8008fa4:	e7fe      	b.n	8008fa4 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8008fa6:	4b09      	ldr	r3, [pc, #36]	; (8008fcc <vPortExitCritical+0x48>)
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	3b01      	subs	r3, #1
 8008fac:	4a07      	ldr	r2, [pc, #28]	; (8008fcc <vPortExitCritical+0x48>)
 8008fae:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008fb0:	4b06      	ldr	r3, [pc, #24]	; (8008fcc <vPortExitCritical+0x48>)
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d104      	bne.n	8008fc2 <vPortExitCritical+0x3e>
 8008fb8:	2300      	movs	r3, #0
 8008fba:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008fbc:	683b      	ldr	r3, [r7, #0]
 8008fbe:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8008fc2:	bf00      	nop
 8008fc4:	370c      	adds	r7, #12
 8008fc6:	46bd      	mov	sp, r7
 8008fc8:	bc80      	pop	{r7}
 8008fca:	4770      	bx	lr
 8008fcc:	20000030 	.word	0x20000030

08008fd0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008fd0:	f3ef 8009 	mrs	r0, PSP
 8008fd4:	f3bf 8f6f 	isb	sy
 8008fd8:	4b0d      	ldr	r3, [pc, #52]	; (8009010 <pxCurrentTCBConst>)
 8008fda:	681a      	ldr	r2, [r3, #0]
 8008fdc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008fe0:	6010      	str	r0, [r2, #0]
 8008fe2:	e92d 4008 	stmdb	sp!, {r3, lr}
 8008fe6:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008fea:	f380 8811 	msr	BASEPRI, r0
 8008fee:	f7fe fe8d 	bl	8007d0c <vTaskSwitchContext>
 8008ff2:	f04f 0000 	mov.w	r0, #0
 8008ff6:	f380 8811 	msr	BASEPRI, r0
 8008ffa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8008ffe:	6819      	ldr	r1, [r3, #0]
 8009000:	6808      	ldr	r0, [r1, #0]
 8009002:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8009006:	f380 8809 	msr	PSP, r0
 800900a:	f3bf 8f6f 	isb	sy
 800900e:	4770      	bx	lr

08009010 <pxCurrentTCBConst>:
 8009010:	20000920 	.word	0x20000920
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009014:	bf00      	nop
 8009016:	bf00      	nop

08009018 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009018:	b580      	push	{r7, lr}
 800901a:	b082      	sub	sp, #8
 800901c:	af00      	add	r7, sp, #0
	__asm volatile
 800901e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009022:	f383 8811 	msr	BASEPRI, r3
 8009026:	f3bf 8f6f 	isb	sy
 800902a:	f3bf 8f4f 	dsb	sy
 800902e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009030:	f7fe fdb0 	bl	8007b94 <xTaskIncrementTick>
 8009034:	4603      	mov	r3, r0
 8009036:	2b00      	cmp	r3, #0
 8009038:	d003      	beq.n	8009042 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800903a:	4b06      	ldr	r3, [pc, #24]	; (8009054 <SysTick_Handler+0x3c>)
 800903c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009040:	601a      	str	r2, [r3, #0]
 8009042:	2300      	movs	r3, #0
 8009044:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009046:	683b      	ldr	r3, [r7, #0]
 8009048:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800904c:	bf00      	nop
 800904e:	3708      	adds	r7, #8
 8009050:	46bd      	mov	sp, r7
 8009052:	bd80      	pop	{r7, pc}
 8009054:	e000ed04 	.word	0xe000ed04

08009058 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009058:	b480      	push	{r7}
 800905a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800905c:	4b0a      	ldr	r3, [pc, #40]	; (8009088 <vPortSetupTimerInterrupt+0x30>)
 800905e:	2200      	movs	r2, #0
 8009060:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009062:	4b0a      	ldr	r3, [pc, #40]	; (800908c <vPortSetupTimerInterrupt+0x34>)
 8009064:	2200      	movs	r2, #0
 8009066:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009068:	4b09      	ldr	r3, [pc, #36]	; (8009090 <vPortSetupTimerInterrupt+0x38>)
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	4a09      	ldr	r2, [pc, #36]	; (8009094 <vPortSetupTimerInterrupt+0x3c>)
 800906e:	fba2 2303 	umull	r2, r3, r2, r3
 8009072:	099b      	lsrs	r3, r3, #6
 8009074:	4a08      	ldr	r2, [pc, #32]	; (8009098 <vPortSetupTimerInterrupt+0x40>)
 8009076:	3b01      	subs	r3, #1
 8009078:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800907a:	4b03      	ldr	r3, [pc, #12]	; (8009088 <vPortSetupTimerInterrupt+0x30>)
 800907c:	2207      	movs	r2, #7
 800907e:	601a      	str	r2, [r3, #0]
}
 8009080:	bf00      	nop
 8009082:	46bd      	mov	sp, r7
 8009084:	bc80      	pop	{r7}
 8009086:	4770      	bx	lr
 8009088:	e000e010 	.word	0xe000e010
 800908c:	e000e018 	.word	0xe000e018
 8009090:	20000024 	.word	0x20000024
 8009094:	10624dd3 	.word	0x10624dd3
 8009098:	e000e014 	.word	0xe000e014

0800909c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800909c:	b480      	push	{r7}
 800909e:	b085      	sub	sp, #20
 80090a0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80090a2:	f3ef 8305 	mrs	r3, IPSR
 80090a6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	2b0f      	cmp	r3, #15
 80090ac:	d913      	bls.n	80090d6 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80090ae:	4a15      	ldr	r2, [pc, #84]	; (8009104 <vPortValidateInterruptPriority+0x68>)
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	4413      	add	r3, r2
 80090b4:	781b      	ldrb	r3, [r3, #0]
 80090b6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80090b8:	4b13      	ldr	r3, [pc, #76]	; (8009108 <vPortValidateInterruptPriority+0x6c>)
 80090ba:	781b      	ldrb	r3, [r3, #0]
 80090bc:	7afa      	ldrb	r2, [r7, #11]
 80090be:	429a      	cmp	r2, r3
 80090c0:	d209      	bcs.n	80090d6 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 80090c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090c6:	f383 8811 	msr	BASEPRI, r3
 80090ca:	f3bf 8f6f 	isb	sy
 80090ce:	f3bf 8f4f 	dsb	sy
 80090d2:	607b      	str	r3, [r7, #4]
 80090d4:	e7fe      	b.n	80090d4 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80090d6:	4b0d      	ldr	r3, [pc, #52]	; (800910c <vPortValidateInterruptPriority+0x70>)
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80090de:	4b0c      	ldr	r3, [pc, #48]	; (8009110 <vPortValidateInterruptPriority+0x74>)
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	429a      	cmp	r2, r3
 80090e4:	d909      	bls.n	80090fa <vPortValidateInterruptPriority+0x5e>
 80090e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090ea:	f383 8811 	msr	BASEPRI, r3
 80090ee:	f3bf 8f6f 	isb	sy
 80090f2:	f3bf 8f4f 	dsb	sy
 80090f6:	603b      	str	r3, [r7, #0]
 80090f8:	e7fe      	b.n	80090f8 <vPortValidateInterruptPriority+0x5c>
	}
 80090fa:	bf00      	nop
 80090fc:	3714      	adds	r7, #20
 80090fe:	46bd      	mov	sp, r7
 8009100:	bc80      	pop	{r7}
 8009102:	4770      	bx	lr
 8009104:	e000e3f0 	.word	0xe000e3f0
 8009108:	20000b48 	.word	0x20000b48
 800910c:	e000ed0c 	.word	0xe000ed0c
 8009110:	20000b4c 	.word	0x20000b4c

08009114 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009114:	b580      	push	{r7, lr}
 8009116:	b08a      	sub	sp, #40	; 0x28
 8009118:	af00      	add	r7, sp, #0
 800911a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800911c:	2300      	movs	r3, #0
 800911e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009120:	f7fe fc80 	bl	8007a24 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009124:	4b57      	ldr	r3, [pc, #348]	; (8009284 <pvPortMalloc+0x170>)
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	2b00      	cmp	r3, #0
 800912a:	d101      	bne.n	8009130 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800912c:	f000 f90c 	bl	8009348 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009130:	4b55      	ldr	r3, [pc, #340]	; (8009288 <pvPortMalloc+0x174>)
 8009132:	681a      	ldr	r2, [r3, #0]
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	4013      	ands	r3, r2
 8009138:	2b00      	cmp	r3, #0
 800913a:	f040 808c 	bne.w	8009256 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	2b00      	cmp	r3, #0
 8009142:	d01c      	beq.n	800917e <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8009144:	2208      	movs	r2, #8
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	4413      	add	r3, r2
 800914a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	f003 0307 	and.w	r3, r3, #7
 8009152:	2b00      	cmp	r3, #0
 8009154:	d013      	beq.n	800917e <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	f023 0307 	bic.w	r3, r3, #7
 800915c:	3308      	adds	r3, #8
 800915e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	f003 0307 	and.w	r3, r3, #7
 8009166:	2b00      	cmp	r3, #0
 8009168:	d009      	beq.n	800917e <pvPortMalloc+0x6a>
 800916a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800916e:	f383 8811 	msr	BASEPRI, r3
 8009172:	f3bf 8f6f 	isb	sy
 8009176:	f3bf 8f4f 	dsb	sy
 800917a:	617b      	str	r3, [r7, #20]
 800917c:	e7fe      	b.n	800917c <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	2b00      	cmp	r3, #0
 8009182:	d068      	beq.n	8009256 <pvPortMalloc+0x142>
 8009184:	4b41      	ldr	r3, [pc, #260]	; (800928c <pvPortMalloc+0x178>)
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	687a      	ldr	r2, [r7, #4]
 800918a:	429a      	cmp	r2, r3
 800918c:	d863      	bhi.n	8009256 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800918e:	4b40      	ldr	r3, [pc, #256]	; (8009290 <pvPortMalloc+0x17c>)
 8009190:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009192:	4b3f      	ldr	r3, [pc, #252]	; (8009290 <pvPortMalloc+0x17c>)
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009198:	e004      	b.n	80091a4 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800919a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800919c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800919e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80091a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091a6:	685b      	ldr	r3, [r3, #4]
 80091a8:	687a      	ldr	r2, [r7, #4]
 80091aa:	429a      	cmp	r2, r3
 80091ac:	d903      	bls.n	80091b6 <pvPortMalloc+0xa2>
 80091ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d1f1      	bne.n	800919a <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80091b6:	4b33      	ldr	r3, [pc, #204]	; (8009284 <pvPortMalloc+0x170>)
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80091bc:	429a      	cmp	r2, r3
 80091be:	d04a      	beq.n	8009256 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80091c0:	6a3b      	ldr	r3, [r7, #32]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	2208      	movs	r2, #8
 80091c6:	4413      	add	r3, r2
 80091c8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80091ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091cc:	681a      	ldr	r2, [r3, #0]
 80091ce:	6a3b      	ldr	r3, [r7, #32]
 80091d0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80091d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091d4:	685a      	ldr	r2, [r3, #4]
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	1ad2      	subs	r2, r2, r3
 80091da:	2308      	movs	r3, #8
 80091dc:	005b      	lsls	r3, r3, #1
 80091de:	429a      	cmp	r2, r3
 80091e0:	d91e      	bls.n	8009220 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80091e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	4413      	add	r3, r2
 80091e8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80091ea:	69bb      	ldr	r3, [r7, #24]
 80091ec:	f003 0307 	and.w	r3, r3, #7
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d009      	beq.n	8009208 <pvPortMalloc+0xf4>
 80091f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091f8:	f383 8811 	msr	BASEPRI, r3
 80091fc:	f3bf 8f6f 	isb	sy
 8009200:	f3bf 8f4f 	dsb	sy
 8009204:	613b      	str	r3, [r7, #16]
 8009206:	e7fe      	b.n	8009206 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800920a:	685a      	ldr	r2, [r3, #4]
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	1ad2      	subs	r2, r2, r3
 8009210:	69bb      	ldr	r3, [r7, #24]
 8009212:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009216:	687a      	ldr	r2, [r7, #4]
 8009218:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800921a:	69b8      	ldr	r0, [r7, #24]
 800921c:	f000 f8f6 	bl	800940c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009220:	4b1a      	ldr	r3, [pc, #104]	; (800928c <pvPortMalloc+0x178>)
 8009222:	681a      	ldr	r2, [r3, #0]
 8009224:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009226:	685b      	ldr	r3, [r3, #4]
 8009228:	1ad3      	subs	r3, r2, r3
 800922a:	4a18      	ldr	r2, [pc, #96]	; (800928c <pvPortMalloc+0x178>)
 800922c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800922e:	4b17      	ldr	r3, [pc, #92]	; (800928c <pvPortMalloc+0x178>)
 8009230:	681a      	ldr	r2, [r3, #0]
 8009232:	4b18      	ldr	r3, [pc, #96]	; (8009294 <pvPortMalloc+0x180>)
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	429a      	cmp	r2, r3
 8009238:	d203      	bcs.n	8009242 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800923a:	4b14      	ldr	r3, [pc, #80]	; (800928c <pvPortMalloc+0x178>)
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	4a15      	ldr	r2, [pc, #84]	; (8009294 <pvPortMalloc+0x180>)
 8009240:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009244:	685a      	ldr	r2, [r3, #4]
 8009246:	4b10      	ldr	r3, [pc, #64]	; (8009288 <pvPortMalloc+0x174>)
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	431a      	orrs	r2, r3
 800924c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800924e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009252:	2200      	movs	r2, #0
 8009254:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009256:	f7fe fbf3 	bl	8007a40 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800925a:	69fb      	ldr	r3, [r7, #28]
 800925c:	f003 0307 	and.w	r3, r3, #7
 8009260:	2b00      	cmp	r3, #0
 8009262:	d009      	beq.n	8009278 <pvPortMalloc+0x164>
 8009264:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009268:	f383 8811 	msr	BASEPRI, r3
 800926c:	f3bf 8f6f 	isb	sy
 8009270:	f3bf 8f4f 	dsb	sy
 8009274:	60fb      	str	r3, [r7, #12]
 8009276:	e7fe      	b.n	8009276 <pvPortMalloc+0x162>
	return pvReturn;
 8009278:	69fb      	ldr	r3, [r7, #28]
}
 800927a:	4618      	mov	r0, r3
 800927c:	3728      	adds	r7, #40	; 0x28
 800927e:	46bd      	mov	sp, r7
 8009280:	bd80      	pop	{r7, pc}
 8009282:	bf00      	nop
 8009284:	20001758 	.word	0x20001758
 8009288:	20001764 	.word	0x20001764
 800928c:	2000175c 	.word	0x2000175c
 8009290:	20001750 	.word	0x20001750
 8009294:	20001760 	.word	0x20001760

08009298 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009298:	b580      	push	{r7, lr}
 800929a:	b086      	sub	sp, #24
 800929c:	af00      	add	r7, sp, #0
 800929e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d046      	beq.n	8009338 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80092aa:	2308      	movs	r3, #8
 80092ac:	425b      	negs	r3, r3
 80092ae:	697a      	ldr	r2, [r7, #20]
 80092b0:	4413      	add	r3, r2
 80092b2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80092b4:	697b      	ldr	r3, [r7, #20]
 80092b6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80092b8:	693b      	ldr	r3, [r7, #16]
 80092ba:	685a      	ldr	r2, [r3, #4]
 80092bc:	4b20      	ldr	r3, [pc, #128]	; (8009340 <vPortFree+0xa8>)
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	4013      	ands	r3, r2
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d109      	bne.n	80092da <vPortFree+0x42>
 80092c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092ca:	f383 8811 	msr	BASEPRI, r3
 80092ce:	f3bf 8f6f 	isb	sy
 80092d2:	f3bf 8f4f 	dsb	sy
 80092d6:	60fb      	str	r3, [r7, #12]
 80092d8:	e7fe      	b.n	80092d8 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80092da:	693b      	ldr	r3, [r7, #16]
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d009      	beq.n	80092f6 <vPortFree+0x5e>
 80092e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092e6:	f383 8811 	msr	BASEPRI, r3
 80092ea:	f3bf 8f6f 	isb	sy
 80092ee:	f3bf 8f4f 	dsb	sy
 80092f2:	60bb      	str	r3, [r7, #8]
 80092f4:	e7fe      	b.n	80092f4 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80092f6:	693b      	ldr	r3, [r7, #16]
 80092f8:	685a      	ldr	r2, [r3, #4]
 80092fa:	4b11      	ldr	r3, [pc, #68]	; (8009340 <vPortFree+0xa8>)
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	4013      	ands	r3, r2
 8009300:	2b00      	cmp	r3, #0
 8009302:	d019      	beq.n	8009338 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009304:	693b      	ldr	r3, [r7, #16]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	2b00      	cmp	r3, #0
 800930a:	d115      	bne.n	8009338 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800930c:	693b      	ldr	r3, [r7, #16]
 800930e:	685a      	ldr	r2, [r3, #4]
 8009310:	4b0b      	ldr	r3, [pc, #44]	; (8009340 <vPortFree+0xa8>)
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	43db      	mvns	r3, r3
 8009316:	401a      	ands	r2, r3
 8009318:	693b      	ldr	r3, [r7, #16]
 800931a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800931c:	f7fe fb82 	bl	8007a24 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009320:	693b      	ldr	r3, [r7, #16]
 8009322:	685a      	ldr	r2, [r3, #4]
 8009324:	4b07      	ldr	r3, [pc, #28]	; (8009344 <vPortFree+0xac>)
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	4413      	add	r3, r2
 800932a:	4a06      	ldr	r2, [pc, #24]	; (8009344 <vPortFree+0xac>)
 800932c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800932e:	6938      	ldr	r0, [r7, #16]
 8009330:	f000 f86c 	bl	800940c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8009334:	f7fe fb84 	bl	8007a40 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009338:	bf00      	nop
 800933a:	3718      	adds	r7, #24
 800933c:	46bd      	mov	sp, r7
 800933e:	bd80      	pop	{r7, pc}
 8009340:	20001764 	.word	0x20001764
 8009344:	2000175c 	.word	0x2000175c

08009348 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009348:	b480      	push	{r7}
 800934a:	b085      	sub	sp, #20
 800934c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800934e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8009352:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009354:	4b27      	ldr	r3, [pc, #156]	; (80093f4 <prvHeapInit+0xac>)
 8009356:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	f003 0307 	and.w	r3, r3, #7
 800935e:	2b00      	cmp	r3, #0
 8009360:	d00c      	beq.n	800937c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	3307      	adds	r3, #7
 8009366:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	f023 0307 	bic.w	r3, r3, #7
 800936e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009370:	68ba      	ldr	r2, [r7, #8]
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	1ad3      	subs	r3, r2, r3
 8009376:	4a1f      	ldr	r2, [pc, #124]	; (80093f4 <prvHeapInit+0xac>)
 8009378:	4413      	add	r3, r2
 800937a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009380:	4a1d      	ldr	r2, [pc, #116]	; (80093f8 <prvHeapInit+0xb0>)
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009386:	4b1c      	ldr	r3, [pc, #112]	; (80093f8 <prvHeapInit+0xb0>)
 8009388:	2200      	movs	r2, #0
 800938a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	68ba      	ldr	r2, [r7, #8]
 8009390:	4413      	add	r3, r2
 8009392:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009394:	2208      	movs	r2, #8
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	1a9b      	subs	r3, r3, r2
 800939a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	f023 0307 	bic.w	r3, r3, #7
 80093a2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	4a15      	ldr	r2, [pc, #84]	; (80093fc <prvHeapInit+0xb4>)
 80093a8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80093aa:	4b14      	ldr	r3, [pc, #80]	; (80093fc <prvHeapInit+0xb4>)
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	2200      	movs	r2, #0
 80093b0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80093b2:	4b12      	ldr	r3, [pc, #72]	; (80093fc <prvHeapInit+0xb4>)
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	2200      	movs	r2, #0
 80093b8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80093be:	683b      	ldr	r3, [r7, #0]
 80093c0:	68fa      	ldr	r2, [r7, #12]
 80093c2:	1ad2      	subs	r2, r2, r3
 80093c4:	683b      	ldr	r3, [r7, #0]
 80093c6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80093c8:	4b0c      	ldr	r3, [pc, #48]	; (80093fc <prvHeapInit+0xb4>)
 80093ca:	681a      	ldr	r2, [r3, #0]
 80093cc:	683b      	ldr	r3, [r7, #0]
 80093ce:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80093d0:	683b      	ldr	r3, [r7, #0]
 80093d2:	685b      	ldr	r3, [r3, #4]
 80093d4:	4a0a      	ldr	r2, [pc, #40]	; (8009400 <prvHeapInit+0xb8>)
 80093d6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80093d8:	683b      	ldr	r3, [r7, #0]
 80093da:	685b      	ldr	r3, [r3, #4]
 80093dc:	4a09      	ldr	r2, [pc, #36]	; (8009404 <prvHeapInit+0xbc>)
 80093de:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80093e0:	4b09      	ldr	r3, [pc, #36]	; (8009408 <prvHeapInit+0xc0>)
 80093e2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80093e6:	601a      	str	r2, [r3, #0]
}
 80093e8:	bf00      	nop
 80093ea:	3714      	adds	r7, #20
 80093ec:	46bd      	mov	sp, r7
 80093ee:	bc80      	pop	{r7}
 80093f0:	4770      	bx	lr
 80093f2:	bf00      	nop
 80093f4:	20000b50 	.word	0x20000b50
 80093f8:	20001750 	.word	0x20001750
 80093fc:	20001758 	.word	0x20001758
 8009400:	20001760 	.word	0x20001760
 8009404:	2000175c 	.word	0x2000175c
 8009408:	20001764 	.word	0x20001764

0800940c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800940c:	b480      	push	{r7}
 800940e:	b085      	sub	sp, #20
 8009410:	af00      	add	r7, sp, #0
 8009412:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009414:	4b27      	ldr	r3, [pc, #156]	; (80094b4 <prvInsertBlockIntoFreeList+0xa8>)
 8009416:	60fb      	str	r3, [r7, #12]
 8009418:	e002      	b.n	8009420 <prvInsertBlockIntoFreeList+0x14>
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	60fb      	str	r3, [r7, #12]
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	687a      	ldr	r2, [r7, #4]
 8009426:	429a      	cmp	r2, r3
 8009428:	d8f7      	bhi.n	800941a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	685b      	ldr	r3, [r3, #4]
 8009432:	68ba      	ldr	r2, [r7, #8]
 8009434:	4413      	add	r3, r2
 8009436:	687a      	ldr	r2, [r7, #4]
 8009438:	429a      	cmp	r2, r3
 800943a:	d108      	bne.n	800944e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	685a      	ldr	r2, [r3, #4]
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	685b      	ldr	r3, [r3, #4]
 8009444:	441a      	add	r2, r3
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	685b      	ldr	r3, [r3, #4]
 8009456:	68ba      	ldr	r2, [r7, #8]
 8009458:	441a      	add	r2, r3
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	429a      	cmp	r2, r3
 8009460:	d118      	bne.n	8009494 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	681a      	ldr	r2, [r3, #0]
 8009466:	4b14      	ldr	r3, [pc, #80]	; (80094b8 <prvInsertBlockIntoFreeList+0xac>)
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	429a      	cmp	r2, r3
 800946c:	d00d      	beq.n	800948a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	685a      	ldr	r2, [r3, #4]
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	685b      	ldr	r3, [r3, #4]
 8009478:	441a      	add	r2, r3
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	681a      	ldr	r2, [r3, #0]
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	601a      	str	r2, [r3, #0]
 8009488:	e008      	b.n	800949c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800948a:	4b0b      	ldr	r3, [pc, #44]	; (80094b8 <prvInsertBlockIntoFreeList+0xac>)
 800948c:	681a      	ldr	r2, [r3, #0]
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	601a      	str	r2, [r3, #0]
 8009492:	e003      	b.n	800949c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	681a      	ldr	r2, [r3, #0]
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800949c:	68fa      	ldr	r2, [r7, #12]
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	429a      	cmp	r2, r3
 80094a2:	d002      	beq.n	80094aa <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	687a      	ldr	r2, [r7, #4]
 80094a8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80094aa:	bf00      	nop
 80094ac:	3714      	adds	r7, #20
 80094ae:	46bd      	mov	sp, r7
 80094b0:	bc80      	pop	{r7}
 80094b2:	4770      	bx	lr
 80094b4:	20001750 	.word	0x20001750
 80094b8:	20001758 	.word	0x20001758

080094bc <atoi>:
 80094bc:	220a      	movs	r2, #10
 80094be:	2100      	movs	r1, #0
 80094c0:	f000 b8da 	b.w	8009678 <strtol>

080094c4 <__errno>:
 80094c4:	4b01      	ldr	r3, [pc, #4]	; (80094cc <__errno+0x8>)
 80094c6:	6818      	ldr	r0, [r3, #0]
 80094c8:	4770      	bx	lr
 80094ca:	bf00      	nop
 80094cc:	20000034 	.word	0x20000034

080094d0 <__libc_init_array>:
 80094d0:	b570      	push	{r4, r5, r6, lr}
 80094d2:	2500      	movs	r5, #0
 80094d4:	4e0c      	ldr	r6, [pc, #48]	; (8009508 <__libc_init_array+0x38>)
 80094d6:	4c0d      	ldr	r4, [pc, #52]	; (800950c <__libc_init_array+0x3c>)
 80094d8:	1ba4      	subs	r4, r4, r6
 80094da:	10a4      	asrs	r4, r4, #2
 80094dc:	42a5      	cmp	r5, r4
 80094de:	d109      	bne.n	80094f4 <__libc_init_array+0x24>
 80094e0:	f000 fcea 	bl	8009eb8 <_init>
 80094e4:	2500      	movs	r5, #0
 80094e6:	4e0a      	ldr	r6, [pc, #40]	; (8009510 <__libc_init_array+0x40>)
 80094e8:	4c0a      	ldr	r4, [pc, #40]	; (8009514 <__libc_init_array+0x44>)
 80094ea:	1ba4      	subs	r4, r4, r6
 80094ec:	10a4      	asrs	r4, r4, #2
 80094ee:	42a5      	cmp	r5, r4
 80094f0:	d105      	bne.n	80094fe <__libc_init_array+0x2e>
 80094f2:	bd70      	pop	{r4, r5, r6, pc}
 80094f4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80094f8:	4798      	blx	r3
 80094fa:	3501      	adds	r5, #1
 80094fc:	e7ee      	b.n	80094dc <__libc_init_array+0xc>
 80094fe:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009502:	4798      	blx	r3
 8009504:	3501      	adds	r5, #1
 8009506:	e7f2      	b.n	80094ee <__libc_init_array+0x1e>
 8009508:	0800a128 	.word	0x0800a128
 800950c:	0800a128 	.word	0x0800a128
 8009510:	0800a128 	.word	0x0800a128
 8009514:	0800a12c 	.word	0x0800a12c

08009518 <memcpy>:
 8009518:	b510      	push	{r4, lr}
 800951a:	1e43      	subs	r3, r0, #1
 800951c:	440a      	add	r2, r1
 800951e:	4291      	cmp	r1, r2
 8009520:	d100      	bne.n	8009524 <memcpy+0xc>
 8009522:	bd10      	pop	{r4, pc}
 8009524:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009528:	f803 4f01 	strb.w	r4, [r3, #1]!
 800952c:	e7f7      	b.n	800951e <memcpy+0x6>

0800952e <memset>:
 800952e:	4603      	mov	r3, r0
 8009530:	4402      	add	r2, r0
 8009532:	4293      	cmp	r3, r2
 8009534:	d100      	bne.n	8009538 <memset+0xa>
 8009536:	4770      	bx	lr
 8009538:	f803 1b01 	strb.w	r1, [r3], #1
 800953c:	e7f9      	b.n	8009532 <memset+0x4>
	...

08009540 <siprintf>:
 8009540:	b40e      	push	{r1, r2, r3}
 8009542:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009546:	b500      	push	{lr}
 8009548:	b09c      	sub	sp, #112	; 0x70
 800954a:	ab1d      	add	r3, sp, #116	; 0x74
 800954c:	9002      	str	r0, [sp, #8]
 800954e:	9006      	str	r0, [sp, #24]
 8009550:	9107      	str	r1, [sp, #28]
 8009552:	9104      	str	r1, [sp, #16]
 8009554:	4808      	ldr	r0, [pc, #32]	; (8009578 <siprintf+0x38>)
 8009556:	4909      	ldr	r1, [pc, #36]	; (800957c <siprintf+0x3c>)
 8009558:	f853 2b04 	ldr.w	r2, [r3], #4
 800955c:	9105      	str	r1, [sp, #20]
 800955e:	6800      	ldr	r0, [r0, #0]
 8009560:	a902      	add	r1, sp, #8
 8009562:	9301      	str	r3, [sp, #4]
 8009564:	f000 f90e 	bl	8009784 <_svfiprintf_r>
 8009568:	2200      	movs	r2, #0
 800956a:	9b02      	ldr	r3, [sp, #8]
 800956c:	701a      	strb	r2, [r3, #0]
 800956e:	b01c      	add	sp, #112	; 0x70
 8009570:	f85d eb04 	ldr.w	lr, [sp], #4
 8009574:	b003      	add	sp, #12
 8009576:	4770      	bx	lr
 8009578:	20000034 	.word	0x20000034
 800957c:	ffff0208 	.word	0xffff0208

08009580 <_strtol_l.isra.0>:
 8009580:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009584:	4680      	mov	r8, r0
 8009586:	4689      	mov	r9, r1
 8009588:	4692      	mov	sl, r2
 800958a:	461e      	mov	r6, r3
 800958c:	460f      	mov	r7, r1
 800958e:	463d      	mov	r5, r7
 8009590:	9808      	ldr	r0, [sp, #32]
 8009592:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009596:	f000 f885 	bl	80096a4 <__locale_ctype_ptr_l>
 800959a:	4420      	add	r0, r4
 800959c:	7843      	ldrb	r3, [r0, #1]
 800959e:	f013 0308 	ands.w	r3, r3, #8
 80095a2:	d132      	bne.n	800960a <_strtol_l.isra.0+0x8a>
 80095a4:	2c2d      	cmp	r4, #45	; 0x2d
 80095a6:	d132      	bne.n	800960e <_strtol_l.isra.0+0x8e>
 80095a8:	2201      	movs	r2, #1
 80095aa:	787c      	ldrb	r4, [r7, #1]
 80095ac:	1cbd      	adds	r5, r7, #2
 80095ae:	2e00      	cmp	r6, #0
 80095b0:	d05d      	beq.n	800966e <_strtol_l.isra.0+0xee>
 80095b2:	2e10      	cmp	r6, #16
 80095b4:	d109      	bne.n	80095ca <_strtol_l.isra.0+0x4a>
 80095b6:	2c30      	cmp	r4, #48	; 0x30
 80095b8:	d107      	bne.n	80095ca <_strtol_l.isra.0+0x4a>
 80095ba:	782b      	ldrb	r3, [r5, #0]
 80095bc:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80095c0:	2b58      	cmp	r3, #88	; 0x58
 80095c2:	d14f      	bne.n	8009664 <_strtol_l.isra.0+0xe4>
 80095c4:	2610      	movs	r6, #16
 80095c6:	786c      	ldrb	r4, [r5, #1]
 80095c8:	3502      	adds	r5, #2
 80095ca:	2a00      	cmp	r2, #0
 80095cc:	bf14      	ite	ne
 80095ce:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 80095d2:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 80095d6:	2700      	movs	r7, #0
 80095d8:	fbb1 fcf6 	udiv	ip, r1, r6
 80095dc:	4638      	mov	r0, r7
 80095de:	fb06 1e1c 	mls	lr, r6, ip, r1
 80095e2:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 80095e6:	2b09      	cmp	r3, #9
 80095e8:	d817      	bhi.n	800961a <_strtol_l.isra.0+0x9a>
 80095ea:	461c      	mov	r4, r3
 80095ec:	42a6      	cmp	r6, r4
 80095ee:	dd23      	ble.n	8009638 <_strtol_l.isra.0+0xb8>
 80095f0:	1c7b      	adds	r3, r7, #1
 80095f2:	d007      	beq.n	8009604 <_strtol_l.isra.0+0x84>
 80095f4:	4584      	cmp	ip, r0
 80095f6:	d31c      	bcc.n	8009632 <_strtol_l.isra.0+0xb2>
 80095f8:	d101      	bne.n	80095fe <_strtol_l.isra.0+0x7e>
 80095fa:	45a6      	cmp	lr, r4
 80095fc:	db19      	blt.n	8009632 <_strtol_l.isra.0+0xb2>
 80095fe:	2701      	movs	r7, #1
 8009600:	fb00 4006 	mla	r0, r0, r6, r4
 8009604:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009608:	e7eb      	b.n	80095e2 <_strtol_l.isra.0+0x62>
 800960a:	462f      	mov	r7, r5
 800960c:	e7bf      	b.n	800958e <_strtol_l.isra.0+0xe>
 800960e:	2c2b      	cmp	r4, #43	; 0x2b
 8009610:	bf04      	itt	eq
 8009612:	1cbd      	addeq	r5, r7, #2
 8009614:	787c      	ldrbeq	r4, [r7, #1]
 8009616:	461a      	mov	r2, r3
 8009618:	e7c9      	b.n	80095ae <_strtol_l.isra.0+0x2e>
 800961a:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800961e:	2b19      	cmp	r3, #25
 8009620:	d801      	bhi.n	8009626 <_strtol_l.isra.0+0xa6>
 8009622:	3c37      	subs	r4, #55	; 0x37
 8009624:	e7e2      	b.n	80095ec <_strtol_l.isra.0+0x6c>
 8009626:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800962a:	2b19      	cmp	r3, #25
 800962c:	d804      	bhi.n	8009638 <_strtol_l.isra.0+0xb8>
 800962e:	3c57      	subs	r4, #87	; 0x57
 8009630:	e7dc      	b.n	80095ec <_strtol_l.isra.0+0x6c>
 8009632:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8009636:	e7e5      	b.n	8009604 <_strtol_l.isra.0+0x84>
 8009638:	1c7b      	adds	r3, r7, #1
 800963a:	d108      	bne.n	800964e <_strtol_l.isra.0+0xce>
 800963c:	2322      	movs	r3, #34	; 0x22
 800963e:	4608      	mov	r0, r1
 8009640:	f8c8 3000 	str.w	r3, [r8]
 8009644:	f1ba 0f00 	cmp.w	sl, #0
 8009648:	d107      	bne.n	800965a <_strtol_l.isra.0+0xda>
 800964a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800964e:	b102      	cbz	r2, 8009652 <_strtol_l.isra.0+0xd2>
 8009650:	4240      	negs	r0, r0
 8009652:	f1ba 0f00 	cmp.w	sl, #0
 8009656:	d0f8      	beq.n	800964a <_strtol_l.isra.0+0xca>
 8009658:	b10f      	cbz	r7, 800965e <_strtol_l.isra.0+0xde>
 800965a:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 800965e:	f8ca 9000 	str.w	r9, [sl]
 8009662:	e7f2      	b.n	800964a <_strtol_l.isra.0+0xca>
 8009664:	2430      	movs	r4, #48	; 0x30
 8009666:	2e00      	cmp	r6, #0
 8009668:	d1af      	bne.n	80095ca <_strtol_l.isra.0+0x4a>
 800966a:	2608      	movs	r6, #8
 800966c:	e7ad      	b.n	80095ca <_strtol_l.isra.0+0x4a>
 800966e:	2c30      	cmp	r4, #48	; 0x30
 8009670:	d0a3      	beq.n	80095ba <_strtol_l.isra.0+0x3a>
 8009672:	260a      	movs	r6, #10
 8009674:	e7a9      	b.n	80095ca <_strtol_l.isra.0+0x4a>
	...

08009678 <strtol>:
 8009678:	4b08      	ldr	r3, [pc, #32]	; (800969c <strtol+0x24>)
 800967a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800967c:	681c      	ldr	r4, [r3, #0]
 800967e:	4d08      	ldr	r5, [pc, #32]	; (80096a0 <strtol+0x28>)
 8009680:	6a23      	ldr	r3, [r4, #32]
 8009682:	2b00      	cmp	r3, #0
 8009684:	bf08      	it	eq
 8009686:	462b      	moveq	r3, r5
 8009688:	9300      	str	r3, [sp, #0]
 800968a:	4613      	mov	r3, r2
 800968c:	460a      	mov	r2, r1
 800968e:	4601      	mov	r1, r0
 8009690:	4620      	mov	r0, r4
 8009692:	f7ff ff75 	bl	8009580 <_strtol_l.isra.0>
 8009696:	b003      	add	sp, #12
 8009698:	bd30      	pop	{r4, r5, pc}
 800969a:	bf00      	nop
 800969c:	20000034 	.word	0x20000034
 80096a0:	20000098 	.word	0x20000098

080096a4 <__locale_ctype_ptr_l>:
 80096a4:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 80096a8:	4770      	bx	lr

080096aa <__ascii_mbtowc>:
 80096aa:	b082      	sub	sp, #8
 80096ac:	b901      	cbnz	r1, 80096b0 <__ascii_mbtowc+0x6>
 80096ae:	a901      	add	r1, sp, #4
 80096b0:	b142      	cbz	r2, 80096c4 <__ascii_mbtowc+0x1a>
 80096b2:	b14b      	cbz	r3, 80096c8 <__ascii_mbtowc+0x1e>
 80096b4:	7813      	ldrb	r3, [r2, #0]
 80096b6:	600b      	str	r3, [r1, #0]
 80096b8:	7812      	ldrb	r2, [r2, #0]
 80096ba:	1c10      	adds	r0, r2, #0
 80096bc:	bf18      	it	ne
 80096be:	2001      	movne	r0, #1
 80096c0:	b002      	add	sp, #8
 80096c2:	4770      	bx	lr
 80096c4:	4610      	mov	r0, r2
 80096c6:	e7fb      	b.n	80096c0 <__ascii_mbtowc+0x16>
 80096c8:	f06f 0001 	mvn.w	r0, #1
 80096cc:	e7f8      	b.n	80096c0 <__ascii_mbtowc+0x16>

080096ce <__ssputs_r>:
 80096ce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80096d2:	688e      	ldr	r6, [r1, #8]
 80096d4:	4682      	mov	sl, r0
 80096d6:	429e      	cmp	r6, r3
 80096d8:	460c      	mov	r4, r1
 80096da:	4690      	mov	r8, r2
 80096dc:	4699      	mov	r9, r3
 80096de:	d837      	bhi.n	8009750 <__ssputs_r+0x82>
 80096e0:	898a      	ldrh	r2, [r1, #12]
 80096e2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80096e6:	d031      	beq.n	800974c <__ssputs_r+0x7e>
 80096e8:	2302      	movs	r3, #2
 80096ea:	6825      	ldr	r5, [r4, #0]
 80096ec:	6909      	ldr	r1, [r1, #16]
 80096ee:	1a6f      	subs	r7, r5, r1
 80096f0:	6965      	ldr	r5, [r4, #20]
 80096f2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80096f6:	fb95 f5f3 	sdiv	r5, r5, r3
 80096fa:	f109 0301 	add.w	r3, r9, #1
 80096fe:	443b      	add	r3, r7
 8009700:	429d      	cmp	r5, r3
 8009702:	bf38      	it	cc
 8009704:	461d      	movcc	r5, r3
 8009706:	0553      	lsls	r3, r2, #21
 8009708:	d530      	bpl.n	800976c <__ssputs_r+0x9e>
 800970a:	4629      	mov	r1, r5
 800970c:	f000 fb3a 	bl	8009d84 <_malloc_r>
 8009710:	4606      	mov	r6, r0
 8009712:	b950      	cbnz	r0, 800972a <__ssputs_r+0x5c>
 8009714:	230c      	movs	r3, #12
 8009716:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800971a:	f8ca 3000 	str.w	r3, [sl]
 800971e:	89a3      	ldrh	r3, [r4, #12]
 8009720:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009724:	81a3      	strh	r3, [r4, #12]
 8009726:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800972a:	463a      	mov	r2, r7
 800972c:	6921      	ldr	r1, [r4, #16]
 800972e:	f7ff fef3 	bl	8009518 <memcpy>
 8009732:	89a3      	ldrh	r3, [r4, #12]
 8009734:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009738:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800973c:	81a3      	strh	r3, [r4, #12]
 800973e:	6126      	str	r6, [r4, #16]
 8009740:	443e      	add	r6, r7
 8009742:	6026      	str	r6, [r4, #0]
 8009744:	464e      	mov	r6, r9
 8009746:	6165      	str	r5, [r4, #20]
 8009748:	1bed      	subs	r5, r5, r7
 800974a:	60a5      	str	r5, [r4, #8]
 800974c:	454e      	cmp	r6, r9
 800974e:	d900      	bls.n	8009752 <__ssputs_r+0x84>
 8009750:	464e      	mov	r6, r9
 8009752:	4632      	mov	r2, r6
 8009754:	4641      	mov	r1, r8
 8009756:	6820      	ldr	r0, [r4, #0]
 8009758:	f000 faaf 	bl	8009cba <memmove>
 800975c:	68a3      	ldr	r3, [r4, #8]
 800975e:	2000      	movs	r0, #0
 8009760:	1b9b      	subs	r3, r3, r6
 8009762:	60a3      	str	r3, [r4, #8]
 8009764:	6823      	ldr	r3, [r4, #0]
 8009766:	441e      	add	r6, r3
 8009768:	6026      	str	r6, [r4, #0]
 800976a:	e7dc      	b.n	8009726 <__ssputs_r+0x58>
 800976c:	462a      	mov	r2, r5
 800976e:	f000 fb63 	bl	8009e38 <_realloc_r>
 8009772:	4606      	mov	r6, r0
 8009774:	2800      	cmp	r0, #0
 8009776:	d1e2      	bne.n	800973e <__ssputs_r+0x70>
 8009778:	6921      	ldr	r1, [r4, #16]
 800977a:	4650      	mov	r0, sl
 800977c:	f000 fab6 	bl	8009cec <_free_r>
 8009780:	e7c8      	b.n	8009714 <__ssputs_r+0x46>
	...

08009784 <_svfiprintf_r>:
 8009784:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009788:	461d      	mov	r5, r3
 800978a:	898b      	ldrh	r3, [r1, #12]
 800978c:	b09d      	sub	sp, #116	; 0x74
 800978e:	061f      	lsls	r7, r3, #24
 8009790:	4680      	mov	r8, r0
 8009792:	460c      	mov	r4, r1
 8009794:	4616      	mov	r6, r2
 8009796:	d50f      	bpl.n	80097b8 <_svfiprintf_r+0x34>
 8009798:	690b      	ldr	r3, [r1, #16]
 800979a:	b96b      	cbnz	r3, 80097b8 <_svfiprintf_r+0x34>
 800979c:	2140      	movs	r1, #64	; 0x40
 800979e:	f000 faf1 	bl	8009d84 <_malloc_r>
 80097a2:	6020      	str	r0, [r4, #0]
 80097a4:	6120      	str	r0, [r4, #16]
 80097a6:	b928      	cbnz	r0, 80097b4 <_svfiprintf_r+0x30>
 80097a8:	230c      	movs	r3, #12
 80097aa:	f8c8 3000 	str.w	r3, [r8]
 80097ae:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80097b2:	e0c8      	b.n	8009946 <_svfiprintf_r+0x1c2>
 80097b4:	2340      	movs	r3, #64	; 0x40
 80097b6:	6163      	str	r3, [r4, #20]
 80097b8:	2300      	movs	r3, #0
 80097ba:	9309      	str	r3, [sp, #36]	; 0x24
 80097bc:	2320      	movs	r3, #32
 80097be:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80097c2:	2330      	movs	r3, #48	; 0x30
 80097c4:	f04f 0b01 	mov.w	fp, #1
 80097c8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80097cc:	9503      	str	r5, [sp, #12]
 80097ce:	4637      	mov	r7, r6
 80097d0:	463d      	mov	r5, r7
 80097d2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80097d6:	b10b      	cbz	r3, 80097dc <_svfiprintf_r+0x58>
 80097d8:	2b25      	cmp	r3, #37	; 0x25
 80097da:	d13e      	bne.n	800985a <_svfiprintf_r+0xd6>
 80097dc:	ebb7 0a06 	subs.w	sl, r7, r6
 80097e0:	d00b      	beq.n	80097fa <_svfiprintf_r+0x76>
 80097e2:	4653      	mov	r3, sl
 80097e4:	4632      	mov	r2, r6
 80097e6:	4621      	mov	r1, r4
 80097e8:	4640      	mov	r0, r8
 80097ea:	f7ff ff70 	bl	80096ce <__ssputs_r>
 80097ee:	3001      	adds	r0, #1
 80097f0:	f000 80a4 	beq.w	800993c <_svfiprintf_r+0x1b8>
 80097f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80097f6:	4453      	add	r3, sl
 80097f8:	9309      	str	r3, [sp, #36]	; 0x24
 80097fa:	783b      	ldrb	r3, [r7, #0]
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	f000 809d 	beq.w	800993c <_svfiprintf_r+0x1b8>
 8009802:	2300      	movs	r3, #0
 8009804:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009808:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800980c:	9304      	str	r3, [sp, #16]
 800980e:	9307      	str	r3, [sp, #28]
 8009810:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009814:	931a      	str	r3, [sp, #104]	; 0x68
 8009816:	462f      	mov	r7, r5
 8009818:	2205      	movs	r2, #5
 800981a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800981e:	4850      	ldr	r0, [pc, #320]	; (8009960 <_svfiprintf_r+0x1dc>)
 8009820:	f000 fa3d 	bl	8009c9e <memchr>
 8009824:	9b04      	ldr	r3, [sp, #16]
 8009826:	b9d0      	cbnz	r0, 800985e <_svfiprintf_r+0xda>
 8009828:	06d9      	lsls	r1, r3, #27
 800982a:	bf44      	itt	mi
 800982c:	2220      	movmi	r2, #32
 800982e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009832:	071a      	lsls	r2, r3, #28
 8009834:	bf44      	itt	mi
 8009836:	222b      	movmi	r2, #43	; 0x2b
 8009838:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800983c:	782a      	ldrb	r2, [r5, #0]
 800983e:	2a2a      	cmp	r2, #42	; 0x2a
 8009840:	d015      	beq.n	800986e <_svfiprintf_r+0xea>
 8009842:	462f      	mov	r7, r5
 8009844:	2000      	movs	r0, #0
 8009846:	250a      	movs	r5, #10
 8009848:	9a07      	ldr	r2, [sp, #28]
 800984a:	4639      	mov	r1, r7
 800984c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009850:	3b30      	subs	r3, #48	; 0x30
 8009852:	2b09      	cmp	r3, #9
 8009854:	d94d      	bls.n	80098f2 <_svfiprintf_r+0x16e>
 8009856:	b1b8      	cbz	r0, 8009888 <_svfiprintf_r+0x104>
 8009858:	e00f      	b.n	800987a <_svfiprintf_r+0xf6>
 800985a:	462f      	mov	r7, r5
 800985c:	e7b8      	b.n	80097d0 <_svfiprintf_r+0x4c>
 800985e:	4a40      	ldr	r2, [pc, #256]	; (8009960 <_svfiprintf_r+0x1dc>)
 8009860:	463d      	mov	r5, r7
 8009862:	1a80      	subs	r0, r0, r2
 8009864:	fa0b f000 	lsl.w	r0, fp, r0
 8009868:	4318      	orrs	r0, r3
 800986a:	9004      	str	r0, [sp, #16]
 800986c:	e7d3      	b.n	8009816 <_svfiprintf_r+0x92>
 800986e:	9a03      	ldr	r2, [sp, #12]
 8009870:	1d11      	adds	r1, r2, #4
 8009872:	6812      	ldr	r2, [r2, #0]
 8009874:	9103      	str	r1, [sp, #12]
 8009876:	2a00      	cmp	r2, #0
 8009878:	db01      	blt.n	800987e <_svfiprintf_r+0xfa>
 800987a:	9207      	str	r2, [sp, #28]
 800987c:	e004      	b.n	8009888 <_svfiprintf_r+0x104>
 800987e:	4252      	negs	r2, r2
 8009880:	f043 0302 	orr.w	r3, r3, #2
 8009884:	9207      	str	r2, [sp, #28]
 8009886:	9304      	str	r3, [sp, #16]
 8009888:	783b      	ldrb	r3, [r7, #0]
 800988a:	2b2e      	cmp	r3, #46	; 0x2e
 800988c:	d10c      	bne.n	80098a8 <_svfiprintf_r+0x124>
 800988e:	787b      	ldrb	r3, [r7, #1]
 8009890:	2b2a      	cmp	r3, #42	; 0x2a
 8009892:	d133      	bne.n	80098fc <_svfiprintf_r+0x178>
 8009894:	9b03      	ldr	r3, [sp, #12]
 8009896:	3702      	adds	r7, #2
 8009898:	1d1a      	adds	r2, r3, #4
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	9203      	str	r2, [sp, #12]
 800989e:	2b00      	cmp	r3, #0
 80098a0:	bfb8      	it	lt
 80098a2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80098a6:	9305      	str	r3, [sp, #20]
 80098a8:	4d2e      	ldr	r5, [pc, #184]	; (8009964 <_svfiprintf_r+0x1e0>)
 80098aa:	2203      	movs	r2, #3
 80098ac:	7839      	ldrb	r1, [r7, #0]
 80098ae:	4628      	mov	r0, r5
 80098b0:	f000 f9f5 	bl	8009c9e <memchr>
 80098b4:	b138      	cbz	r0, 80098c6 <_svfiprintf_r+0x142>
 80098b6:	2340      	movs	r3, #64	; 0x40
 80098b8:	1b40      	subs	r0, r0, r5
 80098ba:	fa03 f000 	lsl.w	r0, r3, r0
 80098be:	9b04      	ldr	r3, [sp, #16]
 80098c0:	3701      	adds	r7, #1
 80098c2:	4303      	orrs	r3, r0
 80098c4:	9304      	str	r3, [sp, #16]
 80098c6:	7839      	ldrb	r1, [r7, #0]
 80098c8:	2206      	movs	r2, #6
 80098ca:	4827      	ldr	r0, [pc, #156]	; (8009968 <_svfiprintf_r+0x1e4>)
 80098cc:	1c7e      	adds	r6, r7, #1
 80098ce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80098d2:	f000 f9e4 	bl	8009c9e <memchr>
 80098d6:	2800      	cmp	r0, #0
 80098d8:	d038      	beq.n	800994c <_svfiprintf_r+0x1c8>
 80098da:	4b24      	ldr	r3, [pc, #144]	; (800996c <_svfiprintf_r+0x1e8>)
 80098dc:	bb13      	cbnz	r3, 8009924 <_svfiprintf_r+0x1a0>
 80098de:	9b03      	ldr	r3, [sp, #12]
 80098e0:	3307      	adds	r3, #7
 80098e2:	f023 0307 	bic.w	r3, r3, #7
 80098e6:	3308      	adds	r3, #8
 80098e8:	9303      	str	r3, [sp, #12]
 80098ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80098ec:	444b      	add	r3, r9
 80098ee:	9309      	str	r3, [sp, #36]	; 0x24
 80098f0:	e76d      	b.n	80097ce <_svfiprintf_r+0x4a>
 80098f2:	fb05 3202 	mla	r2, r5, r2, r3
 80098f6:	2001      	movs	r0, #1
 80098f8:	460f      	mov	r7, r1
 80098fa:	e7a6      	b.n	800984a <_svfiprintf_r+0xc6>
 80098fc:	2300      	movs	r3, #0
 80098fe:	250a      	movs	r5, #10
 8009900:	4619      	mov	r1, r3
 8009902:	3701      	adds	r7, #1
 8009904:	9305      	str	r3, [sp, #20]
 8009906:	4638      	mov	r0, r7
 8009908:	f810 2b01 	ldrb.w	r2, [r0], #1
 800990c:	3a30      	subs	r2, #48	; 0x30
 800990e:	2a09      	cmp	r2, #9
 8009910:	d903      	bls.n	800991a <_svfiprintf_r+0x196>
 8009912:	2b00      	cmp	r3, #0
 8009914:	d0c8      	beq.n	80098a8 <_svfiprintf_r+0x124>
 8009916:	9105      	str	r1, [sp, #20]
 8009918:	e7c6      	b.n	80098a8 <_svfiprintf_r+0x124>
 800991a:	fb05 2101 	mla	r1, r5, r1, r2
 800991e:	2301      	movs	r3, #1
 8009920:	4607      	mov	r7, r0
 8009922:	e7f0      	b.n	8009906 <_svfiprintf_r+0x182>
 8009924:	ab03      	add	r3, sp, #12
 8009926:	9300      	str	r3, [sp, #0]
 8009928:	4622      	mov	r2, r4
 800992a:	4b11      	ldr	r3, [pc, #68]	; (8009970 <_svfiprintf_r+0x1ec>)
 800992c:	a904      	add	r1, sp, #16
 800992e:	4640      	mov	r0, r8
 8009930:	f3af 8000 	nop.w
 8009934:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8009938:	4681      	mov	r9, r0
 800993a:	d1d6      	bne.n	80098ea <_svfiprintf_r+0x166>
 800993c:	89a3      	ldrh	r3, [r4, #12]
 800993e:	065b      	lsls	r3, r3, #25
 8009940:	f53f af35 	bmi.w	80097ae <_svfiprintf_r+0x2a>
 8009944:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009946:	b01d      	add	sp, #116	; 0x74
 8009948:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800994c:	ab03      	add	r3, sp, #12
 800994e:	9300      	str	r3, [sp, #0]
 8009950:	4622      	mov	r2, r4
 8009952:	4b07      	ldr	r3, [pc, #28]	; (8009970 <_svfiprintf_r+0x1ec>)
 8009954:	a904      	add	r1, sp, #16
 8009956:	4640      	mov	r0, r8
 8009958:	f000 f882 	bl	8009a60 <_printf_i>
 800995c:	e7ea      	b.n	8009934 <_svfiprintf_r+0x1b0>
 800995e:	bf00      	nop
 8009960:	08009ff2 	.word	0x08009ff2
 8009964:	08009ff8 	.word	0x08009ff8
 8009968:	08009ffc 	.word	0x08009ffc
 800996c:	00000000 	.word	0x00000000
 8009970:	080096cf 	.word	0x080096cf

08009974 <_printf_common>:
 8009974:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009978:	4691      	mov	r9, r2
 800997a:	461f      	mov	r7, r3
 800997c:	688a      	ldr	r2, [r1, #8]
 800997e:	690b      	ldr	r3, [r1, #16]
 8009980:	4606      	mov	r6, r0
 8009982:	4293      	cmp	r3, r2
 8009984:	bfb8      	it	lt
 8009986:	4613      	movlt	r3, r2
 8009988:	f8c9 3000 	str.w	r3, [r9]
 800998c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009990:	460c      	mov	r4, r1
 8009992:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009996:	b112      	cbz	r2, 800999e <_printf_common+0x2a>
 8009998:	3301      	adds	r3, #1
 800999a:	f8c9 3000 	str.w	r3, [r9]
 800999e:	6823      	ldr	r3, [r4, #0]
 80099a0:	0699      	lsls	r1, r3, #26
 80099a2:	bf42      	ittt	mi
 80099a4:	f8d9 3000 	ldrmi.w	r3, [r9]
 80099a8:	3302      	addmi	r3, #2
 80099aa:	f8c9 3000 	strmi.w	r3, [r9]
 80099ae:	6825      	ldr	r5, [r4, #0]
 80099b0:	f015 0506 	ands.w	r5, r5, #6
 80099b4:	d107      	bne.n	80099c6 <_printf_common+0x52>
 80099b6:	f104 0a19 	add.w	sl, r4, #25
 80099ba:	68e3      	ldr	r3, [r4, #12]
 80099bc:	f8d9 2000 	ldr.w	r2, [r9]
 80099c0:	1a9b      	subs	r3, r3, r2
 80099c2:	42ab      	cmp	r3, r5
 80099c4:	dc29      	bgt.n	8009a1a <_printf_common+0xa6>
 80099c6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80099ca:	6822      	ldr	r2, [r4, #0]
 80099cc:	3300      	adds	r3, #0
 80099ce:	bf18      	it	ne
 80099d0:	2301      	movne	r3, #1
 80099d2:	0692      	lsls	r2, r2, #26
 80099d4:	d42e      	bmi.n	8009a34 <_printf_common+0xc0>
 80099d6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80099da:	4639      	mov	r1, r7
 80099dc:	4630      	mov	r0, r6
 80099de:	47c0      	blx	r8
 80099e0:	3001      	adds	r0, #1
 80099e2:	d021      	beq.n	8009a28 <_printf_common+0xb4>
 80099e4:	6823      	ldr	r3, [r4, #0]
 80099e6:	68e5      	ldr	r5, [r4, #12]
 80099e8:	f003 0306 	and.w	r3, r3, #6
 80099ec:	2b04      	cmp	r3, #4
 80099ee:	bf18      	it	ne
 80099f0:	2500      	movne	r5, #0
 80099f2:	f8d9 2000 	ldr.w	r2, [r9]
 80099f6:	f04f 0900 	mov.w	r9, #0
 80099fa:	bf08      	it	eq
 80099fc:	1aad      	subeq	r5, r5, r2
 80099fe:	68a3      	ldr	r3, [r4, #8]
 8009a00:	6922      	ldr	r2, [r4, #16]
 8009a02:	bf08      	it	eq
 8009a04:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009a08:	4293      	cmp	r3, r2
 8009a0a:	bfc4      	itt	gt
 8009a0c:	1a9b      	subgt	r3, r3, r2
 8009a0e:	18ed      	addgt	r5, r5, r3
 8009a10:	341a      	adds	r4, #26
 8009a12:	454d      	cmp	r5, r9
 8009a14:	d11a      	bne.n	8009a4c <_printf_common+0xd8>
 8009a16:	2000      	movs	r0, #0
 8009a18:	e008      	b.n	8009a2c <_printf_common+0xb8>
 8009a1a:	2301      	movs	r3, #1
 8009a1c:	4652      	mov	r2, sl
 8009a1e:	4639      	mov	r1, r7
 8009a20:	4630      	mov	r0, r6
 8009a22:	47c0      	blx	r8
 8009a24:	3001      	adds	r0, #1
 8009a26:	d103      	bne.n	8009a30 <_printf_common+0xbc>
 8009a28:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009a2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a30:	3501      	adds	r5, #1
 8009a32:	e7c2      	b.n	80099ba <_printf_common+0x46>
 8009a34:	2030      	movs	r0, #48	; 0x30
 8009a36:	18e1      	adds	r1, r4, r3
 8009a38:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009a3c:	1c5a      	adds	r2, r3, #1
 8009a3e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009a42:	4422      	add	r2, r4
 8009a44:	3302      	adds	r3, #2
 8009a46:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009a4a:	e7c4      	b.n	80099d6 <_printf_common+0x62>
 8009a4c:	2301      	movs	r3, #1
 8009a4e:	4622      	mov	r2, r4
 8009a50:	4639      	mov	r1, r7
 8009a52:	4630      	mov	r0, r6
 8009a54:	47c0      	blx	r8
 8009a56:	3001      	adds	r0, #1
 8009a58:	d0e6      	beq.n	8009a28 <_printf_common+0xb4>
 8009a5a:	f109 0901 	add.w	r9, r9, #1
 8009a5e:	e7d8      	b.n	8009a12 <_printf_common+0x9e>

08009a60 <_printf_i>:
 8009a60:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009a64:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8009a68:	460c      	mov	r4, r1
 8009a6a:	7e09      	ldrb	r1, [r1, #24]
 8009a6c:	b085      	sub	sp, #20
 8009a6e:	296e      	cmp	r1, #110	; 0x6e
 8009a70:	4617      	mov	r7, r2
 8009a72:	4606      	mov	r6, r0
 8009a74:	4698      	mov	r8, r3
 8009a76:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009a78:	f000 80b3 	beq.w	8009be2 <_printf_i+0x182>
 8009a7c:	d822      	bhi.n	8009ac4 <_printf_i+0x64>
 8009a7e:	2963      	cmp	r1, #99	; 0x63
 8009a80:	d036      	beq.n	8009af0 <_printf_i+0x90>
 8009a82:	d80a      	bhi.n	8009a9a <_printf_i+0x3a>
 8009a84:	2900      	cmp	r1, #0
 8009a86:	f000 80b9 	beq.w	8009bfc <_printf_i+0x19c>
 8009a8a:	2958      	cmp	r1, #88	; 0x58
 8009a8c:	f000 8083 	beq.w	8009b96 <_printf_i+0x136>
 8009a90:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009a94:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8009a98:	e032      	b.n	8009b00 <_printf_i+0xa0>
 8009a9a:	2964      	cmp	r1, #100	; 0x64
 8009a9c:	d001      	beq.n	8009aa2 <_printf_i+0x42>
 8009a9e:	2969      	cmp	r1, #105	; 0x69
 8009aa0:	d1f6      	bne.n	8009a90 <_printf_i+0x30>
 8009aa2:	6820      	ldr	r0, [r4, #0]
 8009aa4:	6813      	ldr	r3, [r2, #0]
 8009aa6:	0605      	lsls	r5, r0, #24
 8009aa8:	f103 0104 	add.w	r1, r3, #4
 8009aac:	d52a      	bpl.n	8009b04 <_printf_i+0xa4>
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	6011      	str	r1, [r2, #0]
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	da03      	bge.n	8009abe <_printf_i+0x5e>
 8009ab6:	222d      	movs	r2, #45	; 0x2d
 8009ab8:	425b      	negs	r3, r3
 8009aba:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8009abe:	486f      	ldr	r0, [pc, #444]	; (8009c7c <_printf_i+0x21c>)
 8009ac0:	220a      	movs	r2, #10
 8009ac2:	e039      	b.n	8009b38 <_printf_i+0xd8>
 8009ac4:	2973      	cmp	r1, #115	; 0x73
 8009ac6:	f000 809d 	beq.w	8009c04 <_printf_i+0x1a4>
 8009aca:	d808      	bhi.n	8009ade <_printf_i+0x7e>
 8009acc:	296f      	cmp	r1, #111	; 0x6f
 8009ace:	d020      	beq.n	8009b12 <_printf_i+0xb2>
 8009ad0:	2970      	cmp	r1, #112	; 0x70
 8009ad2:	d1dd      	bne.n	8009a90 <_printf_i+0x30>
 8009ad4:	6823      	ldr	r3, [r4, #0]
 8009ad6:	f043 0320 	orr.w	r3, r3, #32
 8009ada:	6023      	str	r3, [r4, #0]
 8009adc:	e003      	b.n	8009ae6 <_printf_i+0x86>
 8009ade:	2975      	cmp	r1, #117	; 0x75
 8009ae0:	d017      	beq.n	8009b12 <_printf_i+0xb2>
 8009ae2:	2978      	cmp	r1, #120	; 0x78
 8009ae4:	d1d4      	bne.n	8009a90 <_printf_i+0x30>
 8009ae6:	2378      	movs	r3, #120	; 0x78
 8009ae8:	4865      	ldr	r0, [pc, #404]	; (8009c80 <_printf_i+0x220>)
 8009aea:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009aee:	e055      	b.n	8009b9c <_printf_i+0x13c>
 8009af0:	6813      	ldr	r3, [r2, #0]
 8009af2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009af6:	1d19      	adds	r1, r3, #4
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	6011      	str	r1, [r2, #0]
 8009afc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009b00:	2301      	movs	r3, #1
 8009b02:	e08c      	b.n	8009c1e <_printf_i+0x1be>
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009b0a:	6011      	str	r1, [r2, #0]
 8009b0c:	bf18      	it	ne
 8009b0e:	b21b      	sxthne	r3, r3
 8009b10:	e7cf      	b.n	8009ab2 <_printf_i+0x52>
 8009b12:	6813      	ldr	r3, [r2, #0]
 8009b14:	6825      	ldr	r5, [r4, #0]
 8009b16:	1d18      	adds	r0, r3, #4
 8009b18:	6010      	str	r0, [r2, #0]
 8009b1a:	0628      	lsls	r0, r5, #24
 8009b1c:	d501      	bpl.n	8009b22 <_printf_i+0xc2>
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	e002      	b.n	8009b28 <_printf_i+0xc8>
 8009b22:	0668      	lsls	r0, r5, #25
 8009b24:	d5fb      	bpl.n	8009b1e <_printf_i+0xbe>
 8009b26:	881b      	ldrh	r3, [r3, #0]
 8009b28:	296f      	cmp	r1, #111	; 0x6f
 8009b2a:	bf14      	ite	ne
 8009b2c:	220a      	movne	r2, #10
 8009b2e:	2208      	moveq	r2, #8
 8009b30:	4852      	ldr	r0, [pc, #328]	; (8009c7c <_printf_i+0x21c>)
 8009b32:	2100      	movs	r1, #0
 8009b34:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009b38:	6865      	ldr	r5, [r4, #4]
 8009b3a:	2d00      	cmp	r5, #0
 8009b3c:	60a5      	str	r5, [r4, #8]
 8009b3e:	f2c0 8095 	blt.w	8009c6c <_printf_i+0x20c>
 8009b42:	6821      	ldr	r1, [r4, #0]
 8009b44:	f021 0104 	bic.w	r1, r1, #4
 8009b48:	6021      	str	r1, [r4, #0]
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d13d      	bne.n	8009bca <_printf_i+0x16a>
 8009b4e:	2d00      	cmp	r5, #0
 8009b50:	f040 808e 	bne.w	8009c70 <_printf_i+0x210>
 8009b54:	4665      	mov	r5, ip
 8009b56:	2a08      	cmp	r2, #8
 8009b58:	d10b      	bne.n	8009b72 <_printf_i+0x112>
 8009b5a:	6823      	ldr	r3, [r4, #0]
 8009b5c:	07db      	lsls	r3, r3, #31
 8009b5e:	d508      	bpl.n	8009b72 <_printf_i+0x112>
 8009b60:	6923      	ldr	r3, [r4, #16]
 8009b62:	6862      	ldr	r2, [r4, #4]
 8009b64:	429a      	cmp	r2, r3
 8009b66:	bfde      	ittt	le
 8009b68:	2330      	movle	r3, #48	; 0x30
 8009b6a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009b6e:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8009b72:	ebac 0305 	sub.w	r3, ip, r5
 8009b76:	6123      	str	r3, [r4, #16]
 8009b78:	f8cd 8000 	str.w	r8, [sp]
 8009b7c:	463b      	mov	r3, r7
 8009b7e:	aa03      	add	r2, sp, #12
 8009b80:	4621      	mov	r1, r4
 8009b82:	4630      	mov	r0, r6
 8009b84:	f7ff fef6 	bl	8009974 <_printf_common>
 8009b88:	3001      	adds	r0, #1
 8009b8a:	d14d      	bne.n	8009c28 <_printf_i+0x1c8>
 8009b8c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009b90:	b005      	add	sp, #20
 8009b92:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009b96:	4839      	ldr	r0, [pc, #228]	; (8009c7c <_printf_i+0x21c>)
 8009b98:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8009b9c:	6813      	ldr	r3, [r2, #0]
 8009b9e:	6821      	ldr	r1, [r4, #0]
 8009ba0:	1d1d      	adds	r5, r3, #4
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	6015      	str	r5, [r2, #0]
 8009ba6:	060a      	lsls	r2, r1, #24
 8009ba8:	d50b      	bpl.n	8009bc2 <_printf_i+0x162>
 8009baa:	07ca      	lsls	r2, r1, #31
 8009bac:	bf44      	itt	mi
 8009bae:	f041 0120 	orrmi.w	r1, r1, #32
 8009bb2:	6021      	strmi	r1, [r4, #0]
 8009bb4:	b91b      	cbnz	r3, 8009bbe <_printf_i+0x15e>
 8009bb6:	6822      	ldr	r2, [r4, #0]
 8009bb8:	f022 0220 	bic.w	r2, r2, #32
 8009bbc:	6022      	str	r2, [r4, #0]
 8009bbe:	2210      	movs	r2, #16
 8009bc0:	e7b7      	b.n	8009b32 <_printf_i+0xd2>
 8009bc2:	064d      	lsls	r5, r1, #25
 8009bc4:	bf48      	it	mi
 8009bc6:	b29b      	uxthmi	r3, r3
 8009bc8:	e7ef      	b.n	8009baa <_printf_i+0x14a>
 8009bca:	4665      	mov	r5, ip
 8009bcc:	fbb3 f1f2 	udiv	r1, r3, r2
 8009bd0:	fb02 3311 	mls	r3, r2, r1, r3
 8009bd4:	5cc3      	ldrb	r3, [r0, r3]
 8009bd6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8009bda:	460b      	mov	r3, r1
 8009bdc:	2900      	cmp	r1, #0
 8009bde:	d1f5      	bne.n	8009bcc <_printf_i+0x16c>
 8009be0:	e7b9      	b.n	8009b56 <_printf_i+0xf6>
 8009be2:	6813      	ldr	r3, [r2, #0]
 8009be4:	6825      	ldr	r5, [r4, #0]
 8009be6:	1d18      	adds	r0, r3, #4
 8009be8:	6961      	ldr	r1, [r4, #20]
 8009bea:	6010      	str	r0, [r2, #0]
 8009bec:	0628      	lsls	r0, r5, #24
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	d501      	bpl.n	8009bf6 <_printf_i+0x196>
 8009bf2:	6019      	str	r1, [r3, #0]
 8009bf4:	e002      	b.n	8009bfc <_printf_i+0x19c>
 8009bf6:	066a      	lsls	r2, r5, #25
 8009bf8:	d5fb      	bpl.n	8009bf2 <_printf_i+0x192>
 8009bfa:	8019      	strh	r1, [r3, #0]
 8009bfc:	2300      	movs	r3, #0
 8009bfe:	4665      	mov	r5, ip
 8009c00:	6123      	str	r3, [r4, #16]
 8009c02:	e7b9      	b.n	8009b78 <_printf_i+0x118>
 8009c04:	6813      	ldr	r3, [r2, #0]
 8009c06:	1d19      	adds	r1, r3, #4
 8009c08:	6011      	str	r1, [r2, #0]
 8009c0a:	681d      	ldr	r5, [r3, #0]
 8009c0c:	6862      	ldr	r2, [r4, #4]
 8009c0e:	2100      	movs	r1, #0
 8009c10:	4628      	mov	r0, r5
 8009c12:	f000 f844 	bl	8009c9e <memchr>
 8009c16:	b108      	cbz	r0, 8009c1c <_printf_i+0x1bc>
 8009c18:	1b40      	subs	r0, r0, r5
 8009c1a:	6060      	str	r0, [r4, #4]
 8009c1c:	6863      	ldr	r3, [r4, #4]
 8009c1e:	6123      	str	r3, [r4, #16]
 8009c20:	2300      	movs	r3, #0
 8009c22:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009c26:	e7a7      	b.n	8009b78 <_printf_i+0x118>
 8009c28:	6923      	ldr	r3, [r4, #16]
 8009c2a:	462a      	mov	r2, r5
 8009c2c:	4639      	mov	r1, r7
 8009c2e:	4630      	mov	r0, r6
 8009c30:	47c0      	blx	r8
 8009c32:	3001      	adds	r0, #1
 8009c34:	d0aa      	beq.n	8009b8c <_printf_i+0x12c>
 8009c36:	6823      	ldr	r3, [r4, #0]
 8009c38:	079b      	lsls	r3, r3, #30
 8009c3a:	d413      	bmi.n	8009c64 <_printf_i+0x204>
 8009c3c:	68e0      	ldr	r0, [r4, #12]
 8009c3e:	9b03      	ldr	r3, [sp, #12]
 8009c40:	4298      	cmp	r0, r3
 8009c42:	bfb8      	it	lt
 8009c44:	4618      	movlt	r0, r3
 8009c46:	e7a3      	b.n	8009b90 <_printf_i+0x130>
 8009c48:	2301      	movs	r3, #1
 8009c4a:	464a      	mov	r2, r9
 8009c4c:	4639      	mov	r1, r7
 8009c4e:	4630      	mov	r0, r6
 8009c50:	47c0      	blx	r8
 8009c52:	3001      	adds	r0, #1
 8009c54:	d09a      	beq.n	8009b8c <_printf_i+0x12c>
 8009c56:	3501      	adds	r5, #1
 8009c58:	68e3      	ldr	r3, [r4, #12]
 8009c5a:	9a03      	ldr	r2, [sp, #12]
 8009c5c:	1a9b      	subs	r3, r3, r2
 8009c5e:	42ab      	cmp	r3, r5
 8009c60:	dcf2      	bgt.n	8009c48 <_printf_i+0x1e8>
 8009c62:	e7eb      	b.n	8009c3c <_printf_i+0x1dc>
 8009c64:	2500      	movs	r5, #0
 8009c66:	f104 0919 	add.w	r9, r4, #25
 8009c6a:	e7f5      	b.n	8009c58 <_printf_i+0x1f8>
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d1ac      	bne.n	8009bca <_printf_i+0x16a>
 8009c70:	7803      	ldrb	r3, [r0, #0]
 8009c72:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009c76:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009c7a:	e76c      	b.n	8009b56 <_printf_i+0xf6>
 8009c7c:	0800a003 	.word	0x0800a003
 8009c80:	0800a014 	.word	0x0800a014

08009c84 <__ascii_wctomb>:
 8009c84:	b149      	cbz	r1, 8009c9a <__ascii_wctomb+0x16>
 8009c86:	2aff      	cmp	r2, #255	; 0xff
 8009c88:	bf8b      	itete	hi
 8009c8a:	238a      	movhi	r3, #138	; 0x8a
 8009c8c:	700a      	strbls	r2, [r1, #0]
 8009c8e:	6003      	strhi	r3, [r0, #0]
 8009c90:	2001      	movls	r0, #1
 8009c92:	bf88      	it	hi
 8009c94:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8009c98:	4770      	bx	lr
 8009c9a:	4608      	mov	r0, r1
 8009c9c:	4770      	bx	lr

08009c9e <memchr>:
 8009c9e:	b510      	push	{r4, lr}
 8009ca0:	b2c9      	uxtb	r1, r1
 8009ca2:	4402      	add	r2, r0
 8009ca4:	4290      	cmp	r0, r2
 8009ca6:	4603      	mov	r3, r0
 8009ca8:	d101      	bne.n	8009cae <memchr+0x10>
 8009caa:	2300      	movs	r3, #0
 8009cac:	e003      	b.n	8009cb6 <memchr+0x18>
 8009cae:	781c      	ldrb	r4, [r3, #0]
 8009cb0:	3001      	adds	r0, #1
 8009cb2:	428c      	cmp	r4, r1
 8009cb4:	d1f6      	bne.n	8009ca4 <memchr+0x6>
 8009cb6:	4618      	mov	r0, r3
 8009cb8:	bd10      	pop	{r4, pc}

08009cba <memmove>:
 8009cba:	4288      	cmp	r0, r1
 8009cbc:	b510      	push	{r4, lr}
 8009cbe:	eb01 0302 	add.w	r3, r1, r2
 8009cc2:	d807      	bhi.n	8009cd4 <memmove+0x1a>
 8009cc4:	1e42      	subs	r2, r0, #1
 8009cc6:	4299      	cmp	r1, r3
 8009cc8:	d00a      	beq.n	8009ce0 <memmove+0x26>
 8009cca:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009cce:	f802 4f01 	strb.w	r4, [r2, #1]!
 8009cd2:	e7f8      	b.n	8009cc6 <memmove+0xc>
 8009cd4:	4283      	cmp	r3, r0
 8009cd6:	d9f5      	bls.n	8009cc4 <memmove+0xa>
 8009cd8:	1881      	adds	r1, r0, r2
 8009cda:	1ad2      	subs	r2, r2, r3
 8009cdc:	42d3      	cmn	r3, r2
 8009cde:	d100      	bne.n	8009ce2 <memmove+0x28>
 8009ce0:	bd10      	pop	{r4, pc}
 8009ce2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009ce6:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8009cea:	e7f7      	b.n	8009cdc <memmove+0x22>

08009cec <_free_r>:
 8009cec:	b538      	push	{r3, r4, r5, lr}
 8009cee:	4605      	mov	r5, r0
 8009cf0:	2900      	cmp	r1, #0
 8009cf2:	d043      	beq.n	8009d7c <_free_r+0x90>
 8009cf4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009cf8:	1f0c      	subs	r4, r1, #4
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	bfb8      	it	lt
 8009cfe:	18e4      	addlt	r4, r4, r3
 8009d00:	f000 f8d0 	bl	8009ea4 <__malloc_lock>
 8009d04:	4a1e      	ldr	r2, [pc, #120]	; (8009d80 <_free_r+0x94>)
 8009d06:	6813      	ldr	r3, [r2, #0]
 8009d08:	4610      	mov	r0, r2
 8009d0a:	b933      	cbnz	r3, 8009d1a <_free_r+0x2e>
 8009d0c:	6063      	str	r3, [r4, #4]
 8009d0e:	6014      	str	r4, [r2, #0]
 8009d10:	4628      	mov	r0, r5
 8009d12:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009d16:	f000 b8c6 	b.w	8009ea6 <__malloc_unlock>
 8009d1a:	42a3      	cmp	r3, r4
 8009d1c:	d90b      	bls.n	8009d36 <_free_r+0x4a>
 8009d1e:	6821      	ldr	r1, [r4, #0]
 8009d20:	1862      	adds	r2, r4, r1
 8009d22:	4293      	cmp	r3, r2
 8009d24:	bf01      	itttt	eq
 8009d26:	681a      	ldreq	r2, [r3, #0]
 8009d28:	685b      	ldreq	r3, [r3, #4]
 8009d2a:	1852      	addeq	r2, r2, r1
 8009d2c:	6022      	streq	r2, [r4, #0]
 8009d2e:	6063      	str	r3, [r4, #4]
 8009d30:	6004      	str	r4, [r0, #0]
 8009d32:	e7ed      	b.n	8009d10 <_free_r+0x24>
 8009d34:	4613      	mov	r3, r2
 8009d36:	685a      	ldr	r2, [r3, #4]
 8009d38:	b10a      	cbz	r2, 8009d3e <_free_r+0x52>
 8009d3a:	42a2      	cmp	r2, r4
 8009d3c:	d9fa      	bls.n	8009d34 <_free_r+0x48>
 8009d3e:	6819      	ldr	r1, [r3, #0]
 8009d40:	1858      	adds	r0, r3, r1
 8009d42:	42a0      	cmp	r0, r4
 8009d44:	d10b      	bne.n	8009d5e <_free_r+0x72>
 8009d46:	6820      	ldr	r0, [r4, #0]
 8009d48:	4401      	add	r1, r0
 8009d4a:	1858      	adds	r0, r3, r1
 8009d4c:	4282      	cmp	r2, r0
 8009d4e:	6019      	str	r1, [r3, #0]
 8009d50:	d1de      	bne.n	8009d10 <_free_r+0x24>
 8009d52:	6810      	ldr	r0, [r2, #0]
 8009d54:	6852      	ldr	r2, [r2, #4]
 8009d56:	4401      	add	r1, r0
 8009d58:	6019      	str	r1, [r3, #0]
 8009d5a:	605a      	str	r2, [r3, #4]
 8009d5c:	e7d8      	b.n	8009d10 <_free_r+0x24>
 8009d5e:	d902      	bls.n	8009d66 <_free_r+0x7a>
 8009d60:	230c      	movs	r3, #12
 8009d62:	602b      	str	r3, [r5, #0]
 8009d64:	e7d4      	b.n	8009d10 <_free_r+0x24>
 8009d66:	6820      	ldr	r0, [r4, #0]
 8009d68:	1821      	adds	r1, r4, r0
 8009d6a:	428a      	cmp	r2, r1
 8009d6c:	bf01      	itttt	eq
 8009d6e:	6811      	ldreq	r1, [r2, #0]
 8009d70:	6852      	ldreq	r2, [r2, #4]
 8009d72:	1809      	addeq	r1, r1, r0
 8009d74:	6021      	streq	r1, [r4, #0]
 8009d76:	6062      	str	r2, [r4, #4]
 8009d78:	605c      	str	r4, [r3, #4]
 8009d7a:	e7c9      	b.n	8009d10 <_free_r+0x24>
 8009d7c:	bd38      	pop	{r3, r4, r5, pc}
 8009d7e:	bf00      	nop
 8009d80:	20001768 	.word	0x20001768

08009d84 <_malloc_r>:
 8009d84:	b570      	push	{r4, r5, r6, lr}
 8009d86:	1ccd      	adds	r5, r1, #3
 8009d88:	f025 0503 	bic.w	r5, r5, #3
 8009d8c:	3508      	adds	r5, #8
 8009d8e:	2d0c      	cmp	r5, #12
 8009d90:	bf38      	it	cc
 8009d92:	250c      	movcc	r5, #12
 8009d94:	2d00      	cmp	r5, #0
 8009d96:	4606      	mov	r6, r0
 8009d98:	db01      	blt.n	8009d9e <_malloc_r+0x1a>
 8009d9a:	42a9      	cmp	r1, r5
 8009d9c:	d903      	bls.n	8009da6 <_malloc_r+0x22>
 8009d9e:	230c      	movs	r3, #12
 8009da0:	6033      	str	r3, [r6, #0]
 8009da2:	2000      	movs	r0, #0
 8009da4:	bd70      	pop	{r4, r5, r6, pc}
 8009da6:	f000 f87d 	bl	8009ea4 <__malloc_lock>
 8009daa:	4a21      	ldr	r2, [pc, #132]	; (8009e30 <_malloc_r+0xac>)
 8009dac:	6814      	ldr	r4, [r2, #0]
 8009dae:	4621      	mov	r1, r4
 8009db0:	b991      	cbnz	r1, 8009dd8 <_malloc_r+0x54>
 8009db2:	4c20      	ldr	r4, [pc, #128]	; (8009e34 <_malloc_r+0xb0>)
 8009db4:	6823      	ldr	r3, [r4, #0]
 8009db6:	b91b      	cbnz	r3, 8009dc0 <_malloc_r+0x3c>
 8009db8:	4630      	mov	r0, r6
 8009dba:	f000 f863 	bl	8009e84 <_sbrk_r>
 8009dbe:	6020      	str	r0, [r4, #0]
 8009dc0:	4629      	mov	r1, r5
 8009dc2:	4630      	mov	r0, r6
 8009dc4:	f000 f85e 	bl	8009e84 <_sbrk_r>
 8009dc8:	1c43      	adds	r3, r0, #1
 8009dca:	d124      	bne.n	8009e16 <_malloc_r+0x92>
 8009dcc:	230c      	movs	r3, #12
 8009dce:	4630      	mov	r0, r6
 8009dd0:	6033      	str	r3, [r6, #0]
 8009dd2:	f000 f868 	bl	8009ea6 <__malloc_unlock>
 8009dd6:	e7e4      	b.n	8009da2 <_malloc_r+0x1e>
 8009dd8:	680b      	ldr	r3, [r1, #0]
 8009dda:	1b5b      	subs	r3, r3, r5
 8009ddc:	d418      	bmi.n	8009e10 <_malloc_r+0x8c>
 8009dde:	2b0b      	cmp	r3, #11
 8009de0:	d90f      	bls.n	8009e02 <_malloc_r+0x7e>
 8009de2:	600b      	str	r3, [r1, #0]
 8009de4:	18cc      	adds	r4, r1, r3
 8009de6:	50cd      	str	r5, [r1, r3]
 8009de8:	4630      	mov	r0, r6
 8009dea:	f000 f85c 	bl	8009ea6 <__malloc_unlock>
 8009dee:	f104 000b 	add.w	r0, r4, #11
 8009df2:	1d23      	adds	r3, r4, #4
 8009df4:	f020 0007 	bic.w	r0, r0, #7
 8009df8:	1ac3      	subs	r3, r0, r3
 8009dfa:	d0d3      	beq.n	8009da4 <_malloc_r+0x20>
 8009dfc:	425a      	negs	r2, r3
 8009dfe:	50e2      	str	r2, [r4, r3]
 8009e00:	e7d0      	b.n	8009da4 <_malloc_r+0x20>
 8009e02:	684b      	ldr	r3, [r1, #4]
 8009e04:	428c      	cmp	r4, r1
 8009e06:	bf16      	itet	ne
 8009e08:	6063      	strne	r3, [r4, #4]
 8009e0a:	6013      	streq	r3, [r2, #0]
 8009e0c:	460c      	movne	r4, r1
 8009e0e:	e7eb      	b.n	8009de8 <_malloc_r+0x64>
 8009e10:	460c      	mov	r4, r1
 8009e12:	6849      	ldr	r1, [r1, #4]
 8009e14:	e7cc      	b.n	8009db0 <_malloc_r+0x2c>
 8009e16:	1cc4      	adds	r4, r0, #3
 8009e18:	f024 0403 	bic.w	r4, r4, #3
 8009e1c:	42a0      	cmp	r0, r4
 8009e1e:	d005      	beq.n	8009e2c <_malloc_r+0xa8>
 8009e20:	1a21      	subs	r1, r4, r0
 8009e22:	4630      	mov	r0, r6
 8009e24:	f000 f82e 	bl	8009e84 <_sbrk_r>
 8009e28:	3001      	adds	r0, #1
 8009e2a:	d0cf      	beq.n	8009dcc <_malloc_r+0x48>
 8009e2c:	6025      	str	r5, [r4, #0]
 8009e2e:	e7db      	b.n	8009de8 <_malloc_r+0x64>
 8009e30:	20001768 	.word	0x20001768
 8009e34:	2000176c 	.word	0x2000176c

08009e38 <_realloc_r>:
 8009e38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e3a:	4607      	mov	r7, r0
 8009e3c:	4614      	mov	r4, r2
 8009e3e:	460e      	mov	r6, r1
 8009e40:	b921      	cbnz	r1, 8009e4c <_realloc_r+0x14>
 8009e42:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009e46:	4611      	mov	r1, r2
 8009e48:	f7ff bf9c 	b.w	8009d84 <_malloc_r>
 8009e4c:	b922      	cbnz	r2, 8009e58 <_realloc_r+0x20>
 8009e4e:	f7ff ff4d 	bl	8009cec <_free_r>
 8009e52:	4625      	mov	r5, r4
 8009e54:	4628      	mov	r0, r5
 8009e56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009e58:	f000 f826 	bl	8009ea8 <_malloc_usable_size_r>
 8009e5c:	42a0      	cmp	r0, r4
 8009e5e:	d20f      	bcs.n	8009e80 <_realloc_r+0x48>
 8009e60:	4621      	mov	r1, r4
 8009e62:	4638      	mov	r0, r7
 8009e64:	f7ff ff8e 	bl	8009d84 <_malloc_r>
 8009e68:	4605      	mov	r5, r0
 8009e6a:	2800      	cmp	r0, #0
 8009e6c:	d0f2      	beq.n	8009e54 <_realloc_r+0x1c>
 8009e6e:	4631      	mov	r1, r6
 8009e70:	4622      	mov	r2, r4
 8009e72:	f7ff fb51 	bl	8009518 <memcpy>
 8009e76:	4631      	mov	r1, r6
 8009e78:	4638      	mov	r0, r7
 8009e7a:	f7ff ff37 	bl	8009cec <_free_r>
 8009e7e:	e7e9      	b.n	8009e54 <_realloc_r+0x1c>
 8009e80:	4635      	mov	r5, r6
 8009e82:	e7e7      	b.n	8009e54 <_realloc_r+0x1c>

08009e84 <_sbrk_r>:
 8009e84:	b538      	push	{r3, r4, r5, lr}
 8009e86:	2300      	movs	r3, #0
 8009e88:	4c05      	ldr	r4, [pc, #20]	; (8009ea0 <_sbrk_r+0x1c>)
 8009e8a:	4605      	mov	r5, r0
 8009e8c:	4608      	mov	r0, r1
 8009e8e:	6023      	str	r3, [r4, #0]
 8009e90:	f7f8 fbd2 	bl	8002638 <_sbrk>
 8009e94:	1c43      	adds	r3, r0, #1
 8009e96:	d102      	bne.n	8009e9e <_sbrk_r+0x1a>
 8009e98:	6823      	ldr	r3, [r4, #0]
 8009e9a:	b103      	cbz	r3, 8009e9e <_sbrk_r+0x1a>
 8009e9c:	602b      	str	r3, [r5, #0]
 8009e9e:	bd38      	pop	{r3, r4, r5, pc}
 8009ea0:	20001f08 	.word	0x20001f08

08009ea4 <__malloc_lock>:
 8009ea4:	4770      	bx	lr

08009ea6 <__malloc_unlock>:
 8009ea6:	4770      	bx	lr

08009ea8 <_malloc_usable_size_r>:
 8009ea8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009eac:	1f18      	subs	r0, r3, #4
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	bfbc      	itt	lt
 8009eb2:	580b      	ldrlt	r3, [r1, r0]
 8009eb4:	18c0      	addlt	r0, r0, r3
 8009eb6:	4770      	bx	lr

08009eb8 <_init>:
 8009eb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009eba:	bf00      	nop
 8009ebc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ebe:	bc08      	pop	{r3}
 8009ec0:	469e      	mov	lr, r3
 8009ec2:	4770      	bx	lr

08009ec4 <_fini>:
 8009ec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ec6:	bf00      	nop
 8009ec8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009eca:	bc08      	pop	{r3}
 8009ecc:	469e      	mov	lr, r3
 8009ece:	4770      	bx	lr
