module data_gen_speed_test
#(

)

(

);
	LFSRBlock #(no_of_digits+no_of_digits+1, LFSR_SIZE, 0, radix_bits) LFSR_1 (
		.clk(ctrl_clk),
		.reset(start_signal),
//		.enable(enable_2),
		.out(LFSR_out)
	);
		
	assign LFSR_out_1 = LFSR_out[no_of_bits-1:0];
	assign LFSR_out_2 = LFSR_out[no_of_bits*2-1:no_of_bits];
	assign LFSR_out_3 = LFSR_out[no_of_bits*2+radix_bits-1:no_of_bits*2];
	
	radix4adder_new #(no_of_digits, radix_bits, radix) DUT_1(
		.din1(LFSR_out_1),
		.din2(LFSR_out_2),
		.cin(LFSR_out_3),
		.dout(DUT_dout),
		.cout(DUT_cout)
	);
	
//	assign DUT_out = {DUT_cout, DUT_dout};

//	assign DUT_out = {3'b000, LFSR_out_1};

	assign DUT_out = {13'd0, ram_addr};


	concatenateDout #(no_of_digits, radix_bits, burst_index) concatenateDout_1 (
		.Dout(DUT_out),
		.variable_clk(ctrl_clk),
		.mem_in(mem_in)
	);
	
endmodule
