{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1565940076097 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565940076102 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 16 16:21:15 2019 " "Processing started: Fri Aug 16 16:21:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565940076102 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565940076102 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i2c_slave -c i2c_slave " "Command: quartus_map --read_settings_files=on --write_settings_files=off i2c_slave -c i2c_slave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565940076102 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1565940076841 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1565940076841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_slave.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2c_slave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_slave " "Found entity 1: i2c_slave" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565940085675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565940085675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc7led.sv 1 1 " "Found 1 design units, including 1 entities, in source file enc7led.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enc7led " "Found entity 1: enc7led" {  } { { "enc7led.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/enc7led.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565940085677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565940085677 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "i2c_slave.sv(64) " "Verilog HDL or VHDL warning at i2c_slave.sv(64): conditional expression evaluates to a constant" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 64 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1565940085678 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "i2c_slave " "Elaborating entity \"i2c_slave\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1565940085878 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rw i2c_slave.sv(13) " "Verilog HDL or VHDL warning at i2c_slave.sv(13): object \"rw\" assigned a value but never read" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1565940085879 "|i2c_slave"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led i2c_slave.sv(6) " "Output port \"led\" at i2c_slave.sv(6) has no driver" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1565940085880 "|i2c_slave"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hxled\[2\] i2c_slave.sv(8) " "Output port \"hxled\[2\]\" at i2c_slave.sv(8) has no driver" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1565940085880 "|i2c_slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enc7led enc7led:ad0 " "Elaborating entity \"enc7led\" for hierarchy \"enc7led:ad0\"" {  } { { "i2c_slave.sv" "ad0" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565940085914 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] GND " "Pin \"led\[0\]\" is stuck at GND" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565940086590 "|i2c_slave|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] GND " "Pin \"led\[1\]\" is stuck at GND" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565940086590 "|i2c_slave|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] GND " "Pin \"led\[2\]\" is stuck at GND" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565940086590 "|i2c_slave|led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] GND " "Pin \"led\[3\]\" is stuck at GND" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565940086590 "|i2c_slave|led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[4\] GND " "Pin \"led\[4\]\" is stuck at GND" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565940086590 "|i2c_slave|led[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[5\] GND " "Pin \"led\[5\]\" is stuck at GND" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565940086590 "|i2c_slave|led[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[6\] GND " "Pin \"led\[6\]\" is stuck at GND" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565940086590 "|i2c_slave|led[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[7\] GND " "Pin \"led\[7\]\" is stuck at GND" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565940086590 "|i2c_slave|led[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hxled\[2\]\[0\] GND " "Pin \"hxled\[2\]\[0\]\" is stuck at GND" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565940086590 "|i2c_slave|hxled[2][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hxled\[2\]\[1\] GND " "Pin \"hxled\[2\]\[1\]\" is stuck at GND" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565940086590 "|i2c_slave|hxled[2][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hxled\[2\]\[2\] GND " "Pin \"hxled\[2\]\[2\]\" is stuck at GND" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565940086590 "|i2c_slave|hxled[2][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hxled\[2\]\[3\] GND " "Pin \"hxled\[2\]\[3\]\" is stuck at GND" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565940086590 "|i2c_slave|hxled[2][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hxled\[2\]\[4\] GND " "Pin \"hxled\[2\]\[4\]\" is stuck at GND" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565940086590 "|i2c_slave|hxled[2][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hxled\[2\]\[5\] GND " "Pin \"hxled\[2\]\[5\]\" is stuck at GND" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565940086590 "|i2c_slave|hxled[2][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hxled\[2\]\[6\] GND " "Pin \"hxled\[2\]\[6\]\" is stuck at GND" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565940086590 "|i2c_slave|hxled[2][6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1565940086590 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1565940086652 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1565940086900 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1565940087314 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565940087314 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "76 " "Implemented 76 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1565940087505 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1565940087505 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1565940087505 ""} { "Info" "ICUT_CUT_TM_LCELLS" "38 " "Implemented 38 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1565940087505 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1565940087505 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1196 " "Peak virtual memory: 1196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565940087577 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 16 16:21:27 2019 " "Processing ended: Fri Aug 16 16:21:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565940087577 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565940087577 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565940087577 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1565940087577 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1565940088657 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565940088661 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 16 16:21:28 2019 " "Processing started: Fri Aug 16 16:21:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565940088661 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1565940088661 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off i2c_slave -c i2c_slave " "Command: quartus_fit --read_settings_files=off --write_settings_files=off i2c_slave -c i2c_slave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1565940088662 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1565940089270 ""}
{ "Info" "0" "" "Project  = i2c_slave" {  } {  } 0 0 "Project  = i2c_slave" 0 0 "Fitter" 0 0 1565940089272 ""}
{ "Info" "0" "" "Revision = i2c_slave" {  } {  } 0 0 "Revision = i2c_slave" 0 0 "Fitter" 0 0 1565940089272 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1565940089463 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1565940089468 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "i2c_slave 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"i2c_slave\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1565940089483 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1565940089525 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1565940089525 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1565940089890 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1565940089979 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "15 38 " "No exact pin location assignment(s) for 15 pins of 38 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1565940090162 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1565940098934 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "scl~inputCLKENA0 13 global CLKCTRL_G6 " "scl~inputCLKENA0 with 13 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1565940099006 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1565940099006 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565940099006 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1565940099008 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1565940099009 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1565940099009 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1565940099009 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1565940099009 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1565940099010 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "i2c_slave.sdc " "Synopsys Design Constraints File file not found: 'i2c_slave.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1565940099595 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1565940099596 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1565940099597 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1565940099598 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1565940099598 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1565940099604 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1565940099604 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1565940099604 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565940099631 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1565940102946 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1565940103115 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565940103550 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1565940103817 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1565940104546 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565940104546 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1565940105398 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X78_Y0 X89_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10" {  } { { "loc" "" { Generic "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10"} { { 12 { 0 ""} 78 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1565940108278 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1565940108278 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1565940109242 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1565940109242 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565940109245 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.22 " "Total time spent on timing analysis during the Fitter is 0.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1565940111137 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1565940111169 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1565940111473 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1565940111473 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1565940111766 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565940114026 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2843 " "Peak virtual memory: 2843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565940115377 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 16 16:21:55 2019 " "Processing ended: Fri Aug 16 16:21:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565940115377 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565940115377 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565940115377 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1565940115377 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1565940116464 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565940116469 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 16 16:21:56 2019 " "Processing started: Fri Aug 16 16:21:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565940116469 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1565940116469 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off i2c_slave -c i2c_slave " "Command: quartus_asm --read_settings_files=off --write_settings_files=off i2c_slave -c i2c_slave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1565940116469 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1565940117054 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1565940121280 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1073 " "Peak virtual memory: 1073 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565940121930 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 16 16:22:01 2019 " "Processing ended: Fri Aug 16 16:22:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565940121930 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565940121930 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565940121930 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1565940121930 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1565940122102 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1565940122657 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565940122661 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 16 16:22:02 2019 " "Processing started: Fri Aug 16 16:22:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565940122661 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1565940122661 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta i2c_slave -c i2c_slave " "Command: quartus_sta i2c_slave -c i2c_slave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1565940122661 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1565940122716 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1565940123182 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1565940123182 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565940123224 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565940123224 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "i2c_slave.sdc " "Synopsys Design Constraints File file not found: 'i2c_slave.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1565940123851 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1565940123852 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name scl scl " "create_clock -period 1.000 -name scl scl" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1565940123852 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565940123852 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1565940123853 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565940123853 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1565940123853 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1565940123885 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1565940123931 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1565940123931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.596 " "Worst-case setup slack is -0.596" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565940123951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565940123951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.596              -6.921 scl  " "   -0.596              -6.921 scl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565940123951 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565940123951 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.348 " "Worst-case hold slack is 0.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565940123970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565940123970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 scl  " "    0.348               0.000 scl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565940123970 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565940123970 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1565940123988 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1565940124006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565940124024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565940124024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -8.838 scl  " "   -0.394              -8.838 scl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565940124024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565940124024 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1565940124062 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1565940124100 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1565940124921 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565940125013 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1565940125031 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1565940125031 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.606 " "Worst-case setup slack is -0.606" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565940125049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565940125049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.606              -7.057 scl  " "   -0.606              -7.057 scl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565940125049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565940125049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.327 " "Worst-case hold slack is 0.327" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565940125069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565940125069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 scl  " "    0.327               0.000 scl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565940125069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565940125069 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1565940125087 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1565940125105 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565940125123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565940125123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -9.603 scl  " "   -0.394              -9.603 scl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565940125123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565940125123 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1565940125151 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1565940125317 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1565940125948 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565940126034 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.064 " "Worst-case setup slack is 0.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565940126054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565940126054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.064               0.000 scl  " "    0.064               0.000 scl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565940126054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565940126054 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.184 " "Worst-case hold slack is 0.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565940126072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565940126072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 scl  " "    0.184               0.000 scl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565940126072 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565940126072 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1565940126090 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1565940126108 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1565940126108 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1565940126108 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.088 " "Worst-case minimum pulse width slack is -0.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565940126126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565940126126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.088              -1.469 scl  " "   -0.088              -1.469 scl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565940126126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565940126126 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1565940126158 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565940126331 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.121 " "Worst-case setup slack is 0.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565940126348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565940126348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.121               0.000 scl  " "    0.121               0.000 scl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565940126348 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565940126348 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.175 " "Worst-case hold slack is 0.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565940126364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565940126364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 scl  " "    0.175               0.000 scl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565940126364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565940126364 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1565940126382 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1565940126400 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1565940126400 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1565940126400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.085 " "Worst-case minimum pulse width slack is -0.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565940126420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565940126420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.085              -1.427 scl  " "   -0.085              -1.427 scl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565940126420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565940126420 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1565940127952 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1565940127952 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1356 " "Peak virtual memory: 1356 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565940128150 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 16 16:22:08 2019 " "Processing ended: Fri Aug 16 16:22:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565940128150 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565940128150 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565940128150 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1565940128150 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1565940129517 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565940129522 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 16 16:22:09 2019 " "Processing started: Fri Aug 16 16:22:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565940129522 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1565940129522 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off i2c_slave -c i2c_slave " "Command: quartus_eda --read_settings_files=off --write_settings_files=off i2c_slave -c i2c_slave" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1565940129522 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1565940130158 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1565940130184 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[0\]\[0\] hxled_0_0 hxled " "Port \"hxled\[0\]\[0\]\" is changed into \"hxled_0_0\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565940130186 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[0\]\[1\] hxled_0_1 hxled " "Port \"hxled\[0\]\[1\]\" is changed into \"hxled_0_1\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565940130186 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[0\]\[2\] hxled_0_2 hxled " "Port \"hxled\[0\]\[2\]\" is changed into \"hxled_0_2\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565940130186 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[0\]\[3\] hxled_0_3 hxled " "Port \"hxled\[0\]\[3\]\" is changed into \"hxled_0_3\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565940130186 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[0\]\[4\] hxled_0_4 hxled " "Port \"hxled\[0\]\[4\]\" is changed into \"hxled_0_4\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565940130186 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[0\]\[5\] hxled_0_5 hxled " "Port \"hxled\[0\]\[5\]\" is changed into \"hxled_0_5\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565940130186 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[0\]\[6\] hxled_0_6 hxled " "Port \"hxled\[0\]\[6\]\" is changed into \"hxled_0_6\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565940130186 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[1\]\[0\] hxled_1_0 hxled " "Port \"hxled\[1\]\[0\]\" is changed into \"hxled_1_0\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565940130186 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[1\]\[1\] hxled_1_1 hxled " "Port \"hxled\[1\]\[1\]\" is changed into \"hxled_1_1\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565940130186 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[1\]\[2\] hxled_1_2 hxled " "Port \"hxled\[1\]\[2\]\" is changed into \"hxled_1_2\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565940130186 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[1\]\[3\] hxled_1_3 hxled " "Port \"hxled\[1\]\[3\]\" is changed into \"hxled_1_3\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565940130186 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[1\]\[4\] hxled_1_4 hxled " "Port \"hxled\[1\]\[4\]\" is changed into \"hxled_1_4\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565940130187 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[1\]\[5\] hxled_1_5 hxled " "Port \"hxled\[1\]\[5\]\" is changed into \"hxled_1_5\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565940130187 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[1\]\[6\] hxled_1_6 hxled " "Port \"hxled\[1\]\[6\]\" is changed into \"hxled_1_6\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565940130187 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[2\]\[0\] hxled_2_0 hxled " "Port \"hxled\[2\]\[0\]\" is changed into \"hxled_2_0\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565940130187 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[2\]\[1\] hxled_2_1 hxled " "Port \"hxled\[2\]\[1\]\" is changed into \"hxled_2_1\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565940130187 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[2\]\[2\] hxled_2_2 hxled " "Port \"hxled\[2\]\[2\]\" is changed into \"hxled_2_2\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565940130187 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[2\]\[3\] hxled_2_3 hxled " "Port \"hxled\[2\]\[3\]\" is changed into \"hxled_2_3\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565940130187 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[2\]\[4\] hxled_2_4 hxled " "Port \"hxled\[2\]\[4\]\" is changed into \"hxled_2_4\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565940130187 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[2\]\[5\] hxled_2_5 hxled " "Port \"hxled\[2\]\[5\]\" is changed into \"hxled_2_5\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565940130187 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[2\]\[6\] hxled_2_6 hxled " "Port \"hxled\[2\]\[6\]\" is changed into \"hxled_2_6\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565940130187 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[3\]\[0\] hxled_3_0 hxled " "Port \"hxled\[3\]\[0\]\" is changed into \"hxled_3_0\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565940130187 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[3\]\[1\] hxled_3_1 hxled " "Port \"hxled\[3\]\[1\]\" is changed into \"hxled_3_1\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565940130187 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[3\]\[2\] hxled_3_2 hxled " "Port \"hxled\[3\]\[2\]\" is changed into \"hxled_3_2\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565940130187 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[3\]\[3\] hxled_3_3 hxled " "Port \"hxled\[3\]\[3\]\" is changed into \"hxled_3_3\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565940130187 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[3\]\[4\] hxled_3_4 hxled " "Port \"hxled\[3\]\[4\]\" is changed into \"hxled_3_4\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565940130187 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[3\]\[5\] hxled_3_5 hxled " "Port \"hxled\[3\]\[5\]\" is changed into \"hxled_3_5\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565940130187 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[3\]\[6\] hxled_3_6 hxled " "Port \"hxled\[3\]\[6\]\" is changed into \"hxled_3_6\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 8 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565940130187 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "i2c_slave.vo /home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/simulation/modelsim/ simulation " "Generated file i2c_slave.vo in folder \"/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1565940130306 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1246 " "Peak virtual memory: 1246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565940130647 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 16 16:22:10 2019 " "Processing ended: Fri Aug 16 16:22:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565940130647 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565940130647 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565940130647 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1565940130647 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 34 s " "Quartus Prime Full Compilation was successful. 0 errors, 34 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1565940130877 ""}
