// Seed: 1470953166
module module_0 (
    input tri0 id_0
    , id_4,
    input wire id_1,
    output supply0 id_2
);
  id_5(
      .id_0(id_2), .id_1(1), .id_2(1), .id_3(1'h0), .id_4(id_0), .id_5(1)
  );
  initial id_5 = id_5;
  wire id_6;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    output uwire id_2,
    output wor id_3,
    output wire id_4,
    output wand id_5,
    input tri0 id_6,
    input wand id_7,
    output tri0 id_8,
    output tri id_9,
    input tri0 id_10,
    input tri id_11,
    output wire id_12,
    input tri0 id_13,
    output tri1 id_14
);
  wire id_16;
  module_0(
      id_6, id_10, id_14
  );
endmodule
