Analysis & Elaboration report for voice_coder
Thu Dec 20 20:57:42 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for ram2:inq1|altsyncram:altsyncram_component|altsyncram_jht1:auto_generated
  6. Source assignments for mul_hanning:hanning|hanning:my_hann|altsyncram:altsyncram_component|altsyncram_ujg1:auto_generated
  7. Source assignments for ram2:outq|altsyncram:altsyncram_component|altsyncram_jht1:auto_generated
  8. Parameter Settings for User Entity Instance: audio_clk:u1|audio_clk_0002:audio_clk_inst|altera_pll:altera_pll_i
  9. Parameter Settings for User Entity Instance: clkgen:my_i2c_clk
 10. Parameter Settings for User Entity Instance: I2C_Audio_Config:myconfig
 11. Parameter Settings for User Entity Instance: ram2:inq1|altsyncram:altsyncram_component
 12. Parameter Settings for User Entity Instance: mul_hanning:hanning|hanning:my_hann|altsyncram:altsyncram_component
 13. Parameter Settings for User Entity Instance: ram2:outq|altsyncram:altsyncram_component
 14. altsyncram Parameter Settings by Entity Instance
 15. Analysis & Elaboration Settings
 16. Port Connectivity Checks: "ram2:outq"
 17. Port Connectivity Checks: "fft_and_ifft:myfft|in_fft:my_ifft"
 18. Port Connectivity Checks: "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst"
 19. Port Connectivity Checks: "fft_and_ifft:myfft|in_fft:my_fft"
 20. Port Connectivity Checks: "fft_and_ifft:myfft"
 21. Port Connectivity Checks: "mul_hanning:hanning|hanning:my_hann"
 22. Port Connectivity Checks: "I2S_Audioin:myaudioin"
 23. Port Connectivity Checks: "I2C_Audio_Config:myconfig|I2C_Controller:u0"
 24. Port Connectivity Checks: "clkgen:my_i2c_clk"
 25. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Thu Dec 20 20:57:42 2018       ;
; Quartus Prime Version         ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                 ; voice_coder                                 ;
; Top-level Entity Name         ; voice_coder                                 ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+---------------+---------+--------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name  ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+---------------+---------+--------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed      ; |voice_coder|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                         ;                 ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed      ; |voice_coder|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                     ;                 ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed      ; |voice_coder|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                                                                                           ;                 ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed      ; |voice_coder|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                         ;                 ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed      ; |voice_coder|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                                                                                           ;                 ;
; Altera ; ROM: 1-PORT   ; 17.1    ; N/A          ; N/A           ; |voice_coder|mul_hanning:hanning|hanning:my_hann                                                                                                                                                                                                                                                                                                                                                                         ; hanning.v       ;
; Altera ; RAM: 2-PORT   ; 17.1    ; N/A          ; N/A           ; |voice_coder|ram2:inq1                                                                                                                                                                                                                                                                                                                                                                                                   ; ram2.v          ;
; N/A    ; altera_fft_ii ; 17.1    ; N/A          ; N/A           ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft                                                                                                                                                                                                                                                                                                                                                                            ; in_fft.qsys     ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst                                                                                                                                                                                                                                                                                                    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst                                                                                                                                                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst                                                                                                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst|auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst                                                                                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf                                                                                                                                                                                         ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:wr_addr_inst                                                                                                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:wr_addr_inst|auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst                                                                                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst                                                                                                                                                                                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect                                                                                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage                                                                                                                                                                                       ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                       ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                         ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                         ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                 ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real                                                                                                                                     ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                       ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                       ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                 ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                   ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                   ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect                                                                                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2                                                                                                                                                                       ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage                                                                                                                                                                                       ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                       ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                         ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                         ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                 ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real                                                                                                                                     ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                       ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                       ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                 ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                   ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                   ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                                                                                    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect                                                                                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2                                                                                                                                                                       ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage                                                                                                                                                                                       ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                       ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                         ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                         ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                 ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real                                                                                                                                     ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                 ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                   ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                   ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                                                                                    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:3:gen_stg_connect:stg_connect                                                                                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2                                                                                                                                                                       ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage                                                                                                                                                                                       ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                       ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real                                                                                                                                     ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                 ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                   ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                   ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                                                                                    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2                                                                                                                                                                       ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage                                                                                                                                                                                       ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                       ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                                                                                    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_enable_control:ena_ctrl                                                                                                                                                                                                                    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst                                                                                                                                                                                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst                                                                                                                                                                                                                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|counter_module:data_count_inst                                                                                                                                                                                                         ;                 ;
; N/A    ; altera_fft_ii ; 17.1    ; N/A          ; N/A           ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft                                                                                                                                                                                                                                                                                                                                                                           ; in_fft.qsys     ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst                                                                                                                                                                                                                                                                                                   ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst                                                                                                                                                                                                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst                                                                                                                                                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst|auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst                                                                                                       ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf                                                                                                                                                                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:wr_addr_inst                                                                                                                                                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:wr_addr_inst|auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst                                                                                                       ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst                                                                                                                                                                                                                                                            ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect                                                                                                                                                                 ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage                                                                                                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                   ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                 ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                 ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                     ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                     ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real                                                                                                                                    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                            ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                       ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect                                                                                                                                                                 ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2                                                                                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage                                                                                                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                   ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                 ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                 ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                     ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                     ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real                                                                                                                                    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                            ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                       ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                                                                                   ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect                                                                                                                                                                 ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2                                                                                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage                                                                                                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                   ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                 ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                 ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                     ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                     ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real                                                                                                                                    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                            ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                       ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                                                                                   ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:3:gen_stg_connect:stg_connect                                                                                                                                                                 ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2                                                                                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage                                                                                                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                   ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                 ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                 ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                     ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                     ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real                                                                                                                                    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                            ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                       ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                                                                                   ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2                                                                                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage                                                                                                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                   ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                 ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                 ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                     ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                     ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                                                                                   ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_enable_control:ena_ctrl                                                                                                                                                                                                                   ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst                                                                                                                                                                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst                                                                                                                                                                                                                                       ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |voice_coder|fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|counter_module:data_count_inst                                                                                                                                                                                                        ;                 ;
; Altera ; RAM: 2-PORT   ; 17.1    ; N/A          ; N/A           ; |voice_coder|ram2:outq                                                                                                                                                                                                                                                                                                                                                                                                   ; ram2.v          ;
; Altera ; altera_pll    ; 17.1    ; N/A          ; N/A           ; |voice_coder|audio_clk:u1                                                                                                                                                                                                                                                                                                                                                                                                ; audio_clk.v     ;
+--------+---------------+---------+--------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


+-------------------------------------------------------------------------------------------------+
; Source assignments for ram2:inq1|altsyncram:altsyncram_component|altsyncram_jht1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mul_hanning:hanning|hanning:my_hann|altsyncram:altsyncram_component|altsyncram_ujg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for ram2:outq|altsyncram:altsyncram_component|altsyncram_jht1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_clk:u1|audio_clk_0002:audio_clk_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                            ;
+--------------------------------------+------------------------+-------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                          ;
; fractional_vco_multiplier            ; true                   ; String                                          ;
; pll_type                             ; General                ; String                                          ;
; pll_subtype                          ; General                ; String                                          ;
; number_of_clocks                     ; 1                      ; Signed Integer                                  ;
; operation_mode                       ; direct                 ; String                                          ;
; deserialization_factor               ; 4                      ; Signed Integer                                  ;
; data_rate                            ; 0                      ; Signed Integer                                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                  ;
; output_clock_frequency0              ; 18.432000 MHz          ; String                                          ;
; phase_shift0                         ; 0 ps                   ; String                                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency1              ; 0 MHz                  ; String                                          ;
; phase_shift1                         ; 0 ps                   ; String                                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency2              ; 0 MHz                  ; String                                          ;
; phase_shift2                         ; 0 ps                   ; String                                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency3              ; 0 MHz                  ; String                                          ;
; phase_shift3                         ; 0 ps                   ; String                                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                                          ;
; phase_shift4                         ; 0 ps                   ; String                                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                                          ;
; phase_shift5                         ; 0 ps                   ; String                                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                                          ;
; phase_shift6                         ; 0 ps                   ; String                                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                                          ;
; phase_shift7                         ; 0 ps                   ; String                                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                                          ;
; phase_shift8                         ; 0 ps                   ; String                                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                                          ;
; phase_shift9                         ; 0 ps                   ; String                                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                                          ;
; phase_shift10                        ; 0 ps                   ; String                                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                                          ;
; phase_shift11                        ; 0 ps                   ; String                                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                                          ;
; phase_shift12                        ; 0 ps                   ; String                                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                                          ;
; phase_shift13                        ; 0 ps                   ; String                                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                                          ;
; phase_shift14                        ; 0 ps                   ; String                                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                                          ;
; phase_shift15                        ; 0 ps                   ; String                                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                                          ;
; phase_shift16                        ; 0 ps                   ; String                                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                                          ;
; phase_shift17                        ; 0 ps                   ; String                                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                                  ;
; clock_name_0                         ;                        ; String                                          ;
; clock_name_1                         ;                        ; String                                          ;
; clock_name_2                         ;                        ; String                                          ;
; clock_name_3                         ;                        ; String                                          ;
; clock_name_4                         ;                        ; String                                          ;
; clock_name_5                         ;                        ; String                                          ;
; clock_name_6                         ;                        ; String                                          ;
; clock_name_7                         ;                        ; String                                          ;
; clock_name_8                         ;                        ; String                                          ;
; clock_name_global_0                  ; false                  ; String                                          ;
; clock_name_global_1                  ; false                  ; String                                          ;
; clock_name_global_2                  ; false                  ; String                                          ;
; clock_name_global_3                  ; false                  ; String                                          ;
; clock_name_global_4                  ; false                  ; String                                          ;
; clock_name_global_5                  ; false                  ; String                                          ;
; clock_name_global_6                  ; false                  ; String                                          ;
; clock_name_global_7                  ; false                  ; String                                          ;
; clock_name_global_8                  ; false                  ; String                                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_bypass_en                      ; false                  ; String                                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_bypass_en                      ; false                  ; String                                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en0                     ; false                  ; String                                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en1                     ; false                  ; String                                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en2                     ; false                  ; String                                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en3                     ; false                  ; String                                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en4                     ; false                  ; String                                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en5                     ; false                  ; String                                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en6                     ; false                  ; String                                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en7                     ; false                  ; String                                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en8                     ; false                  ; String                                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en9                     ; false                  ; String                                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en10                    ; false                  ; String                                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en11                    ; false                  ; String                                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en12                    ; false                  ; String                                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en13                    ; false                  ; String                                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en14                    ; false                  ; String                                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en15                    ; false                  ; String                                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en16                    ; false                  ; String                                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en17                    ; false                  ; String                                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                                  ;
; pll_slf_rst                          ; false                  ; String                                          ;
; pll_bw_sel                           ; low                    ; String                                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                          ;
; mimic_fbclk_type                     ; gclk                   ; String                                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
+--------------------------------------+------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clkgen:my_i2c_clk ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; clk_freq       ; 10000 ; Signed Integer                        ;
; countlimit     ; 2500  ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_Audio_Config:myconfig ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; total_cmd      ; 11    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram2:inq1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                    ;
; WIDTH_A                            ; 16                   ; Signed Integer             ;
; WIDTHAD_A                          ; 10                   ; Signed Integer             ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 16                   ; Signed Integer             ;
; WIDTHAD_B                          ; 10                   ; Signed Integer             ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_jht1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mul_hanning:hanning|hanning:my_hann|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                       ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; hann.mif             ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_ujg1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram2:outq|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                    ;
; WIDTH_A                            ; 16                   ; Signed Integer             ;
; WIDTHAD_A                          ; 10                   ; Signed Integer             ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 16                   ; Signed Integer             ;
; WIDTHAD_B                          ; 10                   ; Signed Integer             ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_jht1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                ;
+-------------------------------------------+---------------------------------------------------------------------+
; Name                                      ; Value                                                               ;
+-------------------------------------------+---------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                   ;
; Entity Instance                           ; ram2:inq1|altsyncram:altsyncram_component                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                           ;
;     -- WIDTH_A                            ; 16                                                                  ;
;     -- NUMWORDS_A                         ; 1024                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 16                                                                  ;
;     -- NUMWORDS_B                         ; 1024                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; mul_hanning:hanning|hanning:my_hann|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                 ;
;     -- WIDTH_A                            ; 16                                                                  ;
;     -- NUMWORDS_A                         ; 512                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; ram2:outq|altsyncram:altsyncram_component                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                           ;
;     -- WIDTH_A                            ; 16                                                                  ;
;     -- NUMWORDS_A                         ; 1024                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 16                                                                  ;
;     -- NUMWORDS_B                         ; 1024                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
+-------------------------------------------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; voice_coder        ; voice_coder        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram2:outq"                                                                                                                                              ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                            ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; wraddress ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "wraddress[9..1]" will be connected to GND. ;
; q         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fft_and_ifft:myfft|in_fft:my_ifft"                                                                                                                                                              ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n          ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; sink_valid       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; sink_error       ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "sink_error[1..1]" will be connected to GND.                                  ;
; sink_error       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; fftpts_in        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; fftpts_in[8..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; fftpts_in[9]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; inverse          ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; source_valid     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; source_error     ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "source_error[1..1]" have no fanouts                                                     ;
; source_error     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; source_imag      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; fftpts_out       ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (32 bits) it drives.  The 22 most-significant bit(s) in the port expression will be connected to GND.            ;
; fftpts_out[9..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                 ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------+
; clk_ena ; Input ; Info     ; Stuck at VCC                                                                                            ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fft_and_ifft:myfft|in_fft:my_fft"                                                                                                                                                               ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n          ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; sink_valid       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; sink_error       ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "sink_error[1..1]" will be connected to GND.                                  ;
; sink_error       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; sink_sop         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; sink_imag        ; Input  ; Warning  ; Input port expression (15 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "sink_imag[15..15]" will be connected to GND.                               ;
; sink_imag        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; fftpts_in        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; fftpts_in[8..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; fftpts_in[9]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; inverse          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; source_error     ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "source_error[1..1]" have no fanouts                                                     ;
; source_error     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; fftpts_out       ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (32 bits) it drives.  The 22 most-significant bit(s) in the port expression will be connected to GND.            ;
; fftpts_out[9..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fft_and_ifft:myfft"                                                                            ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; sink_ready_fft  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; source_eop_ifft ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; source_sop_ifft ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mul_hanning:hanning|hanning:my_hann"                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (10 bits) is wider than the input port (9 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rden    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2S_Audioin:myaudioin"                                                                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; hex0 ; Output ; Warning  ; Output or bidir port (7 bits) is wider than the port expression (1 bits) it drives; bit(s) "hex0[6..1]" have no fanouts ;
; hex0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                     ;
; hex1 ; Output ; Warning  ; Output or bidir port (7 bits) is wider than the port expression (1 bits) it drives; bit(s) "hex1[6..1]" have no fanouts ;
; hex1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                     ;
; hex2 ; Output ; Warning  ; Output or bidir port (7 bits) is wider than the port expression (1 bits) it drives; bit(s) "hex2[6..1]" have no fanouts ;
; hex2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                     ;
; hex3 ; Output ; Warning  ; Output or bidir port (7 bits) is wider than the port expression (1 bits) it drives; bit(s) "hex3[6..1]" have no fanouts ;
; hex3 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                     ;
; hex4 ; Output ; Warning  ; Output or bidir port (7 bits) is wider than the port expression (1 bits) it drives; bit(s) "hex4[6..1]" have no fanouts ;
; hex4 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                     ;
; hex5 ; Output ; Warning  ; Output or bidir port (7 bits) is wider than the port expression (1 bits) it drives; bit(s) "hex5[6..1]" have no fanouts ;
; hex5 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_Audio_Config:myconfig|I2C_Controller:u0"                                                                                                 ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ACK  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; W_R  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "clkgen:my_i2c_clk" ;
+-------+-------+----------+--------------------+
; Port  ; Type  ; Severity ; Details            ;
+-------+-------+----------+--------------------+
; clken ; Input ; Info     ; Stuck at VCC       ;
+-------+-------+----------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Thu Dec 20 20:56:23 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off voice_coder -c voice_coder --analysis_and_elaboration
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "in_fft.qsys"
Info (12250): 2018.12.20.20:56:35 Progress: Loading voice_coder/in_fft.qsys
Info (12250): 2018.12.20.20:56:36 Progress: Reading input file
Info (12250): 2018.12.20.20:56:36 Progress: Adding fft_ii_0 [altera_fft_ii 17.1]
Info (12250): 2018.12.20.20:56:36 Progress: Parameterizing module fft_ii_0
Info (12250): 2018.12.20.20:56:36 Progress: Building connections
Info (12250): 2018.12.20.20:56:36 Progress: Parameterizing connections
Info (12250): 2018.12.20.20:56:36 Progress: Validating
Info (12250): 2018.12.20.20:56:37 Progress: Done reading input file
Info (12250): In_fft.fft_ii_0: Radix-2 digit reverse implied
Info (12250): In_fft: Generating in_fft "in_fft" for QUARTUS_SYNTH
Info (12250): Fft_ii_0: --- add file: in_fft_fft_ii_0_opt_twi3.hex
Info (12250): Fft_ii_0: --- add file: in_fft_fft_ii_0_opt_twr2.hex
Info (12250): Fft_ii_0: --- add file: in_fft_fft_ii_0_opt_twi4.hex
Info (12250): Fft_ii_0: --- add file: in_fft_fft_ii_0_opt_twr3.hex
Info (12250): Fft_ii_0: --- add file: in_fft_fft_ii_0_opt_twr4.hex
Info (12250): Fft_ii_0: --- add file: in_fft_fft_ii_0_opt_twi1.hex
Info (12250): Fft_ii_0: --- add file: in_fft_fft_ii_0_opt_twi2.hex
Info (12250): Fft_ii_0: --- add file: in_fft_fft_ii_0_opt_twr1.hex
Info (12250): Fft_ii_0: "in_fft" instantiated altera_fft_ii "fft_ii_0"
Info (12250): In_fft: Done "in_fft" with 2 modules, 50 files
Info (12249): Finished elaborating Platform Designer system entity "in_fft.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file in_fft/synthesis/in_fft.v
    Info (12023): Found entity 1: in_fft File: D:/My_design/voice_coder/in_fft/synthesis/in_fft.v Line: 6
Info (12021): Found 2 design units, including 0 entities, in source file in_fft/synthesis/submodules/auk_dspip_text_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_text_pkg (in_fft) File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_text_pkg.vhd Line: 60
    Info (12022): Found design unit 2: auk_dspip_text_pkg-body File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_text_pkg.vhd Line: 76
Info (12021): Found 2 design units, including 0 entities, in source file in_fft/synthesis/submodules/auk_dspip_math_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg (in_fft) File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_math_pkg.vhd Line: 51
    Info (12022): Found design unit 2: auk_dspip_math_pkg-body File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_math_pkg.vhd Line: 128
Info (12021): Found 1 design units, including 0 entities, in source file in_fft/synthesis/submodules/auk_dspip_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg (in_fft) File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_lib_pkg.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_block_sink-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 59
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_block_sink File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_block_source-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 47
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_block_source File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_roundsat.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat-beh File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_roundsat.vhd Line: 61
    Info (12023): Found entity 1: auk_dspip_roundsat File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_roundsat.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/apn_fft_mult_can.vhd
    Info (12022): Found design unit 1: apn_fft_mult_can-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/apn_fft_mult_can.vhd Line: 39
    Info (12023): Found entity 1: apn_fft_mult_can File: D:/My_design/voice_coder/in_fft/synthesis/submodules/apn_fft_mult_can.vhd Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file in_fft/synthesis/submodules/apn_fft_mult_cpx_1825.v
    Info (12023): Found entity 1: apn_fft_mult_cpx_1825 File: D:/My_design/voice_coder/in_fft/synthesis/submodules/apn_fft_mult_cpx_1825.v Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/apn_fft_mult_cpx.vhd
    Info (12022): Found design unit 1: apn_fft_mult_cpx-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/apn_fft_mult_cpx.vhd Line: 39
    Info (12023): Found entity 1: apn_fft_mult_cpx File: D:/My_design/voice_coder/in_fft/synthesis/submodules/apn_fft_mult_cpx.vhd Line: 21
Info (12021): Found 1 design units, including 0 entities, in source file in_fft/synthesis/submodules/hyper_opt_off_pkg.vhd
    Info (12022): Found design unit 1: hyper_opt_pkg (in_fft) File: D:/My_design/voice_coder/in_fft/synthesis/submodules/hyper_opt_OFF_pkg.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/altera_fft_dual_port_ram.vhd
    Info (12022): Found design unit 1: altera_fft_dual_port_ram-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 58
    Info (12023): Found entity 1: altera_fft_dual_port_ram File: D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/altera_fft_dual_port_rom.vhd
    Info (12022): Found design unit 1: altera_fft_dual_port_rom-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_dual_port_rom.vhd Line: 43
    Info (12023): Found entity 1: altera_fft_dual_port_rom File: D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_dual_port_rom.vhd Line: 23
Info (12021): Found 6 design units, including 3 entities, in source file in_fft/synthesis/submodules/altera_fft_mult_add.vhd
    Info (12022): Found design unit 1: altera_fft_mult_add-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 42
    Info (12022): Found design unit 2: altera_fft_mult_add_new-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 159
    Info (12022): Found design unit 3: altera_fft_mult_add_old-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 415
    Info (12023): Found entity 1: altera_fft_mult_add File: D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 23
    Info (12023): Found entity 2: altera_fft_mult_add_new File: D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 140
    Info (12023): Found entity 3: altera_fft_mult_add_old File: D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 396
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/altera_fft_single_port_rom.vhd
    Info (12022): Found design unit 1: altera_fft_single_port_rom-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 40
    Info (12023): Found entity 1: altera_fft_single_port_rom File: D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 23
Info (12021): Found 2 design units, including 0 entities, in source file in_fft/synthesis/submodules/auk_fft_pkg.vhd
    Info (12022): Found design unit 1: auk_fft_pkg (in_fft) File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_fft_pkg.vhd Line: 18
    Info (12022): Found design unit 2: auk_fft_pkg-body File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_fft_pkg.vhd Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file in_fft/synthesis/submodules/hyper_pipeline_interface.v
    Info (12023): Found entity 1: hyper_pipeline_interface File: D:/My_design/voice_coder/in_fft/synthesis/submodules/hyper_pipeline_interface.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file in_fft/synthesis/submodules/counter_module.sv
    Info (12023): Found entity 1: counter_module File: D:/My_design/voice_coder/in_fft/synthesis/submodules/counter_module.sv Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_lib_pkg (in_fft) File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd
    Info (12022): Found design unit 1: auk_dspip_bit_reverse_addr_control-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd Line: 79
    Info (12023): Found entity 1: auk_dspip_bit_reverse_addr_control File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd Line: 62
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd
    Info (12022): Found design unit 1: auk_dspip_bit_reverse_core-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd Line: 111
    Info (12023): Found entity 1: auk_dspip_bit_reverse_core File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd Line: 89
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd
    Info (12022): Found design unit 1: auk_dspip_bit_reverse_reverse_carry_adder-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd Line: 89
    Info (12023): Found entity 1: auk_dspip_bit_reverse_reverse_carry_adder File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd Line: 77
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_adder_fp-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd Line: 74
    Info (12023): Found entity 1: auk_dspip_r22sdf_adder_fp File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd Line: 55
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_addsub-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 84
    Info (12023): Found entity 1: auk_dspip_r22sdf_addsub File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 63
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_bfi-rtl2 File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 149
    Info (12023): Found entity 1: auk_dspip_r22sdf_bfi File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 97
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_bfii-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 120
    Info (12023): Found entity 1: auk_dspip_r22sdf_bfii File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 69
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_bf_control-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd Line: 106
    Info (12023): Found entity 1: auk_dspip_r22sdf_bf_control File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd Line: 77
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 145
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 100
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma_adder_fp-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd Line: 90
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma_adder_fp File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd Line: 66
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma_bfi_fp-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd Line: 128
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma_bfi_fp File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd Line: 72
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma_fp-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd Line: 64
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma_fp File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_core-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 160
    Info (12023): Found entity 1: auk_dspip_r22sdf_core File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 116
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_counter-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd Line: 105
    Info (12023): Found entity 1: auk_dspip_r22sdf_counter File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd Line: 80
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_delay-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 92
    Info (12023): Found entity 1: auk_dspip_r22sdf_delay File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 71
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_enable_control-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd Line: 90
    Info (12023): Found entity 1: auk_dspip_r22sdf_enable_control File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd Line: 65
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_stage-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 182
    Info (12023): Found entity 1: auk_dspip_r22sdf_stage File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 131
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_stg_out_pipe-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd Line: 97
    Info (12023): Found entity 1: auk_dspip_r22sdf_stg_out_pipe File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd Line: 62
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_stg_pipe-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd Line: 103
    Info (12023): Found entity 1: auk_dspip_r22sdf_stg_pipe File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd Line: 59
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_top-str File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd Line: 174
    Info (12023): Found entity 1: auk_dspip_r22sdf_top File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd Line: 130
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_twrom-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 99
    Info (12023): Found entity 1: auk_dspip_r22sdf_twrom File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file in_fft/synthesis/submodules/in_fft_fft_ii_0.sv
    Info (12023): Found entity 1: in_fft_fft_ii_0 File: D:/My_design/voice_coder/in_fft/synthesis/submodules/in_fft_fft_ii_0.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file fft_and_ifft.v
    Info (12023): Found entity 1: fft_and_ifft File: D:/My_design/voice_coder/fft_and_ifft.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file i2c_audio_config.v
    Info (12023): Found entity 1: I2C_Audio_Config File: D:/My_design/voice_coder/I2C_Audio_Config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clkgen.v
    Info (12023): Found entity 1: clkgen File: D:/My_design/voice_coder/clkgen.v Line: 23
Warning (10238): Verilog Module Declaration warning at I2C_Controller.v(55): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "I2C_Controller" File: D:/My_design/voice_coder/I2C_Controller.v Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: D:/My_design/voice_coder/I2C_Controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file i2s_audio.v
    Info (12023): Found entity 1: I2S_Audio File: D:/My_design/voice_coder/I2S_Audio.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sin_generator.v
    Info (12023): Found entity 1: Sin_Generator File: D:/My_design/voice_coder/Sin_Generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audio_clk.v
    Info (12023): Found entity 1: audio_clk File: D:/My_design/voice_coder/audio_clk.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file audio_clk/audio_clk_0002.v
    Info (12023): Found entity 1: audio_clk_0002 File: D:/My_design/voice_coder/audio_clk/audio_clk_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file i2s_audioin.v
    Info (12023): Found entity 1: I2S_Audioin File: D:/My_design/voice_coder/I2S_Audioin.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fifo.v
    Info (12023): Found entity 1: FIFO File: D:/My_design/voice_coder/FIFO.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram2.v
    Info (12023): Found entity 1: ram2 File: D:/My_design/voice_coder/ram2.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file mul_hanning.v
    Info (12023): Found entity 1: mul_hanning File: D:/My_design/voice_coder/mul_hanning.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hanning.v
    Info (12023): Found entity 1: hanning File: D:/My_design/voice_coder/hanning.v Line: 39
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/in_fft.v" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/in_fft.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/in_fft.v
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/altera_fft_dual_port_ram.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_dual_port_ram.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/altera_fft_dual_port_ram.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/altera_fft_dual_port_rom.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_dual_port_rom.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/altera_fft_dual_port_rom.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/altera_fft_mult_add.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_mult_add.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/altera_fft_mult_add.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/altera_fft_single_port_rom.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_single_port_rom.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/altera_fft_single_port_rom.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/apn_fft_mult_can.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/apn_fft_mult_can.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/apn_fft_mult_can.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/apn_fft_mult_cpx.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/apn_fft_mult_cpx.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/apn_fft_mult_cpx.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/apn_fft_mult_cpx_1825.v" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/apn_fft_mult_cpx_1825.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/apn_fft_mult_cpx_1825.v
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_avalon_streaming_block_sink.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_avalon_streaming_block_sink.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_avalon_streaming_block_source.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_avalon_streaming_block_source.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_bit_reverse_addr_control.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_bit_reverse_addr_control.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_bit_reverse_core.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_bit_reverse_core.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_lib_pkg.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_lib_pkg.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_lib_pkg.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_math_pkg.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_math_pkg.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_math_pkg.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_adder_fp.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_adder_fp.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_addsub.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_addsub.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_bf_control.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_bf_control.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_bfi.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_bfi.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_bfii.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_bfii.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_cma.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_cma.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_cma_fp.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_cma_fp.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_core.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_core.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_counter.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_counter.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_delay.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_delay.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_enable_control.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_enable_control.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_lib_pkg.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_lib_pkg.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_stage.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_stage.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_stg_pipe.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_stg_pipe.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_top.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_top.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_twrom.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_twrom.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_roundsat.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_roundsat.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_roundsat.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_text_pkg.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_text_pkg.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_text_pkg.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_fft_pkg.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_fft_pkg.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_fft_pkg.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/counter_module.sv" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/counter_module.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/counter_module.sv
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/hyper_opt_off_pkg.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/hyper_opt_OFF_pkg.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/hyper_opt_off_pkg.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/hyper_pipeline_interface.v" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/hyper_pipeline_interface.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/hyper_pipeline_interface.v
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/in_fft_fft_ii_0.sv" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/in_fft_fft_ii_0.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/in_fft_fft_ii_0.sv
Warning (12125): Using design file voice_coder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: voice_coder File: D:/My_design/voice_coder/voice_coder.v Line: 6
Warning (10236): Verilog HDL Implicit Net warning at voice_coder.v(138): created implicit net for "hex0" File: D:/My_design/voice_coder/voice_coder.v Line: 138
Warning (10236): Verilog HDL Implicit Net warning at voice_coder.v(138): created implicit net for "hex1" File: D:/My_design/voice_coder/voice_coder.v Line: 138
Warning (10236): Verilog HDL Implicit Net warning at voice_coder.v(138): created implicit net for "hex2" File: D:/My_design/voice_coder/voice_coder.v Line: 138
Warning (10236): Verilog HDL Implicit Net warning at voice_coder.v(138): created implicit net for "hex3" File: D:/My_design/voice_coder/voice_coder.v Line: 138
Warning (10236): Verilog HDL Implicit Net warning at voice_coder.v(138): created implicit net for "hex4" File: D:/My_design/voice_coder/voice_coder.v Line: 138
Warning (10236): Verilog HDL Implicit Net warning at voice_coder.v(138): created implicit net for "hex5" File: D:/My_design/voice_coder/voice_coder.v Line: 138
Warning (10236): Verilog HDL Implicit Net warning at voice_coder.v(147): created implicit net for "fftready" File: D:/My_design/voice_coder/voice_coder.v Line: 147
Warning (10236): Verilog HDL Implicit Net warning at voice_coder.v(149): created implicit net for "ifftwriten" File: D:/My_design/voice_coder/voice_coder.v Line: 149
Info (12127): Elaborating entity "voice_coder" for the top level hierarchy
Warning (10034): Output port "LEDR[8..7]" at voice_coder.v(21) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 21
Warning (10034): Output port "LEDR[5..4]" at voice_coder.v(21) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 21
Warning (10034): Output port "HEX0" at voice_coder.v(24) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 24
Warning (10034): Output port "HEX1" at voice_coder.v(25) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 25
Warning (10034): Output port "HEX2" at voice_coder.v(26) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 26
Warning (10034): Output port "HEX3" at voice_coder.v(27) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 27
Warning (10034): Output port "HEX4" at voice_coder.v(28) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 28
Warning (10034): Output port "HEX5" at voice_coder.v(29) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 29
Warning (10034): Output port "DRAM_ADDR" at voice_coder.v(32) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 32
Warning (10034): Output port "DRAM_BA" at voice_coder.v(33) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 33
Warning (10034): Output port "VGA_B" at voice_coder.v(53) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 53
Warning (10034): Output port "VGA_G" at voice_coder.v(55) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 55
Warning (10034): Output port "VGA_R" at voice_coder.v(57) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 57
Warning (10034): Output port "DRAM_CAS_N" at voice_coder.v(34) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 34
Warning (10034): Output port "DRAM_CKE" at voice_coder.v(35) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 35
Warning (10034): Output port "DRAM_CLK" at voice_coder.v(36) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 36
Warning (10034): Output port "DRAM_CS_N" at voice_coder.v(37) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 37
Warning (10034): Output port "DRAM_LDQM" at voice_coder.v(39) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 39
Warning (10034): Output port "DRAM_RAS_N" at voice_coder.v(40) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 40
Warning (10034): Output port "DRAM_UDQM" at voice_coder.v(41) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 41
Warning (10034): Output port "DRAM_WE_N" at voice_coder.v(42) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 42
Warning (10034): Output port "TD_RESET_N" at voice_coder.v(48) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 48
Warning (10034): Output port "VGA_BLANK_N" at voice_coder.v(52) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 52
Warning (10034): Output port "VGA_CLK" at voice_coder.v(54) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 54
Warning (10034): Output port "VGA_HS" at voice_coder.v(56) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 56
Warning (10034): Output port "VGA_SYNC_N" at voice_coder.v(58) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 58
Warning (10034): Output port "VGA_VS" at voice_coder.v(59) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 59
Warning (10034): Output port "ADC_CONVST" at voice_coder.v(76) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 76
Warning (10034): Output port "ADC_DIN" at voice_coder.v(77) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 77
Warning (10034): Output port "ADC_SCLK" at voice_coder.v(79) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 79
Warning (10034): Output port "IRDA_TXD" at voice_coder.v(88) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 88
Info (12128): Elaborating entity "audio_clk" for hierarchy "audio_clk:u1" File: D:/My_design/voice_coder/voice_coder.v Line: 128
Info (12128): Elaborating entity "audio_clk_0002" for hierarchy "audio_clk:u1|audio_clk_0002:audio_clk_inst" File: D:/My_design/voice_coder/audio_clk.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "audio_clk:u1|audio_clk_0002:audio_clk_inst|altera_pll:altera_pll_i" File: D:/My_design/voice_coder/audio_clk/audio_clk_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "audio_clk:u1|audio_clk_0002:audio_clk_inst|altera_pll:altera_pll_i" File: D:/My_design/voice_coder/audio_clk/audio_clk_0002.v Line: 85
Info (12133): Instantiated megafunction "audio_clk:u1|audio_clk_0002:audio_clk_inst|altera_pll:altera_pll_i" with the following parameter: File: D:/My_design/voice_coder/audio_clk/audio_clk_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "18.432000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "clkgen" for hierarchy "clkgen:my_i2c_clk" File: D:/My_design/voice_coder/voice_coder.v Line: 131
Info (12128): Elaborating entity "I2C_Audio_Config" for hierarchy "I2C_Audio_Config:myconfig" File: D:/My_design/voice_coder/voice_coder.v Line: 133
Warning (10030): Net "audio_reg.data_a" at I2C_Audio_Config.v(24) has no driver or initial value, using a default initial value '0' File: D:/My_design/voice_coder/I2C_Audio_Config.v Line: 24
Warning (10030): Net "audio_reg.waddr_a" at I2C_Audio_Config.v(24) has no driver or initial value, using a default initial value '0' File: D:/My_design/voice_coder/I2C_Audio_Config.v Line: 24
Warning (10030): Net "audio_cmd.data_a" at I2C_Audio_Config.v(25) has no driver or initial value, using a default initial value '0' File: D:/My_design/voice_coder/I2C_Audio_Config.v Line: 25
Warning (10030): Net "audio_cmd.waddr_a" at I2C_Audio_Config.v(25) has no driver or initial value, using a default initial value '0' File: D:/My_design/voice_coder/I2C_Audio_Config.v Line: 25
Warning (10030): Net "audio_reg.we_a" at I2C_Audio_Config.v(24) has no driver or initial value, using a default initial value '0' File: D:/My_design/voice_coder/I2C_Audio_Config.v Line: 24
Warning (10030): Net "audio_cmd.we_a" at I2C_Audio_Config.v(25) has no driver or initial value, using a default initial value '0' File: D:/My_design/voice_coder/I2C_Audio_Config.v Line: 25
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_Audio_Config:myconfig|I2C_Controller:u0" File: D:/My_design/voice_coder/I2C_Audio_Config.v Line: 68
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1) File: D:/My_design/voice_coder/I2C_Controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1) File: D:/My_design/voice_coder/I2C_Controller.v Line: 77
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(89): truncated value with size 32 to match size of target (6) File: D:/My_design/voice_coder/I2C_Controller.v Line: 89
Info (12128): Elaborating entity "I2S_Audio" for hierarchy "I2S_Audio:myaudio" File: D:/My_design/voice_coder/voice_coder.v Line: 135
Info (12128): Elaborating entity "I2S_Audioin" for hierarchy "I2S_Audioin:myaudioin" File: D:/My_design/voice_coder/voice_coder.v Line: 138
Warning (10240): Verilog HDL Always Construct warning at I2S_Audioin.v(97): inferring latch(es) for variable "audiodata", which holds its previous value in one or more paths through the always construct File: D:/My_design/voice_coder/I2S_Audioin.v Line: 97
Info (10041): Inferred latch for "audiodata[0]" at I2S_Audioin.v(97) File: D:/My_design/voice_coder/I2S_Audioin.v Line: 97
Info (10041): Inferred latch for "audiodata[1]" at I2S_Audioin.v(97) File: D:/My_design/voice_coder/I2S_Audioin.v Line: 97
Info (10041): Inferred latch for "audiodata[2]" at I2S_Audioin.v(97) File: D:/My_design/voice_coder/I2S_Audioin.v Line: 97
Info (10041): Inferred latch for "audiodata[3]" at I2S_Audioin.v(97) File: D:/My_design/voice_coder/I2S_Audioin.v Line: 97
Info (10041): Inferred latch for "audiodata[4]" at I2S_Audioin.v(97) File: D:/My_design/voice_coder/I2S_Audioin.v Line: 97
Info (10041): Inferred latch for "audiodata[5]" at I2S_Audioin.v(97) File: D:/My_design/voice_coder/I2S_Audioin.v Line: 97
Info (10041): Inferred latch for "audiodata[6]" at I2S_Audioin.v(97) File: D:/My_design/voice_coder/I2S_Audioin.v Line: 97
Info (10041): Inferred latch for "audiodata[7]" at I2S_Audioin.v(97) File: D:/My_design/voice_coder/I2S_Audioin.v Line: 97
Info (10041): Inferred latch for "audiodata[8]" at I2S_Audioin.v(97) File: D:/My_design/voice_coder/I2S_Audioin.v Line: 97
Info (10041): Inferred latch for "audiodata[9]" at I2S_Audioin.v(97) File: D:/My_design/voice_coder/I2S_Audioin.v Line: 97
Info (10041): Inferred latch for "audiodata[10]" at I2S_Audioin.v(97) File: D:/My_design/voice_coder/I2S_Audioin.v Line: 97
Info (10041): Inferred latch for "audiodata[11]" at I2S_Audioin.v(97) File: D:/My_design/voice_coder/I2S_Audioin.v Line: 97
Info (10041): Inferred latch for "audiodata[12]" at I2S_Audioin.v(97) File: D:/My_design/voice_coder/I2S_Audioin.v Line: 97
Info (10041): Inferred latch for "audiodata[13]" at I2S_Audioin.v(97) File: D:/My_design/voice_coder/I2S_Audioin.v Line: 97
Info (10041): Inferred latch for "audiodata[14]" at I2S_Audioin.v(97) File: D:/My_design/voice_coder/I2S_Audioin.v Line: 97
Info (10041): Inferred latch for "audiodata[15]" at I2S_Audioin.v(97) File: D:/My_design/voice_coder/I2S_Audioin.v Line: 97
Info (12128): Elaborating entity "ram2" for hierarchy "ram2:inq1" File: D:/My_design/voice_coder/voice_coder.v Line: 143
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram2:inq1|altsyncram:altsyncram_component" File: D:/My_design/voice_coder/ram2.v Line: 93
Info (12130): Elaborated megafunction instantiation "ram2:inq1|altsyncram:altsyncram_component" File: D:/My_design/voice_coder/ram2.v Line: 93
Info (12133): Instantiated megafunction "ram2:inq1|altsyncram:altsyncram_component" with the following parameter: File: D:/My_design/voice_coder/ram2.v Line: 93
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jht1.tdf
    Info (12023): Found entity 1: altsyncram_jht1 File: D:/My_design/voice_coder/db/altsyncram_jht1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_jht1" for hierarchy "ram2:inq1|altsyncram:altsyncram_component|altsyncram_jht1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "mul_hanning" for hierarchy "mul_hanning:hanning" File: D:/My_design/voice_coder/voice_coder.v Line: 145
Warning (10230): Verilog HDL assignment warning at mul_hanning.v(24): truncated value with size 32 to match size of target (16) File: D:/My_design/voice_coder/mul_hanning.v Line: 24
Info (12128): Elaborating entity "hanning" for hierarchy "mul_hanning:hanning|hanning:my_hann" File: D:/My_design/voice_coder/mul_hanning.v Line: 11
Info (12128): Elaborating entity "altsyncram" for hierarchy "mul_hanning:hanning|hanning:my_hann|altsyncram:altsyncram_component" File: D:/My_design/voice_coder/hanning.v Line: 84
Info (12130): Elaborated megafunction instantiation "mul_hanning:hanning|hanning:my_hann|altsyncram:altsyncram_component" File: D:/My_design/voice_coder/hanning.v Line: 84
Info (12133): Instantiated megafunction "mul_hanning:hanning|hanning:my_hann|altsyncram:altsyncram_component" with the following parameter: File: D:/My_design/voice_coder/hanning.v Line: 84
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "hann.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ujg1.tdf
    Info (12023): Found entity 1: altsyncram_ujg1 File: D:/My_design/voice_coder/db/altsyncram_ujg1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ujg1" for hierarchy "mul_hanning:hanning|hanning:my_hann|altsyncram:altsyncram_component|altsyncram_ujg1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "fft_and_ifft" for hierarchy "fft_and_ifft:myfft" File: D:/My_design/voice_coder/voice_coder.v Line: 147
Warning (10230): Verilog HDL assignment warning at fft_and_ifft.v(37): truncated value with size 32 to match size of target (10) File: D:/My_design/voice_coder/fft_and_ifft.v Line: 37
Info (12128): Elaborating entity "in_fft" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft" File: D:/My_design/voice_coder/fft_and_ifft.v Line: 62
Info (12128): Elaborating entity "in_fft_fft_ii_0" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0" File: D:/My_design/voice_coder/in_fft/synthesis/in_fft.v Line: 48
Info (12128): Elaborating entity "auk_dspip_r22sdf_top" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/in_fft_fft_ii_0.sv Line: 73
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_block_sink" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd Line: 299
Info (12128): Elaborating entity "scfifo" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 163
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_tld1.tdf
    Info (12023): Found entity 1: scfifo_tld1 File: D:/My_design/voice_coder/db/scfifo_tld1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_tld1" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_tld1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_av51.tdf
    Info (12023): Found entity 1: a_dpfifo_av51 File: D:/My_design/voice_coder/db/a_dpfifo_av51.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_av51" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_tld1:auto_generated|a_dpfifo_av51:dpfifo" File: D:/My_design/voice_coder/db/scfifo_tld1.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1en1.tdf
    Info (12023): Found entity 1: altsyncram_1en1 File: D:/My_design/voice_coder/db/altsyncram_1en1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1en1" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_tld1:auto_generated|a_dpfifo_av51:dpfifo|altsyncram_1en1:FIFOram" File: D:/My_design/voice_coder/db/a_dpfifo_av51.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_2l8.tdf
    Info (12023): Found entity 1: cmpr_2l8 File: D:/My_design/voice_coder/db/cmpr_2l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_2l8" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_tld1:auto_generated|a_dpfifo_av51:dpfifo|cmpr_2l8:almost_full_comparer" File: D:/My_design/voice_coder/db/a_dpfifo_av51.tdf Line: 52
Info (12128): Elaborating entity "cmpr_2l8" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_tld1:auto_generated|a_dpfifo_av51:dpfifo|cmpr_2l8:two_comparison" File: D:/My_design/voice_coder/db/a_dpfifo_av51.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_d2b.tdf
    Info (12023): Found entity 1: cntr_d2b File: D:/My_design/voice_coder/db/cntr_d2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_d2b" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_tld1:auto_generated|a_dpfifo_av51:dpfifo|cntr_d2b:rd_ptr_msb" File: D:/My_design/voice_coder/db/a_dpfifo_av51.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_q27.tdf
    Info (12023): Found entity 1: cntr_q27 File: D:/My_design/voice_coder/db/cntr_q27.tdf Line: 25
Info (12128): Elaborating entity "cntr_q27" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_tld1:auto_generated|a_dpfifo_av51:dpfifo|cntr_q27:usedw_counter" File: D:/My_design/voice_coder/db/a_dpfifo_av51.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_e2b.tdf
    Info (12023): Found entity 1: cntr_e2b File: D:/My_design/voice_coder/db/cntr_e2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_e2b" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_tld1:auto_generated|a_dpfifo_av51:dpfifo|cntr_e2b:wr_ptr" File: D:/My_design/voice_coder/db/a_dpfifo_av51.tdf Line: 56
Info (12128): Elaborating entity "auk_dspip_r22sdf_core" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd Line: 416
Info (12128): Elaborating entity "auk_dspip_r22sdf_enable_control" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_enable_control:ena_ctrl" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 330
Info (12128): Elaborating entity "auk_dspip_r22sdf_stage" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 410
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfi" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 730
Info (12128): Elaborating entity "auk_dspip_r22sdf_addsub" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 477
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_37j.tdf
    Info (12023): Found entity 1: add_sub_37j File: D:/My_design/voice_coder/db/add_sub_37j.tdf Line: 25
Info (12128): Elaborating entity "add_sub_37j" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_37j:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 603
Info (12128): Elaborating entity "auk_dspip_r22sdf_counter" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd Line: 115
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 810
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 180
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qa04.tdf
    Info (12023): Found entity 1: altsyncram_qa04 File: D:/My_design/voice_coder/db/altsyncram_qa04.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qa04" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qa04:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "counter_module" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 266
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfii" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 866
Info (12128): Elaborating entity "auk_dspip_r22sdf_addsub" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 449
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_47j.tdf
    Info (12023): Found entity 1: add_sub_47j File: D:/My_design/voice_coder/db/add_sub_47j.tdf Line: 25
Info (12128): Elaborating entity "add_sub_47j" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_47j:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 572
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 915
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 180
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oa04.tdf
    Info (12023): Found entity 1: altsyncram_oa04 File: D:/My_design/voice_coder/db/altsyncram_oa04.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_oa04" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_oa04:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "counter_module" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 266
Info (12128): Elaborating entity "auk_dspip_r22sdf_stg_pipe" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 490
Info (12128): Elaborating entity "auk_dspip_r22sdf_stage" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 410
Info (12128): Elaborating entity "auk_dspip_r22sdf_cma" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 593
Info (12128): Elaborating entity "altera_fft_mult_add" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1386
Info (12128): Elaborating entity "altera_fft_mult_add_new" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 92
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 161
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_vjts.v
    Info (12023): Found entity 1: altera_mult_add_vjts File: D:/My_design/voice_coder/db/altera_mult_add_vjts.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_vjts" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_vjts:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_vjts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: D:/My_design/voice_coder/db/altera_mult_add_vjts.v Line: 116
Info (12128): Elaborating entity "ama_register_function" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_vjts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_vjts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_vjts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_register_function" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_vjts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_2" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2017
Info (12128): Elaborating entity "ama_latency_function" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_vjts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2052
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_vjts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_vjts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_vjts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_vjts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_vjts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_vjts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_vjts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_vjts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2985
Info (12128): Elaborating entity "ama_register_function" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_vjts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_vjts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_vjts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_vjts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_vjts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "altera_fft_mult_add" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1408
Info (12128): Elaborating entity "altera_fft_mult_add_new" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 92
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 161
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_uits.v
    Info (12023): Found entity 1: altera_mult_add_uits File: D:/My_design/voice_coder/db/altera_mult_add_uits.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_uits" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_uits:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_uits:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: D:/My_design/voice_coder/db/altera_mult_add_uits.v Line: 116
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_uits:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "auk_dspip_roundsat" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1439
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfi" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 730
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 603
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 810
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 180
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k704.tdf
    Info (12023): Found entity 1: altsyncram_k704 File: D:/My_design/voice_coder/db/altsyncram_k704.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_k704" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k704:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "counter_module" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 266
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfii" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 866
Info (12128): Elaborating entity "auk_dspip_r22sdf_addsub" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 449
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_57j.tdf
    Info (12023): Found entity 1: add_sub_57j File: D:/My_design/voice_coder/db/add_sub_57j.tdf Line: 25
Info (12128): Elaborating entity "add_sub_57j" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_57j:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 572
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 915
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 180
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c704.tdf
    Info (12023): Found entity 1: altsyncram_c704 File: D:/My_design/voice_coder/db/altsyncram_c704.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_c704" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_c704:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "counter_module" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 266
Info (12128): Elaborating entity "auk_dspip_r22sdf_twrom" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 461
Info (12128): Elaborating entity "counter_module" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 399
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bv34.tdf
    Info (12023): Found entity 1: altsyncram_bv34 File: D:/My_design/voice_coder/db/altsyncram_bv34.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_bv34" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_bv34:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "auk_dspip_r22sdf_stage" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 410
Info (12128): Elaborating entity "auk_dspip_r22sdf_cma" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 593
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 161
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_0kts.v
    Info (12023): Found entity 1: altera_mult_add_0kts File: D:/My_design/voice_coder/db/altera_mult_add_0kts.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_0kts" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_0kts:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 161
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_vits.v
    Info (12023): Found entity 1: altera_mult_add_vits File: D:/My_design/voice_coder/db/altera_mult_add_vits.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_vits" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_vits:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "auk_dspip_roundsat" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1439
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfi" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 730
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 603
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 810
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 180
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6704.tdf
    Info (12023): Found entity 1: altsyncram_6704 File: D:/My_design/voice_coder/db/altsyncram_6704.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6704" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6704:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "counter_module" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 266
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfii" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 866
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 572
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 915
Info (12128): Elaborating entity "auk_dspip_r22sdf_twrom" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 461
Info (12128): Elaborating entity "counter_module" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 399
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kt34.tdf
    Info (12023): Found entity 1: altsyncram_kt34 File: D:/My_design/voice_coder/db/altsyncram_kt34.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_kt34" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_kt34:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "auk_dspip_r22sdf_stage" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 410
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 161
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_1kts.v
    Info (12023): Found entity 1: altera_mult_add_1kts File: D:/My_design/voice_coder/db/altera_mult_add_1kts.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_1kts" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_1kts:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 161
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_0jts.v
    Info (12023): Found entity 1: altera_mult_add_0jts File: D:/My_design/voice_coder/db/altera_mult_add_0jts.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_0jts" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_0jts:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfi" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 730
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 603
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 810
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfii" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 866
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 572
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 915
Info (12128): Elaborating entity "auk_dspip_r22sdf_twrom" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 461
Info (12128): Elaborating entity "counter_module" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 399
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6s34.tdf
    Info (12023): Found entity 1: altsyncram_6s34 File: D:/My_design/voice_coder/db/altsyncram_6s34.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6s34" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6s34:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "auk_dspip_r22sdf_stage" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 410
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 161
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_2kts.v
    Info (12023): Found entity 1: altera_mult_add_2kts File: D:/My_design/voice_coder/db/altera_mult_add_2kts.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_2kts" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_2kts:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 161
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_1jts.v
    Info (12023): Found entity 1: altera_mult_add_1jts File: D:/My_design/voice_coder/db/altera_mult_add_1jts.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_1jts" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_1jts:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfi" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 730
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 603
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 810
Info (12128): Elaborating entity "auk_dspip_r22sdf_twrom" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 461
Info (12128): Elaborating entity "counter_module" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 399
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vr34.tdf
    Info (12023): Found entity 1: altsyncram_vr34 File: D:/My_design/voice_coder/db/altsyncram_vr34.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_vr34" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_vr34:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "auk_dspip_bit_reverse_core" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd Line: 462
Info (12128): Elaborating entity "auk_dspip_bit_reverse_addr_control" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd Line: 180
Info (12128): Elaborating entity "auk_dspip_bit_reverse_reverse_carry_adder" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst|auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd Line: 110
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd Line: 273
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r604.tdf
    Info (12023): Found entity 1: altsyncram_r604 File: D:/My_design/voice_coder/db/altsyncram_r604.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_r604" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component|altsyncram_r604:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_block_source" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd Line: 495
Info (12128): Elaborating entity "scfifo" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 139
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_gnd1.tdf
    Info (12023): Found entity 1: scfifo_gnd1 File: D:/My_design/voice_coder/db/scfifo_gnd1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_gnd1" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_gnd1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_o061.tdf
    Info (12023): Found entity 1: a_dpfifo_o061 File: D:/My_design/voice_coder/db/a_dpfifo_o061.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_o061" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_gnd1:auto_generated|a_dpfifo_o061:dpfifo" File: D:/My_design/voice_coder/db/scfifo_gnd1.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rgn1.tdf
    Info (12023): Found entity 1: altsyncram_rgn1 File: D:/My_design/voice_coder/db/altsyncram_rgn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_rgn1" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_gnd1:auto_generated|a_dpfifo_o061:dpfifo|altsyncram_rgn1:FIFOram" File: D:/My_design/voice_coder/db/a_dpfifo_o061.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_4l8.tdf
    Info (12023): Found entity 1: cmpr_4l8 File: D:/My_design/voice_coder/db/cmpr_4l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_4l8" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_gnd1:auto_generated|a_dpfifo_o061:dpfifo|cmpr_4l8:almost_full_comparer" File: D:/My_design/voice_coder/db/a_dpfifo_o061.tdf Line: 52
Info (12128): Elaborating entity "cmpr_4l8" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_gnd1:auto_generated|a_dpfifo_o061:dpfifo|cmpr_4l8:two_comparison" File: D:/My_design/voice_coder/db/a_dpfifo_o061.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_f2b.tdf
    Info (12023): Found entity 1: cntr_f2b File: D:/My_design/voice_coder/db/cntr_f2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_f2b" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_gnd1:auto_generated|a_dpfifo_o061:dpfifo|cntr_f2b:rd_ptr_msb" File: D:/My_design/voice_coder/db/a_dpfifo_o061.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_s27.tdf
    Info (12023): Found entity 1: cntr_s27 File: D:/My_design/voice_coder/db/cntr_s27.tdf Line: 25
Info (12128): Elaborating entity "cntr_s27" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_gnd1:auto_generated|a_dpfifo_o061:dpfifo|cntr_s27:usedw_counter" File: D:/My_design/voice_coder/db/a_dpfifo_o061.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g2b.tdf
    Info (12023): Found entity 1: cntr_g2b File: D:/My_design/voice_coder/db/cntr_g2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_g2b" for hierarchy "fft_and_ifft:myfft|in_fft:my_fft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_gnd1:auto_generated|a_dpfifo_o061:dpfifo|cntr_g2b:wr_ptr" File: D:/My_design/voice_coder/db/a_dpfifo_o061.tdf Line: 56
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 161
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_3kts.v
    Info (12023): Found entity 1: altera_mult_add_3kts File: D:/My_design/voice_coder/db/altera_mult_add_3kts.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_3kts" for hierarchy "fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_3kts:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 161
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_2jts.v
    Info (12023): Found entity 1: altera_mult_add_2jts File: D:/My_design/voice_coder/db/altera_mult_add_2jts.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_2jts" for hierarchy "fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_2jts:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 161
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_4kts.v
    Info (12023): Found entity 1: altera_mult_add_4kts File: D:/My_design/voice_coder/db/altera_mult_add_4kts.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_4kts" for hierarchy "fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_4kts:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 161
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_3jts.v
    Info (12023): Found entity 1: altera_mult_add_3jts File: D:/My_design/voice_coder/db/altera_mult_add_3jts.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_3jts" for hierarchy "fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_3jts:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 161
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_5kts.v
    Info (12023): Found entity 1: altera_mult_add_5kts File: D:/My_design/voice_coder/db/altera_mult_add_5kts.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_5kts" for hierarchy "fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_5kts:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 161
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_4jts.v
    Info (12023): Found entity 1: altera_mult_add_4jts File: D:/My_design/voice_coder/db/altera_mult_add_4jts.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_4jts" for hierarchy "fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_4jts:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 161
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_6kts.v
    Info (12023): Found entity 1: altera_mult_add_6kts File: D:/My_design/voice_coder/db/altera_mult_add_6kts.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_6kts" for hierarchy "fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_6kts:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst" File: D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 161
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_5jts.v
    Info (12023): Found entity 1: altera_mult_add_5jts File: D:/My_design/voice_coder/db/altera_mult_add_5jts.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_5jts" for hierarchy "fft_and_ifft:myfft|in_fft:my_ifft|in_fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_5jts:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.12.20.20:57:30 Progress: Loading sld81f6de46/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld81f6de46/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/My_design/voice_coder/db/ip/sld81f6de46/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld81f6de46/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/My_design/voice_coder/db/ip/sld81f6de46/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld81f6de46/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/My_design/voice_coder/db/ip/sld81f6de46/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld81f6de46/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/My_design/voice_coder/db/ip/sld81f6de46/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld81f6de46/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/My_design/voice_coder/db/ip/sld81f6de46/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/My_design/voice_coder/db/ip/sld81f6de46/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld81f6de46/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/My_design/voice_coder/db/ip/sld81f6de46/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature altera_fft_ii
        Warning (265074): The output signals source_real, source_imag  will go low when the evaluation time expires
Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 58 warnings
    Info: Peak virtual memory: 5150 megabytes
    Info: Processing ended: Thu Dec 20 20:57:42 2018
    Info: Elapsed time: 00:01:19
    Info: Total CPU time (on all processors): 00:01:58


