Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (lin64) Build 2960000 Wed Aug  5 22:57:21 MDT 2020
| Date         : Sun Nov 29 19:47:42 2020
| Host         : Wardo running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file mlhdlc_sysobj_ex_fixpt_fil_timing_summary_routed.rpt -pb mlhdlc_sysobj_ex_fixpt_fil_timing_summary_routed.pb -rpx mlhdlc_sysobj_ex_fixpt_fil_timing_summary_routed.rpx -warn_on_violation
| Design       : mlhdlc_sysobj_ex_fixpt_fil
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.846        0.000                      0                 2405        0.046        0.000                      0                 2405        3.000        0.000                       0                  1246  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
TCK                   {0.000 7.576}      15.152          65.998          
sysclk                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
TCK                         7.846        0.000                      0                  939        0.073        0.000                      0                  939        6.596        0.000                       0                   508  
sysclk                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       25.596        0.000                      0                 1466        0.046        0.000                      0                 1466       18.750        0.000                       0                   734  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  TCK
  To Clock:  TCK

Setup :            0  Failing Endpoints,  Worst Slack        7.846ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.846ns  (required time - arrival time)
  Source:                 u_jtag_mac/data_buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_len_sft_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.941ns  (logic 1.476ns (21.265%)  route 5.465ns (78.735%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.354ns = ( 18.506 - 15.152 ) 
    Source Clock Delay      (SCD):    3.836ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.712     3.836    u_jtag_mac/TCK_BUFG
    SLICE_X87Y70         FDRE                                         r  u_jtag_mac/data_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y70         FDRE (Prop_fdre_C_Q)         0.456     4.292 f  u_jtag_mac/data_buffer_reg[8]/Q
                         net (fo=10, routed)          1.167     5.459    u_jtag_mac/pre_chif_fifo_din[0]
    SLICE_X87Y72         LUT5 (Prop_lut5_I2_O)        0.124     5.583 r  u_jtag_mac/FSM_onehot_cs[1]_i_4/O
                         net (fo=1, routed)           0.633     6.217    u_jtag_mac/FSM_onehot_cs[1]_i_4_n_0
    SLICE_X87Y71         LUT4 (Prop_lut4_I0_O)        0.124     6.341 r  u_jtag_mac/FSM_onehot_cs[1]_i_2/O
                         net (fo=4, routed)           0.896     7.236    u_jtag_mac/FSM_onehot_cs[1]_i_2_n_0
    SLICE_X86Y76         LUT4 (Prop_lut4_I2_O)        0.150     7.386 f  u_jtag_mac/act_rd_len[12]_i_9/O
                         net (fo=1, routed)           0.321     7.708    u_jtag_mac/act_rd_len[12]_i_9_n_0
    SLICE_X85Y77         LUT6 (Prop_lut6_I0_O)        0.348     8.056 f  u_jtag_mac/act_rd_len[12]_i_4/O
                         net (fo=5, routed)           0.701     8.756    u_jtag_mac/act_rd_len[12]_i_4_n_0
    SLICE_X86Y77         LUT6 (Prop_lut6_I1_O)        0.124     8.880 r  u_jtag_mac/act_rd_len[12]_i_1/O
                         net (fo=26, routed)          1.005     9.885    u_jtag_mac/u_post_chif_fifo/act_rd_len0
    SLICE_X91Y72         LUT5 (Prop_lut5_I4_O)        0.150    10.035 r  u_jtag_mac/u_post_chif_fifo/act_rd_len_sft[3]_i_1/O
                         net (fo=1, routed)           0.742    10.777    u_jtag_mac/u_post_chif_fifo_n_19
    SLICE_X89Y75         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.532    18.506    u_jtag_mac/TCK_BUFG
    SLICE_X89Y75         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[3]/C
                         clock pessimism              0.416    18.922    
                         clock uncertainty           -0.035    18.887    
    SLICE_X89Y75         FDRE (Setup_fdre_C_D)       -0.264    18.623    u_jtag_mac/act_rd_len_sft_reg[3]
  -------------------------------------------------------------------
                         required time                         18.623    
                         arrival time                         -10.777    
  -------------------------------------------------------------------
                         slack                                  7.846    

Slack (MET) :             7.941ns  (required time - arrival time)
  Source:                 u_jtag_mac/data_buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_len_sft_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.842ns  (logic 1.444ns (21.106%)  route 5.398ns (78.894%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.360ns = ( 18.512 - 15.152 ) 
    Source Clock Delay      (SCD):    3.836ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.712     3.836    u_jtag_mac/TCK_BUFG
    SLICE_X87Y70         FDRE                                         r  u_jtag_mac/data_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y70         FDRE (Prop_fdre_C_Q)         0.456     4.292 f  u_jtag_mac/data_buffer_reg[8]/Q
                         net (fo=10, routed)          1.167     5.459    u_jtag_mac/pre_chif_fifo_din[0]
    SLICE_X87Y72         LUT5 (Prop_lut5_I2_O)        0.124     5.583 r  u_jtag_mac/FSM_onehot_cs[1]_i_4/O
                         net (fo=1, routed)           0.633     6.217    u_jtag_mac/FSM_onehot_cs[1]_i_4_n_0
    SLICE_X87Y71         LUT4 (Prop_lut4_I0_O)        0.124     6.341 r  u_jtag_mac/FSM_onehot_cs[1]_i_2/O
                         net (fo=4, routed)           0.896     7.236    u_jtag_mac/FSM_onehot_cs[1]_i_2_n_0
    SLICE_X86Y76         LUT4 (Prop_lut4_I2_O)        0.150     7.386 f  u_jtag_mac/act_rd_len[12]_i_9/O
                         net (fo=1, routed)           0.321     7.708    u_jtag_mac/act_rd_len[12]_i_9_n_0
    SLICE_X85Y77         LUT6 (Prop_lut6_I0_O)        0.348     8.056 f  u_jtag_mac/act_rd_len[12]_i_4/O
                         net (fo=5, routed)           0.701     8.756    u_jtag_mac/act_rd_len[12]_i_4_n_0
    SLICE_X86Y77         LUT6 (Prop_lut6_I1_O)        0.124     8.880 r  u_jtag_mac/act_rd_len[12]_i_1/O
                         net (fo=26, routed)          0.833     9.714    u_jtag_mac/u_post_chif_fifo/act_rd_len0
    SLICE_X88Y75         LUT5 (Prop_lut5_I4_O)        0.118     9.832 r  u_jtag_mac/u_post_chif_fifo/act_rd_len_sft[0]_i_1/O
                         net (fo=1, routed)           0.846    10.678    u_jtag_mac/u_post_chif_fifo_n_22
    SLICE_X85Y79         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.538    18.512    u_jtag_mac/TCK_BUFG
    SLICE_X85Y79         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[0]/C
                         clock pessimism              0.416    18.928    
                         clock uncertainty           -0.035    18.893    
    SLICE_X85Y79         FDRE (Setup_fdre_C_D)       -0.274    18.619    u_jtag_mac/act_rd_len_sft_reg[0]
  -------------------------------------------------------------------
                         required time                         18.619    
                         arrival time                         -10.678    
  -------------------------------------------------------------------
                         slack                                  7.941    

Slack (MET) :             7.960ns  (required time - arrival time)
  Source:                 u_jtag_mac/sm_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_wr_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.668ns  (logic 1.856ns (27.834%)  route 4.812ns (72.166%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.360ns = ( 18.512 - 15.152 ) 
    Source Clock Delay      (SCD):    3.835ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.711     3.835    u_jtag_mac/TCK_BUFG
    SLICE_X88Y78         FDRE                                         r  u_jtag_mac/sm_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDRE (Prop_fdre_C_Q)         0.456     4.291 r  u_jtag_mac/sm_cnt_reg[3]/Q
                         net (fo=15, routed)          1.013     5.304    u_jtag_mac/sm_cnt_reg_n_0_[3]
    SLICE_X87Y76         LUT5 (Prop_lut5_I3_O)        0.152     5.456 r  u_jtag_mac/FSM_onehot_cs[1]_i_3/O
                         net (fo=10, routed)          1.187     6.643    u_jtag_mac/FSM_onehot_cs[1]_i_3_n_0
    SLICE_X85Y74         LUT5 (Prop_lut5_I4_O)        0.354     6.997 r  u_jtag_mac/FSM_onehot_cs[9]_i_2/O
                         net (fo=3, routed)           0.498     7.495    u_jtag_mac/FSM_onehot_cs[9]_i_2_n_0
    SLICE_X82Y77         LUT5 (Prop_lut5_I0_O)        0.326     7.821 r  u_jtag_mac/act_rd_len[12]_i_11/O
                         net (fo=1, routed)           0.283     8.104    u_jtag_mac/act_rd_len[12]_i_11_n_0
    SLICE_X85Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.228 r  u_jtag_mac/act_rd_len[12]_i_7/O
                         net (fo=4, routed)           0.444     8.672    u_jtag_mac/act_rd_len[12]_i_7_n_0
    SLICE_X86Y78         LUT4 (Prop_lut4_I1_O)        0.116     8.788 r  u_jtag_mac/ver_act_rd_cnt[15]_i_3/O
                         net (fo=2, routed)           0.482     9.270    u_jtag_mac/ver_act_rd_cnt[15]_i_3_n_0
    SLICE_X82Y78         LUT6 (Prop_lut6_I1_O)        0.328     9.598 r  u_jtag_mac/act_wr_cnt[15]_i_1/O
                         net (fo=15, routed)          0.905    10.503    u_jtag_mac/act_wr_cnt[1]
    SLICE_X84Y70         FDRE                                         r  u_jtag_mac/act_wr_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.538    18.512    u_jtag_mac/TCK_BUFG
    SLICE_X84Y70         FDRE                                         r  u_jtag_mac/act_wr_cnt_reg[1]/C
                         clock pessimism              0.416    18.928    
                         clock uncertainty           -0.035    18.893    
    SLICE_X84Y70         FDRE (Setup_fdre_C_R)       -0.429    18.464    u_jtag_mac/act_wr_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.464    
                         arrival time                         -10.503    
  -------------------------------------------------------------------
                         slack                                  7.960    

Slack (MET) :             7.960ns  (required time - arrival time)
  Source:                 u_jtag_mac/sm_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_wr_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.668ns  (logic 1.856ns (27.834%)  route 4.812ns (72.166%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.360ns = ( 18.512 - 15.152 ) 
    Source Clock Delay      (SCD):    3.835ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.711     3.835    u_jtag_mac/TCK_BUFG
    SLICE_X88Y78         FDRE                                         r  u_jtag_mac/sm_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDRE (Prop_fdre_C_Q)         0.456     4.291 r  u_jtag_mac/sm_cnt_reg[3]/Q
                         net (fo=15, routed)          1.013     5.304    u_jtag_mac/sm_cnt_reg_n_0_[3]
    SLICE_X87Y76         LUT5 (Prop_lut5_I3_O)        0.152     5.456 r  u_jtag_mac/FSM_onehot_cs[1]_i_3/O
                         net (fo=10, routed)          1.187     6.643    u_jtag_mac/FSM_onehot_cs[1]_i_3_n_0
    SLICE_X85Y74         LUT5 (Prop_lut5_I4_O)        0.354     6.997 r  u_jtag_mac/FSM_onehot_cs[9]_i_2/O
                         net (fo=3, routed)           0.498     7.495    u_jtag_mac/FSM_onehot_cs[9]_i_2_n_0
    SLICE_X82Y77         LUT5 (Prop_lut5_I0_O)        0.326     7.821 r  u_jtag_mac/act_rd_len[12]_i_11/O
                         net (fo=1, routed)           0.283     8.104    u_jtag_mac/act_rd_len[12]_i_11_n_0
    SLICE_X85Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.228 r  u_jtag_mac/act_rd_len[12]_i_7/O
                         net (fo=4, routed)           0.444     8.672    u_jtag_mac/act_rd_len[12]_i_7_n_0
    SLICE_X86Y78         LUT4 (Prop_lut4_I1_O)        0.116     8.788 r  u_jtag_mac/ver_act_rd_cnt[15]_i_3/O
                         net (fo=2, routed)           0.482     9.270    u_jtag_mac/ver_act_rd_cnt[15]_i_3_n_0
    SLICE_X82Y78         LUT6 (Prop_lut6_I1_O)        0.328     9.598 r  u_jtag_mac/act_wr_cnt[15]_i_1/O
                         net (fo=15, routed)          0.905    10.503    u_jtag_mac/act_wr_cnt[1]
    SLICE_X84Y70         FDRE                                         r  u_jtag_mac/act_wr_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.538    18.512    u_jtag_mac/TCK_BUFG
    SLICE_X84Y70         FDRE                                         r  u_jtag_mac/act_wr_cnt_reg[2]/C
                         clock pessimism              0.416    18.928    
                         clock uncertainty           -0.035    18.893    
    SLICE_X84Y70         FDRE (Setup_fdre_C_R)       -0.429    18.464    u_jtag_mac/act_wr_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         18.464    
                         arrival time                         -10.503    
  -------------------------------------------------------------------
                         slack                                  7.960    

Slack (MET) :             7.960ns  (required time - arrival time)
  Source:                 u_jtag_mac/sm_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_wr_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.668ns  (logic 1.856ns (27.834%)  route 4.812ns (72.166%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.360ns = ( 18.512 - 15.152 ) 
    Source Clock Delay      (SCD):    3.835ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.711     3.835    u_jtag_mac/TCK_BUFG
    SLICE_X88Y78         FDRE                                         r  u_jtag_mac/sm_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDRE (Prop_fdre_C_Q)         0.456     4.291 r  u_jtag_mac/sm_cnt_reg[3]/Q
                         net (fo=15, routed)          1.013     5.304    u_jtag_mac/sm_cnt_reg_n_0_[3]
    SLICE_X87Y76         LUT5 (Prop_lut5_I3_O)        0.152     5.456 r  u_jtag_mac/FSM_onehot_cs[1]_i_3/O
                         net (fo=10, routed)          1.187     6.643    u_jtag_mac/FSM_onehot_cs[1]_i_3_n_0
    SLICE_X85Y74         LUT5 (Prop_lut5_I4_O)        0.354     6.997 r  u_jtag_mac/FSM_onehot_cs[9]_i_2/O
                         net (fo=3, routed)           0.498     7.495    u_jtag_mac/FSM_onehot_cs[9]_i_2_n_0
    SLICE_X82Y77         LUT5 (Prop_lut5_I0_O)        0.326     7.821 r  u_jtag_mac/act_rd_len[12]_i_11/O
                         net (fo=1, routed)           0.283     8.104    u_jtag_mac/act_rd_len[12]_i_11_n_0
    SLICE_X85Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.228 r  u_jtag_mac/act_rd_len[12]_i_7/O
                         net (fo=4, routed)           0.444     8.672    u_jtag_mac/act_rd_len[12]_i_7_n_0
    SLICE_X86Y78         LUT4 (Prop_lut4_I1_O)        0.116     8.788 r  u_jtag_mac/ver_act_rd_cnt[15]_i_3/O
                         net (fo=2, routed)           0.482     9.270    u_jtag_mac/ver_act_rd_cnt[15]_i_3_n_0
    SLICE_X82Y78         LUT6 (Prop_lut6_I1_O)        0.328     9.598 r  u_jtag_mac/act_wr_cnt[15]_i_1/O
                         net (fo=15, routed)          0.905    10.503    u_jtag_mac/act_wr_cnt[1]
    SLICE_X84Y70         FDRE                                         r  u_jtag_mac/act_wr_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.538    18.512    u_jtag_mac/TCK_BUFG
    SLICE_X84Y70         FDRE                                         r  u_jtag_mac/act_wr_cnt_reg[3]/C
                         clock pessimism              0.416    18.928    
                         clock uncertainty           -0.035    18.893    
    SLICE_X84Y70         FDRE (Setup_fdre_C_R)       -0.429    18.464    u_jtag_mac/act_wr_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         18.464    
                         arrival time                         -10.503    
  -------------------------------------------------------------------
                         slack                                  7.960    

Slack (MET) :             8.030ns  (required time - arrival time)
  Source:                 u_jtag_mac/data_buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/ver_output_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.503ns  (logic 1.450ns (22.298%)  route 5.053ns (77.702%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.360ns = ( 18.512 - 15.152 ) 
    Source Clock Delay      (SCD):    3.836ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.712     3.836    u_jtag_mac/TCK_BUFG
    SLICE_X87Y70         FDRE                                         r  u_jtag_mac/data_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y70         FDRE (Prop_fdre_C_Q)         0.456     4.292 f  u_jtag_mac/data_buffer_reg[8]/Q
                         net (fo=10, routed)          1.167     5.459    u_jtag_mac/pre_chif_fifo_din[0]
    SLICE_X87Y72         LUT5 (Prop_lut5_I2_O)        0.124     5.583 r  u_jtag_mac/FSM_onehot_cs[1]_i_4/O
                         net (fo=1, routed)           0.633     6.217    u_jtag_mac/FSM_onehot_cs[1]_i_4_n_0
    SLICE_X87Y71         LUT4 (Prop_lut4_I0_O)        0.124     6.341 r  u_jtag_mac/FSM_onehot_cs[1]_i_2/O
                         net (fo=4, routed)           0.896     7.236    u_jtag_mac/FSM_onehot_cs[1]_i_2_n_0
    SLICE_X86Y76         LUT4 (Prop_lut4_I2_O)        0.150     7.386 f  u_jtag_mac/act_rd_len[12]_i_9/O
                         net (fo=1, routed)           0.321     7.708    u_jtag_mac/act_rd_len[12]_i_9_n_0
    SLICE_X85Y77         LUT6 (Prop_lut6_I0_O)        0.348     8.056 f  u_jtag_mac/act_rd_len[12]_i_4/O
                         net (fo=5, routed)           0.811     8.867    u_jtag_mac/act_rd_len[12]_i_4_n_0
    SLICE_X85Y80         LUT6 (Prop_lut6_I0_O)        0.124     8.991 r  u_jtag_mac/ver_output_reg[17]_i_3/O
                         net (fo=20, routed)          0.658     9.649    u_jtag_mac/ver_output_reg[17]_i_3_n_0
    SLICE_X82Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.773 r  u_jtag_mac/ver_output_reg[16]_i_1/O
                         net (fo=7, routed)           0.566    10.339    u_jtag_mac/ver_output_reg[16]_i_1_n_0
    SLICE_X82Y80         FDRE                                         r  u_jtag_mac/ver_output_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.538    18.512    u_jtag_mac/TCK_BUFG
    SLICE_X82Y80         FDRE                                         r  u_jtag_mac/ver_output_reg_reg[0]/C
                         clock pessimism              0.416    18.928    
                         clock uncertainty           -0.035    18.893    
    SLICE_X82Y80         FDRE (Setup_fdre_C_R)       -0.524    18.369    u_jtag_mac/ver_output_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         18.369    
                         arrival time                         -10.339    
  -------------------------------------------------------------------
                         slack                                  8.030    

Slack (MET) :             8.030ns  (required time - arrival time)
  Source:                 u_jtag_mac/data_buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/ver_output_reg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.503ns  (logic 1.450ns (22.298%)  route 5.053ns (77.702%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.360ns = ( 18.512 - 15.152 ) 
    Source Clock Delay      (SCD):    3.836ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.712     3.836    u_jtag_mac/TCK_BUFG
    SLICE_X87Y70         FDRE                                         r  u_jtag_mac/data_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y70         FDRE (Prop_fdre_C_Q)         0.456     4.292 f  u_jtag_mac/data_buffer_reg[8]/Q
                         net (fo=10, routed)          1.167     5.459    u_jtag_mac/pre_chif_fifo_din[0]
    SLICE_X87Y72         LUT5 (Prop_lut5_I2_O)        0.124     5.583 r  u_jtag_mac/FSM_onehot_cs[1]_i_4/O
                         net (fo=1, routed)           0.633     6.217    u_jtag_mac/FSM_onehot_cs[1]_i_4_n_0
    SLICE_X87Y71         LUT4 (Prop_lut4_I0_O)        0.124     6.341 r  u_jtag_mac/FSM_onehot_cs[1]_i_2/O
                         net (fo=4, routed)           0.896     7.236    u_jtag_mac/FSM_onehot_cs[1]_i_2_n_0
    SLICE_X86Y76         LUT4 (Prop_lut4_I2_O)        0.150     7.386 f  u_jtag_mac/act_rd_len[12]_i_9/O
                         net (fo=1, routed)           0.321     7.708    u_jtag_mac/act_rd_len[12]_i_9_n_0
    SLICE_X85Y77         LUT6 (Prop_lut6_I0_O)        0.348     8.056 f  u_jtag_mac/act_rd_len[12]_i_4/O
                         net (fo=5, routed)           0.811     8.867    u_jtag_mac/act_rd_len[12]_i_4_n_0
    SLICE_X85Y80         LUT6 (Prop_lut6_I0_O)        0.124     8.991 r  u_jtag_mac/ver_output_reg[17]_i_3/O
                         net (fo=20, routed)          0.658     9.649    u_jtag_mac/ver_output_reg[17]_i_3_n_0
    SLICE_X82Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.773 r  u_jtag_mac/ver_output_reg[16]_i_1/O
                         net (fo=7, routed)           0.566    10.339    u_jtag_mac/ver_output_reg[16]_i_1_n_0
    SLICE_X82Y80         FDRE                                         r  u_jtag_mac/ver_output_reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.538    18.512    u_jtag_mac/TCK_BUFG
    SLICE_X82Y80         FDRE                                         r  u_jtag_mac/ver_output_reg_reg[12]/C
                         clock pessimism              0.416    18.928    
                         clock uncertainty           -0.035    18.893    
    SLICE_X82Y80         FDRE (Setup_fdre_C_R)       -0.524    18.369    u_jtag_mac/ver_output_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         18.369    
                         arrival time                         -10.339    
  -------------------------------------------------------------------
                         slack                                  8.030    

Slack (MET) :             8.030ns  (required time - arrival time)
  Source:                 u_jtag_mac/data_buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/ver_output_reg_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.503ns  (logic 1.450ns (22.298%)  route 5.053ns (77.702%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.360ns = ( 18.512 - 15.152 ) 
    Source Clock Delay      (SCD):    3.836ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.712     3.836    u_jtag_mac/TCK_BUFG
    SLICE_X87Y70         FDRE                                         r  u_jtag_mac/data_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y70         FDRE (Prop_fdre_C_Q)         0.456     4.292 f  u_jtag_mac/data_buffer_reg[8]/Q
                         net (fo=10, routed)          1.167     5.459    u_jtag_mac/pre_chif_fifo_din[0]
    SLICE_X87Y72         LUT5 (Prop_lut5_I2_O)        0.124     5.583 r  u_jtag_mac/FSM_onehot_cs[1]_i_4/O
                         net (fo=1, routed)           0.633     6.217    u_jtag_mac/FSM_onehot_cs[1]_i_4_n_0
    SLICE_X87Y71         LUT4 (Prop_lut4_I0_O)        0.124     6.341 r  u_jtag_mac/FSM_onehot_cs[1]_i_2/O
                         net (fo=4, routed)           0.896     7.236    u_jtag_mac/FSM_onehot_cs[1]_i_2_n_0
    SLICE_X86Y76         LUT4 (Prop_lut4_I2_O)        0.150     7.386 f  u_jtag_mac/act_rd_len[12]_i_9/O
                         net (fo=1, routed)           0.321     7.708    u_jtag_mac/act_rd_len[12]_i_9_n_0
    SLICE_X85Y77         LUT6 (Prop_lut6_I0_O)        0.348     8.056 f  u_jtag_mac/act_rd_len[12]_i_4/O
                         net (fo=5, routed)           0.811     8.867    u_jtag_mac/act_rd_len[12]_i_4_n_0
    SLICE_X85Y80         LUT6 (Prop_lut6_I0_O)        0.124     8.991 r  u_jtag_mac/ver_output_reg[17]_i_3/O
                         net (fo=20, routed)          0.658     9.649    u_jtag_mac/ver_output_reg[17]_i_3_n_0
    SLICE_X82Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.773 r  u_jtag_mac/ver_output_reg[16]_i_1/O
                         net (fo=7, routed)           0.566    10.339    u_jtag_mac/ver_output_reg[16]_i_1_n_0
    SLICE_X82Y80         FDRE                                         r  u_jtag_mac/ver_output_reg_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.538    18.512    u_jtag_mac/TCK_BUFG
    SLICE_X82Y80         FDRE                                         r  u_jtag_mac/ver_output_reg_reg[16]/C
                         clock pessimism              0.416    18.928    
                         clock uncertainty           -0.035    18.893    
    SLICE_X82Y80         FDRE (Setup_fdre_C_R)       -0.524    18.369    u_jtag_mac/ver_output_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         18.369    
                         arrival time                         -10.339    
  -------------------------------------------------------------------
                         slack                                  8.030    

Slack (MET) :             8.030ns  (required time - arrival time)
  Source:                 u_jtag_mac/data_buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/ver_output_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.503ns  (logic 1.450ns (22.298%)  route 5.053ns (77.702%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.360ns = ( 18.512 - 15.152 ) 
    Source Clock Delay      (SCD):    3.836ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.712     3.836    u_jtag_mac/TCK_BUFG
    SLICE_X87Y70         FDRE                                         r  u_jtag_mac/data_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y70         FDRE (Prop_fdre_C_Q)         0.456     4.292 f  u_jtag_mac/data_buffer_reg[8]/Q
                         net (fo=10, routed)          1.167     5.459    u_jtag_mac/pre_chif_fifo_din[0]
    SLICE_X87Y72         LUT5 (Prop_lut5_I2_O)        0.124     5.583 r  u_jtag_mac/FSM_onehot_cs[1]_i_4/O
                         net (fo=1, routed)           0.633     6.217    u_jtag_mac/FSM_onehot_cs[1]_i_4_n_0
    SLICE_X87Y71         LUT4 (Prop_lut4_I0_O)        0.124     6.341 r  u_jtag_mac/FSM_onehot_cs[1]_i_2/O
                         net (fo=4, routed)           0.896     7.236    u_jtag_mac/FSM_onehot_cs[1]_i_2_n_0
    SLICE_X86Y76         LUT4 (Prop_lut4_I2_O)        0.150     7.386 f  u_jtag_mac/act_rd_len[12]_i_9/O
                         net (fo=1, routed)           0.321     7.708    u_jtag_mac/act_rd_len[12]_i_9_n_0
    SLICE_X85Y77         LUT6 (Prop_lut6_I0_O)        0.348     8.056 f  u_jtag_mac/act_rd_len[12]_i_4/O
                         net (fo=5, routed)           0.811     8.867    u_jtag_mac/act_rd_len[12]_i_4_n_0
    SLICE_X85Y80         LUT6 (Prop_lut6_I0_O)        0.124     8.991 r  u_jtag_mac/ver_output_reg[17]_i_3/O
                         net (fo=20, routed)          0.658     9.649    u_jtag_mac/ver_output_reg[17]_i_3_n_0
    SLICE_X82Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.773 r  u_jtag_mac/ver_output_reg[16]_i_1/O
                         net (fo=7, routed)           0.566    10.339    u_jtag_mac/ver_output_reg[16]_i_1_n_0
    SLICE_X82Y80         FDRE                                         r  u_jtag_mac/ver_output_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.538    18.512    u_jtag_mac/TCK_BUFG
    SLICE_X82Y80         FDRE                                         r  u_jtag_mac/ver_output_reg_reg[1]/C
                         clock pessimism              0.416    18.928    
                         clock uncertainty           -0.035    18.893    
    SLICE_X82Y80         FDRE (Setup_fdre_C_R)       -0.524    18.369    u_jtag_mac/ver_output_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.369    
                         arrival time                         -10.339    
  -------------------------------------------------------------------
                         slack                                  8.030    

Slack (MET) :             8.030ns  (required time - arrival time)
  Source:                 u_jtag_mac/data_buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/ver_output_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.503ns  (logic 1.450ns (22.298%)  route 5.053ns (77.702%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.360ns = ( 18.512 - 15.152 ) 
    Source Clock Delay      (SCD):    3.836ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.712     3.836    u_jtag_mac/TCK_BUFG
    SLICE_X87Y70         FDRE                                         r  u_jtag_mac/data_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y70         FDRE (Prop_fdre_C_Q)         0.456     4.292 f  u_jtag_mac/data_buffer_reg[8]/Q
                         net (fo=10, routed)          1.167     5.459    u_jtag_mac/pre_chif_fifo_din[0]
    SLICE_X87Y72         LUT5 (Prop_lut5_I2_O)        0.124     5.583 r  u_jtag_mac/FSM_onehot_cs[1]_i_4/O
                         net (fo=1, routed)           0.633     6.217    u_jtag_mac/FSM_onehot_cs[1]_i_4_n_0
    SLICE_X87Y71         LUT4 (Prop_lut4_I0_O)        0.124     6.341 r  u_jtag_mac/FSM_onehot_cs[1]_i_2/O
                         net (fo=4, routed)           0.896     7.236    u_jtag_mac/FSM_onehot_cs[1]_i_2_n_0
    SLICE_X86Y76         LUT4 (Prop_lut4_I2_O)        0.150     7.386 f  u_jtag_mac/act_rd_len[12]_i_9/O
                         net (fo=1, routed)           0.321     7.708    u_jtag_mac/act_rd_len[12]_i_9_n_0
    SLICE_X85Y77         LUT6 (Prop_lut6_I0_O)        0.348     8.056 f  u_jtag_mac/act_rd_len[12]_i_4/O
                         net (fo=5, routed)           0.811     8.867    u_jtag_mac/act_rd_len[12]_i_4_n_0
    SLICE_X85Y80         LUT6 (Prop_lut6_I0_O)        0.124     8.991 r  u_jtag_mac/ver_output_reg[17]_i_3/O
                         net (fo=20, routed)          0.658     9.649    u_jtag_mac/ver_output_reg[17]_i_3_n_0
    SLICE_X82Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.773 r  u_jtag_mac/ver_output_reg[16]_i_1/O
                         net (fo=7, routed)           0.566    10.339    u_jtag_mac/ver_output_reg[16]_i_1_n_0
    SLICE_X82Y80         FDRE                                         r  u_jtag_mac/ver_output_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.538    18.512    u_jtag_mac/TCK_BUFG
    SLICE_X82Y80         FDRE                                         r  u_jtag_mac/ver_output_reg_reg[4]/C
                         clock pessimism              0.416    18.928    
                         clock uncertainty           -0.035    18.893    
    SLICE_X82Y80         FDRE (Setup_fdre_C_R)       -0.524    18.369    u_jtag_mac/ver_output_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         18.369    
                         arrival time                         -10.339    
  -------------------------------------------------------------------
                         slack                                  8.030    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.592%)  route 0.168ns (54.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.598     1.428    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X91Y77         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y77         FDRE (Prop_fdre_C_Q)         0.141     1.569 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/Q
                         net (fo=5, routed)           0.168     1.737    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[4]
    RAMB36_X4Y15         RAMB36E1                                     r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.905     1.860    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X4Y15         RAMB36E1                                     r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.379     1.481    
    RAMB36_X4Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.664    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.783%)  route 0.181ns (56.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.598     1.428    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X91Y77         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y77         FDRE (Prop_fdre_C_Q)         0.141     1.569 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/Q
                         net (fo=5, routed)           0.181     1.750    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[7]
    RAMB36_X4Y15         RAMB36E1                                     r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.905     1.860    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X4Y15         RAMB36E1                                     r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.379     1.481    
    RAMB36_X4Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.664    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (42.014%)  route 0.195ns (57.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.598     1.428    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X91Y77         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y77         FDRE (Prop_fdre_C_Q)         0.141     1.569 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/Q
                         net (fo=5, routed)           0.195     1.763    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[6]
    RAMB36_X4Y15         RAMB36E1                                     r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.905     1.860    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X4Y15         RAMB36E1                                     r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.379     1.481    
    RAMB36_X4Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.664    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_jtag_mac/data_buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.164ns (31.557%)  route 0.356ns (68.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.576     1.406    u_jtag_mac/TCK_BUFG
    SLICE_X86Y70         FDRE                                         r  u_jtag_mac/data_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y70         FDRE (Prop_fdre_C_Q)         0.164     1.570 r  u_jtag_mac/data_buffer_reg[11]/Q
                         net (fo=6, routed)           0.356     1.925    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[3]
    RAMB36_X4Y12         RAMB36E1                                     r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.915     1.870    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y12         RAMB36E1                                     r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.359     1.511    
    RAMB36_X4Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.807    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.583     1.413    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X85Y61         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y61         FDRE (Prop_fdre_C_Q)         0.141     1.554 r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056     1.610    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X85Y61         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.852     1.807    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X85Y61         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.394     1.413    
    SLICE_X85Y61         FDRE (Hold_fdre_C_D)         0.078     1.491    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.859%)  route 0.178ns (58.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.595     1.425    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X91Y75         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y75         FDRE (Prop_fdre_C_Q)         0.128     1.553 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=5, routed)           0.178     1.731    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[1]
    RAMB36_X4Y15         RAMB36E1                                     r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.905     1.860    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X4Y15         RAMB36E1                                     r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.379     1.481    
    RAMB36_X4Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.130     1.611    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.820ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.598     1.428    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X93Y77         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y77         FDRE (Prop_fdre_C_Q)         0.141     1.569 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056     1.625    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X93Y77         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.865     1.820    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X93Y77         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.392     1.428    
    SLICE_X93Y77         FDRE (Hold_fdre_C_D)         0.076     1.504    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.583     1.413    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X85Y61         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y61         FDRE (Prop_fdre_C_Q)         0.141     1.554 r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056     1.610    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X85Y61         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.852     1.807    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X85Y61         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.394     1.413    
    SLICE_X85Y61         FDRE (Hold_fdre_C_D)         0.076     1.489    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_jtag_mac/data_buffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.128ns (27.621%)  route 0.335ns (72.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.575     1.405    u_jtag_mac/TCK_BUFG
    SLICE_X89Y72         FDRE                                         r  u_jtag_mac/data_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y72         FDRE (Prop_fdre_C_Q)         0.128     1.533 r  u_jtag_mac/data_buffer_reg[5]/Q
                         net (fo=4, routed)           0.335     1.868    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X4Y28         RAMB18E1                                     r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.908     1.863    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X4Y28         RAMB18E1                                     r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.359     1.504    
    RAMB18_X4Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[9])
                                                      0.243     1.747    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.820ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.598     1.428    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X93Y77         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y77         FDRE (Prop_fdre_C_Q)         0.141     1.569 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     1.625    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X93Y77         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.865     1.820    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X93Y77         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.392     1.428    
    SLICE_X93Y77         FDRE (Hold_fdre_C_D)         0.075     1.503    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TCK
Waveform(ns):       { 0.000 7.576 }
Period(ns):         15.152
Sources:            { u_BSCANE2/TCK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.152      12.576     RAMB36_X4Y15   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.152      12.576     RAMB36_X4Y12   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.152      12.576     RAMB18_X4Y28   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.152      12.997     BUFGCTRL_X0Y0  TCK_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         15.152      14.152     SLICE_X86Y74   u_jtag_mac/FSM_onehot_cs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X85Y76   u_jtag_mac/FSM_onehot_cs_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X85Y76   u_jtag_mac/FSM_onehot_cs_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X84Y74   u_jtag_mac/FSM_onehot_cs_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X86Y75   u_jtag_mac/FSM_onehot_cs_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X85Y75   u_jtag_mac/FSM_onehot_cs_reg[14]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X86Y63   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X86Y63   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X86Y80   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X82Y69   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X82Y69   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X82Y69   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X82Y69   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X86Y80   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X82Y58   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X84Y61   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X86Y80   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X86Y80   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X86Y63   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X82Y69   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X82Y69   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X86Y63   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X82Y69   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X82Y69   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X91Y72   u_jtag_mac/act_rd_len_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X91Y72   u_jtag_mac/act_rd_len_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       25.596ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.596ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.769ns  (logic 8.598ns (62.443%)  route 5.171ns (37.557%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 38.428 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=732, routed)         1.812    -0.904    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/clk_out1
    RAMB36_X4Y13         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[13])
                                                      2.454     1.550 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/DOBDO[13]
                         net (fo=1, routed)           1.268     2.818    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rd_dout[45]
    SLICE_X101Y69        LUT5 (Prop_lut5_I1_O)        0.124     2.942 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out[45]_i_1/O
                         net (fo=18, routed)          1.330     4.273    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/D[41]
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[23]_P[14])
                                                      3.841     8.114 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p26m2_mul_temp/P[14]
                         net (fo=1, routed)           1.301     9.415    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_cast_1[1]
    SLICE_X97Y66         LUT2 (Prop_lut2_I1_O)        0.124     9.539 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.539    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry_i_3_n_0
    SLICE_X97Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.089 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.089    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry_n_0
    SLICE_X97Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.203 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.203    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry__0_n_0
    SLICE_X97Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.537 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry__1/O[1]
                         net (fo=2, routed)           0.655    11.192    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_cast[8]
    SLICE_X95Y67         LUT2 (Prop_lut2_I0_O)        0.303    11.495 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.495    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry__0_i_1_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.896 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.896    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry__0_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.010 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.010    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry__1_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.249 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry__2/O[2]
                         net (fo=1, routed)           0.616    12.866    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/DIA1
    SLICE_X100Y70        RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=732, routed)         1.597    38.428    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/WCLK
    SLICE_X100Y70        RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMA_D1/CLK
                         clock pessimism              0.567    38.995    
                         clock uncertainty           -0.098    38.897    
    SLICE_X100Y70        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.436    38.461    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         38.461    
                         arrival time                         -12.866    
  -------------------------------------------------------------------
                         slack                                 25.596    

Slack (MET) :             25.665ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.796ns  (logic 8.693ns (63.011%)  route 5.103ns (36.989%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 38.428 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=732, routed)         1.812    -0.904    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/clk_out1
    RAMB36_X4Y13         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[13])
                                                      2.454     1.550 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/DOBDO[13]
                         net (fo=1, routed)           1.268     2.818    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rd_dout[45]
    SLICE_X101Y69        LUT5 (Prop_lut5_I1_O)        0.124     2.942 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out[45]_i_1/O
                         net (fo=18, routed)          1.330     4.273    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/D[41]
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[23]_P[14])
                                                      3.841     8.114 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p26m2_mul_temp/P[14]
                         net (fo=1, routed)           1.301     9.415    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_cast_1[1]
    SLICE_X97Y66         LUT2 (Prop_lut2_I1_O)        0.124     9.539 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.539    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry_i_3_n_0
    SLICE_X97Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.089 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.089    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry_n_0
    SLICE_X97Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.203 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.203    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry__0_n_0
    SLICE_X97Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.537 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry__1/O[1]
                         net (fo=2, routed)           0.655    11.192    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_cast[8]
    SLICE_X95Y67         LUT2 (Prop_lut2_I0_O)        0.303    11.495 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.495    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry__0_i_1_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.896 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.896    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry__0_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.010 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.010    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry__1_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.344 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry__2/O[1]
                         net (fo=1, routed)           0.548    12.892    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/DIA0
    SLICE_X100Y70        RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=732, routed)         1.597    38.428    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/WCLK
    SLICE_X100Y70        RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMA/CLK
                         clock pessimism              0.567    38.995    
                         clock uncertainty           -0.098    38.897    
    SLICE_X100Y70        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.340    38.557    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         38.557    
                         arrival time                         -12.892    
  -------------------------------------------------------------------
                         slack                                 25.665    

Slack (MET) :             25.757ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.620ns  (logic 8.581ns (63.004%)  route 5.039ns (36.996%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 38.428 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=732, routed)         1.812    -0.904    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/clk_out1
    RAMB36_X4Y13         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[13])
                                                      2.454     1.550 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/DOBDO[13]
                         net (fo=1, routed)           1.268     2.818    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rd_dout[45]
    SLICE_X101Y69        LUT5 (Prop_lut5_I1_O)        0.124     2.942 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out[45]_i_1/O
                         net (fo=18, routed)          1.330     4.273    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/D[41]
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[23]_P[14])
                                                      3.841     8.114 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p26m2_mul_temp/P[14]
                         net (fo=1, routed)           1.301     9.415    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_cast_1[1]
    SLICE_X97Y66         LUT2 (Prop_lut2_I1_O)        0.124     9.539 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.539    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry_i_3_n_0
    SLICE_X97Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.089 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.089    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry_n_0
    SLICE_X97Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.203 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.203    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry__0_n_0
    SLICE_X97Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.537 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry__1/O[1]
                         net (fo=2, routed)           0.655    11.192    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_cast[8]
    SLICE_X95Y67         LUT2 (Prop_lut2_I0_O)        0.303    11.495 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.495    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry__0_i_1_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.896 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.896    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry__0_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.010 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.010    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry__1_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.232 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry__2/O[0]
                         net (fo=1, routed)           0.484    12.716    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/DIC1
    SLICE_X96Y69         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=732, routed)         1.597    38.428    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/WCLK
    SLICE_X96Y69         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism              0.567    38.995    
                         clock uncertainty           -0.098    38.897    
    SLICE_X96Y69         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.424    38.473    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         38.473    
                         arrival time                         -12.716    
  -------------------------------------------------------------------
                         slack                                 25.757    

Slack (MET) :             25.865ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.579ns  (logic 8.558ns (63.022%)  route 5.021ns (36.978%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 38.428 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=732, routed)         1.812    -0.904    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/clk_out1
    RAMB36_X4Y13         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[13])
                                                      2.454     1.550 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/DOBDO[13]
                         net (fo=1, routed)           1.268     2.818    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rd_dout[45]
    SLICE_X101Y69        LUT5 (Prop_lut5_I1_O)        0.124     2.942 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out[45]_i_1/O
                         net (fo=18, routed)          1.330     4.273    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/D[41]
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[23]_P[14])
                                                      3.841     8.114 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p26m2_mul_temp/P[14]
                         net (fo=1, routed)           1.301     9.415    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_cast_1[1]
    SLICE_X97Y66         LUT2 (Prop_lut2_I1_O)        0.124     9.539 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.539    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry_i_3_n_0
    SLICE_X97Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.089 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.089    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry_n_0
    SLICE_X97Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.203 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.203    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry__0_n_0
    SLICE_X97Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.537 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry__1/O[1]
                         net (fo=2, routed)           0.655    11.192    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_cast[8]
    SLICE_X95Y67         LUT2 (Prop_lut2_I0_O)        0.303    11.495 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.495    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry__0_i_1_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.896 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.896    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry__0_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.209 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry__1/O[3]
                         net (fo=1, routed)           0.466    12.675    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/DIC0
    SLICE_X96Y69         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=732, routed)         1.597    38.428    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/WCLK
    SLICE_X96Y69         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMC/CLK
                         clock pessimism              0.567    38.995    
                         clock uncertainty           -0.098    38.897    
    SLICE_X96Y69         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.357    38.540    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         38.540    
                         arrival time                         -12.675    
  -------------------------------------------------------------------
                         slack                                 25.865    

Slack (MET) :             25.877ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.491ns  (logic 8.467ns (62.763%)  route 5.024ns (37.237%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 38.428 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=732, routed)         1.812    -0.904    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/clk_out1
    RAMB36_X4Y13         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[13])
                                                      2.454     1.550 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/DOBDO[13]
                         net (fo=1, routed)           1.268     2.818    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rd_dout[45]
    SLICE_X101Y69        LUT5 (Prop_lut5_I1_O)        0.124     2.942 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out[45]_i_1/O
                         net (fo=18, routed)          1.330     4.273    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/D[41]
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[23]_P[14])
                                                      3.841     8.114 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p26m2_mul_temp/P[14]
                         net (fo=1, routed)           1.301     9.415    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_cast_1[1]
    SLICE_X97Y66         LUT2 (Prop_lut2_I1_O)        0.124     9.539 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.539    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry_i_3_n_0
    SLICE_X97Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.089 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.089    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry_n_0
    SLICE_X97Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.203 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.203    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry__0_n_0
    SLICE_X97Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.537 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry__1/O[1]
                         net (fo=2, routed)           0.655    11.192    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_cast[8]
    SLICE_X95Y67         LUT2 (Prop_lut2_I0_O)        0.303    11.495 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.495    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry__0_i_1_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.896 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.896    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry__0_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.118 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry__1/O[0]
                         net (fo=1, routed)           0.468    12.587    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/DIA1
    SLICE_X96Y69         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=732, routed)         1.597    38.428    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/WCLK
    SLICE_X96Y69         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism              0.567    38.995    
                         clock uncertainty           -0.098    38.897    
    SLICE_X96Y69         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.433    38.464    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         38.464    
                         arrival time                         -12.587    
  -------------------------------------------------------------------
                         slack                                 25.877    

Slack (MET) :             25.887ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.508ns  (logic 8.484ns (62.806%)  route 5.024ns (37.194%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 38.428 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=732, routed)         1.812    -0.904    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/clk_out1
    RAMB36_X4Y13         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[13])
                                                      2.454     1.550 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/DOBDO[13]
                         net (fo=1, routed)           1.268     2.818    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rd_dout[45]
    SLICE_X101Y69        LUT5 (Prop_lut5_I1_O)        0.124     2.942 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out[45]_i_1/O
                         net (fo=18, routed)          1.330     4.273    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/D[41]
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[23]_P[14])
                                                      3.841     8.114 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p26m2_mul_temp/P[14]
                         net (fo=1, routed)           1.301     9.415    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_cast_1[1]
    SLICE_X97Y66         LUT2 (Prop_lut2_I1_O)        0.124     9.539 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.539    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry_i_3_n_0
    SLICE_X97Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.089 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.089    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry_n_0
    SLICE_X97Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.203 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.203    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry__0_n_0
    SLICE_X97Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.537 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry__1/O[1]
                         net (fo=2, routed)           0.655    11.192    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_cast[8]
    SLICE_X95Y67         LUT2 (Prop_lut2_I0_O)        0.303    11.495 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.495    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry__0_i_1_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.896 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.896    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry__0_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.135 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry__1/O[2]
                         net (fo=1, routed)           0.469    12.604    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/DIB1
    SLICE_X96Y69         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=732, routed)         1.597    38.428    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/WCLK
    SLICE_X96Y69         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism              0.567    38.995    
                         clock uncertainty           -0.098    38.897    
    SLICE_X96Y69         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.406    38.491    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         38.491    
                         arrival time                         -12.604    
  -------------------------------------------------------------------
                         slack                                 25.887    

Slack (MET) :             25.960ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.488ns  (logic 8.465ns (62.761%)  route 5.023ns (37.239%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 38.429 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=732, routed)         1.812    -0.904    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/clk_out1
    RAMB36_X4Y13         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[13])
                                                      2.454     1.550 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/DOBDO[13]
                         net (fo=1, routed)           1.268     2.818    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rd_dout[45]
    SLICE_X101Y69        LUT5 (Prop_lut5_I1_O)        0.124     2.942 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out[45]_i_1/O
                         net (fo=18, routed)          1.330     4.273    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/D[41]
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[23]_P[14])
                                                      3.841     8.114 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p26m2_mul_temp/P[14]
                         net (fo=1, routed)           1.301     9.415    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_cast_1[1]
    SLICE_X97Y66         LUT2 (Prop_lut2_I1_O)        0.124     9.539 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.539    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry_i_3_n_0
    SLICE_X97Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.089 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.089    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry_n_0
    SLICE_X97Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.423 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry__0/O[1]
                         net (fo=2, routed)           0.655    11.078    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_cast[4]
    SLICE_X95Y66         LUT2 (Prop_lut2_I0_O)        0.303    11.381 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry_i_1/O
                         net (fo=1, routed)           0.000    11.381    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry_i_1_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.782 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry/CO[3]
                         net (fo=1, routed)           0.000    11.782    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.116 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry__0/O[1]
                         net (fo=1, routed)           0.468    12.584    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/DIC0
    SLICE_X96Y68         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=732, routed)         1.598    38.429    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X96Y68         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.567    38.996    
                         clock uncertainty           -0.098    38.898    
    SLICE_X96Y68         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.354    38.544    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         38.544    
                         arrival time                         -12.584    
  -------------------------------------------------------------------
                         slack                                 25.960    

Slack (MET) :             25.971ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.404ns  (logic 8.370ns (62.446%)  route 5.034ns (37.554%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 38.429 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=732, routed)         1.812    -0.904    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/clk_out1
    RAMB36_X4Y13         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[13])
                                                      2.454     1.550 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/DOBDO[13]
                         net (fo=1, routed)           1.268     2.818    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rd_dout[45]
    SLICE_X101Y69        LUT5 (Prop_lut5_I1_O)        0.124     2.942 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out[45]_i_1/O
                         net (fo=18, routed)          1.330     4.273    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/D[41]
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[23]_P[14])
                                                      3.841     8.114 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p26m2_mul_temp/P[14]
                         net (fo=1, routed)           1.301     9.415    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_cast_1[1]
    SLICE_X97Y66         LUT2 (Prop_lut2_I1_O)        0.124     9.539 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.539    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry_i_3_n_0
    SLICE_X97Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.089 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.089    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry_n_0
    SLICE_X97Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.423 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry__0/O[1]
                         net (fo=2, routed)           0.655    11.078    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_cast[4]
    SLICE_X95Y66         LUT2 (Prop_lut2_I0_O)        0.303    11.381 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry_i_1/O
                         net (fo=1, routed)           0.000    11.381    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry_i_1_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.782 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry/CO[3]
                         net (fo=1, routed)           0.000    11.782    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.021 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry__0/O[2]
                         net (fo=1, routed)           0.479    12.500    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/DIC1
    SLICE_X96Y68         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=732, routed)         1.598    38.429    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X96Y68         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.567    38.996    
                         clock uncertainty           -0.098    38.898    
    SLICE_X96Y68         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.427    38.471    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                         -12.500    
  -------------------------------------------------------------------
                         slack                                 25.971    

Slack (MET) :             25.975ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.462ns  (logic 8.579ns (63.729%)  route 4.883ns (36.271%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 38.428 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=732, routed)         1.812    -0.904    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/clk_out1
    RAMB36_X4Y13         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[13])
                                                      2.454     1.550 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/DOBDO[13]
                         net (fo=1, routed)           1.268     2.818    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rd_dout[45]
    SLICE_X101Y69        LUT5 (Prop_lut5_I1_O)        0.124     2.942 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out[45]_i_1/O
                         net (fo=18, routed)          1.330     4.273    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/D[41]
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[23]_P[14])
                                                      3.841     8.114 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p26m2_mul_temp/P[14]
                         net (fo=1, routed)           1.301     9.415    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_cast_1[1]
    SLICE_X97Y66         LUT2 (Prop_lut2_I1_O)        0.124     9.539 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.539    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry_i_3_n_0
    SLICE_X97Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.089 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.089    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry_n_0
    SLICE_X97Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.203 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.203    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry__0_n_0
    SLICE_X97Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.537 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry__1/O[1]
                         net (fo=2, routed)           0.655    11.192    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_cast[8]
    SLICE_X95Y67         LUT2 (Prop_lut2_I0_O)        0.303    11.495 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.495    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry__0_i_1_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.896 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.896    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry__0_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.230 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry__1/O[1]
                         net (fo=1, routed)           0.328    12.558    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/DIB0
    SLICE_X96Y69         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=732, routed)         1.597    38.428    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/WCLK
    SLICE_X96Y69         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMB/CLK
                         clock pessimism              0.567    38.995    
                         clock uncertainty           -0.098    38.897    
    SLICE_X96Y69         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.364    38.533    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         38.533    
                         arrival time                         -12.558    
  -------------------------------------------------------------------
                         slack                                 25.975    

Slack (MET) :             25.981ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.477ns  (logic 8.444ns (62.657%)  route 5.033ns (37.343%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 38.428 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=732, routed)         1.812    -0.904    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/clk_out1
    RAMB36_X4Y13         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[13])
                                                      2.454     1.550 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/DOBDO[13]
                         net (fo=1, routed)           1.268     2.818    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rd_dout[45]
    SLICE_X101Y69        LUT5 (Prop_lut5_I1_O)        0.124     2.942 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out[45]_i_1/O
                         net (fo=18, routed)          1.330     4.273    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/D[41]
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[23]_P[14])
                                                      3.841     8.114 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p26m2_mul_temp/P[14]
                         net (fo=1, routed)           1.301     9.415    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_cast_1[1]
    SLICE_X97Y66         LUT2 (Prop_lut2_I1_O)        0.124     9.539 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.539    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry_i_3_n_0
    SLICE_X97Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.089 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.089    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry_n_0
    SLICE_X97Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.423 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p29a5_add_temp_carry__0/O[1]
                         net (fo=2, routed)           0.655    11.078    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_cast[4]
    SLICE_X95Y66         LUT2 (Prop_lut2_I0_O)        0.303    11.381 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry_i_1/O
                         net (fo=1, routed)           0.000    11.381    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry_i_1_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.782 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry/CO[3]
                         net (fo=1, routed)           0.000    11.782    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.095 r  u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/p31y_out_add_temp_carry__0/O[3]
                         net (fo=1, routed)           0.477    12.573    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/DIA0
    SLICE_X96Y69         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=732, routed)         1.597    38.428    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/WCLK
    SLICE_X96Y69         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMA/CLK
                         clock pessimism              0.567    38.995    
                         clock uncertainty           -0.098    38.897    
    SLICE_X96Y69         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.343    38.554    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                         -12.573    
  -------------------------------------------------------------------
                         slack                                 25.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.837%)  route 0.116ns (45.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=732, routed)         0.601    -0.630    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/clk_out1
    SLICE_X91Y66         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[22]/Q
                         net (fo=2, routed)           0.116    -0.373    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/wr_din[14]
    RAMB36_X4Y13         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=732, routed)         0.911    -0.828    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/clk_out1
    RAMB36_X4Y13         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.254    -0.574    
    RAMB36_X4Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[14])
                                                      0.155    -0.419    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.021%)  route 0.120ns (45.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=732, routed)         0.599    -0.632    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/clk_out1
    SLICE_X91Y68         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[31]/Q
                         net (fo=2, routed)           0.120    -0.371    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/wr_din[23]
    RAMB36_X4Y13         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=732, routed)         0.911    -0.828    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/clk_out1
    RAMB36_X4Y13         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.254    -0.574    
    RAMB36_X4Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[23])
                                                      0.155    -0.419    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.400%)  route 0.118ns (45.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=732, routed)         0.601    -0.630    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/clk_out1
    SLICE_X91Y66         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[46]/Q
                         net (fo=2, routed)           0.118    -0.371    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/wr_din[38]
    RAMB36_X4Y13         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=732, routed)         0.911    -0.828    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/clk_out1
    RAMB36_X4Y13         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.254    -0.574    
    RAMB36_X4Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                      0.155    -0.419    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.242%)  route 0.119ns (45.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=732, routed)         0.602    -0.629    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/clk_out1
    SLICE_X91Y65         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[24]/Q
                         net (fo=2, routed)           0.119    -0.369    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/wr_din[16]
    RAMB36_X4Y13         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=732, routed)         0.911    -0.828    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/clk_out1
    RAMB36_X4Y13         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.254    -0.574    
    RAMB36_X4Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[16])
                                                      0.155    -0.419    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=732, routed)         0.599    -0.632    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/clk_out1
    SLICE_X90Y68         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[13]/Q
                         net (fo=1, routed)           0.108    -0.361    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/wr_din[5]
    RAMB36_X4Y13         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=732, routed)         0.911    -0.828    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/clk_out1
    RAMB36_X4Y13         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.254    -0.574    
    RAMB36_X4Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[5])
                                                      0.155    -0.419    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=732, routed)         0.602    -0.629    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/clk_out1
    SLICE_X90Y65         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[10]/Q
                         net (fo=1, routed)           0.108    -0.358    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/wr_din[2]
    RAMB36_X4Y13         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=732, routed)         0.911    -0.828    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/clk_out1
    RAMB36_X4Y13         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.254    -0.574    
    RAMB36_X4Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[2])
                                                      0.155    -0.419    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=732, routed)         0.602    -0.629    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/clk_out1
    SLICE_X90Y65         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[12]/Q
                         net (fo=1, routed)           0.108    -0.358    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/wr_din[4]
    RAMB36_X4Y13         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=732, routed)         0.911    -0.828    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/clk_out1
    RAMB36_X4Y13         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.254    -0.574    
    RAMB36_X4Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[4])
                                                      0.155    -0.419    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.428%)  route 0.117ns (41.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=732, routed)         0.598    -0.633    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/clk_out1
    SLICE_X90Y69         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.469 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[19]/Q
                         net (fo=2, routed)           0.117    -0.353    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/wr_din[11]
    RAMB36_X4Y13         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=732, routed)         0.911    -0.828    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/clk_out1
    RAMB36_X4Y13         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.254    -0.574    
    RAMB36_X4Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[11])
                                                      0.155    -0.419    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.960%)  route 0.119ns (42.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=732, routed)         0.599    -0.632    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/clk_out1
    SLICE_X90Y68         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[37]/Q
                         net (fo=2, routed)           0.119    -0.349    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/wr_din[29]
    RAMB36_X4Y13         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=732, routed)         0.911    -0.828    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/clk_out1
    RAMB36_X4Y13         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.254    -0.574    
    RAMB36_X4Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[29])
                                                      0.155    -0.419    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.744%)  route 0.120ns (42.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=732, routed)         0.601    -0.630    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/clk_out1
    SLICE_X90Y66         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[18]/Q
                         net (fo=2, routed)           0.120    -0.346    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/wr_din[10]
    RAMB36_X4Y13         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=732, routed)         0.911    -0.828    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/clk_out1
    RAMB36_X4Y13         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.254    -0.574    
    RAMB36_X4Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[10])
                                                      0.155    -0.419    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X4Y13     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB36_X4Y13     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X4Y22     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB18_X4Y22     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y15     u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y12     u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X4Y28     u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   u_clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X101Y64    u_mwfil_chiftop/u_dut/u_mlhdlc_sysobj_ex_fixpt/varargout_1_1_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X100Y70    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X100Y70    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X100Y70    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X100Y70    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X100Y70    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X100Y70    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X100Y70    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X100Y70    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X100Y68    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X100Y68    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X96Y69     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X96Y69     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X96Y69     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X96Y69     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X96Y69     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X96Y69     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X96Y69     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X96Y69     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X96Y68     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X96Y68     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



