{"Source Block": ["hdl/library/axi_dmac/dest_fifo_inf.v@78:88@HdlIdDef", "reg active = 1'b0;\n\n/* Last beat of the burst */\nwire fifo_last_beat;\n/* Last beat of the segment */\nwire fifo_eot_beat;\n\nassign enabled = enable;\nassign fifo_ready = en & (fifo_valid | ~enable);\n\n/* fifo_last == 1'b1 implies fifo_valid == 1'b1 */\n"], "Clone Blocks": [["hdl/library/axi_dmac/dest_fifo_inf.v@76:86", "`include \"inc_id.vh\"\n\nreg active = 1'b0;\n\n/* Last beat of the burst */\nwire fifo_last_beat;\n/* Last beat of the segment */\nwire fifo_eot_beat;\n\nassign enabled = enable;\nassign fifo_ready = en & (fifo_valid | ~enable);\n"], ["hdl/library/axi_dmac/dest_axi_stream.v@80:90", "reg active = 1'b0;\n\nreg [ID_WIDTH-1:0] id = 'h0;\n\n/* Last beat of the burst */\nwire fifo_last_beat;\n/* Last beat of the segment */\nwire fifo_eot_beat;\n\n/* fifo_last == 1'b1 implies fifo_valid == 1'b1 */\nassign fifo_last_beat = fifo_ready & fifo_last;\n"]], "Diff Content": {"Delete": [[83, "wire fifo_eot_beat;\n"]], "Add": [[83, "  wire fifo_last_beat;\n"], [83, "  wire fifo_eot_beat;\n"]]}}