-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.
--C1_r_fifo_count[3] is fifo:fifo_rx|r_fifo_count[3] at FF_X83_Y69_N13
--register power-up is low

C1_r_fifo_count[3] = DFFEAS(C1L20, GLOBAL(A1L13),  ,  , !C1L75,  ,  , !A1L58,  );


--C1_r_fifo_count[1] is fifo:fifo_rx|r_fifo_count[1] at FF_X83_Y69_N9
--register power-up is low

C1_r_fifo_count[1] = DFFEAS(C1L14, GLOBAL(A1L13),  ,  , !C1L75,  ,  , !A1L58,  );


--C1_r_fifo_count[0] is fifo:fifo_rx|r_fifo_count[0] at FF_X83_Y69_N7
--register power-up is low

C1_r_fifo_count[0] = DFFEAS(C1L11, GLOBAL(A1L13),  ,  , !C1L75,  ,  , !A1L58,  );


--C1_r_fifo_count[2] is fifo:fifo_rx|r_fifo_count[2] at FF_X83_Y69_N11
--register power-up is low

C1_r_fifo_count[2] = DFFEAS(C1L17, GLOBAL(A1L13),  ,  , !C1L75,  ,  , !A1L58,  );


--C1_r_fifo_count[4] is fifo:fifo_rx|r_fifo_count[4] at FF_X83_Y69_N15
--register power-up is low

C1_r_fifo_count[4] = DFFEAS(C1L23, GLOBAL(A1L13),  ,  , !C1L75,  ,  , !A1L58,  );


--G1_ram_block1a0 is fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0 at M9K_X78_Y69_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 36, Port B Depth: 16, Port B Width: 36
--Port A Logical Depth: 10, Port A Logical Width: 8, Port B Logical Depth: 10, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
G1_ram_block1a0_PORT_A_data_in = BUS(r_fifo_rx_wr_data[0], r_fifo_rx_wr_data[1], r_fifo_rx_wr_data[2], r_fifo_rx_wr_data[3], r_fifo_rx_wr_data[4], r_fifo_rx_wr_data[5], r_fifo_rx_wr_data[6], r_fifo_rx_wr_data[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , );
G1_ram_block1a0_PORT_A_data_in_reg = DFFE(G1_ram_block1a0_PORT_A_data_in, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_A_address = BUS(C1_r_wr_index[0], C1_r_wr_index[1], C1_r_wr_index[2], C1_r_wr_index[3]);
G1_ram_block1a0_PORT_A_address_reg = DFFE(G1_ram_block1a0_PORT_A_address, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_B_address = BUS(C1L84, C1L86, C1L87, C1L89);
G1_ram_block1a0_PORT_B_address_reg = DFFE(G1_ram_block1a0_PORT_B_address, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_A_write_enable = C1L75;
G1_ram_block1a0_PORT_A_write_enable_reg = DFFE(G1_ram_block1a0_PORT_A_write_enable, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_B_read_enable = VCC;
G1_ram_block1a0_PORT_B_read_enable_reg = DFFE(G1_ram_block1a0_PORT_B_read_enable, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_clock_0 = GLOBAL(A1L13);
G1_ram_block1a0_PORT_B_data_out = MEMORY(G1_ram_block1a0_PORT_A_data_in_reg, , G1_ram_block1a0_PORT_A_address_reg, G1_ram_block1a0_PORT_B_address_reg, G1_ram_block1a0_PORT_A_write_enable_reg, , , G1_ram_block1a0_PORT_B_read_enable_reg, , , G1_ram_block1a0_clock_0, , , , , , , );
G1_ram_block1a0 = G1_ram_block1a0_PORT_B_data_out[0];

--G1_ram_block1a7 is fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a7 at M9K_X78_Y69_N0
G1_ram_block1a0_PORT_A_data_in = BUS(r_fifo_rx_wr_data[0], r_fifo_rx_wr_data[1], r_fifo_rx_wr_data[2], r_fifo_rx_wr_data[3], r_fifo_rx_wr_data[4], r_fifo_rx_wr_data[5], r_fifo_rx_wr_data[6], r_fifo_rx_wr_data[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , );
G1_ram_block1a0_PORT_A_data_in_reg = DFFE(G1_ram_block1a0_PORT_A_data_in, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_A_address = BUS(C1_r_wr_index[0], C1_r_wr_index[1], C1_r_wr_index[2], C1_r_wr_index[3]);
G1_ram_block1a0_PORT_A_address_reg = DFFE(G1_ram_block1a0_PORT_A_address, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_B_address = BUS(C1L84, C1L86, C1L87, C1L89);
G1_ram_block1a0_PORT_B_address_reg = DFFE(G1_ram_block1a0_PORT_B_address, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_A_write_enable = C1L75;
G1_ram_block1a0_PORT_A_write_enable_reg = DFFE(G1_ram_block1a0_PORT_A_write_enable, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_B_read_enable = VCC;
G1_ram_block1a0_PORT_B_read_enable_reg = DFFE(G1_ram_block1a0_PORT_B_read_enable, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_clock_0 = GLOBAL(A1L13);
G1_ram_block1a0_PORT_B_data_out = MEMORY(G1_ram_block1a0_PORT_A_data_in_reg, , G1_ram_block1a0_PORT_A_address_reg, G1_ram_block1a0_PORT_B_address_reg, G1_ram_block1a0_PORT_A_write_enable_reg, , , G1_ram_block1a0_PORT_B_read_enable_reg, , , G1_ram_block1a0_clock_0, , , , , , , );
G1_ram_block1a7 = G1_ram_block1a0_PORT_B_data_out[7];

--G1_ram_block1a6 is fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a6 at M9K_X78_Y69_N0
G1_ram_block1a0_PORT_A_data_in = BUS(r_fifo_rx_wr_data[0], r_fifo_rx_wr_data[1], r_fifo_rx_wr_data[2], r_fifo_rx_wr_data[3], r_fifo_rx_wr_data[4], r_fifo_rx_wr_data[5], r_fifo_rx_wr_data[6], r_fifo_rx_wr_data[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , );
G1_ram_block1a0_PORT_A_data_in_reg = DFFE(G1_ram_block1a0_PORT_A_data_in, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_A_address = BUS(C1_r_wr_index[0], C1_r_wr_index[1], C1_r_wr_index[2], C1_r_wr_index[3]);
G1_ram_block1a0_PORT_A_address_reg = DFFE(G1_ram_block1a0_PORT_A_address, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_B_address = BUS(C1L84, C1L86, C1L87, C1L89);
G1_ram_block1a0_PORT_B_address_reg = DFFE(G1_ram_block1a0_PORT_B_address, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_A_write_enable = C1L75;
G1_ram_block1a0_PORT_A_write_enable_reg = DFFE(G1_ram_block1a0_PORT_A_write_enable, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_B_read_enable = VCC;
G1_ram_block1a0_PORT_B_read_enable_reg = DFFE(G1_ram_block1a0_PORT_B_read_enable, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_clock_0 = GLOBAL(A1L13);
G1_ram_block1a0_PORT_B_data_out = MEMORY(G1_ram_block1a0_PORT_A_data_in_reg, , G1_ram_block1a0_PORT_A_address_reg, G1_ram_block1a0_PORT_B_address_reg, G1_ram_block1a0_PORT_A_write_enable_reg, , , G1_ram_block1a0_PORT_B_read_enable_reg, , , G1_ram_block1a0_clock_0, , , , , , , );
G1_ram_block1a6 = G1_ram_block1a0_PORT_B_data_out[6];

--G1_ram_block1a5 is fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a5 at M9K_X78_Y69_N0
G1_ram_block1a0_PORT_A_data_in = BUS(r_fifo_rx_wr_data[0], r_fifo_rx_wr_data[1], r_fifo_rx_wr_data[2], r_fifo_rx_wr_data[3], r_fifo_rx_wr_data[4], r_fifo_rx_wr_data[5], r_fifo_rx_wr_data[6], r_fifo_rx_wr_data[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , );
G1_ram_block1a0_PORT_A_data_in_reg = DFFE(G1_ram_block1a0_PORT_A_data_in, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_A_address = BUS(C1_r_wr_index[0], C1_r_wr_index[1], C1_r_wr_index[2], C1_r_wr_index[3]);
G1_ram_block1a0_PORT_A_address_reg = DFFE(G1_ram_block1a0_PORT_A_address, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_B_address = BUS(C1L84, C1L86, C1L87, C1L89);
G1_ram_block1a0_PORT_B_address_reg = DFFE(G1_ram_block1a0_PORT_B_address, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_A_write_enable = C1L75;
G1_ram_block1a0_PORT_A_write_enable_reg = DFFE(G1_ram_block1a0_PORT_A_write_enable, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_B_read_enable = VCC;
G1_ram_block1a0_PORT_B_read_enable_reg = DFFE(G1_ram_block1a0_PORT_B_read_enable, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_clock_0 = GLOBAL(A1L13);
G1_ram_block1a0_PORT_B_data_out = MEMORY(G1_ram_block1a0_PORT_A_data_in_reg, , G1_ram_block1a0_PORT_A_address_reg, G1_ram_block1a0_PORT_B_address_reg, G1_ram_block1a0_PORT_A_write_enable_reg, , , G1_ram_block1a0_PORT_B_read_enable_reg, , , G1_ram_block1a0_clock_0, , , , , , , );
G1_ram_block1a5 = G1_ram_block1a0_PORT_B_data_out[5];

--G1_ram_block1a4 is fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a4 at M9K_X78_Y69_N0
G1_ram_block1a0_PORT_A_data_in = BUS(r_fifo_rx_wr_data[0], r_fifo_rx_wr_data[1], r_fifo_rx_wr_data[2], r_fifo_rx_wr_data[3], r_fifo_rx_wr_data[4], r_fifo_rx_wr_data[5], r_fifo_rx_wr_data[6], r_fifo_rx_wr_data[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , );
G1_ram_block1a0_PORT_A_data_in_reg = DFFE(G1_ram_block1a0_PORT_A_data_in, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_A_address = BUS(C1_r_wr_index[0], C1_r_wr_index[1], C1_r_wr_index[2], C1_r_wr_index[3]);
G1_ram_block1a0_PORT_A_address_reg = DFFE(G1_ram_block1a0_PORT_A_address, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_B_address = BUS(C1L84, C1L86, C1L87, C1L89);
G1_ram_block1a0_PORT_B_address_reg = DFFE(G1_ram_block1a0_PORT_B_address, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_A_write_enable = C1L75;
G1_ram_block1a0_PORT_A_write_enable_reg = DFFE(G1_ram_block1a0_PORT_A_write_enable, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_B_read_enable = VCC;
G1_ram_block1a0_PORT_B_read_enable_reg = DFFE(G1_ram_block1a0_PORT_B_read_enable, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_clock_0 = GLOBAL(A1L13);
G1_ram_block1a0_PORT_B_data_out = MEMORY(G1_ram_block1a0_PORT_A_data_in_reg, , G1_ram_block1a0_PORT_A_address_reg, G1_ram_block1a0_PORT_B_address_reg, G1_ram_block1a0_PORT_A_write_enable_reg, , , G1_ram_block1a0_PORT_B_read_enable_reg, , , G1_ram_block1a0_clock_0, , , , , , , );
G1_ram_block1a4 = G1_ram_block1a0_PORT_B_data_out[4];

--G1_ram_block1a3 is fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a3 at M9K_X78_Y69_N0
G1_ram_block1a0_PORT_A_data_in = BUS(r_fifo_rx_wr_data[0], r_fifo_rx_wr_data[1], r_fifo_rx_wr_data[2], r_fifo_rx_wr_data[3], r_fifo_rx_wr_data[4], r_fifo_rx_wr_data[5], r_fifo_rx_wr_data[6], r_fifo_rx_wr_data[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , );
G1_ram_block1a0_PORT_A_data_in_reg = DFFE(G1_ram_block1a0_PORT_A_data_in, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_A_address = BUS(C1_r_wr_index[0], C1_r_wr_index[1], C1_r_wr_index[2], C1_r_wr_index[3]);
G1_ram_block1a0_PORT_A_address_reg = DFFE(G1_ram_block1a0_PORT_A_address, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_B_address = BUS(C1L84, C1L86, C1L87, C1L89);
G1_ram_block1a0_PORT_B_address_reg = DFFE(G1_ram_block1a0_PORT_B_address, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_A_write_enable = C1L75;
G1_ram_block1a0_PORT_A_write_enable_reg = DFFE(G1_ram_block1a0_PORT_A_write_enable, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_B_read_enable = VCC;
G1_ram_block1a0_PORT_B_read_enable_reg = DFFE(G1_ram_block1a0_PORT_B_read_enable, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_clock_0 = GLOBAL(A1L13);
G1_ram_block1a0_PORT_B_data_out = MEMORY(G1_ram_block1a0_PORT_A_data_in_reg, , G1_ram_block1a0_PORT_A_address_reg, G1_ram_block1a0_PORT_B_address_reg, G1_ram_block1a0_PORT_A_write_enable_reg, , , G1_ram_block1a0_PORT_B_read_enable_reg, , , G1_ram_block1a0_clock_0, , , , , , , );
G1_ram_block1a3 = G1_ram_block1a0_PORT_B_data_out[3];

--G1_ram_block1a2 is fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a2 at M9K_X78_Y69_N0
G1_ram_block1a0_PORT_A_data_in = BUS(r_fifo_rx_wr_data[0], r_fifo_rx_wr_data[1], r_fifo_rx_wr_data[2], r_fifo_rx_wr_data[3], r_fifo_rx_wr_data[4], r_fifo_rx_wr_data[5], r_fifo_rx_wr_data[6], r_fifo_rx_wr_data[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , );
G1_ram_block1a0_PORT_A_data_in_reg = DFFE(G1_ram_block1a0_PORT_A_data_in, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_A_address = BUS(C1_r_wr_index[0], C1_r_wr_index[1], C1_r_wr_index[2], C1_r_wr_index[3]);
G1_ram_block1a0_PORT_A_address_reg = DFFE(G1_ram_block1a0_PORT_A_address, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_B_address = BUS(C1L84, C1L86, C1L87, C1L89);
G1_ram_block1a0_PORT_B_address_reg = DFFE(G1_ram_block1a0_PORT_B_address, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_A_write_enable = C1L75;
G1_ram_block1a0_PORT_A_write_enable_reg = DFFE(G1_ram_block1a0_PORT_A_write_enable, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_B_read_enable = VCC;
G1_ram_block1a0_PORT_B_read_enable_reg = DFFE(G1_ram_block1a0_PORT_B_read_enable, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_clock_0 = GLOBAL(A1L13);
G1_ram_block1a0_PORT_B_data_out = MEMORY(G1_ram_block1a0_PORT_A_data_in_reg, , G1_ram_block1a0_PORT_A_address_reg, G1_ram_block1a0_PORT_B_address_reg, G1_ram_block1a0_PORT_A_write_enable_reg, , , G1_ram_block1a0_PORT_B_read_enable_reg, , , G1_ram_block1a0_clock_0, , , , , , , );
G1_ram_block1a2 = G1_ram_block1a0_PORT_B_data_out[2];

--G1_ram_block1a1 is fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a1 at M9K_X78_Y69_N0
G1_ram_block1a0_PORT_A_data_in = BUS(r_fifo_rx_wr_data[0], r_fifo_rx_wr_data[1], r_fifo_rx_wr_data[2], r_fifo_rx_wr_data[3], r_fifo_rx_wr_data[4], r_fifo_rx_wr_data[5], r_fifo_rx_wr_data[6], r_fifo_rx_wr_data[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , );
G1_ram_block1a0_PORT_A_data_in_reg = DFFE(G1_ram_block1a0_PORT_A_data_in, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_A_address = BUS(C1_r_wr_index[0], C1_r_wr_index[1], C1_r_wr_index[2], C1_r_wr_index[3]);
G1_ram_block1a0_PORT_A_address_reg = DFFE(G1_ram_block1a0_PORT_A_address, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_B_address = BUS(C1L84, C1L86, C1L87, C1L89);
G1_ram_block1a0_PORT_B_address_reg = DFFE(G1_ram_block1a0_PORT_B_address, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_A_write_enable = C1L75;
G1_ram_block1a0_PORT_A_write_enable_reg = DFFE(G1_ram_block1a0_PORT_A_write_enable, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_B_read_enable = VCC;
G1_ram_block1a0_PORT_B_read_enable_reg = DFFE(G1_ram_block1a0_PORT_B_read_enable, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_clock_0 = GLOBAL(A1L13);
G1_ram_block1a0_PORT_B_data_out = MEMORY(G1_ram_block1a0_PORT_A_data_in_reg, , G1_ram_block1a0_PORT_A_address_reg, G1_ram_block1a0_PORT_B_address_reg, G1_ram_block1a0_PORT_A_write_enable_reg, , , G1_ram_block1a0_PORT_B_read_enable_reg, , , G1_ram_block1a0_clock_0, , , , , , , );
G1_ram_block1a1 = G1_ram_block1a0_PORT_B_data_out[1];


--C2_r_fifo_count[3] is fifo:fifo_tx|r_fifo_count[3] at FF_X106_Y70_N23
--register power-up is low

C2_r_fifo_count[3] = DFFEAS(C2L19, GLOBAL(A1L13),  ,  , C2L11,  ,  , !A1L58,  );


--C2_r_fifo_count[1] is fifo:fifo_tx|r_fifo_count[1] at FF_X106_Y70_N19
--register power-up is low

C2_r_fifo_count[1] = DFFEAS(C2L13, GLOBAL(A1L13),  ,  , C2L11,  ,  , !A1L58,  );


--C2_r_fifo_count[0] is fifo:fifo_tx|r_fifo_count[0] at FF_X106_Y70_N17
--register power-up is low

C2_r_fifo_count[0] = DFFEAS(C2L9, GLOBAL(A1L13),  ,  , C2L11,  ,  , !A1L58,  );


--C2_r_fifo_count[2] is fifo:fifo_tx|r_fifo_count[2] at FF_X106_Y70_N21
--register power-up is low

C2_r_fifo_count[2] = DFFEAS(C2L16, GLOBAL(A1L13),  ,  , C2L11,  ,  , !A1L58,  );


--C2_r_fifo_count[4] is fifo:fifo_tx|r_fifo_count[4] at FF_X106_Y70_N25
--register power-up is low

C2_r_fifo_count[4] = DFFEAS(C2L22, GLOBAL(A1L13),  ,  , C2L11,  ,  , !A1L58,  );


--H1_ram_block1a0 is fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_r3h1:auto_generated|ram_block1a0 at M9K_X104_Y70_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 36, Port B Depth: 16, Port B Width: 36
--Port A Logical Depth: 10, Port A Logical Width: 8, Port B Logical Depth: 10, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
H1_ram_block1a0_PORT_A_data_in = BUS(A1L254, A1L254, A1L254, A1L254, A1L254, A1L254, A1L254, A1L254, , , , , , , , , , , , , , , , , , , , , , , , , , , , );
H1_ram_block1a0_PORT_A_data_in_reg = DFFE(H1_ram_block1a0_PORT_A_data_in, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_A_address = BUS(A1L254, A1L254, A1L254, A1L254);
H1_ram_block1a0_PORT_A_address_reg = DFFE(H1_ram_block1a0_PORT_A_address, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_B_address = BUS(C2L55, C2L58, C2L60, C2L61);
H1_ram_block1a0_PORT_B_address_reg = DFFE(H1_ram_block1a0_PORT_B_address, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_A_write_enable = GND;
H1_ram_block1a0_PORT_A_write_enable_reg = DFFE(H1_ram_block1a0_PORT_A_write_enable, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_B_read_enable = VCC;
H1_ram_block1a0_PORT_B_read_enable_reg = DFFE(H1_ram_block1a0_PORT_B_read_enable, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_clock_0 = GLOBAL(A1L13);
H1_ram_block1a0_PORT_B_data_out = MEMORY(H1_ram_block1a0_PORT_A_data_in_reg, , H1_ram_block1a0_PORT_A_address_reg, H1_ram_block1a0_PORT_B_address_reg, H1_ram_block1a0_PORT_A_write_enable_reg, , , H1_ram_block1a0_PORT_B_read_enable_reg, , , H1_ram_block1a0_clock_0, , , , , , , );
H1_ram_block1a0 = H1_ram_block1a0_PORT_B_data_out[0];

--H1_ram_block1a7 is fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_r3h1:auto_generated|ram_block1a7 at M9K_X104_Y70_N0
H1_ram_block1a0_PORT_A_data_in = BUS(A1L254, A1L254, A1L254, A1L254, A1L254, A1L254, A1L254, A1L254, , , , , , , , , , , , , , , , , , , , , , , , , , , , );
H1_ram_block1a0_PORT_A_data_in_reg = DFFE(H1_ram_block1a0_PORT_A_data_in, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_A_address = BUS(A1L254, A1L254, A1L254, A1L254);
H1_ram_block1a0_PORT_A_address_reg = DFFE(H1_ram_block1a0_PORT_A_address, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_B_address = BUS(C2L55, C2L58, C2L60, C2L61);
H1_ram_block1a0_PORT_B_address_reg = DFFE(H1_ram_block1a0_PORT_B_address, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_A_write_enable = GND;
H1_ram_block1a0_PORT_A_write_enable_reg = DFFE(H1_ram_block1a0_PORT_A_write_enable, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_B_read_enable = VCC;
H1_ram_block1a0_PORT_B_read_enable_reg = DFFE(H1_ram_block1a0_PORT_B_read_enable, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_clock_0 = GLOBAL(A1L13);
H1_ram_block1a0_PORT_B_data_out = MEMORY(H1_ram_block1a0_PORT_A_data_in_reg, , H1_ram_block1a0_PORT_A_address_reg, H1_ram_block1a0_PORT_B_address_reg, H1_ram_block1a0_PORT_A_write_enable_reg, , , H1_ram_block1a0_PORT_B_read_enable_reg, , , H1_ram_block1a0_clock_0, , , , , , , );
H1_ram_block1a7 = H1_ram_block1a0_PORT_B_data_out[7];

--H1_ram_block1a6 is fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_r3h1:auto_generated|ram_block1a6 at M9K_X104_Y70_N0
H1_ram_block1a0_PORT_A_data_in = BUS(A1L254, A1L254, A1L254, A1L254, A1L254, A1L254, A1L254, A1L254, , , , , , , , , , , , , , , , , , , , , , , , , , , , );
H1_ram_block1a0_PORT_A_data_in_reg = DFFE(H1_ram_block1a0_PORT_A_data_in, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_A_address = BUS(A1L254, A1L254, A1L254, A1L254);
H1_ram_block1a0_PORT_A_address_reg = DFFE(H1_ram_block1a0_PORT_A_address, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_B_address = BUS(C2L55, C2L58, C2L60, C2L61);
H1_ram_block1a0_PORT_B_address_reg = DFFE(H1_ram_block1a0_PORT_B_address, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_A_write_enable = GND;
H1_ram_block1a0_PORT_A_write_enable_reg = DFFE(H1_ram_block1a0_PORT_A_write_enable, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_B_read_enable = VCC;
H1_ram_block1a0_PORT_B_read_enable_reg = DFFE(H1_ram_block1a0_PORT_B_read_enable, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_clock_0 = GLOBAL(A1L13);
H1_ram_block1a0_PORT_B_data_out = MEMORY(H1_ram_block1a0_PORT_A_data_in_reg, , H1_ram_block1a0_PORT_A_address_reg, H1_ram_block1a0_PORT_B_address_reg, H1_ram_block1a0_PORT_A_write_enable_reg, , , H1_ram_block1a0_PORT_B_read_enable_reg, , , H1_ram_block1a0_clock_0, , , , , , , );
H1_ram_block1a6 = H1_ram_block1a0_PORT_B_data_out[6];

--H1_ram_block1a5 is fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_r3h1:auto_generated|ram_block1a5 at M9K_X104_Y70_N0
H1_ram_block1a0_PORT_A_data_in = BUS(A1L254, A1L254, A1L254, A1L254, A1L254, A1L254, A1L254, A1L254, , , , , , , , , , , , , , , , , , , , , , , , , , , , );
H1_ram_block1a0_PORT_A_data_in_reg = DFFE(H1_ram_block1a0_PORT_A_data_in, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_A_address = BUS(A1L254, A1L254, A1L254, A1L254);
H1_ram_block1a0_PORT_A_address_reg = DFFE(H1_ram_block1a0_PORT_A_address, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_B_address = BUS(C2L55, C2L58, C2L60, C2L61);
H1_ram_block1a0_PORT_B_address_reg = DFFE(H1_ram_block1a0_PORT_B_address, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_A_write_enable = GND;
H1_ram_block1a0_PORT_A_write_enable_reg = DFFE(H1_ram_block1a0_PORT_A_write_enable, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_B_read_enable = VCC;
H1_ram_block1a0_PORT_B_read_enable_reg = DFFE(H1_ram_block1a0_PORT_B_read_enable, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_clock_0 = GLOBAL(A1L13);
H1_ram_block1a0_PORT_B_data_out = MEMORY(H1_ram_block1a0_PORT_A_data_in_reg, , H1_ram_block1a0_PORT_A_address_reg, H1_ram_block1a0_PORT_B_address_reg, H1_ram_block1a0_PORT_A_write_enable_reg, , , H1_ram_block1a0_PORT_B_read_enable_reg, , , H1_ram_block1a0_clock_0, , , , , , , );
H1_ram_block1a5 = H1_ram_block1a0_PORT_B_data_out[5];

--H1_ram_block1a4 is fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_r3h1:auto_generated|ram_block1a4 at M9K_X104_Y70_N0
H1_ram_block1a0_PORT_A_data_in = BUS(A1L254, A1L254, A1L254, A1L254, A1L254, A1L254, A1L254, A1L254, , , , , , , , , , , , , , , , , , , , , , , , , , , , );
H1_ram_block1a0_PORT_A_data_in_reg = DFFE(H1_ram_block1a0_PORT_A_data_in, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_A_address = BUS(A1L254, A1L254, A1L254, A1L254);
H1_ram_block1a0_PORT_A_address_reg = DFFE(H1_ram_block1a0_PORT_A_address, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_B_address = BUS(C2L55, C2L58, C2L60, C2L61);
H1_ram_block1a0_PORT_B_address_reg = DFFE(H1_ram_block1a0_PORT_B_address, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_A_write_enable = GND;
H1_ram_block1a0_PORT_A_write_enable_reg = DFFE(H1_ram_block1a0_PORT_A_write_enable, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_B_read_enable = VCC;
H1_ram_block1a0_PORT_B_read_enable_reg = DFFE(H1_ram_block1a0_PORT_B_read_enable, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_clock_0 = GLOBAL(A1L13);
H1_ram_block1a0_PORT_B_data_out = MEMORY(H1_ram_block1a0_PORT_A_data_in_reg, , H1_ram_block1a0_PORT_A_address_reg, H1_ram_block1a0_PORT_B_address_reg, H1_ram_block1a0_PORT_A_write_enable_reg, , , H1_ram_block1a0_PORT_B_read_enable_reg, , , H1_ram_block1a0_clock_0, , , , , , , );
H1_ram_block1a4 = H1_ram_block1a0_PORT_B_data_out[4];

--H1_ram_block1a3 is fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_r3h1:auto_generated|ram_block1a3 at M9K_X104_Y70_N0
H1_ram_block1a0_PORT_A_data_in = BUS(A1L254, A1L254, A1L254, A1L254, A1L254, A1L254, A1L254, A1L254, , , , , , , , , , , , , , , , , , , , , , , , , , , , );
H1_ram_block1a0_PORT_A_data_in_reg = DFFE(H1_ram_block1a0_PORT_A_data_in, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_A_address = BUS(A1L254, A1L254, A1L254, A1L254);
H1_ram_block1a0_PORT_A_address_reg = DFFE(H1_ram_block1a0_PORT_A_address, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_B_address = BUS(C2L55, C2L58, C2L60, C2L61);
H1_ram_block1a0_PORT_B_address_reg = DFFE(H1_ram_block1a0_PORT_B_address, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_A_write_enable = GND;
H1_ram_block1a0_PORT_A_write_enable_reg = DFFE(H1_ram_block1a0_PORT_A_write_enable, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_B_read_enable = VCC;
H1_ram_block1a0_PORT_B_read_enable_reg = DFFE(H1_ram_block1a0_PORT_B_read_enable, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_clock_0 = GLOBAL(A1L13);
H1_ram_block1a0_PORT_B_data_out = MEMORY(H1_ram_block1a0_PORT_A_data_in_reg, , H1_ram_block1a0_PORT_A_address_reg, H1_ram_block1a0_PORT_B_address_reg, H1_ram_block1a0_PORT_A_write_enable_reg, , , H1_ram_block1a0_PORT_B_read_enable_reg, , , H1_ram_block1a0_clock_0, , , , , , , );
H1_ram_block1a3 = H1_ram_block1a0_PORT_B_data_out[3];

--H1_ram_block1a2 is fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_r3h1:auto_generated|ram_block1a2 at M9K_X104_Y70_N0
H1_ram_block1a0_PORT_A_data_in = BUS(A1L254, A1L254, A1L254, A1L254, A1L254, A1L254, A1L254, A1L254, , , , , , , , , , , , , , , , , , , , , , , , , , , , );
H1_ram_block1a0_PORT_A_data_in_reg = DFFE(H1_ram_block1a0_PORT_A_data_in, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_A_address = BUS(A1L254, A1L254, A1L254, A1L254);
H1_ram_block1a0_PORT_A_address_reg = DFFE(H1_ram_block1a0_PORT_A_address, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_B_address = BUS(C2L55, C2L58, C2L60, C2L61);
H1_ram_block1a0_PORT_B_address_reg = DFFE(H1_ram_block1a0_PORT_B_address, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_A_write_enable = GND;
H1_ram_block1a0_PORT_A_write_enable_reg = DFFE(H1_ram_block1a0_PORT_A_write_enable, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_B_read_enable = VCC;
H1_ram_block1a0_PORT_B_read_enable_reg = DFFE(H1_ram_block1a0_PORT_B_read_enable, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_clock_0 = GLOBAL(A1L13);
H1_ram_block1a0_PORT_B_data_out = MEMORY(H1_ram_block1a0_PORT_A_data_in_reg, , H1_ram_block1a0_PORT_A_address_reg, H1_ram_block1a0_PORT_B_address_reg, H1_ram_block1a0_PORT_A_write_enable_reg, , , H1_ram_block1a0_PORT_B_read_enable_reg, , , H1_ram_block1a0_clock_0, , , , , , , );
H1_ram_block1a2 = H1_ram_block1a0_PORT_B_data_out[2];

--H1_ram_block1a1 is fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_r3h1:auto_generated|ram_block1a1 at M9K_X104_Y70_N0
H1_ram_block1a0_PORT_A_data_in = BUS(A1L254, A1L254, A1L254, A1L254, A1L254, A1L254, A1L254, A1L254, , , , , , , , , , , , , , , , , , , , , , , , , , , , );
H1_ram_block1a0_PORT_A_data_in_reg = DFFE(H1_ram_block1a0_PORT_A_data_in, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_A_address = BUS(A1L254, A1L254, A1L254, A1L254);
H1_ram_block1a0_PORT_A_address_reg = DFFE(H1_ram_block1a0_PORT_A_address, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_B_address = BUS(C2L55, C2L58, C2L60, C2L61);
H1_ram_block1a0_PORT_B_address_reg = DFFE(H1_ram_block1a0_PORT_B_address, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_A_write_enable = GND;
H1_ram_block1a0_PORT_A_write_enable_reg = DFFE(H1_ram_block1a0_PORT_A_write_enable, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_B_read_enable = VCC;
H1_ram_block1a0_PORT_B_read_enable_reg = DFFE(H1_ram_block1a0_PORT_B_read_enable, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_clock_0 = GLOBAL(A1L13);
H1_ram_block1a0_PORT_B_data_out = MEMORY(H1_ram_block1a0_PORT_A_data_in_reg, , H1_ram_block1a0_PORT_A_address_reg, H1_ram_block1a0_PORT_B_address_reg, H1_ram_block1a0_PORT_A_write_enable_reg, , , H1_ram_block1a0_PORT_B_read_enable_reg, , , H1_ram_block1a0_clock_0, , , , , , , );
H1_ram_block1a1 = H1_ram_block1a0_PORT_B_data_out[1];


--C1L11 is fifo:fifo_rx|r_fifo_count[0]~5 at LCCOMB_X83_Y69_N6
C1L11 = C1_r_fifo_count[0] $ (VCC);

--C1L12 is fifo:fifo_rx|r_fifo_count[0]~6 at LCCOMB_X83_Y69_N6
C1L12 = CARRY(C1_r_fifo_count[0]);


--C1L14 is fifo:fifo_rx|r_fifo_count[1]~7 at LCCOMB_X83_Y69_N8
C1L14 = (C1_r_fifo_count[1] & (C1L12 & VCC)) # (!C1_r_fifo_count[1] & (!C1L12));

--C1L15 is fifo:fifo_rx|r_fifo_count[1]~8 at LCCOMB_X83_Y69_N8
C1L15 = CARRY((!C1_r_fifo_count[1] & !C1L12));


--C1L17 is fifo:fifo_rx|r_fifo_count[2]~9 at LCCOMB_X83_Y69_N10
C1L17 = (C1_r_fifo_count[2] & ((GND) # (!C1L15))) # (!C1_r_fifo_count[2] & (C1L15 $ (GND)));

--C1L18 is fifo:fifo_rx|r_fifo_count[2]~10 at LCCOMB_X83_Y69_N10
C1L18 = CARRY((C1_r_fifo_count[2]) # (!C1L15));


--C1L20 is fifo:fifo_rx|r_fifo_count[3]~11 at LCCOMB_X83_Y69_N12
C1L20 = (C1_r_fifo_count[3] & (C1L18 & VCC)) # (!C1_r_fifo_count[3] & (!C1L18));

--C1L21 is fifo:fifo_rx|r_fifo_count[3]~12 at LCCOMB_X83_Y69_N12
C1L21 = CARRY((!C1_r_fifo_count[3] & !C1L18));


--C1L23 is fifo:fifo_rx|r_fifo_count[4]~13 at LCCOMB_X83_Y69_N14
C1L23 = C1_r_fifo_count[4] $ (C1L21);


--C2L9 is fifo:fifo_tx|r_fifo_count[0]~5 at LCCOMB_X106_Y70_N16
C2L9 = C2_r_fifo_count[0] $ (VCC);

--C2L10 is fifo:fifo_tx|r_fifo_count[0]~6 at LCCOMB_X106_Y70_N16
C2L10 = CARRY(C2_r_fifo_count[0]);


--C2L13 is fifo:fifo_tx|r_fifo_count[1]~7 at LCCOMB_X106_Y70_N18
C2L13 = (C2_r_fifo_count[1] & (C2L10 & VCC)) # (!C2_r_fifo_count[1] & (!C2L10));

--C2L14 is fifo:fifo_tx|r_fifo_count[1]~8 at LCCOMB_X106_Y70_N18
C2L14 = CARRY((!C2_r_fifo_count[1] & !C2L10));


--C2L16 is fifo:fifo_tx|r_fifo_count[2]~9 at LCCOMB_X106_Y70_N20
C2L16 = (C2_r_fifo_count[2] & ((GND) # (!C2L14))) # (!C2_r_fifo_count[2] & (C2L14 $ (GND)));

--C2L17 is fifo:fifo_tx|r_fifo_count[2]~10 at LCCOMB_X106_Y70_N20
C2L17 = CARRY((C2_r_fifo_count[2]) # (!C2L14));


--C2L19 is fifo:fifo_tx|r_fifo_count[3]~11 at LCCOMB_X106_Y70_N22
C2L19 = (C2_r_fifo_count[3] & (C2L17 & VCC)) # (!C2_r_fifo_count[3] & (!C2L17));

--C2L20 is fifo:fifo_tx|r_fifo_count[3]~12 at LCCOMB_X106_Y70_N22
C2L20 = CARRY((!C2_r_fifo_count[3] & !C2L17));


--C2L22 is fifo:fifo_tx|r_fifo_count[4]~14 at LCCOMB_X106_Y70_N24
C2L22 = C2L20 $ (C2_r_fifo_count[4]);


--E1_r_clk_count[10] is uart_tx:transmitter|r_clk_count[10] at FF_X102_Y70_N23
--register power-up is low

E1_r_clk_count[10] = DFFEAS(E1L47, GLOBAL(A1L13),  ,  , !E1_r_sm_main.s_cleanup,  ,  , E1L53,  );


--E1_r_clk_count[11] is uart_tx:transmitter|r_clk_count[11] at FF_X102_Y70_N25
--register power-up is low

E1_r_clk_count[11] = DFFEAS(E1L50, GLOBAL(A1L13),  ,  , !E1_r_sm_main.s_cleanup,  ,  , E1L53,  );


--E1_r_clk_count[3] is uart_tx:transmitter|r_clk_count[3] at FF_X102_Y70_N9
--register power-up is low

E1_r_clk_count[3] = DFFEAS(E1L26, GLOBAL(A1L13),  ,  , !E1_r_sm_main.s_cleanup,  ,  , E1L53,  );


--E1_r_clk_count[4] is uart_tx:transmitter|r_clk_count[4] at FF_X102_Y70_N11
--register power-up is low

E1_r_clk_count[4] = DFFEAS(E1L29, GLOBAL(A1L13),  ,  , !E1_r_sm_main.s_cleanup,  ,  , E1L53,  );


--E1_r_clk_count[5] is uart_tx:transmitter|r_clk_count[5] at FF_X102_Y70_N13
--register power-up is low

E1_r_clk_count[5] = DFFEAS(E1L32, GLOBAL(A1L13),  ,  , !E1_r_sm_main.s_cleanup,  ,  , E1L53,  );


--E1_r_clk_count[6] is uart_tx:transmitter|r_clk_count[6] at FF_X102_Y70_N15
--register power-up is low

E1_r_clk_count[6] = DFFEAS(E1L35, GLOBAL(A1L13),  ,  , !E1_r_sm_main.s_cleanup,  ,  , E1L53,  );


--E1_r_clk_count[7] is uart_tx:transmitter|r_clk_count[7] at FF_X102_Y70_N17
--register power-up is low

E1_r_clk_count[7] = DFFEAS(E1L38, GLOBAL(A1L13),  ,  , !E1_r_sm_main.s_cleanup,  ,  , E1L53,  );


--E1_r_clk_count[8] is uart_tx:transmitter|r_clk_count[8] at FF_X102_Y70_N19
--register power-up is low

E1_r_clk_count[8] = DFFEAS(E1L41, GLOBAL(A1L13),  ,  , !E1_r_sm_main.s_cleanup,  ,  , E1L53,  );


--E1_r_clk_count[9] is uart_tx:transmitter|r_clk_count[9] at FF_X102_Y70_N21
--register power-up is low

E1_r_clk_count[9] = DFFEAS(E1L44, GLOBAL(A1L13),  ,  , !E1_r_sm_main.s_cleanup,  ,  , E1L53,  );


--E1_r_clk_count[12] is uart_tx:transmitter|r_clk_count[12] at FF_X102_Y70_N27
--register power-up is low

E1_r_clk_count[12] = DFFEAS(E1L54, GLOBAL(A1L13),  ,  , !E1_r_sm_main.s_cleanup,  ,  , E1L53,  );


--D1_r_clk_count[12] is uart_rx:receiver|r_clk_count[12] at FF_X80_Y68_N27
--register power-up is low

D1_r_clk_count[12] = DFFEAS(D1L60, GLOBAL(A1L13),  ,  , D1L52,  ,  , D1L51,  );


--D1_r_clk_count[3] is uart_rx:receiver|r_clk_count[3] at FF_X80_Y68_N9
--register power-up is low

D1_r_clk_count[3] = DFFEAS(D1L29, GLOBAL(A1L13),  ,  , D1L52,  ,  , D1L51,  );


--D1_r_clk_count[4] is uart_rx:receiver|r_clk_count[4] at FF_X80_Y68_N11
--register power-up is low

D1_r_clk_count[4] = DFFEAS(D1L32, GLOBAL(A1L13),  ,  , D1L52,  ,  , D1L51,  );


--D1_r_clk_count[5] is uart_rx:receiver|r_clk_count[5] at FF_X80_Y68_N13
--register power-up is low

D1_r_clk_count[5] = DFFEAS(D1L35, GLOBAL(A1L13),  ,  , D1L52,  ,  , D1L51,  );


--D1_r_clk_count[6] is uart_rx:receiver|r_clk_count[6] at FF_X80_Y68_N15
--register power-up is low

D1_r_clk_count[6] = DFFEAS(D1L38, GLOBAL(A1L13),  ,  , D1L52,  ,  , D1L51,  );


--D1_r_clk_count[11] is uart_rx:receiver|r_clk_count[11] at FF_X80_Y68_N25
--register power-up is low

D1_r_clk_count[11] = DFFEAS(D1L57, GLOBAL(A1L13),  ,  , D1L52,  ,  , D1L51,  );


--D1_r_clk_count[7] is uart_rx:receiver|r_clk_count[7] at FF_X80_Y68_N17
--register power-up is low

D1_r_clk_count[7] = DFFEAS(D1L41, GLOBAL(A1L13),  ,  , D1L52,  ,  , D1L51,  );


--D1_r_clk_count[8] is uart_rx:receiver|r_clk_count[8] at FF_X80_Y68_N19
--register power-up is low

D1_r_clk_count[8] = DFFEAS(D1L44, GLOBAL(A1L13),  ,  , D1L52,  ,  , D1L51,  );


--D1_r_clk_count[9] is uart_rx:receiver|r_clk_count[9] at FF_X80_Y68_N21
--register power-up is low

D1_r_clk_count[9] = DFFEAS(D1L47, GLOBAL(A1L13),  ,  , D1L52,  ,  , D1L51,  );


--D1_r_clk_count[10] is uart_rx:receiver|r_clk_count[10] at FF_X80_Y68_N23
--register power-up is low

D1_r_clk_count[10] = DFFEAS(D1L54, GLOBAL(A1L13),  ,  , D1L52,  ,  , D1L51,  );


--E1_r_clk_count[2] is uart_tx:transmitter|r_clk_count[2] at FF_X102_Y70_N7
--register power-up is low

E1_r_clk_count[2] = DFFEAS(E1L23, GLOBAL(A1L13),  ,  , !E1_r_sm_main.s_cleanup,  ,  , E1L53,  );


--E1_r_clk_count[1] is uart_tx:transmitter|r_clk_count[1] at FF_X102_Y70_N5
--register power-up is low

E1_r_clk_count[1] = DFFEAS(E1L20, GLOBAL(A1L13),  ,  , !E1_r_sm_main.s_cleanup,  ,  , E1L53,  );


--E1_r_clk_count[0] is uart_tx:transmitter|r_clk_count[0] at FF_X102_Y70_N3
--register power-up is low

E1_r_clk_count[0] = DFFEAS(E1L17, GLOBAL(A1L13),  ,  , !E1_r_sm_main.s_cleanup,  ,  , E1L53,  );


--E1L17 is uart_tx:transmitter|r_clk_count[0]~13 at LCCOMB_X102_Y70_N2
E1L17 = E1_r_clk_count[0] $ (VCC);

--E1L18 is uart_tx:transmitter|r_clk_count[0]~14 at LCCOMB_X102_Y70_N2
E1L18 = CARRY(E1_r_clk_count[0]);


--E1L20 is uart_tx:transmitter|r_clk_count[1]~15 at LCCOMB_X102_Y70_N4
E1L20 = (E1_r_clk_count[1] & (!E1L18)) # (!E1_r_clk_count[1] & ((E1L18) # (GND)));

--E1L21 is uart_tx:transmitter|r_clk_count[1]~16 at LCCOMB_X102_Y70_N4
E1L21 = CARRY((!E1L18) # (!E1_r_clk_count[1]));


--E1L23 is uart_tx:transmitter|r_clk_count[2]~17 at LCCOMB_X102_Y70_N6
E1L23 = (E1_r_clk_count[2] & (E1L21 $ (GND))) # (!E1_r_clk_count[2] & (!E1L21 & VCC));

--E1L24 is uart_tx:transmitter|r_clk_count[2]~18 at LCCOMB_X102_Y70_N6
E1L24 = CARRY((E1_r_clk_count[2] & !E1L21));


--E1L26 is uart_tx:transmitter|r_clk_count[3]~19 at LCCOMB_X102_Y70_N8
E1L26 = (E1_r_clk_count[3] & (!E1L24)) # (!E1_r_clk_count[3] & ((E1L24) # (GND)));

--E1L27 is uart_tx:transmitter|r_clk_count[3]~20 at LCCOMB_X102_Y70_N8
E1L27 = CARRY((!E1L24) # (!E1_r_clk_count[3]));


--E1L29 is uart_tx:transmitter|r_clk_count[4]~21 at LCCOMB_X102_Y70_N10
E1L29 = (E1_r_clk_count[4] & (E1L27 $ (GND))) # (!E1_r_clk_count[4] & (!E1L27 & VCC));

--E1L30 is uart_tx:transmitter|r_clk_count[4]~22 at LCCOMB_X102_Y70_N10
E1L30 = CARRY((E1_r_clk_count[4] & !E1L27));


--E1L32 is uart_tx:transmitter|r_clk_count[5]~23 at LCCOMB_X102_Y70_N12
E1L32 = (E1_r_clk_count[5] & (!E1L30)) # (!E1_r_clk_count[5] & ((E1L30) # (GND)));

--E1L33 is uart_tx:transmitter|r_clk_count[5]~24 at LCCOMB_X102_Y70_N12
E1L33 = CARRY((!E1L30) # (!E1_r_clk_count[5]));


--E1L35 is uart_tx:transmitter|r_clk_count[6]~25 at LCCOMB_X102_Y70_N14
E1L35 = (E1_r_clk_count[6] & (E1L33 $ (GND))) # (!E1_r_clk_count[6] & (!E1L33 & VCC));

--E1L36 is uart_tx:transmitter|r_clk_count[6]~26 at LCCOMB_X102_Y70_N14
E1L36 = CARRY((E1_r_clk_count[6] & !E1L33));


--E1L38 is uart_tx:transmitter|r_clk_count[7]~27 at LCCOMB_X102_Y70_N16
E1L38 = (E1_r_clk_count[7] & (!E1L36)) # (!E1_r_clk_count[7] & ((E1L36) # (GND)));

--E1L39 is uart_tx:transmitter|r_clk_count[7]~28 at LCCOMB_X102_Y70_N16
E1L39 = CARRY((!E1L36) # (!E1_r_clk_count[7]));


--E1L41 is uart_tx:transmitter|r_clk_count[8]~29 at LCCOMB_X102_Y70_N18
E1L41 = (E1_r_clk_count[8] & (E1L39 $ (GND))) # (!E1_r_clk_count[8] & (!E1L39 & VCC));

--E1L42 is uart_tx:transmitter|r_clk_count[8]~30 at LCCOMB_X102_Y70_N18
E1L42 = CARRY((E1_r_clk_count[8] & !E1L39));


--E1L44 is uart_tx:transmitter|r_clk_count[9]~31 at LCCOMB_X102_Y70_N20
E1L44 = (E1_r_clk_count[9] & (!E1L42)) # (!E1_r_clk_count[9] & ((E1L42) # (GND)));

--E1L45 is uart_tx:transmitter|r_clk_count[9]~32 at LCCOMB_X102_Y70_N20
E1L45 = CARRY((!E1L42) # (!E1_r_clk_count[9]));


--E1L47 is uart_tx:transmitter|r_clk_count[10]~33 at LCCOMB_X102_Y70_N22
E1L47 = (E1_r_clk_count[10] & (E1L45 $ (GND))) # (!E1_r_clk_count[10] & (!E1L45 & VCC));

--E1L48 is uart_tx:transmitter|r_clk_count[10]~34 at LCCOMB_X102_Y70_N22
E1L48 = CARRY((E1_r_clk_count[10] & !E1L45));


--E1L50 is uart_tx:transmitter|r_clk_count[11]~36 at LCCOMB_X102_Y70_N24
E1L50 = (E1_r_clk_count[11] & (!E1L48)) # (!E1_r_clk_count[11] & ((E1L48) # (GND)));

--E1L51 is uart_tx:transmitter|r_clk_count[11]~37 at LCCOMB_X102_Y70_N24
E1L51 = CARRY((!E1L48) # (!E1_r_clk_count[11]));


--E1L54 is uart_tx:transmitter|r_clk_count[12]~38 at LCCOMB_X102_Y70_N26
E1L54 = E1_r_clk_count[12] $ (!E1L51);


--D1_r_clk_count[2] is uart_rx:receiver|r_clk_count[2] at FF_X80_Y68_N7
--register power-up is low

D1_r_clk_count[2] = DFFEAS(D1L26, GLOBAL(A1L13),  ,  , D1L52,  ,  , D1L51,  );


--D1_r_clk_count[1] is uart_rx:receiver|r_clk_count[1] at FF_X80_Y68_N5
--register power-up is low

D1_r_clk_count[1] = DFFEAS(D1L23, GLOBAL(A1L13),  ,  , D1L52,  ,  , D1L51,  );


--D1_r_clk_count[0] is uart_rx:receiver|r_clk_count[0] at FF_X80_Y68_N3
--register power-up is low

D1_r_clk_count[0] = DFFEAS(D1L20, GLOBAL(A1L13),  ,  , D1L52,  ,  , D1L51,  );


--D1L20 is uart_rx:receiver|r_clk_count[0]~13 at LCCOMB_X80_Y68_N2
D1L20 = D1_r_clk_count[0] $ (VCC);

--D1L21 is uart_rx:receiver|r_clk_count[0]~14 at LCCOMB_X80_Y68_N2
D1L21 = CARRY(D1_r_clk_count[0]);


--D1L23 is uart_rx:receiver|r_clk_count[1]~15 at LCCOMB_X80_Y68_N4
D1L23 = (D1_r_clk_count[1] & (!D1L21)) # (!D1_r_clk_count[1] & ((D1L21) # (GND)));

--D1L24 is uart_rx:receiver|r_clk_count[1]~16 at LCCOMB_X80_Y68_N4
D1L24 = CARRY((!D1L21) # (!D1_r_clk_count[1]));


--D1L26 is uart_rx:receiver|r_clk_count[2]~17 at LCCOMB_X80_Y68_N6
D1L26 = (D1_r_clk_count[2] & (D1L24 $ (GND))) # (!D1_r_clk_count[2] & (!D1L24 & VCC));

--D1L27 is uart_rx:receiver|r_clk_count[2]~18 at LCCOMB_X80_Y68_N6
D1L27 = CARRY((D1_r_clk_count[2] & !D1L24));


--D1L29 is uart_rx:receiver|r_clk_count[3]~19 at LCCOMB_X80_Y68_N8
D1L29 = (D1_r_clk_count[3] & (!D1L27)) # (!D1_r_clk_count[3] & ((D1L27) # (GND)));

--D1L30 is uart_rx:receiver|r_clk_count[3]~20 at LCCOMB_X80_Y68_N8
D1L30 = CARRY((!D1L27) # (!D1_r_clk_count[3]));


--D1L32 is uart_rx:receiver|r_clk_count[4]~21 at LCCOMB_X80_Y68_N10
D1L32 = (D1_r_clk_count[4] & (D1L30 $ (GND))) # (!D1_r_clk_count[4] & (!D1L30 & VCC));

--D1L33 is uart_rx:receiver|r_clk_count[4]~22 at LCCOMB_X80_Y68_N10
D1L33 = CARRY((D1_r_clk_count[4] & !D1L30));


--D1L35 is uart_rx:receiver|r_clk_count[5]~23 at LCCOMB_X80_Y68_N12
D1L35 = (D1_r_clk_count[5] & (!D1L33)) # (!D1_r_clk_count[5] & ((D1L33) # (GND)));

--D1L36 is uart_rx:receiver|r_clk_count[5]~24 at LCCOMB_X80_Y68_N12
D1L36 = CARRY((!D1L33) # (!D1_r_clk_count[5]));


--D1L38 is uart_rx:receiver|r_clk_count[6]~25 at LCCOMB_X80_Y68_N14
D1L38 = (D1_r_clk_count[6] & (D1L36 $ (GND))) # (!D1_r_clk_count[6] & (!D1L36 & VCC));

--D1L39 is uart_rx:receiver|r_clk_count[6]~26 at LCCOMB_X80_Y68_N14
D1L39 = CARRY((D1_r_clk_count[6] & !D1L36));


--D1L41 is uart_rx:receiver|r_clk_count[7]~27 at LCCOMB_X80_Y68_N16
D1L41 = (D1_r_clk_count[7] & (!D1L39)) # (!D1_r_clk_count[7] & ((D1L39) # (GND)));

--D1L42 is uart_rx:receiver|r_clk_count[7]~28 at LCCOMB_X80_Y68_N16
D1L42 = CARRY((!D1L39) # (!D1_r_clk_count[7]));


--D1L44 is uart_rx:receiver|r_clk_count[8]~29 at LCCOMB_X80_Y68_N18
D1L44 = (D1_r_clk_count[8] & (D1L42 $ (GND))) # (!D1_r_clk_count[8] & (!D1L42 & VCC));

--D1L45 is uart_rx:receiver|r_clk_count[8]~30 at LCCOMB_X80_Y68_N18
D1L45 = CARRY((D1_r_clk_count[8] & !D1L42));


--D1L47 is uart_rx:receiver|r_clk_count[9]~31 at LCCOMB_X80_Y68_N20
D1L47 = (D1_r_clk_count[9] & (!D1L45)) # (!D1_r_clk_count[9] & ((D1L45) # (GND)));

--D1L48 is uart_rx:receiver|r_clk_count[9]~32 at LCCOMB_X80_Y68_N20
D1L48 = CARRY((!D1L45) # (!D1_r_clk_count[9]));


--D1L54 is uart_rx:receiver|r_clk_count[10]~33 at LCCOMB_X80_Y68_N22
D1L54 = (D1_r_clk_count[10] & (D1L48 $ (GND))) # (!D1_r_clk_count[10] & (!D1L48 & VCC));

--D1L55 is uart_rx:receiver|r_clk_count[10]~34 at LCCOMB_X80_Y68_N22
D1L55 = CARRY((D1_r_clk_count[10] & !D1L48));


--D1L57 is uart_rx:receiver|r_clk_count[11]~35 at LCCOMB_X80_Y68_N24
D1L57 = (D1_r_clk_count[11] & (!D1L55)) # (!D1_r_clk_count[11] & ((D1L55) # (GND)));

--D1L58 is uart_rx:receiver|r_clk_count[11]~36 at LCCOMB_X80_Y68_N24
D1L58 = CARRY((!D1L55) # (!D1_r_clk_count[11]));


--D1L60 is uart_rx:receiver|r_clk_count[12]~37 at LCCOMB_X80_Y68_N26
D1L60 = D1_r_clk_count[12] $ (!D1L58);


--r_status[0] is r_status[0] at FF_X83_Y69_N1
--register power-up is low

r_status[0] = DFFEAS(A1L190, GLOBAL(A1L13), A1L59,  ,  ,  ,  ,  ,  );


--r_status[1] is r_status[1] at FF_X77_Y69_N9
--register power-up is low

r_status[1] = DFFEAS(A1L192, GLOBAL(A1L13), A1L59,  ,  ,  ,  ,  ,  );


--r_status[2] is r_status[2] at FF_X77_Y69_N27
--register power-up is low

r_status[2] = DFFEAS(A1L194, GLOBAL(A1L13), A1L59,  ,  ,  ,  ,  ,  );


--r_status[3] is r_status[3] at FF_X77_Y69_N13
--register power-up is low

r_status[3] = DFFEAS(A1L196, GLOBAL(A1L13), A1L59,  ,  ,  ,  ,  ,  );


--C1L6 is fifo:fifo_rx|Equal2~0 at LCCOMB_X83_Y69_N18
C1L6 = (!C1_r_fifo_count[0] & (!C1_r_fifo_count[4] & !C1_r_fifo_count[2]));


--C1L7 is fifo:fifo_rx|Equal2~1 at LCCOMB_X83_Y69_N4
C1L7 = (C1_r_fifo_count[3] & (C1_r_fifo_count[1] & C1L6));


--C1L40Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[9] at FF_X77_Y69_N7
--register power-up is low

C1L40Q = DFFEAS( , GLOBAL(A1L13),  ,  ,  , r_fifo_rx_wr_data[0],  ,  , VCC);


--C1L41Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[10] at FF_X77_Y69_N1
--register power-up is low

C1L41Q = DFFEAS(C1L42, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--C1L28Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[1] at FF_X82_Y69_N29
--register power-up is low

C1L28Q = DFFEAS( , GLOBAL(A1L13),  ,  ,  , C1_r_wr_index[0],  ,  , VCC);


--C1L31Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[3] at FF_X82_Y69_N19
--register power-up is low

C1L31Q = DFFEAS(C1L32, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--C1L33Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[4] at FF_X82_Y69_N1
--register power-up is low

C1L33Q = DFFEAS( , GLOBAL(A1L13),  ,  ,  , C1L86,  ,  , VCC);


--C1L29Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[2] at FF_X82_Y69_N7
--register power-up is low

C1L29Q = DFFEAS(C1L30, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--C1L64 is fifo:fifo_rx|r_fifo_data~13 at LCCOMB_X82_Y69_N0
C1L64 = (C1L29Q & (C1L28Q & (C1L31Q $ (!C1L33Q)))) # (!C1L29Q & (!C1L28Q & (C1L31Q $ (!C1L33Q))));


--C1L27Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[0] at FF_X83_Y69_N29
--register power-up is low

C1L27Q = DFFEAS(C1L75, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--C1L34Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[5] at FF_X82_Y69_N13
--register power-up is low

C1L34Q = DFFEAS(C1L35, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--C1L37Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[7] at FF_X82_Y69_N3
--register power-up is low

C1L37Q = DFFEAS( , GLOBAL(A1L13),  ,  ,  , C1_r_wr_index[3],  ,  , VCC);


--C1L38Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[8] at FF_X82_Y69_N25
--register power-up is low

C1L38Q = DFFEAS(C1L39, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--C1L36Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[6] at FF_X82_Y69_N27
--register power-up is low

C1L36Q = DFFEAS( , GLOBAL(A1L13),  ,  ,  , C1L87,  ,  , VCC);


--C1L65 is fifo:fifo_rx|r_fifo_data~14 at LCCOMB_X82_Y69_N26
C1L65 = (C1L34Q & (C1L36Q & (C1L37Q $ (!C1L38Q)))) # (!C1L34Q & (!C1L36Q & (C1L37Q $ (!C1L38Q))));


--C1L66 is fifo:fifo_rx|r_fifo_data~15 at LCCOMB_X82_Y69_N28
C1L66 = (C1L65 & (C1L64 & C1L27Q));


--C1L67 is fifo:fifo_rx|r_fifo_data~16 at LCCOMB_X77_Y69_N6
C1L67 = (C1L66 & (((C1L40Q)))) # (!C1L66 & ((C1L41Q & ((G1_ram_block1a0))) # (!C1L41Q & (C1L40Q))));


--C1L43Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[11] at FF_X77_Y69_N19
--register power-up is low

C1L43Q = DFFEAS( , GLOBAL(A1L13),  ,  ,  , r_fifo_rx_wr_data[1],  ,  , VCC);


--C1L44Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[12] at FF_X77_Y69_N17
--register power-up is low

C1L44Q = DFFEAS(C1L45, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--C1L68 is fifo:fifo_rx|r_fifo_data~17 at LCCOMB_X77_Y69_N18
C1L68 = (C1L66 & (((C1L43Q)))) # (!C1L66 & ((C1L44Q & ((G1_ram_block1a1))) # (!C1L44Q & (C1L43Q))));


--C1L46Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[13] at FF_X77_Y69_N11
--register power-up is low

C1L46Q = DFFEAS( , GLOBAL(A1L13),  ,  ,  , r_fifo_rx_wr_data[2],  ,  , VCC);


--C1L47Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[14] at FF_X77_Y69_N21
--register power-up is low

C1L47Q = DFFEAS(C1L48, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--C1L69 is fifo:fifo_rx|r_fifo_data~18 at LCCOMB_X77_Y69_N10
C1L69 = (C1L66 & (((C1L46Q)))) # (!C1L66 & ((C1L47Q & ((G1_ram_block1a2))) # (!C1L47Q & (C1L46Q))));


--C1L49Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[15] at FF_X77_Y69_N3
--register power-up is low

C1L49Q = DFFEAS( , GLOBAL(A1L13),  ,  ,  , r_fifo_rx_wr_data[3],  ,  , VCC);


--C1L50Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[16] at FF_X77_Y69_N25
--register power-up is low

C1L50Q = DFFEAS(C1L51, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--C1L70 is fifo:fifo_rx|r_fifo_data~19 at LCCOMB_X77_Y69_N2
C1L70 = (C1L66 & (((C1L49Q)))) # (!C1L66 & ((C1L50Q & ((G1_ram_block1a3))) # (!C1L50Q & (C1L49Q))));


--C1L52Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[17] at FF_X79_Y69_N29
--register power-up is low

C1L52Q = DFFEAS( , GLOBAL(A1L13),  ,  ,  , r_fifo_rx_wr_data[4],  ,  , VCC);


--C1L53Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[18] at FF_X79_Y69_N21
--register power-up is low

C1L53Q = DFFEAS(C1L54, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--C1L71 is fifo:fifo_rx|r_fifo_data~20 at LCCOMB_X79_Y69_N28
C1L71 = (C1L53Q & ((C1L66 & (C1L52Q)) # (!C1L66 & ((G1_ram_block1a4))))) # (!C1L53Q & (((C1L52Q))));


--C1L55Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[19] at FF_X79_Y69_N25
--register power-up is low

C1L55Q = DFFEAS( , GLOBAL(A1L13),  ,  ,  , r_fifo_rx_wr_data[5],  ,  , VCC);


--C1L56Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[20] at FF_X79_Y69_N11
--register power-up is low

C1L56Q = DFFEAS(C1L57, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--C1L72 is fifo:fifo_rx|r_fifo_data~21 at LCCOMB_X79_Y69_N24
C1L72 = (C1L56Q & ((C1L66 & (C1L55Q)) # (!C1L66 & ((G1_ram_block1a5))))) # (!C1L56Q & (((C1L55Q))));


--C1L58Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[21] at FF_X79_Y69_N17
--register power-up is low

C1L58Q = DFFEAS( , GLOBAL(A1L13),  ,  ,  , r_fifo_rx_wr_data[6],  ,  , VCC);


--C1L59Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[22] at FF_X79_Y69_N7
--register power-up is low

C1L59Q = DFFEAS(C1L60, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--C1L73 is fifo:fifo_rx|r_fifo_data~22 at LCCOMB_X79_Y69_N16
C1L73 = (C1L59Q & ((C1L66 & (C1L58Q)) # (!C1L66 & ((G1_ram_block1a6))))) # (!C1L59Q & (((C1L58Q))));


--C1L61Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[23] at FF_X79_Y69_N13
--register power-up is low

C1L61Q = DFFEAS( , GLOBAL(A1L13),  ,  ,  , r_fifo_rx_wr_data[7],  ,  , VCC);


--C1L62Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[24] at FF_X80_Y69_N29
--register power-up is low

C1L62Q = DFFEAS(C1L63, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--C1L74 is fifo:fifo_rx|r_fifo_data~23 at LCCOMB_X79_Y69_N12
C1L74 = (C1L62Q & ((C1L66 & (C1L61Q)) # (!C1L66 & ((G1_ram_block1a7))))) # (!C1L62Q & (((C1L61Q))));


--C1L8 is fifo:fifo_rx|Equal3~0 at LCCOMB_X83_Y69_N2
C1L8 = (!C1_r_fifo_count[3] & (!C1_r_fifo_count[1] & C1L6));


--C2L5 is fifo:fifo_tx|Equal3~0 at LCCOMB_X106_Y70_N0
C2L5 = (!C2_r_fifo_count[0] & (!C2_r_fifo_count[2] & !C2_r_fifo_count[4]));


--C2L4 is fifo:fifo_tx|Equal2~0 at LCCOMB_X106_Y70_N10
C2L4 = ((!C2L5) # (!C2_r_fifo_count[3])) # (!C2_r_fifo_count[1]);


--C2L26Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[10] at FF_X103_Y70_N29
--register power-up is low

C2L26Q = DFFEAS(C2L27, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--C2L42 is fifo:fifo_tx|r_fifo_data~13 at LCCOMB_X103_Y70_N2
C2L42 = (C2L26Q & H1_ram_block1a0);


--C2L28Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[12] at FF_X103_Y70_N13
--register power-up is low

C2L28Q = DFFEAS(C2L29, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--C2L43 is fifo:fifo_tx|r_fifo_data~14 at LCCOMB_X103_Y70_N10
C2L43 = (C2L28Q & H1_ram_block1a1);


--C2L30Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[14] at FF_X105_Y70_N21
--register power-up is low

C2L30Q = DFFEAS(C2L31, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--C2L44 is fifo:fifo_tx|r_fifo_data~15 at LCCOMB_X105_Y70_N26
C2L44 = (H1_ram_block1a2 & C2L30Q);


--C2L32Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[16] at FF_X105_Y70_N5
--register power-up is low

C2L32Q = DFFEAS(C2L33, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--C2L45 is fifo:fifo_tx|r_fifo_data~16 at LCCOMB_X105_Y70_N10
C2L45 = (C2L32Q & H1_ram_block1a3);


--C2L34Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[18] at FF_X106_Y70_N9
--register power-up is low

C2L34Q = DFFEAS(C2L35, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--C2L46 is fifo:fifo_tx|r_fifo_data~17 at LCCOMB_X105_Y70_N12
C2L46 = (C2L34Q & H1_ram_block1a4);


--C2L36Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[20] at FF_X105_Y70_N7
--register power-up is low

C2L36Q = DFFEAS(C2L37, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--C2L47 is fifo:fifo_tx|r_fifo_data~18 at LCCOMB_X105_Y70_N0
C2L47 = (C2L36Q & H1_ram_block1a5);


--C2L38Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[22] at FF_X105_Y70_N19
--register power-up is low

C2L38Q = DFFEAS(C2L39, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--C2L48 is fifo:fifo_tx|r_fifo_data~19 at LCCOMB_X105_Y70_N8
C2L48 = (C2L38Q & H1_ram_block1a6);


--C2L40Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[24] at FF_X105_Y70_N31
--register power-up is low

C2L40Q = DFFEAS(C2L41, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--C2L49 is fifo:fifo_tx|r_fifo_data~20 at LCCOMB_X105_Y70_N24
C2L49 = (C2L40Q & H1_ram_block1a7);


--C2L6 is fifo:fifo_tx|Equal3~1 at LCCOMB_X106_Y70_N2
C2L6 = (!C2_r_fifo_count[1] & (!C2_r_fifo_count[3] & C2L5));


--E1_o_tx_active is uart_tx:transmitter|o_tx_active at FF_X100_Y70_N1
--register power-up is low

E1_o_tx_active = DFFEAS(E1L77, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--E1_o_tx_serial is uart_tx:transmitter|o_tx_serial at FF_X100_Y70_N19
--register power-up is low

E1_o_tx_serial = DFFEAS(E1L79, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--E1_r_tx_done is uart_tx:transmitter|r_tx_done at FF_X100_Y70_N21
--register power-up is low

E1_r_tx_done = DFFEAS(E1L82, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--D1_r_rx_dv is uart_rx:receiver|r_rx_dv at FF_X81_Y68_N21
--register power-up is low

D1_r_rx_dv = DFFEAS(D1L95, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--r_data_in[0] is r_data_in[0] at FF_X68_Y69_N9
--register power-up is low

r_data_in[0] = DFFEAS(A1L133, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--r_data_in[1] is r_data_in[1] at FF_X68_Y69_N27
--register power-up is low

r_data_in[1] = DFFEAS(A1L135, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--r_data_in[2] is r_data_in[2] at FF_X68_Y69_N5
--register power-up is low

r_data_in[2] = DFFEAS(A1L137, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--r_data_in[3] is r_data_in[3] at FF_X68_Y69_N3
--register power-up is low

r_data_in[3] = DFFEAS(A1L139, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--r_data_in[4] is r_data_in[4] at FF_X68_Y69_N1
--register power-up is low

r_data_in[4] = DFFEAS(A1L141, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--r_data_in[5] is r_data_in[5] at FF_X68_Y69_N19
--register power-up is low

r_data_in[5] = DFFEAS(A1L143, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--r_data_in[6] is r_data_in[6] at FF_X68_Y69_N29
--register power-up is low

r_data_in[6] = DFFEAS(A1L145, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--r_data_in[7] is r_data_in[7] at FF_X68_Y69_N31
--register power-up is low

r_data_in[7] = DFFEAS(A1L147, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--r_sm_main.s_get_fifo_data is r_sm_main.s_get_fifo_data at FF_X83_Y69_N25
--register power-up is low

r_sm_main.s_get_fifo_data = DFFEAS(A1L185, GLOBAL(A1L13), A1L59,  ,  ,  ,  ,  ,  );


--r_fifo_rx_wr_en is r_fifo_rx_wr_en at FF_X83_Y69_N31
--register power-up is low

r_fifo_rx_wr_en = DFFEAS(A1L183, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--C1L75 is fifo:fifo_rx|r_fifo_data~24 at LCCOMB_X83_Y69_N28
C1L75 = (A1L58 & r_fifo_rx_wr_en);


--r_fifo_rx_wr_data[0] is r_fifo_rx_wr_data[0] at FF_X80_Y69_N15
--register power-up is low

r_fifo_rx_wr_data[0] = DFFEAS(A1L168, GLOBAL(A1L13),  ,  , A1L167,  ,  ,  ,  );


--C1_r_wr_index[0] is fifo:fifo_rx|r_wr_index[0] at FF_X82_Y69_N5
--register power-up is low

C1_r_wr_index[0] = DFFEAS(C1L98, GLOBAL(A1L13),  ,  , C1L96,  ,  ,  ,  );


--C1_r_wr_index[1] is fifo:fifo_rx|r_wr_index[1] at FF_X82_Y69_N11
--register power-up is low

C1_r_wr_index[1] = DFFEAS(C1L99, GLOBAL(A1L13),  ,  , C1L96,  ,  ,  ,  );


--C1_r_wr_index[2] is fifo:fifo_rx|r_wr_index[2] at FF_X82_Y69_N17
--register power-up is low

C1_r_wr_index[2] = DFFEAS(C1L100, GLOBAL(A1L13),  ,  , C1L96,  ,  ,  ,  );


--C1_r_wr_index[3] is fifo:fifo_rx|r_wr_index[3] at FF_X82_Y69_N31
--register power-up is low

C1_r_wr_index[3] = DFFEAS(C1L101, GLOBAL(A1L13),  ,  , C1L96,  ,  ,  ,  );


--C1_r_rd_index[0] is fifo:fifo_rx|r_rd_index[0] at FF_X84_Y69_N25
--register power-up is low

C1_r_rd_index[0] = DFFEAS(C1L78, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--C1L84 is fifo:fifo_rx|r_rd_index~0 at LCCOMB_X84_Y69_N6
C1L84 = (A1L58 & (C1L8 $ (!C1_r_rd_index[0])));


--C1_r_rd_index[1] is fifo:fifo_rx|r_rd_index[1] at FF_X84_Y69_N29
--register power-up is low

C1_r_rd_index[1] = DFFEAS(C1L80, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--C1_r_rd_index[3] is fifo:fifo_rx|r_rd_index[3] at FF_X84_Y69_N27
--register power-up is low

C1_r_rd_index[3] = DFFEAS(C1L83, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--C1_r_rd_index[2] is fifo:fifo_rx|r_rd_index[2] at FF_X84_Y69_N21
--register power-up is low

C1_r_rd_index[2] = DFFEAS( , GLOBAL(A1L13),  ,  ,  , C1L87,  ,  , VCC);


--C1L5 is fifo:fifo_rx|Equal1~0 at LCCOMB_X84_Y69_N30
C1L5 = (!C1_r_rd_index[2] & (C1_r_rd_index[0] & (C1_r_rd_index[3] & !C1_r_rd_index[1])));


--C1L85 is fifo:fifo_rx|r_rd_index~1 at LCCOMB_X84_Y69_N12
C1L85 = (C1L8 & (C1_r_rd_index[1])) # (!C1L8 & (!C1L5 & (C1_r_rd_index[1] $ (C1_r_rd_index[0]))));


--C1L86 is fifo:fifo_rx|r_rd_index~2 at LCCOMB_X84_Y69_N18
C1L86 = (A1L58 & C1L85);


--C1L3 is fifo:fifo_rx|Add3~0 at LCCOMB_X84_Y69_N16
C1L3 = C1_r_rd_index[2] $ (((C1_r_rd_index[0] & C1_r_rd_index[1])));


--C1L87 is fifo:fifo_rx|r_rd_index~3 at LCCOMB_X84_Y69_N22
C1L87 = (A1L58 & ((C1L8 & (C1_r_rd_index[2])) # (!C1L8 & ((C1L3)))));


--C1L4 is fifo:fifo_rx|Add3~1 at LCCOMB_X84_Y69_N20
C1L4 = C1_r_rd_index[3] $ (((C1_r_rd_index[0] & (C1_r_rd_index[2] & C1_r_rd_index[1]))));


--C1L88 is fifo:fifo_rx|r_rd_index~4 at LCCOMB_X84_Y69_N8
C1L88 = (C1L4 & (A1L58 & (!C1L5 & !C1L8)));


--C1L89 is fifo:fifo_rx|r_rd_index~5 at LCCOMB_X84_Y69_N10
C1L89 = (C1L88) # ((C1_r_rd_index[3] & (A1L58 & C1L8)));


--r_fifo_rx_wr_data[1] is r_fifo_rx_wr_data[1] at FF_X80_Y69_N25
--register power-up is low

r_fifo_rx_wr_data[1] = DFFEAS(A1L170, GLOBAL(A1L13),  ,  , A1L167,  ,  ,  ,  );


--r_fifo_rx_wr_data[2] is r_fifo_rx_wr_data[2] at FF_X80_Y69_N11
--register power-up is low

r_fifo_rx_wr_data[2] = DFFEAS(A1L172, GLOBAL(A1L13),  ,  , A1L167,  ,  ,  ,  );


--r_fifo_rx_wr_data[3] is r_fifo_rx_wr_data[3] at FF_X80_Y69_N9
--register power-up is low

r_fifo_rx_wr_data[3] = DFFEAS( , GLOBAL(A1L13),  ,  , A1L167, D1_r_rx_byte[3],  ,  , VCC);


--r_fifo_rx_wr_data[4] is r_fifo_rx_wr_data[4] at FF_X79_Y69_N31
--register power-up is low

r_fifo_rx_wr_data[4] = DFFEAS(A1L175, GLOBAL(A1L13),  ,  , A1L167,  ,  ,  ,  );


--r_fifo_rx_wr_data[5] is r_fifo_rx_wr_data[5] at FF_X79_Y69_N15
--register power-up is low

r_fifo_rx_wr_data[5] = DFFEAS(A1L177, GLOBAL(A1L13),  ,  , A1L167,  ,  ,  ,  );


--r_fifo_rx_wr_data[6] is r_fifo_rx_wr_data[6] at FF_X79_Y69_N5
--register power-up is low

r_fifo_rx_wr_data[6] = DFFEAS(A1L179, GLOBAL(A1L13),  ,  , A1L167,  ,  ,  ,  );


--r_fifo_rx_wr_data[7] is r_fifo_rx_wr_data[7] at FF_X79_Y69_N27
--register power-up is low

r_fifo_rx_wr_data[7] = DFFEAS(A1L181, GLOBAL(A1L13),  ,  , A1L167,  ,  ,  ,  );


--r_tx_dv is r_tx_dv at FF_X106_Y70_N5
--register power-up is low

r_tx_dv = DFFEAS(A1L207, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--C2L11 is fifo:fifo_tx|r_fifo_count[0]~13 at LCCOMB_X106_Y70_N14
C2L11 = (r_tx_dv) # (!A1L58);


--C2_r_rd_index[0] is fifo:fifo_tx|r_rd_index[0] at FF_X105_Y70_N23
--register power-up is low

C2_r_rd_index[0] = DFFEAS(C2L55, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--C2L55 is fifo:fifo_tx|r_rd_index~0 at LCCOMB_X105_Y70_N22
C2L55 = (A1L58 & (C2_r_rd_index[0] $ (((!C2L6 & r_tx_dv)))));


--C2L56 is fifo:fifo_tx|r_rd_index~1 at LCCOMB_X105_Y70_N28
C2L56 = (A1L58 & ((C2L6) # (!r_tx_dv)));


--C2_r_rd_index[3] is fifo:fifo_tx|r_rd_index[3] at FF_X105_Y70_N15
--register power-up is low

C2_r_rd_index[3] = DFFEAS(C2L61, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--C2_r_rd_index[1] is fifo:fifo_tx|r_rd_index[1] at FF_X105_Y70_N17
--register power-up is low

C2_r_rd_index[1] = DFFEAS(C2L58, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--C2_r_rd_index[2] is fifo:fifo_tx|r_rd_index[2] at FF_X105_Y70_N3
--register power-up is low

C2_r_rd_index[2] = DFFEAS(C2L60, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--C2L3 is fifo:fifo_tx|Equal1~0 at LCCOMB_X106_Y70_N12
C2L3 = (!C2_r_rd_index[2] & (C2_r_rd_index[0] & (!C2_r_rd_index[1] & C2_r_rd_index[3])));


--C2L57 is fifo:fifo_tx|r_rd_index~2 at LCCOMB_X106_Y70_N26
C2L57 = (!C2L3 & (r_tx_dv & (A1L58 & !C2L6)));


--C2L58 is fifo:fifo_tx|r_rd_index~3 at LCCOMB_X105_Y70_N16
C2L58 = (C2_r_rd_index[1] & ((C2L56) # ((!C2_r_rd_index[0] & C2L57)))) # (!C2_r_rd_index[1] & (C2_r_rd_index[0] & (C2L57)));


--C2L59 is fifo:fifo_tx|r_rd_index~4 at LCCOMB_X106_Y70_N30
C2L59 = (A1L58 & (r_tx_dv & !C2L6));


--C2L1 is fifo:fifo_tx|Add3~0 at LCCOMB_X106_Y70_N28
C2L1 = C2_r_rd_index[2] $ (((C2_r_rd_index[0] & C2_r_rd_index[1])));


--C2L60 is fifo:fifo_tx|r_rd_index~5 at LCCOMB_X105_Y70_N2
C2L60 = (C2L59 & ((C2L1) # ((C2L56 & C2_r_rd_index[2])))) # (!C2L59 & (C2L56 & (C2_r_rd_index[2])));


--C2L2 is fifo:fifo_tx|Add3~1 at LCCOMB_X106_Y70_N6
C2L2 = C2_r_rd_index[3] $ (((C2_r_rd_index[2] & (C2_r_rd_index[0] & C2_r_rd_index[1]))));


--C2L61 is fifo:fifo_tx|r_rd_index~6 at LCCOMB_X105_Y70_N14
C2L61 = (C2L2 & ((C2L57) # ((C2_r_rd_index[3] & C2L56)))) # (!C2L2 & (((C2_r_rd_index[3] & C2L56))));


--E1_r_sm_main.s_tx_start_bit is uart_tx:transmitter|r_sm_main.s_tx_start_bit at FF_X100_Y70_N27
--register power-up is low

E1_r_sm_main.s_tx_start_bit = DFFEAS(E1L90, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--E1_r_sm_main.s_tx_data_bits is uart_tx:transmitter|r_sm_main.s_tx_data_bits at FF_X100_Y70_N25
--register power-up is low

E1_r_sm_main.s_tx_data_bits = DFFEAS(E1L92, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--E1_r_sm_main.s_tx_stop_bit is uart_tx:transmitter|r_sm_main.s_tx_stop_bit at FF_X100_Y70_N23
--register power-up is low

E1_r_sm_main.s_tx_stop_bit = DFFEAS(E1L62, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--E1L77 is uart_tx:transmitter|Selector0~0 at LCCOMB_X100_Y70_N0
E1L77 = (E1_r_sm_main.s_tx_start_bit) # ((E1_o_tx_active & ((E1_r_sm_main.s_tx_stop_bit) # (E1_r_sm_main.s_tx_data_bits))));


--E1_r_tx_data[6] is uart_tx:transmitter|r_tx_data[6] at FF_X101_Y70_N13
--register power-up is low

E1_r_tx_data[6] = DFFEAS( , GLOBAL(A1L13),  ,  , E1L91, r_tx_data[6],  ,  , VCC);


--E1_r_bit_index[1] is uart_tx:transmitter|r_bit_index[1] at FF_X101_Y70_N11
--register power-up is low

E1_r_bit_index[1] = DFFEAS(E1L86, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--E1_r_tx_data[5] is uart_tx:transmitter|r_tx_data[5] at FF_X101_Y70_N17
--register power-up is low

E1_r_tx_data[5] = DFFEAS(E1L73, GLOBAL(A1L13),  ,  , E1L91,  ,  ,  ,  );


--E1_r_bit_index[0] is uart_tx:transmitter|r_bit_index[0] at FF_X101_Y70_N7
--register power-up is low

E1_r_bit_index[0] = DFFEAS(E1L88, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--E1_r_tx_data[4] is uart_tx:transmitter|r_tx_data[4] at FF_X101_Y70_N9
--register power-up is low

E1_r_tx_data[4] = DFFEAS( , GLOBAL(A1L13),  ,  , E1L91, r_tx_data[4],  ,  , VCC);


--E1L5 is uart_tx:transmitter|Mux0~0 at LCCOMB_X101_Y70_N8
E1L5 = (E1_r_bit_index[0] & ((E1_r_tx_data[5]) # ((E1_r_bit_index[1])))) # (!E1_r_bit_index[0] & (((E1_r_tx_data[4] & !E1_r_bit_index[1]))));


--E1_r_tx_data[7] is uart_tx:transmitter|r_tx_data[7] at FF_X101_Y70_N31
--register power-up is low

E1_r_tx_data[7] = DFFEAS( , GLOBAL(A1L13),  ,  , E1L91, r_tx_data[7],  ,  , VCC);


--E1L6 is uart_tx:transmitter|Mux0~1 at LCCOMB_X101_Y70_N30
E1L6 = (E1L5 & (((E1_r_tx_data[7]) # (!E1_r_bit_index[1])))) # (!E1L5 & (E1_r_tx_data[6] & ((E1_r_bit_index[1]))));


--E1_r_bit_index[2] is uart_tx:transmitter|r_bit_index[2] at FF_X100_Y70_N5
--register power-up is low

E1_r_bit_index[2] = DFFEAS(E1L84, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--E1_r_sm_main.s_idle is uart_tx:transmitter|r_sm_main.s_idle at FF_X100_Y70_N15
--register power-up is low

E1_r_sm_main.s_idle = DFFEAS(E1L89, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--E1_r_tx_data[2] is uart_tx:transmitter|r_tx_data[2] at FF_X101_Y70_N21
--register power-up is low

E1_r_tx_data[2] = DFFEAS(E1L69, GLOBAL(A1L13),  ,  , E1L91,  ,  ,  ,  );


--E1_r_tx_data[1] is uart_tx:transmitter|r_tx_data[1] at FF_X101_Y70_N3
--register power-up is low

E1_r_tx_data[1] = DFFEAS(E1L67, GLOBAL(A1L13),  ,  , E1L91,  ,  ,  ,  );


--E1_r_tx_data[0] is uart_tx:transmitter|r_tx_data[0] at FF_X101_Y70_N25
--register power-up is low

E1_r_tx_data[0] = DFFEAS( , GLOBAL(A1L13),  ,  , E1L91, r_tx_data[0],  ,  , VCC);


--E1L7 is uart_tx:transmitter|Mux0~2 at LCCOMB_X101_Y70_N24
E1L7 = (E1_r_bit_index[0] & ((E1_r_tx_data[1]) # ((E1_r_bit_index[1])))) # (!E1_r_bit_index[0] & (((E1_r_tx_data[0] & !E1_r_bit_index[1]))));


--E1_r_tx_data[3] is uart_tx:transmitter|r_tx_data[3] at FF_X101_Y70_N27
--register power-up is low

E1_r_tx_data[3] = DFFEAS( , GLOBAL(A1L13),  ,  , E1L91, r_tx_data[3],  ,  , VCC);


--E1L8 is uart_tx:transmitter|Mux0~3 at LCCOMB_X101_Y70_N26
E1L8 = (E1_r_bit_index[1] & ((E1L7 & (E1_r_tx_data[3])) # (!E1L7 & ((E1_r_tx_data[2]))))) # (!E1_r_bit_index[1] & (E1L7));


--E1L78 is uart_tx:transmitter|Selector1~2 at LCCOMB_X100_Y70_N12
E1L78 = (E1_r_sm_main.s_tx_stop_bit) # ((E1_r_sm_main.s_tx_data_bits & (!E1_r_bit_index[2] & E1L8)));


--E1_r_sm_main.s_cleanup is uart_tx:transmitter|r_sm_main.s_cleanup at FF_X100_Y70_N7
--register power-up is low

E1_r_sm_main.s_cleanup = DFFEAS(E1L63, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--E1L79 is uart_tx:transmitter|Selector1~3 at LCCOMB_X100_Y70_N18
E1L79 = (E1L78) # ((E1L80) # ((E1_o_tx_serial & E1_r_sm_main.s_cleanup)));


--E1L81 is uart_tx:transmitter|Selector2~0 at LCCOMB_X100_Y70_N16
E1L81 = (E1_r_tx_done & ((E1_r_sm_main.s_tx_start_bit) # ((E1_r_sm_main.s_tx_stop_bit) # (E1_r_sm_main.s_tx_data_bits))));


--E1L1 is uart_tx:transmitter|LessThan1~0 at LCCOMB_X101_Y70_N4
E1L1 = (!E1_r_clk_count[11] & !E1_r_clk_count[10]);


--E1L2 is uart_tx:transmitter|LessThan1~1 at LCCOMB_X102_Y70_N0
E1L2 = ((!E1_r_clk_count[5] & ((!E1_r_clk_count[4]) # (!E1_r_clk_count[3])))) # (!E1_r_clk_count[6]);


--E1L3 is uart_tx:transmitter|LessThan1~2 at LCCOMB_X102_Y70_N28
E1L3 = (!E1_r_clk_count[9] & (!E1_r_clk_count[7] & (!E1_r_clk_count[11] & !E1_r_clk_count[8])));


--E1L4 is uart_tx:transmitter|LessThan1~3 at LCCOMB_X101_Y70_N14
E1L4 = (E1L1) # (((E1L2 & E1L3)) # (!E1_r_clk_count[12]));


--E1L82 is uart_tx:transmitter|Selector2~1 at LCCOMB_X100_Y70_N20
E1L82 = (E1L81) # ((E1_r_sm_main.s_cleanup) # ((E1_r_sm_main.s_tx_stop_bit & !E1L4)));


--D1L11 is uart_rx:receiver|LessThan1~0 at LCCOMB_X80_Y68_N0
D1L11 = ((!D1_r_clk_count[5] & ((!D1_r_clk_count[4]) # (!D1_r_clk_count[3])))) # (!D1_r_clk_count[6]);


--D1_r_sm_main.s_rx_stop_bit is uart_rx:receiver|r_sm_main.s_rx_stop_bit at FF_X81_Y69_N5
--register power-up is low

D1_r_sm_main.s_rx_stop_bit = DFFEAS(D1L92, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--D1L93 is uart_rx:receiver|r_sm_main~7 at LCCOMB_X81_Y68_N22
D1L93 = (D1_r_sm_main.s_rx_stop_bit & D1L13);


--D1_r_sm_main.s_rx_start_bit is uart_rx:receiver|r_sm_main.s_rx_start_bit at FF_X81_Y68_N17
--register power-up is low

D1_r_sm_main.s_rx_start_bit = DFFEAS(D1L104, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--D1_r_sm_main.s_rx_data_bits is uart_rx:receiver|r_sm_main.s_rx_data_bits at FF_X81_Y68_N15
--register power-up is low

D1_r_sm_main.s_rx_data_bits = DFFEAS(D1L106, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--D1L94 is uart_rx:receiver|Selector0~0 at LCCOMB_X81_Y68_N8
D1L94 = (!D1_r_sm_main.s_rx_data_bits & !D1_r_sm_main.s_rx_stop_bit);


--D1L95 is uart_rx:receiver|Selector0~1 at LCCOMB_X81_Y68_N20
D1L95 = (D1L93) # ((D1_r_rx_dv & ((D1_r_sm_main.s_rx_start_bit) # (!D1L94))));


--r_bit_index[0] is r_bit_index[0] at FF_X68_Y69_N17
--register power-up is low

r_bit_index[0] = DFFEAS(A1L125, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--r_fifo_data_in[6] is r_fifo_data_in[6] at FF_X79_Y69_N23
--register power-up is low

r_fifo_data_in[6] = DFFEAS(A1L162, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--r_fifo_data_in[7] is r_fifo_data_in[7] at FF_X79_Y69_N1
--register power-up is low

r_fifo_data_in[7] = DFFEAS(A1L164, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--r_fifo_data_in[5] is r_fifo_data_in[5] at FF_X79_Y69_N9
--register power-up is low

r_fifo_data_in[5] = DFFEAS(A1L160, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--r_fifo_data_in[4] is r_fifo_data_in[4] at FF_X79_Y69_N3
--register power-up is low

r_fifo_data_in[4] = DFFEAS(A1L158, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--A1L6 is Equal0~0 at LCCOMB_X79_Y69_N18
A1L6 = (r_fifo_data_in[6] & (!r_fifo_data_in[4] & (!r_fifo_data_in[5] & !r_fifo_data_in[7])));


--r_fifo_data_in[3] is r_fifo_data_in[3] at FF_X77_Y69_N23
--register power-up is low

r_fifo_data_in[3] = DFFEAS(A1L156, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--r_fifo_data_in[2] is r_fifo_data_in[2] at FF_X77_Y69_N29
--register power-up is low

r_fifo_data_in[2] = DFFEAS(A1L154, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--r_fifo_data_in[1] is r_fifo_data_in[1] at FF_X77_Y69_N31
--register power-up is low

r_fifo_data_in[1] = DFFEAS(A1L152, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--A1L7 is Equal0~1 at LCCOMB_X77_Y69_N4
A1L7 = (r_fifo_data_in[3] & (!r_fifo_data_in[2] & (!r_fifo_data_in[1] & A1L6)));


--A1L132 is r_data_in[0]~0 at LCCOMB_X68_Y69_N14
A1L132 = (r_sm_main.s_get_fifo_data & A1L59);


--r_bit_index[1] is r_bit_index[1] at FF_X68_Y69_N25
--register power-up is low

r_bit_index[1] = DFFEAS(A1L127, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--r_bit_index[2] is r_bit_index[2] at FF_X69_Y69_N21
--register power-up is low

r_bit_index[2] = DFFEAS(A1L129, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--A1L2 is Decoder0~0 at LCCOMB_X68_Y69_N10
A1L2 = (!r_bit_index[2] & (!r_bit_index[1] & (A1L132 & A1L7)));


--r_fifo_data_in[0] is r_fifo_data_in[0] at FF_X77_Y69_N15
--register power-up is low

r_fifo_data_in[0] = DFFEAS(A1L150, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--A1L8 is Equal0~2 at LCCOMB_X68_Y69_N20
A1L8 = (!r_fifo_data_in[0] & A1L7);


--A1L133 is r_data_in[0]~1 at LCCOMB_X68_Y69_N8
A1L133 = (A1L2 & ((r_bit_index[0] & (r_data_in[0])) # (!r_bit_index[0] & ((!A1L8))))) # (!A1L2 & (((r_data_in[0]))));


--A1L135 is r_data_in[1]~2 at LCCOMB_X68_Y69_N26
A1L135 = (A1L2 & ((r_bit_index[0] & ((!A1L8))) # (!r_bit_index[0] & (r_data_in[1])))) # (!A1L2 & (((r_data_in[1]))));


--A1L3 is Decoder0~1 at LCCOMB_X68_Y69_N6
A1L3 = (!r_bit_index[2] & (r_bit_index[1] & (A1L132 & A1L7)));


--A1L137 is r_data_in[2]~3 at LCCOMB_X68_Y69_N4
A1L137 = (A1L3 & ((r_bit_index[0] & (r_data_in[2])) # (!r_bit_index[0] & ((!A1L8))))) # (!A1L3 & (((r_data_in[2]))));


--A1L139 is r_data_in[3]~4 at LCCOMB_X68_Y69_N2
A1L139 = (A1L3 & ((r_bit_index[0] & ((!A1L8))) # (!r_bit_index[0] & (r_data_in[3])))) # (!A1L3 & (((r_data_in[3]))));


--A1L4 is Decoder0~2 at LCCOMB_X68_Y69_N12
A1L4 = (r_bit_index[2] & (!r_bit_index[0] & (A1L132 & A1L7)));


--A1L141 is r_data_in[4]~5 at LCCOMB_X68_Y69_N0
A1L141 = (A1L4 & ((r_bit_index[1] & (r_data_in[4])) # (!r_bit_index[1] & ((!A1L8))))) # (!A1L4 & (((r_data_in[4]))));


--A1L5 is Decoder0~3 at LCCOMB_X68_Y69_N22
A1L5 = (r_bit_index[2] & (r_bit_index[0] & (A1L132 & A1L7)));


--A1L143 is r_data_in[5]~6 at LCCOMB_X68_Y69_N18
A1L143 = (A1L5 & ((r_bit_index[1] & (r_data_in[5])) # (!r_bit_index[1] & ((!A1L8))))) # (!A1L5 & (((r_data_in[5]))));


--A1L145 is r_data_in[6]~7 at LCCOMB_X68_Y69_N28
A1L145 = (A1L4 & ((r_bit_index[1] & ((!A1L8))) # (!r_bit_index[1] & (r_data_in[6])))) # (!A1L4 & (((r_data_in[6]))));


--A1L147 is r_data_in[7]~8 at LCCOMB_X68_Y69_N30
A1L147 = (A1L5 & ((r_bit_index[1] & ((!A1L8))) # (!r_bit_index[1] & (r_data_in[7])))) # (!A1L5 & (((r_data_in[7]))));


--r_sm_main.s_idle is r_sm_main.s_idle at FF_X83_Y69_N21
--register power-up is low

r_sm_main.s_idle = DFFEAS(A1L187, GLOBAL(A1L13), A1L59,  ,  ,  ,  ,  ,  );


--A1L185 is r_sm_main.s_get_fifo_data~0 at LCCOMB_X83_Y69_N24
A1L185 = (r_sm_main.s_get_fifo_data) # ((!r_sm_main.s_idle & !C1L8));


--A1L183 is r_fifo_rx_wr_en~0 at LCCOMB_X83_Y69_N30
A1L183 = (D1_r_rx_dv & ((r_fifo_rx_wr_en) # (!C1L7)));


--D1_r_rx_byte[0] is uart_rx:receiver|r_rx_byte[0] at FF_X81_Y69_N27
--register power-up is low

D1_r_rx_byte[0] = DFFEAS(D1L65, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--A1L167 is r_fifo_rx_wr_data[0]~0 at LCCOMB_X83_Y69_N22
A1L167 = (D1_r_rx_dv & (((!C1L6) # (!C1_r_fifo_count[1])) # (!C1_r_fifo_count[3])));


--C1L98 is fifo:fifo_rx|r_wr_index~0 at LCCOMB_X82_Y69_N4
C1L98 = (!C1_r_wr_index[0] & A1L58);


--C1L95 is fifo:fifo_rx|r_wr_index[3]~1 at LCCOMB_X83_Y69_N16
C1L95 = (C1_r_fifo_count[1] & C1_r_fifo_count[3]);


--C1L96 is fifo:fifo_rx|r_wr_index[3]~2 at LCCOMB_X83_Y69_N26
C1L96 = ((r_fifo_rx_wr_en & ((!C1L95) # (!C1L6)))) # (!A1L58);


--C1L97 is fifo:fifo_rx|r_wr_index[3]~3 at LCCOMB_X82_Y69_N20
C1L97 = ((C1_r_wr_index[2]) # ((C1_r_wr_index[1]) # (!C1_r_wr_index[0]))) # (!C1_r_wr_index[3]);


--C1L99 is fifo:fifo_rx|r_wr_index~4 at LCCOMB_X82_Y69_N10
C1L99 = (A1L58 & (C1L97 & (C1_r_wr_index[0] $ (C1_r_wr_index[1]))));


--C1L1 is fifo:fifo_rx|Add2~0 at LCCOMB_X82_Y69_N22
C1L1 = C1_r_wr_index[2] $ (((C1_r_wr_index[0] & C1_r_wr_index[1])));


--C1L100 is fifo:fifo_rx|r_wr_index~5 at LCCOMB_X82_Y69_N16
C1L100 = (C1L97 & (C1L1 & A1L58));


--C1L2 is fifo:fifo_rx|Add2~1 at LCCOMB_X82_Y69_N8
C1L2 = C1_r_wr_index[3] $ (((C1_r_wr_index[2] & (C1_r_wr_index[0] & C1_r_wr_index[1]))));


--C1L101 is fifo:fifo_rx|r_wr_index~6 at LCCOMB_X82_Y69_N30
C1L101 = (C1L97 & (C1L2 & A1L58));


--D1_r_rx_byte[1] is uart_rx:receiver|r_rx_byte[1] at FF_X81_Y69_N9
--register power-up is low

D1_r_rx_byte[1] = DFFEAS(D1L67, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--D1_r_rx_byte[2] is uart_rx:receiver|r_rx_byte[2] at FF_X81_Y69_N7
--register power-up is low

D1_r_rx_byte[2] = DFFEAS(D1L69, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--D1_r_rx_byte[3] is uart_rx:receiver|r_rx_byte[3] at FF_X80_Y69_N31
--register power-up is low

D1_r_rx_byte[3] = DFFEAS(D1L71, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--D1_r_rx_byte[4] is uart_rx:receiver|r_rx_byte[4] at FF_X80_Y69_N5
--register power-up is low

D1_r_rx_byte[4] = DFFEAS(D1L74, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--D1_r_rx_byte[5] is uart_rx:receiver|r_rx_byte[5] at FF_X80_Y69_N3
--register power-up is low

D1_r_rx_byte[5] = DFFEAS(D1L76, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--D1_r_rx_byte[6] is uart_rx:receiver|r_rx_byte[6] at FF_X80_Y69_N21
--register power-up is low

D1_r_rx_byte[6] = DFFEAS(D1L78, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--D1_r_rx_byte[7] is uart_rx:receiver|r_rx_byte[7] at FF_X80_Y69_N19
--register power-up is low

D1_r_rx_byte[7] = DFFEAS(D1L81, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--A1L207 is r_tx_dv~0 at LCCOMB_X106_Y70_N4
A1L207 = (!E1_r_tx_done & ((C2_r_fifo_count[1]) # ((C2_r_fifo_count[3]) # (!C2L5))));


--E1L90 is uart_tx:transmitter|Selector20~0 at LCCOMB_X100_Y70_N26
E1L90 = (E1_r_sm_main.s_idle & (E1L4 & (E1_r_sm_main.s_tx_start_bit))) # (!E1_r_sm_main.s_idle & ((r_tx_dv) # ((E1L4 & E1_r_sm_main.s_tx_start_bit))));


--E1L61 is uart_tx:transmitter|r_sm_main.s_tx_stop_bit~0 at LCCOMB_X100_Y70_N10
E1L61 = (E1_r_bit_index[0] & (E1_r_bit_index[2] & (!E1L4 & E1_r_bit_index[1])));


--E1L92 is uart_tx:transmitter|Selector21~0 at LCCOMB_X100_Y70_N24
E1L92 = (E1_r_sm_main.s_tx_start_bit & (((E1_r_sm_main.s_tx_data_bits & !E1L61)) # (!E1L4))) # (!E1_r_sm_main.s_tx_start_bit & (((E1_r_sm_main.s_tx_data_bits & !E1L61))));


--E1L62 is uart_tx:transmitter|r_sm_main.s_tx_stop_bit~1 at LCCOMB_X100_Y70_N22
E1L62 = (E1L61 & ((E1_r_sm_main.s_tx_data_bits) # ((E1L4 & E1_r_sm_main.s_tx_stop_bit)))) # (!E1L61 & (E1L4 & (E1_r_sm_main.s_tx_stop_bit)));


--r_tx_data[6] is r_tx_data[6] at FF_X105_Y70_N9
--register power-up is low

r_tx_data[6] = DFFEAS(C2L48, GLOBAL(A1L13),  ,  , !C2L6,  ,  ,  ,  );


--E1L91 is uart_tx:transmitter|Selector20~1 at LCCOMB_X101_Y70_N12
E1L91 = (!E1_r_sm_main.s_idle & r_tx_dv);


--E1L85 is uart_tx:transmitter|Selector17~0 at LCCOMB_X101_Y70_N28
E1L85 = (E1_r_sm_main.s_tx_data_bits & (E1_r_bit_index[0])) # (!E1_r_sm_main.s_tx_data_bits & ((E1_r_sm_main.s_idle)));


--E1L86 is uart_tx:transmitter|Selector17~1 at LCCOMB_X101_Y70_N10
E1L86 = (E1L85 & (E1_r_bit_index[1] $ (((!E1L4 & E1_r_sm_main.s_tx_data_bits))))) # (!E1L85 & (((E1_r_bit_index[1] & E1_r_sm_main.s_tx_data_bits))));


--r_tx_data[5] is r_tx_data[5] at FF_X105_Y70_N1
--register power-up is low

r_tx_data[5] = DFFEAS(C2L47, GLOBAL(A1L13),  ,  , !C2L6,  ,  ,  ,  );


--E1L87 is uart_tx:transmitter|Selector18~0 at LCCOMB_X101_Y70_N18
E1L87 = (!E1L1 & (E1_r_clk_count[12] & ((!E1L3) # (!E1L2))));


--E1L88 is uart_tx:transmitter|Selector18~1 at LCCOMB_X101_Y70_N6
E1L88 = (E1_r_sm_main.s_tx_data_bits & ((E1_r_bit_index[0] $ (E1L87)))) # (!E1_r_sm_main.s_tx_data_bits & (E1_r_sm_main.s_idle & (E1_r_bit_index[0])));


--r_tx_data[4] is r_tx_data[4] at FF_X105_Y70_N13
--register power-up is low

r_tx_data[4] = DFFEAS(C2L46, GLOBAL(A1L13),  ,  , !C2L6,  ,  ,  ,  );


--r_tx_data[7] is r_tx_data[7] at FF_X105_Y70_N25
--register power-up is low

r_tx_data[7] = DFFEAS(C2L49, GLOBAL(A1L13),  ,  , !C2L6,  ,  ,  ,  );


--E1L89 is uart_tx:transmitter|Selector19~0 at LCCOMB_X100_Y70_N14
E1L89 = (!E1_r_sm_main.s_cleanup & ((E1_r_sm_main.s_idle) # (r_tx_dv)));


--r_tx_data[2] is r_tx_data[2] at FF_X105_Y70_N27
--register power-up is low

r_tx_data[2] = DFFEAS(C2L44, GLOBAL(A1L13),  ,  , !C2L6,  ,  ,  ,  );


--r_tx_data[1] is r_tx_data[1] at FF_X103_Y70_N11
--register power-up is low

r_tx_data[1] = DFFEAS(C2L43, GLOBAL(A1L13),  ,  , !C2L6,  ,  ,  ,  );


--r_tx_data[0] is r_tx_data[0] at FF_X103_Y70_N3
--register power-up is low

r_tx_data[0] = DFFEAS(C2L42, GLOBAL(A1L13),  ,  , !C2L6,  ,  ,  ,  );


--r_tx_data[3] is r_tx_data[3] at FF_X105_Y70_N11
--register power-up is low

r_tx_data[3] = DFFEAS(C2L45, GLOBAL(A1L13),  ,  , !C2L6,  ,  ,  ,  );


--E1L63 is uart_tx:transmitter|r_sm_main~7 at LCCOMB_X100_Y70_N6
E1L63 = (!E1L4 & E1_r_sm_main.s_tx_stop_bit);


--E1L53 is uart_tx:transmitter|r_clk_count[12]~35 at LCCOMB_X102_Y70_N30
E1L53 = (!E1L4) # (!E1_r_sm_main.s_idle);


--D1L7 is uart_rx:receiver|Equal0~0 at LCCOMB_X81_Y68_N30
D1L7 = (D1_r_clk_count[3] & (!D1_r_clk_count[8] & (!D1_r_clk_count[7] & !D1_r_clk_count[4])));


--D1L8 is uart_rx:receiver|Equal0~1 at LCCOMB_X80_Y68_N28
D1L8 = (D1_r_clk_count[5] & (!D1_r_clk_count[6] & (!D1_r_clk_count[10] & D1_r_clk_count[9])));


--D1L9 is uart_rx:receiver|Equal0~2 at LCCOMB_X80_Y68_N30
D1L9 = (!D1_r_clk_count[12] & (!D1_r_clk_count[0] & (!D1_r_clk_count[1] & D1_r_clk_count[11])));


--D1L49 is uart_rx:receiver|r_clk_count[9]~39 at LCCOMB_X81_Y68_N4
D1L49 = (D1_r_clk_count[2] & D1_r_sm_main.s_rx_start_bit);


--D1L50 is uart_rx:receiver|r_clk_count[9]~40 at LCCOMB_X81_Y68_N10
D1L50 = (D1L7 & (D1L9 & (D1L49 & D1L8)));


--D1_r_sm_main.s_idle is uart_rx:receiver|r_sm_main.s_idle at FF_X81_Y68_N29
--register power-up is low

D1_r_sm_main.s_idle = DFFEAS(D1L103, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--D1L51 is uart_rx:receiver|r_clk_count[9]~41 at LCCOMB_X81_Y68_N2
D1L51 = (D1L50) # (((!D1L94 & D1L13)) # (!D1_r_sm_main.s_idle));


--D1L10 is uart_rx:receiver|Equal0~3 at LCCOMB_X81_Y68_N24
D1L10 = (D1L7 & (D1L8 & (D1_r_clk_count[2] & D1L9)));


--D1_r_rx_data is uart_rx:receiver|r_rx_data at FF_X81_Y68_N19
--register power-up is low

D1_r_rx_data = DFFEAS( , GLOBAL(A1L13),  ,  ,  , D1_r_rx_data_r,  ,  , VCC);


--D1_r_sm_main.s_cleanup is uart_rx:receiver|r_sm_main.s_cleanup at FF_X81_Y68_N23
--register power-up is low

D1_r_sm_main.s_cleanup = DFFEAS(D1L93, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--D1L52 is uart_rx:receiver|r_clk_count[9]~42 at LCCOMB_X81_Y68_N18
D1L52 = (!D1_r_sm_main.s_cleanup & (((!D1L10) # (!D1_r_rx_data)) # (!D1_r_sm_main.s_rx_start_bit)));


--D1_r_bit_index[0] is uart_rx:receiver|r_bit_index[0] at FF_X81_Y69_N29
--register power-up is low

D1_r_bit_index[0] = DFFEAS(D1L102, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--D1L1 is uart_rx:receiver|Decoder0~0 at LCCOMB_X81_Y69_N18
D1L1 = (D1_r_sm_main.s_rx_data_bits & D1L13);


--D1_r_bit_index[1] is uart_rx:receiver|r_bit_index[1] at FF_X81_Y69_N13
--register power-up is low

D1_r_bit_index[1] = DFFEAS(D1L101, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--D1_r_bit_index[2] is uart_rx:receiver|r_bit_index[2] at FF_X81_Y69_N31
--register power-up is low

D1_r_bit_index[2] = DFFEAS(D1L99, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--D1L91 is uart_rx:receiver|r_sm_main.s_rx_stop_bit~0 at LCCOMB_X81_Y69_N24
D1L91 = (D1_r_bit_index[1] & (D1_r_bit_index[0] & (D1_r_bit_index[2] & D1L1)));


--D1L92 is uart_rx:receiver|r_sm_main.s_rx_stop_bit~1 at LCCOMB_X81_Y69_N4
D1L92 = (D1L91) # ((!D1L13 & D1_r_sm_main.s_rx_stop_bit));


--D1L104 is uart_rx:receiver|Selector18~0 at LCCOMB_X81_Y68_N16
D1L104 = (D1_r_rx_data & (((D1_r_sm_main.s_rx_start_bit & !D1L10)))) # (!D1_r_rx_data & (((D1_r_sm_main.s_rx_start_bit & !D1L10)) # (!D1_r_sm_main.s_idle)));


--D1L105 is uart_rx:receiver|Selector19~0 at LCCOMB_X81_Y68_N12
D1L105 = (D1_r_bit_index[1] & (D1L13 & (D1_r_bit_index[0] & D1_r_bit_index[2])));


--D1L106 is uart_rx:receiver|Selector19~1 at LCCOMB_X81_Y68_N14
D1L106 = (D1_r_rx_data & (((D1_r_sm_main.s_rx_data_bits & !D1L105)))) # (!D1_r_rx_data & ((D1L50) # ((D1_r_sm_main.s_rx_data_bits & !D1L105))));


--A1L125 is r_bit_index[0]~0 at LCCOMB_X68_Y69_N16
A1L125 = r_bit_index[0] $ (((r_sm_main.s_get_fifo_data & A1L59)));


--A1L127 is r_bit_index[1]~1 at LCCOMB_X68_Y69_N24
A1L127 = r_bit_index[1] $ (((A1L59 & (r_sm_main.s_get_fifo_data & r_bit_index[0]))));


--A1L129 is r_bit_index[2]~2 at LCCOMB_X69_Y69_N20
A1L129 = r_bit_index[2] $ (((r_bit_index[0] & (r_bit_index[1] & A1L132))));


--A1L187 is r_sm_main.s_idle~0 at LCCOMB_X83_Y69_N20
A1L187 = (C1_r_fifo_count[3]) # ((C1_r_fifo_count[1]) # ((r_sm_main.s_idle) # (!C1L6)));


--D1L64 is uart_rx:receiver|r_rx_byte[0]~0 at LCCOMB_X81_Y69_N14
D1L64 = (D1_r_bit_index[2]) # ((D1_r_bit_index[0]) # (D1_r_bit_index[1]));


--D1L65 is uart_rx:receiver|r_rx_byte[0]~1 at LCCOMB_X81_Y69_N26
D1L65 = (D1L64 & (((D1_r_rx_byte[0])))) # (!D1L64 & ((D1L1 & (D1_r_rx_data)) # (!D1L1 & ((D1_r_rx_byte[0])))));


--D1L2 is uart_rx:receiver|Decoder0~1 at LCCOMB_X81_Y69_N20
D1L2 = (!D1_r_bit_index[1] & (D1_r_bit_index[0] & (!D1_r_bit_index[2] & D1L1)));


--D1L67 is uart_rx:receiver|r_rx_byte[1]~2 at LCCOMB_X81_Y69_N8
D1L67 = (D1L2 & (D1_r_rx_data)) # (!D1L2 & ((D1_r_rx_byte[1])));


--D1L3 is uart_rx:receiver|Decoder0~2 at LCCOMB_X81_Y69_N10
D1L3 = (D1_r_bit_index[1] & (!D1_r_bit_index[0] & (!D1_r_bit_index[2] & D1L1)));


--D1L69 is uart_rx:receiver|r_rx_byte[2]~3 at LCCOMB_X81_Y69_N6
D1L69 = (D1L3 & (D1_r_rx_data)) # (!D1L3 & ((D1_r_rx_byte[2])));


--D1L4 is uart_rx:receiver|Decoder0~3 at LCCOMB_X80_Y69_N16
D1L4 = (!D1_r_bit_index[2] & (D1_r_bit_index[0] & (D1_r_bit_index[1] & D1L1)));


--D1L71 is uart_rx:receiver|r_rx_byte[3]~4 at LCCOMB_X80_Y69_N30
D1L71 = (D1L4 & (D1_r_rx_data)) # (!D1L4 & ((D1_r_rx_byte[3])));


--D1L73 is uart_rx:receiver|r_rx_byte[4]~5 at LCCOMB_X80_Y69_N22
D1L73 = (D1_r_bit_index[1]) # ((D1_r_bit_index[0]) # (!D1_r_bit_index[2]));


--D1L74 is uart_rx:receiver|r_rx_byte[4]~6 at LCCOMB_X80_Y69_N4
D1L74 = (D1L73 & (((D1_r_rx_byte[4])))) # (!D1L73 & ((D1L1 & (D1_r_rx_data)) # (!D1L1 & ((D1_r_rx_byte[4])))));


--D1L5 is uart_rx:receiver|Decoder0~4 at LCCOMB_X80_Y69_N0
D1L5 = (D1_r_bit_index[2] & (D1_r_bit_index[0] & (!D1_r_bit_index[1] & D1L1)));


--D1L76 is uart_rx:receiver|r_rx_byte[5]~7 at LCCOMB_X80_Y69_N2
D1L76 = (D1L5 & (D1_r_rx_data)) # (!D1L5 & ((D1_r_rx_byte[5])));


--D1L6 is uart_rx:receiver|Decoder0~5 at LCCOMB_X80_Y69_N6
D1L6 = (D1_r_bit_index[2] & (!D1_r_bit_index[0] & (D1_r_bit_index[1] & D1L1)));


--D1L78 is uart_rx:receiver|r_rx_byte[6]~8 at LCCOMB_X80_Y69_N20
D1L78 = (D1L6 & (D1_r_rx_data)) # (!D1L6 & ((D1_r_rx_byte[6])));


--D1L80 is uart_rx:receiver|r_rx_byte[7]~9 at LCCOMB_X80_Y69_N12
D1L80 = ((!D1_r_bit_index[0]) # (!D1_r_bit_index[2])) # (!D1_r_bit_index[1]);


--D1L81 is uart_rx:receiver|r_rx_byte[7]~10 at LCCOMB_X80_Y69_N18
D1L81 = (D1L80 & (((D1_r_rx_byte[7])))) # (!D1L80 & ((D1L1 & (D1_r_rx_data)) # (!D1L1 & ((D1_r_rx_byte[7])))));


--D1L103 is uart_rx:receiver|Selector17~0 at LCCOMB_X81_Y68_N28
D1L103 = (!D1_r_sm_main.s_cleanup & (((D1_r_sm_main.s_idle & !D1L50)) # (!D1_r_rx_data)));


--D1_r_rx_data_r is uart_rx:receiver|r_rx_data_r at FF_X80_Y69_N27
--register power-up is low

D1_r_rx_data_r = DFFEAS(D1L84, GLOBAL(A1L13),  ,  ,  ,  ,  ,  ,  );


--D1L102 is uart_rx:receiver|Selector16~0 at LCCOMB_X81_Y69_N28
D1L102 = (D1_r_sm_main.s_rx_data_bits & ((D1_r_bit_index[0] $ (D1L13)))) # (!D1_r_sm_main.s_rx_data_bits & (D1_r_sm_main.s_idle & (D1_r_bit_index[0])));


--D1L100 is uart_rx:receiver|Selector15~2 at LCCOMB_X81_Y69_N16
D1L100 = (D1_r_sm_main.s_rx_data_bits & (D1_r_bit_index[1] $ (((D1_r_bit_index[0] & D1L13)))));


--D1L96 is uart_rx:receiver|Selector14~0 at LCCOMB_X81_Y69_N2
D1L96 = (!D1_r_sm_main.s_rx_data_bits & D1_r_sm_main.s_idle);


--D1L97 is uart_rx:receiver|Selector14~1 at LCCOMB_X81_Y69_N0
D1L97 = (D1_r_bit_index[0] & (D1L1 & (D1_r_bit_index[1] $ (D1_r_bit_index[2]))));


--D1L98 is uart_rx:receiver|Selector14~2 at LCCOMB_X81_Y69_N22
D1L98 = (D1_r_sm_main.s_rx_data_bits & (D1_r_bit_index[2] & ((!D1L13) # (!D1_r_bit_index[0]))));


--D1L99 is uart_rx:receiver|Selector14~3 at LCCOMB_X81_Y69_N30
D1L99 = (D1L98) # ((D1L97) # ((D1L96 & D1_r_bit_index[2])));


--E1L80 is uart_tx:transmitter|Selector1~4 at LCCOMB_X100_Y70_N28
E1L80 = ((E1_r_sm_main.s_tx_data_bits & (E1_r_bit_index[2] & E1L6))) # (!E1_r_sm_main.s_idle);


--A1L162 is r_fifo_data_in[6]~16 at LCCOMB_X79_Y69_N22
A1L162 = (A1L59 & ((r_sm_main.s_get_fifo_data & ((C1L73))) # (!r_sm_main.s_get_fifo_data & (r_fifo_data_in[6])))) # (!A1L59 & (((r_fifo_data_in[6]))));


--A1L164 is r_fifo_data_in[7]~17 at LCCOMB_X79_Y69_N0
A1L164 = (A1L59 & ((r_sm_main.s_get_fifo_data & ((C1L74))) # (!r_sm_main.s_get_fifo_data & (r_fifo_data_in[7])))) # (!A1L59 & (((r_fifo_data_in[7]))));


--A1L160 is r_fifo_data_in[5]~18 at LCCOMB_X79_Y69_N8
A1L160 = (A1L59 & ((r_sm_main.s_get_fifo_data & ((C1L72))) # (!r_sm_main.s_get_fifo_data & (r_fifo_data_in[5])))) # (!A1L59 & (((r_fifo_data_in[5]))));


--A1L158 is r_fifo_data_in[4]~19 at LCCOMB_X79_Y69_N2
A1L158 = (A1L59 & ((r_sm_main.s_get_fifo_data & ((C1L71))) # (!r_sm_main.s_get_fifo_data & (r_fifo_data_in[4])))) # (!A1L59 & (((r_fifo_data_in[4]))));


--A1L156 is r_fifo_data_in[3]~20 at LCCOMB_X77_Y69_N22
A1L156 = (A1L59 & ((r_sm_main.s_get_fifo_data & ((C1L70))) # (!r_sm_main.s_get_fifo_data & (r_fifo_data_in[3])))) # (!A1L59 & (((r_fifo_data_in[3]))));


--A1L154 is r_fifo_data_in[2]~21 at LCCOMB_X77_Y69_N28
A1L154 = (A1L59 & ((r_sm_main.s_get_fifo_data & ((C1L69))) # (!r_sm_main.s_get_fifo_data & (r_fifo_data_in[2])))) # (!A1L59 & (((r_fifo_data_in[2]))));


--A1L152 is r_fifo_data_in[1]~22 at LCCOMB_X77_Y69_N30
A1L152 = (A1L59 & ((r_sm_main.s_get_fifo_data & ((C1L68))) # (!r_sm_main.s_get_fifo_data & (r_fifo_data_in[1])))) # (!A1L59 & (((r_fifo_data_in[1]))));


--A1L150 is r_fifo_data_in[0]~23 at LCCOMB_X77_Y69_N14
A1L150 = (A1L59 & ((r_sm_main.s_get_fifo_data & ((C1L67))) # (!r_sm_main.s_get_fifo_data & (r_fifo_data_in[0])))) # (!A1L59 & (((r_fifo_data_in[0]))));


--D1L101 is uart_rx:receiver|Selector15~3 at LCCOMB_X81_Y69_N12
D1L101 = (D1L100) # ((D1_r_sm_main.s_idle & (!D1_r_sm_main.s_rx_data_bits & D1_r_bit_index[1])));


--E1L83 is uart_tx:transmitter|Selector16~0 at LCCOMB_X100_Y70_N30
E1L83 = (E1_r_sm_main.s_tx_data_bits & (E1_r_bit_index[0] & ((!E1L4)))) # (!E1_r_sm_main.s_tx_data_bits & (((E1_r_sm_main.s_idle))));


--E1L84 is uart_tx:transmitter|Selector16~1 at LCCOMB_X100_Y70_N4
E1L84 = (E1L83 & (E1_r_bit_index[2] $ (((E1_r_sm_main.s_tx_data_bits & E1_r_bit_index[1]))))) # (!E1L83 & (E1_r_sm_main.s_tx_data_bits & (E1_r_bit_index[2])));


--D1L12 is uart_rx:receiver|LessThan1~1 at LCCOMB_X81_Y68_N26
D1L12 = (D1_r_clk_count[7]) # ((D1_r_clk_count[8]) # ((D1_r_clk_count[9]) # (!D1L11)));


--D1L13 is uart_rx:receiver|LessThan1~2 at LCCOMB_X81_Y68_N0
D1L13 = (D1_r_clk_count[12] & ((D1_r_clk_count[11]) # ((D1_r_clk_count[10] & D1L12))));


--A1L192 is r_status[1]~0 at LCCOMB_X77_Y69_N8
A1L192 = !r_sm_main.s_get_fifo_data;


--A1L254 is ~GND at LCCOMB_X103_Y70_N24
A1L254 = GND;


--A1L110 is o_status[0]~output at IOOBUF_X87_Y73_N9
A1L110 = OUTPUT_BUFFER.O(.I(!r_status[0]), , , , , , , , , , , , , , , , , );


--o_status[0] is o_status[0] at PIN_E18
o_status[0] = OUTPUT();


--A1L112 is o_status[1]~output at IOOBUF_X72_Y73_N9
A1L112 = OUTPUT_BUFFER.O(.I(!r_status[1]), , , , , , , , , , , , , , , , , );


--o_status[1] is o_status[1] at PIN_J19
o_status[1] = OUTPUT();


--A1L114 is o_status[2]~output at IOOBUF_X72_Y73_N2
A1L114 = OUTPUT_BUFFER.O(.I(!r_status[2]), , , , , , , , , , , , , , , , , );


--o_status[2] is o_status[2] at PIN_H19
o_status[2] = OUTPUT();


--A1L116 is o_status[3]~output at IOOBUF_X69_Y73_N2
A1L116 = OUTPUT_BUFFER.O(.I(!r_status[3]), , , , , , , , , , , , , , , , , );


--o_status[3] is o_status[3] at PIN_J17
o_status[3] = OUTPUT();



--i_fifo_rx_wr_en is i_fifo_rx_wr_en at PIN_U26
i_fifo_rx_wr_en = INPUT();



--i_fifo_rx_wr_data[0] is i_fifo_rx_wr_data[0] at PIN_K26
i_fifo_rx_wr_data[0] = INPUT();



--i_fifo_rx_wr_data[1] is i_fifo_rx_wr_data[1] at PIN_AA24
i_fifo_rx_wr_data[1] = INPUT();



--i_fifo_rx_wr_data[2] is i_fifo_rx_wr_data[2] at PIN_D28
i_fifo_rx_wr_data[2] = INPUT();



--i_fifo_rx_wr_data[3] is i_fifo_rx_wr_data[3] at PIN_AH8
i_fifo_rx_wr_data[3] = INPUT();



--i_fifo_rx_wr_data[4] is i_fifo_rx_wr_data[4] at PIN_F12
i_fifo_rx_wr_data[4] = INPUT();



--i_fifo_rx_wr_data[5] is i_fifo_rx_wr_data[5] at PIN_Y23
i_fifo_rx_wr_data[5] = INPUT();



--i_fifo_rx_wr_data[6] is i_fifo_rx_wr_data[6] at PIN_AE25
i_fifo_rx_wr_data[6] = INPUT();



--i_fifo_rx_wr_data[7] is i_fifo_rx_wr_data[7] at PIN_D18
i_fifo_rx_wr_data[7] = INPUT();


--A1L67 is o_fifo_rx_full~output at IOOBUF_X83_Y73_N2
A1L67 = OUTPUT_BUFFER.O(.I(C1L7), , , , , , , , , , , , , , , , , );


--o_fifo_rx_full is o_fifo_rx_full at PIN_E25
o_fifo_rx_full = OUTPUT();



--i_fifo_rx_rd_en is i_fifo_rx_rd_en at PIN_AF24
i_fifo_rx_rd_en = INPUT();


--A1L70 is o_fifo_rx_rd_data[0]~output at IOOBUF_X72_Y73_N23
A1L70 = OUTPUT_BUFFER.O(.I(C1L67), , , , , , , , , , , , , , , , , );


--o_fifo_rx_rd_data[0] is o_fifo_rx_rd_data[0] at PIN_G22
o_fifo_rx_rd_data[0] = OUTPUT();


--A1L72 is o_fifo_rx_rd_data[1]~output at IOOBUF_X72_Y73_N16
A1L72 = OUTPUT_BUFFER.O(.I(C1L68), , , , , , , , , , , , , , , , , );


--o_fifo_rx_rd_data[1] is o_fifo_rx_rd_data[1] at PIN_H21
o_fifo_rx_rd_data[1] = OUTPUT();


--A1L74 is o_fifo_rx_rd_data[2]~output at IOOBUF_X81_Y73_N16
A1L74 = OUTPUT_BUFFER.O(.I(C1L69), , , , , , , , , , , , , , , , , );


--o_fifo_rx_rd_data[2] is o_fifo_rx_rd_data[2] at PIN_A19
o_fifo_rx_rd_data[2] = OUTPUT();


--A1L76 is o_fifo_rx_rd_data[3]~output at IOOBUF_X74_Y73_N16
A1L76 = OUTPUT_BUFFER.O(.I(C1L70), , , , , , , , , , , , , , , , , );


--o_fifo_rx_rd_data[3] is o_fifo_rx_rd_data[3] at PIN_G20
o_fifo_rx_rd_data[3] = OUTPUT();


--A1L78 is o_fifo_rx_rd_data[4]~output at IOOBUF_X81_Y73_N23
A1L78 = OUTPUT_BUFFER.O(.I(C1L71), , , , , , , , , , , , , , , , , );


--o_fifo_rx_rd_data[4] is o_fifo_rx_rd_data[4] at PIN_B19
o_fifo_rx_rd_data[4] = OUTPUT();


--A1L80 is o_fifo_rx_rd_data[5]~output at IOOBUF_X81_Y73_N9
A1L80 = OUTPUT_BUFFER.O(.I(C1L72), , , , , , , , , , , , , , , , , );


--o_fifo_rx_rd_data[5] is o_fifo_rx_rd_data[5] at PIN_D17
o_fifo_rx_rd_data[5] = OUTPUT();


--A1L82 is o_fifo_rx_rd_data[6]~output at IOOBUF_X79_Y73_N9
A1L82 = OUTPUT_BUFFER.O(.I(C1L73), , , , , , , , , , , , , , , , , );


--o_fifo_rx_rd_data[6] is o_fifo_rx_rd_data[6] at PIN_B18
o_fifo_rx_rd_data[6] = OUTPUT();


--A1L84 is o_fifo_rx_rd_data[7]~output at IOOBUF_X79_Y73_N2
A1L84 = OUTPUT_BUFFER.O(.I(C1L74), , , , , , , , , , , , , , , , , );


--o_fifo_rx_rd_data[7] is o_fifo_rx_rd_data[7] at PIN_A18
o_fifo_rx_rd_data[7] = OUTPUT();


--A1L65 is o_fifo_rx_empty~output at IOOBUF_X85_Y73_N23
A1L65 = OUTPUT_BUFFER.O(.I(C1L8), , , , , , , , , , , , , , , , , );


--o_fifo_rx_empty is o_fifo_rx_empty at PIN_E24
o_fifo_rx_empty = OUTPUT();



--i_fifo_tx_wr_en is i_fifo_tx_wr_en at PIN_AD4
i_fifo_tx_wr_en = INPUT();



--i_fifo_tx_wr_data[0] is i_fifo_tx_wr_data[0] at PIN_Y15
i_fifo_tx_wr_data[0] = INPUT();



--i_fifo_tx_wr_data[1] is i_fifo_tx_wr_data[1] at PIN_A17
i_fifo_tx_wr_data[1] = INPUT();



--i_fifo_tx_wr_data[2] is i_fifo_tx_wr_data[2] at PIN_AB16
i_fifo_tx_wr_data[2] = INPUT();



--i_fifo_tx_wr_data[3] is i_fifo_tx_wr_data[3] at PIN_AC18
i_fifo_tx_wr_data[3] = INPUT();



--i_fifo_tx_wr_data[4] is i_fifo_tx_wr_data[4] at PIN_W26
i_fifo_tx_wr_data[4] = INPUT();



--i_fifo_tx_wr_data[5] is i_fifo_tx_wr_data[5] at PIN_K21
i_fifo_tx_wr_data[5] = INPUT();



--i_fifo_tx_wr_data[6] is i_fifo_tx_wr_data[6] at PIN_AA4
i_fifo_tx_wr_data[6] = INPUT();



--i_fifo_tx_wr_data[7] is i_fifo_tx_wr_data[7] at PIN_R24
i_fifo_tx_wr_data[7] = INPUT();


--A1L88 is o_fifo_tx_full~output at IOOBUF_X107_Y73_N9
A1L88 = OUTPUT_BUFFER.O(.I(!C2L4), , , , , , , , , , , , , , , , , );


--o_fifo_tx_full is o_fifo_tx_full at PIN_E21
o_fifo_tx_full = OUTPUT();



--i_fifo_tx_rd_en is i_fifo_tx_rd_en at PIN_L25
i_fifo_tx_rd_en = INPUT();


--A1L91 is o_fifo_tx_rd_data[0]~output at IOOBUF_X102_Y73_N9
A1L91 = OUTPUT_BUFFER.O(.I(C2L42), , , , , , , , , , , , , , , , , );


--o_fifo_tx_rd_data[0] is o_fifo_tx_rd_data[0] at PIN_B23
o_fifo_tx_rd_data[0] = OUTPUT();


--A1L93 is o_fifo_tx_rd_data[1]~output at IOOBUF_X102_Y73_N2
A1L93 = OUTPUT_BUFFER.O(.I(C2L43), , , , , , , , , , , , , , , , , );


--o_fifo_tx_rd_data[1] is o_fifo_tx_rd_data[1] at PIN_A23
o_fifo_tx_rd_data[1] = OUTPUT();


--A1L95 is o_fifo_tx_rd_data[2]~output at IOOBUF_X105_Y73_N9
A1L95 = OUTPUT_BUFFER.O(.I(C2L44), , , , , , , , , , , , , , , , , );


--o_fifo_tx_rd_data[2] is o_fifo_tx_rd_data[2] at PIN_C25
o_fifo_tx_rd_data[2] = OUTPUT();


--A1L97 is o_fifo_tx_rd_data[3]~output at IOOBUF_X105_Y73_N2
A1L97 = OUTPUT_BUFFER.O(.I(C2L45), , , , , , , , , , , , , , , , , );


--o_fifo_tx_rd_data[3] is o_fifo_tx_rd_data[3] at PIN_D25
o_fifo_tx_rd_data[3] = OUTPUT();


--A1L99 is o_fifo_tx_rd_data[4]~output at IOOBUF_X107_Y73_N16
A1L99 = OUTPUT_BUFFER.O(.I(C2L46), , , , , , , , , , , , , , , , , );


--o_fifo_tx_rd_data[4] is o_fifo_tx_rd_data[4] at PIN_F21
o_fifo_tx_rd_data[4] = OUTPUT();


--A1L101 is o_fifo_tx_rd_data[5]~output at IOOBUF_X109_Y73_N2
A1L101 = OUTPUT_BUFFER.O(.I(C2L47), , , , , , , , , , , , , , , , , );


--o_fifo_tx_rd_data[5] is o_fifo_tx_rd_data[5] at PIN_A26
o_fifo_tx_rd_data[5] = OUTPUT();


--A1L103 is o_fifo_tx_rd_data[6]~output at IOOBUF_X107_Y73_N2
A1L103 = OUTPUT_BUFFER.O(.I(C2L48), , , , , , , , , , , , , , , , , );


--o_fifo_tx_rd_data[6] is o_fifo_tx_rd_data[6] at PIN_B25
o_fifo_tx_rd_data[6] = OUTPUT();


--A1L105 is o_fifo_tx_rd_data[7]~output at IOOBUF_X107_Y73_N23
A1L105 = OUTPUT_BUFFER.O(.I(C2L49), , , , , , , , , , , , , , , , , );


--o_fifo_tx_rd_data[7] is o_fifo_tx_rd_data[7] at PIN_F22
o_fifo_tx_rd_data[7] = OUTPUT();


--A1L86 is o_fifo_tx_empty~output at IOOBUF_X111_Y73_N9
A1L86 = OUTPUT_BUFFER.O(.I(C2L6), , , , , , , , , , , , , , , , , );


--o_fifo_tx_empty is o_fifo_tx_empty at PIN_E22
o_fifo_tx_empty = OUTPUT();



--i_tx_dv is i_tx_dv at PIN_AH21
i_tx_dv = INPUT();



--tx_data[0] is tx_data[0] at PIN_B21
tx_data[0] = INPUT();



--tx_data[1] is tx_data[1] at PIN_W22
tx_data[1] = INPUT();



--tx_data[2] is tx_data[2] at PIN_AA3
tx_data[2] = INPUT();



--tx_data[3] is tx_data[3] at PIN_R6
tx_data[3] = INPUT();



--tx_data[4] is tx_data[4] at PIN_F14
tx_data[4] = INPUT();



--tx_data[5] is tx_data[5] at PIN_AB18
tx_data[5] = INPUT();



--tx_data[6] is tx_data[6] at PIN_AD24
tx_data[6] = INPUT();



--tx_data[7] is tx_data[7] at PIN_AF5
tx_data[7] = INPUT();


--A1L118 is o_tx_active~output at IOOBUF_X69_Y73_N16
A1L118 = OUTPUT_BUFFER.O(.I(E1_o_tx_active), , , , , , , , , , , , , , , , , );


--o_tx_active is o_tx_active at PIN_G19
o_tx_active = OUTPUT();


--A1L122 is o_tx_serial~output at IOOBUF_X13_Y73_N23
A1L122 = OUTPUT_BUFFER.O(.I(E1_o_tx_serial), , , , , , , , , , , , , , , , , );


--o_tx_serial is o_tx_serial at PIN_G9
o_tx_serial = OUTPUT();


--A1L120 is o_tx_done~output at IOOBUF_X94_Y73_N2
A1L120 = OUTPUT_BUFFER.O(.I(E1_r_tx_done), , , , , , , , , , , , , , , , , );


--o_tx_done is o_tx_done at PIN_F19
o_tx_done = OUTPUT();


--A1L107 is o_rx_dv~output at IOOBUF_X74_Y73_N23
A1L107 = OUTPUT_BUFFER.O(.I(D1_r_rx_dv), , , , , , , , , , , , , , , , , );


--o_rx_dv is o_rx_dv at PIN_G21
o_rx_dv = OUTPUT();


--A1L211 is rx_data[0]~output at IOOBUF_X60_Y73_N23
A1L211 = OUTPUT_BUFFER.O(.I(r_data_in[0]), , , , , , , , , , , , , , , , , );


--rx_data[0] is rx_data[0] at PIN_J15
rx_data[0] = OUTPUT();


--A1L213 is rx_data[1]~output at IOOBUF_X65_Y73_N23
A1L213 = OUTPUT_BUFFER.O(.I(r_data_in[1]), , , , , , , , , , , , , , , , , );


--rx_data[1] is rx_data[1] at PIN_H16
rx_data[1] = OUTPUT();


--A1L215 is rx_data[2]~output at IOOBUF_X65_Y73_N16
A1L215 = OUTPUT_BUFFER.O(.I(r_data_in[2]), , , , , , , , , , , , , , , , , );


--rx_data[2] is rx_data[2] at PIN_J16
rx_data[2] = OUTPUT();


--A1L217 is rx_data[3]~output at IOOBUF_X67_Y73_N9
A1L217 = OUTPUT_BUFFER.O(.I(r_data_in[3]), , , , , , , , , , , , , , , , , );


--rx_data[3] is rx_data[3] at PIN_H17
rx_data[3] = OUTPUT();


--A1L219 is rx_data[4]~output at IOOBUF_X58_Y73_N2
A1L219 = OUTPUT_BUFFER.O(.I(r_data_in[4]), , , , , , , , , , , , , , , , , );


--rx_data[4] is rx_data[4] at PIN_F15
rx_data[4] = OUTPUT();


--A1L221 is rx_data[5]~output at IOOBUF_X65_Y73_N9
A1L221 = OUTPUT_BUFFER.O(.I(r_data_in[5]), , , , , , , , , , , , , , , , , );


--rx_data[5] is rx_data[5] at PIN_G15
rx_data[5] = OUTPUT();


--A1L223 is rx_data[6]~output at IOOBUF_X67_Y73_N2
A1L223 = OUTPUT_BUFFER.O(.I(r_data_in[6]), , , , , , , , , , , , , , , , , );


--rx_data[6] is rx_data[6] at PIN_G16
rx_data[6] = OUTPUT();


--A1L225 is rx_data[7]~output at IOOBUF_X60_Y73_N16
A1L225 = OUTPUT_BUFFER.O(.I(r_data_in[7]), , , , , , , , , , , , , , , , , );


--rx_data[7] is rx_data[7] at PIN_H15
rx_data[7] = OUTPUT();


--A1L12 is i_clk~input at IOIBUF_X0_Y36_N15
A1L12 = INPUT_BUFFER(.I(i_clk), );


--i_clk is i_clk at PIN_Y2
i_clk = INPUT();


--A1L59 is i_rst~input at IOIBUF_X115_Y40_N8
A1L59 = INPUT_BUFFER(.I(i_rst), );


--i_rst is i_rst at PIN_M23
i_rst = INPUT();


--A1L58 is i_rst_sync~input at IOIBUF_X115_Y53_N15
A1L58 = INPUT_BUFFER(.I(i_rst_sync), );


--i_rst_sync is i_rst_sync at PIN_M21
i_rst_sync = INPUT();


--A1L61 is i_rx_serial~input at IOIBUF_X27_Y73_N8
A1L61 = INPUT_BUFFER(.I(i_rx_serial), );


--i_rx_serial is i_rx_serial at PIN_G12
i_rx_serial = INPUT();












--A1L13 is i_clk~inputclkctrl at CLKCTRL_G4
A1L13 = cycloneive_clkctrl(.INCLK[0] = A1L12) WITH (clock_type = "Global Clock", ena_register_mode = "none");


--A1L190 is r_status[0]~feeder at LCCOMB_X83_Y69_N0
A1L190 = r_sm_main.s_get_fifo_data;


--C1L32 is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[3]~feeder at LCCOMB_X82_Y69_N18
C1L32 = C1_r_wr_index[1];


--C1L35 is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[5]~feeder at LCCOMB_X82_Y69_N12
C1L35 = C1_r_wr_index[2];


--C1L78 is fifo:fifo_rx|r_rd_index[0]~feeder at LCCOMB_X84_Y69_N24
C1L78 = C1L84;


--C1L30 is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[2]~feeder at LCCOMB_X82_Y69_N6
C1L30 = C1L84;


--C1L80 is fifo:fifo_rx|r_rd_index[1]~feeder at LCCOMB_X84_Y69_N28
C1L80 = C1L86;


--C1L83 is fifo:fifo_rx|r_rd_index[3]~feeder at LCCOMB_X84_Y69_N26
C1L83 = C1L89;


--C1L39 is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[8]~feeder at LCCOMB_X82_Y69_N24
C1L39 = C1L89;


--A1L168 is r_fifo_rx_wr_data[0]~feeder at LCCOMB_X80_Y69_N14
A1L168 = D1_r_rx_byte[0];


--A1L170 is r_fifo_rx_wr_data[1]~feeder at LCCOMB_X80_Y69_N24
A1L170 = D1_r_rx_byte[1];


--A1L172 is r_fifo_rx_wr_data[2]~feeder at LCCOMB_X80_Y69_N10
A1L172 = D1_r_rx_byte[2];


--A1L175 is r_fifo_rx_wr_data[4]~feeder at LCCOMB_X79_Y69_N30
A1L175 = D1_r_rx_byte[4];


--A1L177 is r_fifo_rx_wr_data[5]~feeder at LCCOMB_X79_Y69_N14
A1L177 = D1_r_rx_byte[5];


--A1L179 is r_fifo_rx_wr_data[6]~feeder at LCCOMB_X79_Y69_N4
A1L179 = D1_r_rx_byte[6];


--A1L181 is r_fifo_rx_wr_data[7]~feeder at LCCOMB_X79_Y69_N26
A1L181 = D1_r_rx_byte[7];


--E1L73 is uart_tx:transmitter|r_tx_data[5]~feeder at LCCOMB_X101_Y70_N16
E1L73 = r_tx_data[5];


--E1L69 is uart_tx:transmitter|r_tx_data[2]~feeder at LCCOMB_X101_Y70_N20
E1L69 = r_tx_data[2];


--E1L67 is uart_tx:transmitter|r_tx_data[1]~feeder at LCCOMB_X101_Y70_N2
E1L67 = r_tx_data[1];


--D1L84 is uart_rx:receiver|r_rx_data_r~feeder at LCCOMB_X80_Y69_N26
D1L84 = A1L61;


--A1L194 is r_status[2]~feeder at LCCOMB_X77_Y69_N26
A1L194 = VCC;


--A1L196 is r_status[3]~feeder at LCCOMB_X77_Y69_N12
A1L196 = VCC;


--C1L42 is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[10]~feeder at LCCOMB_X77_Y69_N0
C1L42 = VCC;


--C1L45 is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[12]~feeder at LCCOMB_X77_Y69_N16
C1L45 = VCC;


--C1L48 is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[14]~feeder at LCCOMB_X77_Y69_N20
C1L48 = VCC;


--C1L51 is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[16]~feeder at LCCOMB_X77_Y69_N24
C1L51 = VCC;


--C1L54 is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[18]~feeder at LCCOMB_X79_Y69_N20
C1L54 = VCC;


--C1L57 is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[20]~feeder at LCCOMB_X79_Y69_N10
C1L57 = VCC;


--C1L60 is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[22]~feeder at LCCOMB_X79_Y69_N6
C1L60 = VCC;


--C1L63 is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[24]~feeder at LCCOMB_X80_Y69_N28
C1L63 = VCC;


--C2L27 is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[10]~feeder at LCCOMB_X103_Y70_N28
C2L27 = VCC;


--C2L29 is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[12]~feeder at LCCOMB_X103_Y70_N12
C2L29 = VCC;


--C2L31 is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[14]~feeder at LCCOMB_X105_Y70_N20
C2L31 = VCC;


--C2L33 is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[16]~feeder at LCCOMB_X105_Y70_N4
C2L33 = VCC;


--C2L35 is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[18]~feeder at LCCOMB_X106_Y70_N8
C2L35 = VCC;


--C2L37 is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[20]~feeder at LCCOMB_X105_Y70_N6
C2L37 = VCC;


--C2L39 is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[22]~feeder at LCCOMB_X105_Y70_N18
C2L39 = VCC;


--C2L41 is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[24]~feeder at LCCOMB_X105_Y70_N30
C2L41 = VCC;


