@article{journals/thipeac/ShiLL07,
  title = {Memory-Centric Security Architecture},
  pages = {95-115},
  year = {2007},
  volume = {1},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-540-71528-3_7},
  crossref = {journals/thipeac/2007-1},
  author = {Weidong Shi and Chenghuai Lu and Hsien-Hsin S. Lee}
}
@article{journals/thipeac/VandierendonckS09,
  title = {Fetch Gating Control through Speculative Instruction Window Weighting},
  pages = {128-148},
  year = {2009},
  volume = {2},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-642-00904-4_8},
  crossref = {journals/thipeac/2009-2},
  author = {Hans Vandierendonck and André Seznec}
}
@article{journals/thipeac/AzevedoJMTHARV11,
  title = {A Highly Scalable Parallel Implementation of H.264},
  pages = {111-134},
  year = {2011},
  volume = {4},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-642-24568-8_6},
  crossref = {journals/thipeac/2011-4},
  author = {Arnaldo Azevedo and Ben H. H. Juurlink and Cor Meenderinck and Andrei Terechko and Jan Hoogerbrugge and Mauricio Alvarez and Alex Ramírez and Mateo Valero}
}
@proceedings{journals/thipeac/2009-2,
  editor = {Per Stenström},
  title = {Transactions on High-Performance Embedded Architectures and Compilers II},
  volume = {5470},
  year = {2009},
  doi = {10.1007/978-3-642-00904-4},
  isbn = {978-3-642-00903-7},
  booktitle = {T. HiPEAC},
  series = {Lecture Notes in Computer Science},
  publisher = {Springer},
  author = {}
}
@article{journals/thipeac/YuanYF11,
  title = {An Efficient and Flexible Task Management for Many Cores},
  pages = {294-310},
  year = {2011},
  volume = {4},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-642-24568-8_15},
  crossref = {journals/thipeac/2011-4},
  author = {Nan Yuan and Lei Yu and Dongrui Fan}
}
@article{journals/thipeac/SarkarT11,
  title = {Data Layout for Cache Performance on a Multithreaded Architecture},
  pages = {43-68},
  year = {2011},
  volume = {3},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-642-19448-1_3},
  crossref = {journals/thipeac/2011-3},
  author = {Subhradyuti Sarkar and Dean M. Tullsen}
}
@article{journals/thipeac/ChanetCMNB09,
  title = {Linux Kernel Compaction through Cold Code Swapping},
  pages = {173-200},
  year = {2009},
  volume = {2},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-642-00904-4_10},
  crossref = {journals/thipeac/2009-2},
  author = {Dominique Chanet and Javier Cabezas and Enric Morancho and Nacho Navarro and Koen De Bosschere}
}
@article{journals/thipeac/JaddoeTP11,
  title = {Signature-Based Calibration of Analytical Performance Models for System-Level Design Space Exploration},
  pages = {409-425},
  year = {2011},
  volume = {4},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-642-24568-8_21},
  crossref = {journals/thipeac/2011-4},
  author = {Stanley Jaddoe and Mark Thompson and Andy D. Pimentel}
}
@article{journals/thipeac/KhatibBPBJBKHNJ07,
  title = {Hardware/Software Architecture for Real-Time ECG Monitoring and Analysis Leveraging MPSoC Technology},
  pages = {239-258},
  year = {2007},
  volume = {1},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-540-71528-3_16},
  crossref = {journals/thipeac/2007-1},
  author = {Iyad Al Khatib and Davide Bertozzi and Francesco Poletti and Luca Benini and Axel Jantsch and Mohamed Bechara and Hasan Khalifeh and Mazen Hajjar and Rustam Nabiev and Sven Jonsson}
}
@article{journals/thipeac/KlugOWT11,
  title = {autopin - Automated Optimization of Thread-to-Core Pinning on Multicore Systems},
  pages = {219-235},
  year = {2011},
  volume = {3},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-642-19448-1_12},
  crossref = {journals/thipeac/2011-3},
  author = {Tobias Klug and Michael Ott and Josef Weidendorfer and Carsten Trinitis}
}
@article{journals/thipeac/AhnP09,
  title = {Fast Code Generation for Embedded Processors with Aliased Heterogeneous Registers},
  pages = {149-172},
  year = {2009},
  volume = {2},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-642-00904-4_9},
  crossref = {journals/thipeac/2009-2},
  author = {Minwook Ahn and Yunheung Paek}
}
@article{journals/thipeac/BeiuMKM11,
  title = {On Two-Layer Brain-Inspired Hierarchical Topologies - A Rent's Rule Approach -},
  pages = {311-333},
  year = {2011},
  volume = {4},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-642-24568-8_16},
  crossref = {journals/thipeac/2011-4},
  author = {Valeriu Beiu and Basheer A. M. Madappuram and Peter M. Kelly and Liam McDaid}
}
@article{journals/thipeac/CopeCLH11,
  title = {A Systematic Design Space Exploration Approach to Customising Multi-Processor Architectures: Exemplified Using Graphics Processors},
  pages = {63-83},
  year = {2011},
  volume = {4},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-642-24568-8_4},
  crossref = {journals/thipeac/2011-4},
  author = {Ben Cope and Peter Y. K. Cheung and Wayne Luk and Lee W. Howes}
}
@article{journals/thipeac/LinC11,
  title = {Cache Sensitive Code Arrangement for Virtual Machine},
  pages = {24-42},
  year = {2011},
  volume = {3},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-642-19448-1_2},
  crossref = {journals/thipeac/2011-3},
  author = {Chun-Chieh Lin and Chuen-Liang Chen}
}
@article{journals/thipeac/OBoyleBC07,
  title = {Introduction to Part 2},
  pages = {139},
  year = {2007},
  volume = {1},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-540-71528-3_9},
  crossref = {journals/thipeac/2007-1},
  author = {Michael F. P. O'Boyle and François Bodin and Marcelo Cintra}
}
@article{journals/thipeac/HoogerbruggeT11,
  title = {A Multithreaded Multicore System for Embedded Media Processing},
  pages = {154-173},
  year = {2011},
  volume = {3},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-642-19448-1_9},
  crossref = {journals/thipeac/2011-3},
  author = {Jan Hoogerbrugge and Andrei Terechko}
}
@article{journals/thipeac/Aggarwal09,
  title = {Complexity Effective Bypass Networks},
  pages = {201-221},
  year = {2009},
  volume = {2},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-642-00904-4_11},
  crossref = {journals/thipeac/2009-2},
  author = {Aneesh Aggarwal}
}
@article{journals/thipeac/LlorenteKWH11,
  title = {Advanced Packet Segmentation and Buffering Algorithms in Network Processors},
  pages = {334-353},
  year = {2011},
  volume = {4},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-642-24568-8_17},
  crossref = {journals/thipeac/2011-4},
  author = {Daniel Llorente and Kimon Karras and Thomas Wild and Andreas Herkersdorf}
}
@article{journals/thipeac/SaidaniLFTB11,
  title = {Parallelization Schemes for Memory Optimization on the Cell Processor: A Case Study on the Harris Corner Detector},
  pages = {177-200},
  year = {2011},
  volume = {3},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-642-19448-1_10},
  crossref = {journals/thipeac/2011-3},
  author = {Tarik Saidani and Lionel Lacassagne and Joel Falcou and Claude Tadonki and Samir Bouaziz}
}
@article{journals/thipeac/WelcS11,
  title = {Software Transactional Memory Validation - Time and Space Considerations},
  pages = {254-273},
  year = {2011},
  volume = {4},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-642-24568-8_13},
  crossref = {journals/thipeac/2011-4},
  author = {Adam Welc and Bratin Saha}
}
@article{journals/thipeac/HenryN11,
  title = {Hybrid Super/Subthreshold Design of a Low Power Scalable-Throughput FFT Architecture},
  pages = {175-194},
  year = {2011},
  volume = {4},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-642-24568-8_9},
  crossref = {journals/thipeac/2011-4},
  author = {Michael B. Henry and Leyla Nazhandali}
}
@article{journals/thipeac/NagarajanGK09,
  title = {Compiler-Assisted Memory Encryption for Embedded Processors},
  pages = {23-44},
  year = {2009},
  volume = {2},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-642-00904-4_3},
  crossref = {journals/thipeac/2009-2},
  author = {Vijay Nagarajan and Rajiv Gupta and Arvind Krishnaswamy}
}
@article{journals/thipeac/FakhreddineAAJ07,
  title = {Dynamic and On-Line Design Space Exploration for Reconfigurable Architectures},
  pages = {179-193},
  year = {2007},
  volume = {1},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-540-71528-3_12},
  crossref = {journals/thipeac/2007-1},
  author = {Ghaffari Fakhreddine and Michel Auguin and Mohamed Abid and Maher Ben Jemaa}
}
@article{journals/thipeac/KhanK11,
  title = {Microvisor: A Runtime Architecture for Thermal Management in Chip Multiprocessors},
  pages = {84-110},
  year = {2011},
  volume = {4},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-642-24568-8_5},
  crossref = {journals/thipeac/2011-4},
  author = {Omer Khan and Sandip Kundu}
}
@article{journals/thipeac/AnsariLKJKW11,
  title = {Robust Adaptation to Available Parallelism in Transactional Memory Applications},
  pages = {236-255},
  year = {2011},
  volume = {3},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-642-19448-1_13},
  crossref = {journals/thipeac/2011-3},
  author = {Mohammad Ansari and Mikel Luján and Christos Kotselidis and Kim Jarvis and Chris C. Kirkham and Ian Watson}
}
@article{journals/thipeac/GolanderW09,
  title = {Reexecution and Selective Reuse in Checkpoint Processors},
  pages = {242-268},
  year = {2009},
  volume = {2},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-642-00904-4_13},
  crossref = {journals/thipeac/2009-2},
  author = {Amit Golander and Shlomo Weiss}
}
@article{journals/thipeac/GeigerMT07,
  title = {Specializing Cache Structures for High Performance and Energy Conservation in Embedded Systems},
  pages = {54-73},
  year = {2007},
  volume = {1},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-540-71528-3_5},
  crossref = {journals/thipeac/2007-1},
  author = {Michael J. Geiger and Sally A. McKee and Gary S. Tyson}
}
@article{journals/thipeac/RyooURKFH07,
  title = {Automatic Discovery of Coarse-Grained Parallelism in Media Applications},
  pages = {194-213},
  year = {2007},
  volume = {1},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-540-71528-3_13},
  crossref = {journals/thipeac/2007-1},
  author = {Shane Ryoo and Sain-Zee Ueng and Christopher I. Rodrigues and Robert E. Kidd and Matthew I. Frank and Wen-mei W. Hwu}
}
@article{journals/thipeac/KluyskensE09,
  title = {Branch Predictor Warmup for Sampled Simulation through Branch History Matching},
  pages = {45-64},
  year = {2009},
  volume = {2},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-642-00904-4_4},
  crossref = {journals/thipeac/2009-2},
  author = {Simon Kluyskens and Lieven Eeckhout}
}
@article{journals/thipeac/VandeputteE11,
  title = {Characterizing Time-Varying Program Behavior Using Phase Complexity Surfaces},
  pages = {21-41},
  year = {2011},
  volume = {4},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-642-24568-8_2},
  crossref = {journals/thipeac/2011-4},
  author = {Frederik Vandeputte and Lieven Eeckhout}
}
@article{journals/thipeac/WuYWHRGZ11,
  title = {Tiled Multi-Core Stream Architecture},
  pages = {274-293},
  year = {2011},
  volume = {4},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-642-24568-8_14},
  crossref = {journals/thipeac/2011-4},
  author = {Nan Wu 0003 and Qianming Yang and Mei Wen and Yi He and Ju Ren and Maolin Guan and Chunyuan Zhang}
}
@article{journals/thipeac/PlishkerSKB11,
  title = {Heterogeneous Design in Functional DIF},
  pages = {391-408},
  year = {2011},
  volume = {4},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-642-24568-8_20},
  crossref = {journals/thipeac/2011-4},
  author = {William Plishker and Nimish Sane and Mary Kiemb and Shuvra S. Bhattacharyya}
}
@article{journals/thipeac/BuytaertVEB07,
  title = {GCH: Hints for Triggering Garbage Collections},
  pages = {74-94},
  year = {2007},
  volume = {1},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-540-71528-3_6},
  crossref = {journals/thipeac/2007-1},
  author = {Dries Buytaert and Kris Venstermans and Lieven Eeckhout and Koen De Bosschere}
}
@article{journals/thipeac/IbrahimN09,
  title = {Power-Aware Bus Coscheduling for Periodic Realtime Applications Running on Multiprocessor SoC},
  pages = {286-306},
  year = {2009},
  volume = {2},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-642-00904-4_15},
  crossref = {journals/thipeac/2009-2},
  author = {Khaled Z. Ibrahim and Smaïl Niar}
}
@article{journals/thipeac/SonK07,
  title = {A Prefetching Algorithm for Multi-speed Disks},
  pages = {317-340},
  year = {2007},
  volume = {1},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-540-71528-3_20},
  crossref = {journals/thipeac/2007-1},
  author = {Seung Woo Son and Mahmut T. Kandemir}
}
@article{journals/thipeac/Waliullah11,
  title = {Efficient Partial Roll-Backing Mechanism for Transactional Memory Systems},
  pages = {256-274},
  year = {2011},
  volume = {3},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-642-19448-1_14},
  crossref = {journals/thipeac/2011-3},
  author = {M. M. Waliullah}
}
@article{journals/thipeac/BosschereLMNOPRSSST07,
  title = {High-Performance Embedded Architecture and Compilation Roadmap},
  pages = {5-29},
  year = {2007},
  volume = {1},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-540-71528-3_2},
  crossref = {journals/thipeac/2007-1},
  author = {Koen De Bosschere and Wayne Luk and Xavier Martorell and Nacho Navarro and Michael F. P. O'Boyle and Dionisios N. Pnevmatikatos and Alex Ramírez and Pascal Sainrat and André Seznec and Per Stenström and Olivier Temam}
}
@article{journals/thipeac/ChoiPD09,
  title = {Accurate Instruction Pre-scheduling in Dynamically Scheduled Processors},
  pages = {107-127},
  year = {2009},
  volume = {2},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-642-00904-4_7},
  crossref = {journals/thipeac/2009-2},
  author = {Woojin Choi and Seok-Jun Park and Michel Dubois}
}
@article{journals/thipeac/CanedoAS09,
  title = {Compiler Support for Code Size Reduction Using a Queue-Based Processor},
  pages = {269-285},
  year = {2009},
  volume = {2},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-642-00904-4_14},
  crossref = {journals/thipeac/2009-2},
  author = {Arquimedes Canedo and Ben A. Abderazek and Masahiro Sowa}
}
@article{journals/thipeac/ChenK07,
  title = {An Approach for Enhancing Inter-processor Data Locality on Chip Multiprocessors},
  pages = {214-233},
  year = {2007},
  volume = {1},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-540-71528-3_14},
  crossref = {journals/thipeac/2007-1},
  author = {Guilin Chen and Mahmut T. Kandemir}
}
@article{journals/thipeac/SazeidesMCK11,
  title = {Improving Branch Prediction by Considering Affectors and Affectees Correlations},
  pages = {69-88},
  year = {2011},
  volume = {3},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-642-19448-1_4},
  crossref = {journals/thipeac/2011-3},
  author = {Yiannakis Sazeides and Andreas Moustakas and Kypros Constantinides and Marios Kleanthous}
}
@article{journals/thipeac/BlumrichSG11,
  title = {Exploring the Architecture of a Stream Register-Based Snoop Filter},
  pages = {93-114},
  year = {2011},
  volume = {3},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-642-19448-1_6},
  crossref = {journals/thipeac/2011-3},
  author = {Matthias A. Blumrich and Valentina Salapura and Alan Gara}
}
@article{journals/thipeac/VandeputteE11a,
  title = {Finding Extreme Behaviors in Microprocessor Workloads},
  pages = {155-174},
  year = {2011},
  volume = {4},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-642-24568-8_8},
  crossref = {journals/thipeac/2011-4},
  author = {Frederik Vandeputte and Lieven Eeckhout}
}
@article{journals/thipeac/HuJK09,
  title = {Combining Edge Vector and Event Counter for Time-Dependent Power Behavior Characterization},
  pages = {85-104},
  year = {2009},
  volume = {2},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-642-00904-4_6},
  crossref = {journals/thipeac/2009-2},
  author = {Chunling Hu and Daniel A. Jiménez and Ulrich Kremer}
}
@proceedings{journals/thipeac/2011-4,
  editor = {Per Stenström},
  title = {Transactions on High-Performance Embedded Architectures and Compilers IV},
  volume = {6760},
  year = {2011},
  publisher = {Springer},
  series = {Lecture Notes in Computer Science},
  doi = {10.1007/978-3-642-24568-8},
  isbn = {978-3-642-24567-1},
  booktitle = {T. HiPEAC},
  author = {}
}
@article{journals/thipeac/NingK07,
  title = {Power Aware External Bus Arbitration for System-on-a-Chip Embedded Systems},
  pages = {116-135},
  year = {2007},
  volume = {1},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-540-71528-3_8},
  crossref = {journals/thipeac/2007-1},
  author = {Ke Ning and David R. Kaeli}
}
@article{journals/thipeac/BartoliniFP11,
  title = {Eighth MEDEA Workshop},
  pages = {91-92},
  year = {2011},
  volume = {3},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-642-19448-1_5},
  crossref = {journals/thipeac/2011-3},
  author = {Sandro Bartolini and Pierfrancesco Foglia and Cosimo Antonio Prete}
}
@article{journals/thipeac/AnsariLKJKW11a,
  title = {Transaction Reordering to Reduce Aborts in Software Transactional Memory},
  pages = {195-214},
  year = {2011},
  volume = {4},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-642-24568-8_10},
  crossref = {journals/thipeac/2011-4},
  author = {Mohammad Ansari and Mikel Luján and Christos Kotselidis and Kim Jarvis and Chris C. Kirkham and Ian Watson}
}
@article{journals/thipeac/RochangeS09,
  title = {A Context-Parameterized Model for Static Analysis of Execution Times},
  pages = {222-241},
  year = {2009},
  volume = {2},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-642-00904-4_12},
  crossref = {journals/thipeac/2009-2},
  author = {Christine Rochange and Pascal Sainrat}
}
@article{journals/thipeac/PinterW07,
  title = {Selective Code Compression Scheme for Embedded Systems},
  pages = {298-316},
  year = {2007},
  volume = {1},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-540-71528-3_19},
  crossref = {journals/thipeac/2007-1},
  author = {Shlomit S. Pinter and Israel Waldman}
}
@article{journals/thipeac/JonesOAG11,
  title = {Compiler Directed Issue Queue Energy Reduction},
  pages = {42-62},
  year = {2011},
  volume = {4},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-642-24568-8_3},
  crossref = {journals/thipeac/2011-4},
  author = {Timothy M. Jones and Michael F. P. O'Boyle and Jaume Abella and Antonio González 0001}
}
@article{journals/thipeac/BhadauriaMST09,
  title = {Data Cache Techniques to Save Power and Deliver High Performance in Embedded Systems},
  pages = {65-84},
  year = {2009},
  volume = {2},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-642-00904-4_5},
  crossref = {journals/thipeac/2009-2},
  author = {Major Bhadauria and Sally A. McKee and Karan Singh and Gary S. Tyson}
}
@article{journals/thipeac/SusuMAAM07,
  title = {Reconfiguration Strategies for Environmentally Powered Devices: Theoretical Analysis and Experimental Validation},
  pages = {341-360},
  year = {2007},
  volume = {1},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-540-71528-3_21},
  crossref = {journals/thipeac/2007-1},
  author = {Alex E. Susu and Michele Magno and Andrea Acquaviva and David Atienza and Giovanni De Micheli}
}
@article{journals/thipeac/NethercoteBM07,
  title = {Convergent Compilation Applied to Loop Unrolling},
  pages = {140-158},
  year = {2007},
  volume = {1},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-540-71528-3_10},
  crossref = {journals/thipeac/2007-1},
  author = {Nicholas Nethercote and Doug Burger and Kathryn S. McKinley}
}
@article{journals/thipeac/OsborneLCM11,
  title = {Energy Reduction by Systematic Run-Time Reconfigurable Hardware Deactivation},
  pages = {354-369},
  year = {2011},
  volume = {4},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-642-24568-8_18},
  crossref = {journals/thipeac/2011-4},
  author = {William G. Osborne and Wayne Luk and José Gabriel F. Coutinho and Oskar Mencer}
}
@article{journals/thipeac/WadaHMSNSKK11,
  title = {A Parallelizing Compiler Cooperative Heterogeneous Multicore Processor Architecture},
  pages = {215-233},
  year = {2011},
  volume = {4},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-642-24568-8_11},
  crossref = {journals/thipeac/2011-4},
  author = {Yasutaka Wada and Akihiro Hayashi and Takeshi Masuura and Jun Shirako and Hirofumi Nakano and Hiroaki Shikano and Keiji Kimura and Hironori Kasahara}
}
@article{journals/thipeac/JahreN11,
  title = {A High Performance Adaptive Miss Handling Architecture for Chip Multiprocessors},
  pages = {1-20},
  year = {2011},
  volume = {4},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-642-24568-8_1},
  crossref = {journals/thipeac/2011-4},
  author = {Magnus Jahre and Lasse Natvig}
}
@article{journals/thipeac/DevosCVS11,
  title = {Constructing Application-Specific Memory Hierarchies on FPGAs},
  pages = {201-216},
  year = {2011},
  volume = {3},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-642-19448-1_11},
  crossref = {journals/thipeac/2011-3},
  author = {Harald Devos and Jan Van Campenhout and Ingrid Verbauwhede and Dirk Stroobandt}
}
@article{journals/thipeac/RullmannM11,
  title = {A Cost Model for Partial Dynamic Reconfiguration},
  pages = {370-390},
  year = {2011},
  volume = {4},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-642-24568-8_19},
  crossref = {journals/thipeac/2011-4},
  author = {Markus Rullmann and Renate Merker}
}
@proceedings{journals/thipeac/2007-1,
  editor = {Per Stenström},
  editor = {Michael F. P. O'Boyle},
  editor = {François Bodin},
  editor = {Marcelo Cintra},
  editor = {Sally A. McKee},
  title = {Transactions on High-Performance Embedded Architectures and Compilers I},
  booktitle = {T. HiPEAC},
  series = {Lecture Notes in Computer Science},
  volume = {4050},
  publisher = {Springer},
  year = {2007},
  isbn = {978-3-540-71527-6},
  author = {}
}
@article{journals/thipeac/Stenstrom07,
  title = {Introduction to Part 1},
  pages = {33},
  year = {2007},
  volume = {1},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-540-71528-3_3},
  crossref = {journals/thipeac/2007-1},
  author = {Per Stenström}
}
@article{journals/thipeac/KoteraAETK11,
  title = {Power-Aware Dynamic Cache Partitioning for CMPs},
  pages = {135-153},
  year = {2011},
  volume = {3},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-642-19448-1_8},
  crossref = {journals/thipeac/2011-3},
  author = {Isao Kotera and Kenta Abe and Ryusuke Egawa and Hiroyuki Takizawa and Hiroaki Kobayashi}
}
@article{journals/thipeac/LiaoJS11,
  title = {A Modular Simulator Framework for Network-on-Chip Based Manycore Chips Using UNISIM},
  pages = {234-253},
  year = {2011},
  volume = {4},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-642-24568-8_12},
  crossref = {journals/thipeac/2011-4},
  author = {Xiongfei Liao and Wu Jigang and Thambipillai Srikanthan}
}
@proceedings{journals/thipeac/2011-3,
  editor = {Per Stenström},
  title = {Transactions on High-Performance Embedded Architectures and Compilers III},
  volume = {6590},
  year = {2011},
  doi = {10.1007/978-3-642-19448-1},
  isbn = {978-3-642-19447-4},
  booktitle = {T. HiPEAC},
  series = {Lecture Notes in Computer Science},
  publisher = {Springer},
  author = {}
}
@article{journals/thipeac/MahoneySBP09,
  title = {Performance Characterization for the Implementation of Content Addressable Memories Based on Parallel Hashing Memories},
  pages = {307-325},
  year = {2009},
  volume = {2},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-642-00904-4_16},
  crossref = {journals/thipeac/2009-2},
  author = {Patrick Mahoney and Yvon Savaria and Guy Bois and Patrice Plante}
}
@article{journals/thipeac/KeramidasXK09,
  title = {Recruiting Decay for Dynamic Power Reduction in Set-Associative Caches},
  pages = {4-22},
  year = {2009},
  volume = {2},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-642-00904-4_2},
  crossref = {journals/thipeac/2009-2},
  author = {Georgios Keramidas and Polychronis Xekalakis and Stefanos Kaxiras}
}
@article{journals/thipeac/MoretoCRV11,
  title = {Dynamic Cache Partitioning Based on the MLP of Cache Misses},
  pages = {3-23},
  year = {2011},
  volume = {3},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-642-19448-1_1},
  crossref = {journals/thipeac/2011-3},
  author = {Miquel Moretó and Francisco J. Cazorla and Alex Ramírez and Mateo Valero}
}
@article{journals/thipeac/MuralidharaK11,
  title = {Communication Based Proactive Link Power Management},
  pages = {135-154},
  year = {2011},
  volume = {4},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-642-24568-8_7},
  crossref = {journals/thipeac/2011-4},
  author = {Sai Prashanth Muralidhara and Mahmut T. Kandemir}
}
@article{journals/thipeac/OliverFCA07,
  title = {Using Application Bisection Bandwidth to Guide Tile Size Selection for the Synchroscalar Tile-Based Architecture},
  pages = {259-278},
  year = {2007},
  volume = {1},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-540-71528-3_17},
  crossref = {journals/thipeac/2007-1},
  author = {John Oliver and Diana Franklin and Frederic T. Chong and Venkatesh Akella}
}
@article{journals/thipeac/McKee07,
  title = {Introduction to Part 3},
  pages = {237-238},
  year = {2007},
  volume = {1},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-540-71528-3_15},
  crossref = {journals/thipeac/2007-1},
  author = {Sally A. McKee}
}
@article{journals/thipeac/GoudarziIN11,
  title = {Software-Level Instruction-Cache Leakage Reduction Using Value-Dependence of SRAM Leakage in Nanometer Technologies},
  pages = {275-299},
  year = {2011},
  volume = {3},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-642-19448-1_15},
  crossref = {journals/thipeac/2011-3},
  author = {Maziar Goudarzi and Tohru Ishihara and Hamid Noori}
}
@article{journals/thipeac/Wilkes07,
  title = {High Performance Processor Chips},
  pages = {1-4},
  year = {2007},
  volume = {1},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-540-71528-3_1},
  crossref = {journals/thipeac/2007-1},
  author = {Maurice V. Wilkes}
}
@article{journals/thipeac/MolnosCHE07,
  title = {Static Cache Partitioning Robustness Analysis for Embedded On-Chip Multi-processors},
  pages = {279-297},
  year = {2007},
  volume = {1},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-540-71528-3_18},
  crossref = {journals/thipeac/2007-1},
  author = {Anca Mariana Molnos and Sorin Dan Cotofana and Marc J. M. Heijligers and Jos T. J. van Eijndhoven}
}
@article{journals/thipeac/DevosBCCDS07,
  title = {Finding and Applying Loop Transformations for Generating Optimized FPGA Implementations},
  pages = {159-178},
  year = {2007},
  volume = {1},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-540-71528-3_11},
  crossref = {journals/thipeac/2007-1},
  author = {Harald Devos and Kristof Beyls and Mark Christiaens and Jan M. Van Campenhout and Erik H. D'Hollander and Dirk Stroobandt}
}
@article{journals/thipeac/LatorreMGCG11,
  title = {CROB: Implementing a Large Instruction Window through Compression},
  pages = {115-134},
  year = {2011},
  volume = {3},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-642-19448-1_7},
  crossref = {journals/thipeac/2011-3},
  author = {Fernando Latorre and Grigorios Magklis and José González and Pedro Chaparro and Antonio González 0001}
}
@article{journals/thipeac/StenstromW09,
  title = {Introduction},
  pages = {3},
  year = {2009},
  volume = {2},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-642-00904-4_1},
  crossref = {journals/thipeac/2009-2},
  author = {Per Stenström and David B. Whalley}
}
@article{journals/thipeac/FursinCOT07,
  title = {Quick and Practical Run-Time Evaluation of Multiple Program Optimizations},
  pages = {34-53},
  year = {2007},
  volume = {1},
  journal = {T. HiPEAC},
  doi = {10.1007/978-3-540-71528-3_4},
  crossref = {journals/thipeac/2007-1},
  author = {Grigori Fursin and Albert Cohen 0001 and Michael F. P. O'Boyle and Olivier Temam}
}
