
     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp VHDL Synthesis Compiler: Version 6.3 IR 35
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Registro.vhd
Options:    -m -yu -e10 -w100 -o2 -ygs -fP -v10 -dc22v10 -ppalc22v10d-15pc -b Registro.vhd -u Registro.hie
======================================================================

vhdlfe V6.3 IR 35:  VHDL parser
Sat Jan 13 20:55:31 2024

Library 'work' => directory 'lc22v10'
Linking 'c:\tools\bin\std.vhd'.
Linking 'c:\tools\lib\common\cypress.vhd'.
Linking 'c:\tools\lib\common\work\cypress.vif'.
Library 'ieee' => directory 'c:\tools\lib\ieee\work'
Linking 'c:\tools\lib\ieee\work\stdlogic.vif'.
Linking 'c:\tools\lib\ieee\work\syntocyp.vif'.
Linking 'c:\tools\lib\ieee\work\synarith.vif'.
Linking 'c:\tools\lib\ieee\work\synusgnd.vif'.

vhdlfe:  No errors.


tovif V6.3 IR 35:  High-level synthesis
Sat Jan 13 20:55:31 2024

Linking 'c:\tools\bin\std.vhd'.
Linking 'c:\tools\lib\common\cypress.vhd'.
Linking 'c:\tools\lib\common\work\cypress.vif'.
Linking 'c:\tools\lib\ieee\work\stdlogic.vif'.
Linking 'c:\tools\lib\ieee\work\syntocyp.vif'.
Linking 'c:\tools\lib\ieee\work\synarith.vif'.
Linking 'c:\tools\lib\ieee\work\synusgnd.vif'.

tovif:  No errors.


topld V6.3 IR 35:  Synthesis and optimization
Sat Jan 13 20:55:32 2024

Linking 'c:\tools\bin\std.vhd'.
Linking 'c:\tools\lib\common\cypress.vhd'.
Linking 'c:\tools\lib\common\work\cypress.vif'.
Linking 'c:\tools\lib\ieee\work\stdlogic.vif'.
Linking 'c:\tools\lib\ieee\work\syntocyp.vif'.
Linking 'c:\tools\lib\ieee\work\synarith.vif'.
Linking 'c:\tools\lib\ieee\work\synusgnd.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------



------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 23 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 10.
----------------------------------------------------------
Created 60 PLD nodes.

topld:  No errors.

----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN HEADER INFORMATION  (20:55:34)

Input File(s): Registro.pla
Device       : C22V10
Package      : palc22v10d-15pc
ReportFile   : Registro.rpt

Program Controls:
    COMMAND LANGUAGE_VHDL 
    COMMAND PROPERTY BUS_HOLD ENABLE 

Signal Requests:
    GROUP USEPOL ALL
    GROUP FAST_SLEW ALL

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (20:55:34)

Messages:
  Information: Process virtual 'reg_4_0D'reg_4_0D ... expanded.
  Information: Process virtual 'reg_4_1D'reg_4_1D ... expanded.
  Information: Process virtual 'reg_3_0D'reg_3_0D ... expanded.
  Information: Process virtual 'reg_3_1D'reg_3_1D ... expanded.
  Information: Process virtual 'reg_2_0D'reg_2_0D ... expanded.
  Information: Process virtual 'reg_2_1D'reg_2_1D ... expanded.
  Information: Process virtual 'reg_1_0D'reg_1_0D ... expanded.
  Information: Process virtual 'reg_1_1D'reg_1_1D ... expanded.
  Information: Process virtual 'reg_4_0'reg_4_0 ... expanded.
  Information: Process virtual 'reg_4_1'reg_4_1 ... expanded.
  Information: Process virtual 'reg_3_0'reg_3_0 ... expanded.
  Information: Process virtual 'reg_3_1'reg_3_1 ... expanded.
  Information: Process virtual 'reg_2_0'reg_2_0 ... expanded.
  Information: Process virtual 'reg_2_1'reg_2_1 ... expanded.
  Information: Process virtual 'reg_1_0'reg_1_0 ... expanded.
  Information: Process virtual 'reg_1_1'reg_1_1 ... expanded.
  Information: Optimizing logic using best output polarity for signals:
         data_out_1(0).D data_out_1(1).D data_out_2(0).D data_out_2(1).D
         data_out_3(0).D data_out_3(1).D data_out_4(0).D data_out_4(1).D

  Information: Selected logic optimization OFF for signals:
         data_out_1(0).AR data_out_1(0).C data_out_1(0).OE data_out_1(1).AR
         data_out_1(1).C data_out_1(1).OE data_out_2(0).AR data_out_2(0).C
         data_out_2(0).OE data_out_2(1).AR data_out_2(1).C data_out_2(1).OE
         data_out_3(0).AR data_out_3(0).C data_out_3(0).OE data_out_3(1).AR
         data_out_3(1).C data_out_3(1).OE data_out_4(0).AR data_out_4(0).C
         data_out_4(0).OE data_out_4(1).AR data_out_4(1).C data_out_4(1).OE



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       MINOPT.EXE     01/NOV/1999  [v4.02 ] 6.3 IR 35

LOGIC MINIMIZATION         ()

Messages:


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (20:55:34)

Messages:
  Information: Optimizing Banked Preset/Reset requirements.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Equations" icon=FILE_RPT_EQUATION>
DESIGN EQUATIONS           (20:55:34)
</CYPRESSTAG>

    data_out_1(0).D =
          data_in(0) * write_enable_1 
        + data_out_1(0).Q * /write_enable_1 

    data_out_1(0).AR =
          reset 

    data_out_1(0).SP =
          GND

    data_out_1(0).C =
          clk 

    data_out_1(0).OE =
          read_enable_1 

    data_out_1(1).D =
          data_in(1) * write_enable_1 
        + data_out_1(1).Q * /write_enable_1 

    data_out_1(1).AR =
          reset 

    data_out_1(1).SP =
          GND

    data_out_1(1).C =
          clk 

    data_out_1(1).OE =
          read_enable_1 

    data_out_2(0).D =
          data_in(0) * write_enable_2 
        + data_out_2(0).Q * /write_enable_2 

    data_out_2(0).AR =
          reset 

    data_out_2(0).SP =
          GND

    data_out_2(0).C =
          clk 

    data_out_2(0).OE =
          read_enable_2 

    data_out_2(1).D =
          data_in(1) * write_enable_2 
        + data_out_2(1).Q * /write_enable_2 

    data_out_2(1).AR =
          reset 

    data_out_2(1).SP =
          GND

    data_out_2(1).C =
          clk 

    data_out_2(1).OE =
          read_enable_2 

    data_out_3(0).D =
          data_in(0) * write_enable_3 
        + data_out_3(0).Q * /write_enable_3 

    data_out_3(0).AR =
          reset 

    data_out_3(0).SP =
          GND

    data_out_3(0).C =
          clk 

    data_out_3(0).OE =
          read_enable_3 

    data_out_3(1).D =
          data_in(1) * write_enable_3 
        + data_out_3(1).Q * /write_enable_3 

    data_out_3(1).AR =
          reset 

    data_out_3(1).SP =
          GND

    data_out_3(1).C =
          clk 

    data_out_3(1).OE =
          read_enable_3 

    data_out_4(0).D =
          data_in(0) * write_enable_4 
        + data_out_4(0).Q * /write_enable_4 

    data_out_4(0).AR =
          reset 

    data_out_4(0).SP =
          GND

    data_out_4(0).C =
          clk 

    data_out_4(0).OE =
          read_enable_4 

    data_out_4(1).D =
          data_in(1) * write_enable_4 
        + data_out_4(1).Q * /write_enable_4 

    data_out_4(1).AR =
          reset 

    data_out_4(1).SP =
          GND

    data_out_4(1).C =
          clk 

    data_out_4(1).OE =
          read_enable_4 


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN RULE CHECK          (20:55:34)

Messages:
                 None.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Pinout" icon=FILE_RPT_PINOUT>
PINOUT INFORMATION   (20:55:34)
</CYPRESSTAG>
Messages:
  Information: Checking for duplicate NODE logic.
                 None.


                                 C22V10
                 __________________________________________
            clk =| 1|                                  |24|* not used       
 write_enable_4 =| 2|                                  |23|= data_out_4(0)  
  read_enable_4 =| 3|                                  |22|= data_out_3(0)  
 write_enable_3 =| 4|                                  |21|= data_out_2(0)  
  read_enable_3 =| 5|                                  |20|= data_out_1(0)  
 write_enable_2 =| 6|                                  |19|* not used       
 write_enable_1 =| 7|                                  |18|* not used       
          reset =| 8|                                  |17|= data_out_1(1)  
  read_enable_2 =| 9|                                  |16|= data_out_2(1)  
  read_enable_1 =|10|                                  |15|= data_out_3(1)  
     data_in(1) =|11|                                  |14|= data_out_4(1)  
       not used *|12|                                  |13|= data_in(0)     
                 __________________________________________


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Utilization" icon=FILE_RPT_UTILIZATION>
RESOURCE UTILIZATION (20:55:34)
</CYPRESSTAG>
  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | Dedicated Inputs   |   11  |   11  |
                 | Clock/Inputs       |    1  |    1  |
                 | I/O Macrocells     |    8  |   10  |
                 ______________________________________
                                          20  /   22   = 90  %


  Information: Output Logic Product Term Utilization.

                  Node#  Output Signal Name  Used   Max
                 ________________________________________
                 | 14  |  data_out_4(1)   |   2  |   8  |
                 | 15  |  data_out_3(1)   |   2  |  10  |
                 | 16  |  data_out_2(1)   |   2  |  12  |
                 | 17  |  data_out_1(1)   |   2  |  14  |
                 | 18  |  Unused          |   0  |  16  |
                 | 19  |  Unused          |   0  |  16  |
                 | 20  |  data_out_1(0)   |   2  |  14  |
                 | 21  |  data_out_2(0)   |   2  |  12  |
                 | 22  |  data_out_3(0)   |   2  |  10  |
                 | 23  |  data_out_4(0)   |   2  |   8  |
                 | 25  |  Unused          |   0  |   1  |
                 ________________________________________
                                             16  / 121   = 13  %


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

JEDEC ASSEMBLE             (20:55:34)

Messages:
  Information: Output file 'Registro.pin' created.
  Information: Output file 'Registro.jed' created.

  Usercode:    
  Checksum:    8366



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully at 20:55:34
