

================================================================
== Vivado HLS Report for 'read_data'
================================================================
* Date:           Sun Feb  7 17:35:31 2021

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        matriz_mult
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.14|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    6|    6|    6|    6|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- RD_Loop_Into_Buf  |    4|    4|         2|          1|          1|     4|    yes   |
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     29|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    111|
|Register         |        -|      -|      83|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      83|    140|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_98_p2                      |     +    |      0|  0|  12|           3|           1|
    |ap_block_pp0_stage0_flag00011001  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |input_data_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |input_data_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |input_data_V_0_state_cmp_full     |   icmp   |      0|  0|   1|           2|           1|
    |tmp_fu_92_p2                      |   icmp   |      0|  0|   2|           3|           4|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  29|          15|          15|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |i_phi_fu_84_p4           |   9|          2|    3|          6|
    |i_reg_80                 |   9|          2|    3|          6|
    |in_stream_TDATA_blk_n    |   9|          2|    1|          2|
    |input_data_V_0_data_out  |   9|          2|   32|         64|
    |input_data_V_0_state     |  15|          3|    2|          6|
    |input_dest_V_0_state     |  15|          3|    2|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 111|         23|   46|         99|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |i_1_reg_118               |   3|   0|    3|          0|
    |i_reg_80                  |   3|   0|    3|          0|
    |input_data_V_0_payload_A  |  32|   0|   32|          0|
    |input_data_V_0_payload_B  |  32|   0|   32|          0|
    |input_data_V_0_sel_rd     |   1|   0|    1|          0|
    |input_data_V_0_sel_wr     |   1|   0|    1|          0|
    |input_data_V_0_state      |   2|   0|    2|          0|
    |input_dest_V_0_state      |   2|   0|    2|          0|
    |tmp_reg_114               |   1|   0|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  83|   0|   83|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |   read_data  | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |   read_data  | return value |
|ap_start          |  in |    1| ap_ctrl_hs |   read_data  | return value |
|ap_done           | out |    1| ap_ctrl_hs |   read_data  | return value |
|ap_continue       |  in |    1| ap_ctrl_hs |   read_data  | return value |
|ap_idle           | out |    1| ap_ctrl_hs |   read_data  | return value |
|ap_ready          | out |    1| ap_ctrl_hs |   read_data  | return value |
|in_stream_TDATA   |  in |   32|    axis    | input_data_V |    pointer   |
|in_stream_TVALID  |  in |    1|    axis    | input_dest_V |    pointer   |
|in_stream_TREADY  | out |    1|    axis    | input_dest_V |    pointer   |
|in_stream_TDEST   |  in |    5|    axis    | input_dest_V |    pointer   |
|in_stream_TKEEP   |  in |    4|    axis    | input_keep_V |    pointer   |
|in_stream_TSTRB   |  in |    4|    axis    | input_strb_V |    pointer   |
|in_stream_TUSER   |  in |    4|    axis    | input_user_V |    pointer   |
|in_stream_TLAST   |  in |    1|    axis    | input_last_V |    pointer   |
|in_stream_TID     |  in |    5|    axis    |  input_id_V  |    pointer   |
|buf_V_address0    | out |    2|  ap_memory |     buf_V    |     array    |
|buf_V_ce0         | out |    1|  ap_memory |     buf_V    |     array    |
|buf_V_we0         | out |    1|  ap_memory |     buf_V    |     array    |
|buf_V_d0          | out |   32|  ap_memory |     buf_V    |     array    |
+------------------+-----+-----+------------+--------------+--------------+

