-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity spi_regs_spi_regs is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 7;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    soft_rst_n_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    chip_out : OUT STD_LOGIC_VECTOR (6 downto 0);
    cpol_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    cpha_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    w_r_mode_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    wr_width_out : OUT STD_LOGIC_VECTOR (5 downto 0);
    rd_width_out : OUT STD_LOGIC_VECTOR (5 downto 0);
    rd_target_num_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    wr_data_num_in : IN STD_LOGIC_VECTOR (0 downto 0);
    batch_en : IN STD_LOGIC_VECTOR (0 downto 0);
    is_r_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    is_r_TVALID : IN STD_LOGIC;
    is_r_TREADY : OUT STD_LOGIC;
    os_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    os_TVALID : OUT STD_LOGIC;
    os_TREADY : IN STD_LOGIC;
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0) );
end;


architecture behav of spi_regs_spi_regs is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "spi_regs_spi_regs,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7vx690t-ffg1761-2,HLS_INPUT_CLOCK=8.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=2.329000,HLS_SYN_LAT=2,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=292,HLS_SYN_LUT=322,HLS_VERSION=2022_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_iter0_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_ST_iter1_fsm_state2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_ST_iter2_fsm_state3 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_ST_iter1_fsm_state0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_iter2_fsm_state0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;

    signal ap_rst_n_inv : STD_LOGIC;
    signal soft_rst_n : STD_LOGIC_VECTOR (0 downto 0);
    signal chip : STD_LOGIC_VECTOR (6 downto 0);
    signal cpol : STD_LOGIC_VECTOR (0 downto 0);
    signal cpha : STD_LOGIC_VECTOR (0 downto 0);
    signal w_r_mode : STD_LOGIC_VECTOR (1 downto 0);
    signal wr_width : STD_LOGIC_VECTOR (5 downto 0);
    signal wr_data : STD_LOGIC_VECTOR (31 downto 0);
    signal rd_width : STD_LOGIC_VECTOR (5 downto 0);
    signal rd_target_num : STD_LOGIC_VECTOR (15 downto 0);
    signal p_rd_done_V : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_wr_done_V : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_wr_en_V : STD_LOGIC_VECTOR (0 downto 0) := "1";
    signal is_r_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_iter0_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    signal ap_CS_iter0_fsm_state1 : STD_LOGIC;
    signal ap_CS_iter1_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    signal ap_CS_iter1_fsm_state2 : STD_LOGIC;
    signal ap_CS_iter2_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    signal ap_CS_iter2_fsm_state3 : STD_LOGIC;
    signal soft_rst_n_read_read_fu_164_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal w_r_mode_read_read_fu_220_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nbreadreq_fu_282_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal os_TDATA_blk_n : STD_LOGIC;
    signal soft_rst_n_read_reg_404 : STD_LOGIC_VECTOR (0 downto 0);
    signal w_r_mode_read_reg_408 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_wr_en_V_load_reg_416 : STD_LOGIC_VECTOR (0 downto 0);
    signal soft_rst_n_read_reg_404_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal w_r_mode_read_reg_408_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal p_wr_en_V_load_reg_416_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_337 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_op30_read_state1 : BOOLEAN;
    signal ap_predicate_op39_read_state1 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op44_write_state2 : BOOLEAN;
    signal ap_predicate_op45_write_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state2_io : BOOLEAN;
    signal ap_predicate_op129_write_state3 : BOOLEAN;
    signal ap_predicate_op134_write_state3 : BOOLEAN;
    signal regslice_both_os_U_apdone_blk : STD_LOGIC;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state3_io : BOOLEAN;
    signal reg_337_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_wr_en_V_load_load_fu_342_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_420 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_420_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal wr_data_num_in_read_read_fu_296_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_428 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_428_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_iter0_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_iter1_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_NS_iter2_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ST_iter0_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_iter1_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_iter2_fsm_state3_blk : STD_LOGIC;
    signal regslice_both_is_r_U_apdone_blk : STD_LOGIC;
    signal is_r_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal is_r_TVALID_int_regslice : STD_LOGIC;
    signal is_r_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_is_r_U_ack_in : STD_LOGIC;
    signal os_TVALID_int_regslice : STD_LOGIC;
    signal os_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_os_U_vld_out : STD_LOGIC;
    signal ap_condition_442 : BOOLEAN;
    signal ap_condition_440 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component spi_regs_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        soft_rst_n : OUT STD_LOGIC_VECTOR (0 downto 0);
        chip : OUT STD_LOGIC_VECTOR (6 downto 0);
        cpol : OUT STD_LOGIC_VECTOR (0 downto 0);
        cpha : OUT STD_LOGIC_VECTOR (0 downto 0);
        w_r_mode : OUT STD_LOGIC_VECTOR (1 downto 0);
        wr_width : OUT STD_LOGIC_VECTOR (5 downto 0);
        wr_data : OUT STD_LOGIC_VECTOR (31 downto 0);
        rd_width : OUT STD_LOGIC_VECTOR (5 downto 0);
        rd_target_num : OUT STD_LOGIC_VECTOR (15 downto 0);
        wr_done : IN STD_LOGIC_VECTOR (0 downto 0);
        rd_done : IN STD_LOGIC_VECTOR (0 downto 0);
        rd_data : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component spi_regs_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    control_s_axi_U : component spi_regs_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        soft_rst_n => soft_rst_n,
        chip => chip,
        cpol => cpol,
        cpha => cpha,
        w_r_mode => w_r_mode,
        wr_width => wr_width,
        wr_data => wr_data,
        rd_width => rd_width,
        rd_target_num => rd_target_num,
        wr_done => p_wr_done_V,
        rd_done => p_rd_done_V,
        rd_data => reg_337_pp0_iter1_reg);

    regslice_both_is_r_U : component spi_regs_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => is_r_TDATA,
        vld_in => is_r_TVALID,
        ack_in => regslice_both_is_r_U_ack_in,
        data_out => is_r_TDATA_int_regslice,
        vld_out => is_r_TVALID_int_regslice,
        ack_out => is_r_TREADY_int_regslice,
        apdone_blk => regslice_both_is_r_U_apdone_blk);

    regslice_both_os_U : component spi_regs_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => wr_data,
        vld_in => os_TVALID_int_regslice,
        ack_in => os_TREADY_int_regslice,
        data_out => os_TDATA,
        vld_out => regslice_both_os_U_vld_out,
        ack_out => os_TREADY,
        apdone_blk => regslice_both_os_U_apdone_blk);





    ap_CS_iter0_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
            else
                ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
            end if;
        end if;
    end process;


    ap_CS_iter1_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
            else
                ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
            end if;
        end if;
    end process;


    ap_CS_iter2_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_iter2_fsm <= ap_ST_iter2_fsm_state0;
            else
                ap_CS_iter2_fsm <= ap_NS_iter2_fsm;
            end if;
        end if;
    end process;


    p_rd_done_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_rd_done_V <= ap_const_lv1_0;
            else
                if (((not(((ap_const_boolean_1 = ap_block_state3_io) or (regslice_both_os_U_apdone_blk = ap_const_logic_1) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op134_write_state3 = ap_const_boolean_1)) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op129_write_state3 = ap_const_boolean_1)))) and (batch_en = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_iter2_fsm_state3) and (tmp_reg_428_pp0_iter1_reg = ap_const_lv1_1) and (w_r_mode_read_reg_408_pp0_iter1_reg = ap_const_lv2_0) and (soft_rst_n_read_reg_404_pp0_iter1_reg = ap_const_lv1_1)) or (not(((ap_const_boolean_1 = ap_block_state3_io) or (regslice_both_os_U_apdone_blk = ap_const_logic_1) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op134_write_state3 = ap_const_boolean_1)) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op129_write_state3 = ap_const_boolean_1)))) and (batch_en = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_iter2_fsm_state3) and (tmp_2_reg_420_pp0_iter1_reg = ap_const_lv1_1) and (w_r_mode_read_reg_408_pp0_iter1_reg = ap_const_lv2_2) and (soft_rst_n_read_reg_404_pp0_iter1_reg = ap_const_lv1_1)))) then 
                    p_rd_done_V <= ap_const_lv1_1;
                elsif ((not(((ap_const_boolean_1 = ap_block_state3_io) or (regslice_both_os_U_apdone_blk = ap_const_logic_1) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op134_write_state3 = ap_const_boolean_1)) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op129_write_state3 = ap_const_boolean_1)))) and (batch_en = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_iter2_fsm_state3) and (soft_rst_n_read_reg_404_pp0_iter1_reg = ap_const_lv1_0))) then 
                    p_rd_done_V <= ap_const_lv1_0;
                end if; 
            end if;
        end if;
    end process;


    p_wr_done_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_wr_done_V <= ap_const_lv1_0;
            else
                if ((ap_const_boolean_1 = ap_condition_440)) then
                    if ((ap_const_boolean_1 = ap_condition_442)) then 
                        p_wr_done_V <= ap_const_lv1_1;
                    elsif ((soft_rst_n_read_reg_404_pp0_iter1_reg = ap_const_lv1_0)) then 
                        p_wr_done_V <= ap_const_lv1_0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    p_wr_en_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_wr_en_V <= ap_const_lv1_1;
            else
                if (((not((((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((ap_const_boolean_1 = ap_block_state3_io) or (regslice_both_os_U_apdone_blk = ap_const_logic_1) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op134_write_state3 = ap_const_boolean_1)) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op129_write_state3 = ap_const_boolean_1)))) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and ((ap_const_boolean_1 = ap_block_state2_io) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op45_write_state2 = ap_const_boolean_1)) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op44_write_state2 = ap_const_boolean_1)))) or ((is_r_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op39_read_state1 = ap_const_boolean_1)) or ((is_r_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op30_read_state1 = ap_const_boolean_1)))) and (w_r_mode = ap_const_lv2_2) and (soft_rst_n = ap_const_lv1_1) and (batch_en = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (p_wr_en_V_load_load_fu_342_p1 = ap_const_lv1_1)) or (not((((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((ap_const_boolean_1 = ap_block_state3_io) or (regslice_both_os_U_apdone_blk = ap_const_logic_1) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op134_write_state3 = ap_const_boolean_1)) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op129_write_state3 = ap_const_boolean_1)))) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and ((ap_const_boolean_1 = ap_block_state2_io) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op45_write_state2 = ap_const_boolean_1)) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op44_write_state2 = ap_const_boolean_1)))) or ((is_r_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op39_read_state1 = ap_const_boolean_1)) or ((is_r_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op30_read_state1 = ap_const_boolean_1)))) and (w_r_mode_read_read_fu_220_p2 = ap_const_lv2_1) and (soft_rst_n = ap_const_lv1_1) and (batch_en = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (p_wr_en_V_load_load_fu_342_p1 = ap_const_lv1_1)))) then 
                    p_wr_en_V <= ap_const_lv1_0;
                elsif ((not((((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((ap_const_boolean_1 = ap_block_state3_io) or (regslice_both_os_U_apdone_blk = ap_const_logic_1) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op134_write_state3 = ap_const_boolean_1)) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op129_write_state3 = ap_const_boolean_1)))) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and ((ap_const_boolean_1 = ap_block_state2_io) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op45_write_state2 = ap_const_boolean_1)) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op44_write_state2 = ap_const_boolean_1)))) or ((is_r_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op39_read_state1 = ap_const_boolean_1)) or ((is_r_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op30_read_state1 = ap_const_boolean_1)))) and (soft_rst_n_read_read_fu_164_p2 = ap_const_lv1_0) and (batch_en = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then 
                    p_wr_en_V <= ap_const_lv1_1;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((ap_const_boolean_1 = ap_block_state3_io) or (regslice_both_os_U_apdone_blk = ap_const_logic_1) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op134_write_state3 = ap_const_boolean_1)) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op129_write_state3 = ap_const_boolean_1)))) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and ((ap_const_boolean_1 = ap_block_state2_io) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op45_write_state2 = ap_const_boolean_1)) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op44_write_state2 = ap_const_boolean_1)))) or ((is_r_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op39_read_state1 = ap_const_boolean_1)) or ((is_r_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op30_read_state1 = ap_const_boolean_1)))) and (batch_en = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then
                p_wr_en_V_load_reg_416 <= p_wr_en_V;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_boolean_1 = ap_block_state2_io) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((ap_const_boolean_1 = ap_block_state3_io) or (regslice_both_os_U_apdone_blk = ap_const_logic_1) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op134_write_state3 = ap_const_boolean_1)) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op129_write_state3 = ap_const_boolean_1)))) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op45_write_state2 = ap_const_boolean_1)) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op44_write_state2 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2))) then
                p_wr_en_V_load_reg_416_pp0_iter1_reg <= p_wr_en_V_load_reg_416;
                reg_337_pp0_iter1_reg <= reg_337;
                soft_rst_n_read_reg_404_pp0_iter1_reg <= soft_rst_n_read_reg_404;
                tmp_2_reg_420_pp0_iter1_reg <= tmp_2_reg_420;
                tmp_reg_428_pp0_iter1_reg <= tmp_reg_428;
                w_r_mode_read_reg_408_pp0_iter1_reg <= w_r_mode_read_reg_408;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not((((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((ap_const_boolean_1 = ap_block_state3_io) or (regslice_both_os_U_apdone_blk = ap_const_logic_1) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op134_write_state3 = ap_const_boolean_1)) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op129_write_state3 = ap_const_boolean_1)))) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and ((ap_const_boolean_1 = ap_block_state2_io) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op45_write_state2 = ap_const_boolean_1)) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op44_write_state2 = ap_const_boolean_1)))) or ((is_r_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op39_read_state1 = ap_const_boolean_1)) or ((is_r_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op30_read_state1 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (ap_predicate_op39_read_state1 = ap_const_boolean_1)) or (not((((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((ap_const_boolean_1 = ap_block_state3_io) or (regslice_both_os_U_apdone_blk = ap_const_logic_1) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op134_write_state3 = ap_const_boolean_1)) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op129_write_state3 = ap_const_boolean_1)))) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and ((ap_const_boolean_1 = ap_block_state2_io) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op45_write_state2 = ap_const_boolean_1)) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op44_write_state2 = ap_const_boolean_1)))) or ((is_r_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op39_read_state1 = ap_const_boolean_1)) or ((is_r_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op30_read_state1 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (ap_predicate_op30_read_state1 = ap_const_boolean_1)))) then
                reg_337 <= is_r_TDATA_int_regslice;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((ap_const_boolean_1 = ap_block_state3_io) or (regslice_both_os_U_apdone_blk = ap_const_logic_1) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op134_write_state3 = ap_const_boolean_1)) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op129_write_state3 = ap_const_boolean_1)))) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and ((ap_const_boolean_1 = ap_block_state2_io) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op45_write_state2 = ap_const_boolean_1)) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op44_write_state2 = ap_const_boolean_1)))) or ((is_r_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op39_read_state1 = ap_const_boolean_1)) or ((is_r_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op30_read_state1 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then
                soft_rst_n_read_reg_404 <= soft_rst_n;
                w_r_mode_read_reg_408 <= w_r_mode;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((ap_const_boolean_1 = ap_block_state3_io) or (regslice_both_os_U_apdone_blk = ap_const_logic_1) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op134_write_state3 = ap_const_boolean_1)) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op129_write_state3 = ap_const_boolean_1)))) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and ((ap_const_boolean_1 = ap_block_state2_io) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op45_write_state2 = ap_const_boolean_1)) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op44_write_state2 = ap_const_boolean_1)))) or ((is_r_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op39_read_state1 = ap_const_boolean_1)) or ((is_r_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op30_read_state1 = ap_const_boolean_1)))) and (w_r_mode = ap_const_lv2_2) and (soft_rst_n = ap_const_lv1_1) and (batch_en = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then
                tmp_2_reg_420 <= grp_nbreadreq_fu_282_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((ap_const_boolean_1 = ap_block_state3_io) or (regslice_both_os_U_apdone_blk = ap_const_logic_1) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op134_write_state3 = ap_const_boolean_1)) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op129_write_state3 = ap_const_boolean_1)))) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and ((ap_const_boolean_1 = ap_block_state2_io) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op45_write_state2 = ap_const_boolean_1)) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op44_write_state2 = ap_const_boolean_1)))) or ((is_r_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op39_read_state1 = ap_const_boolean_1)) or ((is_r_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op30_read_state1 = ap_const_boolean_1)))) and (w_r_mode = ap_const_lv2_0) and (soft_rst_n = ap_const_lv1_1) and (batch_en = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then
                tmp_reg_428 <= grp_nbreadreq_fu_282_p3;
            end if;
        end if;
    end process;

    ap_NS_iter0_fsm_assign_proc : process (ap_CS_iter0_fsm, ap_CS_iter1_fsm_state2, ap_CS_iter2_fsm_state3, ap_predicate_op30_read_state1, ap_predicate_op39_read_state1, ap_predicate_op44_write_state2, ap_predicate_op45_write_state2, ap_block_state2_io, ap_predicate_op129_write_state3, ap_predicate_op134_write_state3, regslice_both_os_U_apdone_blk, ap_block_state3_io, is_r_TVALID_int_regslice, os_TREADY_int_regslice)
    begin
        case ap_CS_iter0_fsm is
            when ap_ST_iter0_fsm_state1 => 
                ap_NS_iter0_fsm <= ap_ST_iter0_fsm_state1;
            when others =>  
                ap_NS_iter0_fsm <= "X";
        end case;
    end process;

    ap_NS_iter1_fsm_assign_proc : process (ap_CS_iter0_fsm_state1, ap_CS_iter1_fsm, ap_CS_iter1_fsm_state2, ap_CS_iter2_fsm_state3, ap_predicate_op30_read_state1, ap_predicate_op39_read_state1, ap_predicate_op44_write_state2, ap_predicate_op45_write_state2, ap_block_state2_io, ap_predicate_op129_write_state3, ap_predicate_op134_write_state3, regslice_both_os_U_apdone_blk, ap_block_state3_io, is_r_TVALID_int_regslice, os_TREADY_int_regslice)
    begin
        case ap_CS_iter1_fsm is
            when ap_ST_iter1_fsm_state2 => 
                if ((not(((ap_const_boolean_1 = ap_block_state2_io) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((ap_const_boolean_1 = ap_block_state3_io) or (regslice_both_os_U_apdone_blk = ap_const_logic_1) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op134_write_state3 = ap_const_boolean_1)) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op129_write_state3 = ap_const_boolean_1)))) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op45_write_state2 = ap_const_boolean_1)) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op44_write_state2 = ap_const_boolean_1)))) and not((((is_r_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op39_read_state1 = ap_const_boolean_1)) or ((is_r_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op30_read_state1 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state2;
                elsif ((not(((ap_const_boolean_1 = ap_block_state2_io) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((ap_const_boolean_1 = ap_block_state3_io) or (regslice_both_os_U_apdone_blk = ap_const_logic_1) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op134_write_state3 = ap_const_boolean_1)) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op129_write_state3 = ap_const_boolean_1)))) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op45_write_state2 = ap_const_boolean_1)) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op44_write_state2 = ap_const_boolean_1)))) and ((ap_const_logic_0 = ap_CS_iter0_fsm_state1) or ((ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (((is_r_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op39_read_state1 = ap_const_boolean_1)) or ((is_r_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op30_read_state1 = ap_const_boolean_1))))))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state0;
                else
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state2;
                end if;
            when ap_ST_iter1_fsm_state0 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((ap_const_boolean_1 = ap_block_state3_io) or (regslice_both_os_U_apdone_blk = ap_const_logic_1) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op134_write_state3 = ap_const_boolean_1)) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op129_write_state3 = ap_const_boolean_1)))) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and ((ap_const_boolean_1 = ap_block_state2_io) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op45_write_state2 = ap_const_boolean_1)) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op44_write_state2 = ap_const_boolean_1)))) or ((is_r_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op39_read_state1 = ap_const_boolean_1)) or ((is_r_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op30_read_state1 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state2;
                else
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state0;
                end if;
            when others =>  
                ap_NS_iter1_fsm <= "XX";
        end case;
    end process;

    ap_NS_iter2_fsm_assign_proc : process (ap_CS_iter1_fsm_state2, ap_CS_iter2_fsm, ap_CS_iter2_fsm_state3, ap_predicate_op44_write_state2, ap_predicate_op45_write_state2, ap_block_state2_io, ap_predicate_op129_write_state3, ap_predicate_op134_write_state3, regslice_both_os_U_apdone_blk, ap_block_state3_io, os_TREADY_int_regslice)
    begin
        case ap_CS_iter2_fsm is
            when ap_ST_iter2_fsm_state3 => 
                if ((not(((ap_const_boolean_1 = ap_block_state2_io) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op45_write_state2 = ap_const_boolean_1)) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op44_write_state2 = ap_const_boolean_1)))) and not(((ap_const_boolean_1 = ap_block_state3_io) or (regslice_both_os_U_apdone_blk = ap_const_logic_1) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op134_write_state3 = ap_const_boolean_1)) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op129_write_state3 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2))) then
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state3;
                elsif ((not(((ap_const_boolean_1 = ap_block_state3_io) or (regslice_both_os_U_apdone_blk = ap_const_logic_1) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op134_write_state3 = ap_const_boolean_1)) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op129_write_state3 = ap_const_boolean_1)))) and ((ap_const_logic_0 = ap_CS_iter1_fsm_state2) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and ((ap_const_boolean_1 = ap_block_state2_io) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op45_write_state2 = ap_const_boolean_1)) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op44_write_state2 = ap_const_boolean_1))))))) then
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state0;
                else
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state3;
                end if;
            when ap_ST_iter2_fsm_state0 => 
                if ((not(((ap_const_boolean_1 = ap_block_state2_io) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((ap_const_boolean_1 = ap_block_state3_io) or (regslice_both_os_U_apdone_blk = ap_const_logic_1) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op134_write_state3 = ap_const_boolean_1)) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op129_write_state3 = ap_const_boolean_1)))) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op45_write_state2 = ap_const_boolean_1)) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op44_write_state2 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2))) then
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state3;
                else
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state0;
                end if;
            when others =>  
                ap_NS_iter2_fsm <= "XX";
        end case;
    end process;
    ap_CS_iter0_fsm_state1 <= ap_CS_iter0_fsm(0);
    ap_CS_iter1_fsm_state2 <= ap_CS_iter1_fsm(1);
    ap_CS_iter2_fsm_state3 <= ap_CS_iter2_fsm(1);

    ap_ST_iter0_fsm_state1_blk_assign_proc : process(ap_predicate_op30_read_state1, ap_predicate_op39_read_state1, is_r_TVALID_int_regslice)
    begin
        if ((((is_r_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op39_read_state1 = ap_const_boolean_1)) or ((is_r_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op30_read_state1 = ap_const_boolean_1)))) then 
            ap_ST_iter0_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_iter0_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_iter1_fsm_state2_blk_assign_proc : process(ap_predicate_op44_write_state2, ap_predicate_op45_write_state2, ap_block_state2_io, os_TREADY_int_regslice)
    begin
        if (((ap_const_boolean_1 = ap_block_state2_io) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op45_write_state2 = ap_const_boolean_1)) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op44_write_state2 = ap_const_boolean_1)))) then 
            ap_ST_iter1_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_iter1_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_iter2_fsm_state3_blk_assign_proc : process(ap_predicate_op129_write_state3, ap_predicate_op134_write_state3, regslice_both_os_U_apdone_blk, ap_block_state3_io, os_TREADY_int_regslice)
    begin
        if (((ap_const_boolean_1 = ap_block_state3_io) or (regslice_both_os_U_apdone_blk = ap_const_logic_1) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op134_write_state3 = ap_const_boolean_1)) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op129_write_state3 = ap_const_boolean_1)))) then 
            ap_ST_iter2_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_iter2_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_predicate_op30_read_state1, ap_predicate_op39_read_state1, is_r_TVALID_int_regslice)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (((is_r_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op39_read_state1 = ap_const_boolean_1)) or ((is_r_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op30_read_state1 = ap_const_boolean_1)));
    end process;


    ap_block_state2_io_assign_proc : process(ap_predicate_op44_write_state2, ap_predicate_op45_write_state2, os_TREADY_int_regslice)
    begin
                ap_block_state2_io <= (((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op45_write_state2 = ap_const_boolean_1)) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op44_write_state2 = ap_const_boolean_1)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(ap_predicate_op44_write_state2, ap_predicate_op45_write_state2, os_TREADY_int_regslice)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op45_write_state2 = ap_const_boolean_1)) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op44_write_state2 = ap_const_boolean_1)));
    end process;


    ap_block_state3_io_assign_proc : process(ap_predicate_op129_write_state3, ap_predicate_op134_write_state3, os_TREADY_int_regslice)
    begin
                ap_block_state3_io <= (((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op134_write_state3 = ap_const_boolean_1)) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op129_write_state3 = ap_const_boolean_1)));
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(ap_predicate_op129_write_state3, ap_predicate_op134_write_state3, regslice_both_os_U_apdone_blk, os_TREADY_int_regslice)
    begin
                ap_block_state3_pp0_stage0_iter2 <= ((regslice_both_os_U_apdone_blk = ap_const_logic_1) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op134_write_state3 = ap_const_boolean_1)) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op129_write_state3 = ap_const_boolean_1)));
    end process;


    ap_condition_440_assign_proc : process(batch_en, ap_CS_iter2_fsm_state3, ap_predicate_op129_write_state3, ap_predicate_op134_write_state3, regslice_both_os_U_apdone_blk, ap_block_state3_io, os_TREADY_int_regslice)
    begin
                ap_condition_440 <= (not(((ap_const_boolean_1 = ap_block_state3_io) or (regslice_both_os_U_apdone_blk = ap_const_logic_1) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op134_write_state3 = ap_const_boolean_1)) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op129_write_state3 = ap_const_boolean_1)))) and (batch_en = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_iter2_fsm_state3));
    end process;


    ap_condition_442_assign_proc : process(soft_rst_n_read_reg_404_pp0_iter1_reg, w_r_mode_read_reg_408_pp0_iter1_reg, wr_data_num_in_read_read_fu_296_p2)
    begin
                ap_condition_442 <= ((wr_data_num_in_read_read_fu_296_p2 = ap_const_lv1_1) and (w_r_mode_read_reg_408_pp0_iter1_reg = ap_const_lv2_1) and (soft_rst_n_read_reg_404_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op129_write_state3_assign_proc : process(batch_en, soft_rst_n_read_reg_404_pp0_iter1_reg, w_r_mode_read_reg_408_pp0_iter1_reg, p_wr_en_V_load_reg_416_pp0_iter1_reg)
    begin
                ap_predicate_op129_write_state3 <= ((batch_en = ap_const_lv1_0) and (p_wr_en_V_load_reg_416_pp0_iter1_reg = ap_const_lv1_1) and (w_r_mode_read_reg_408_pp0_iter1_reg = ap_const_lv2_2) and (soft_rst_n_read_reg_404_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op134_write_state3_assign_proc : process(batch_en, soft_rst_n_read_reg_404_pp0_iter1_reg, w_r_mode_read_reg_408_pp0_iter1_reg, p_wr_en_V_load_reg_416_pp0_iter1_reg)
    begin
                ap_predicate_op134_write_state3 <= ((batch_en = ap_const_lv1_0) and (p_wr_en_V_load_reg_416_pp0_iter1_reg = ap_const_lv1_1) and (w_r_mode_read_reg_408_pp0_iter1_reg = ap_const_lv2_1) and (soft_rst_n_read_reg_404_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op30_read_state1_assign_proc : process(soft_rst_n, w_r_mode, batch_en, grp_nbreadreq_fu_282_p3)
    begin
                ap_predicate_op30_read_state1 <= ((grp_nbreadreq_fu_282_p3 = ap_const_lv1_1) and (w_r_mode = ap_const_lv2_2) and (soft_rst_n = ap_const_lv1_1) and (batch_en = ap_const_lv1_0));
    end process;


    ap_predicate_op39_read_state1_assign_proc : process(soft_rst_n, w_r_mode, batch_en, grp_nbreadreq_fu_282_p3)
    begin
                ap_predicate_op39_read_state1 <= ((grp_nbreadreq_fu_282_p3 = ap_const_lv1_1) and (w_r_mode = ap_const_lv2_0) and (soft_rst_n = ap_const_lv1_1) and (batch_en = ap_const_lv1_0));
    end process;


    ap_predicate_op44_write_state2_assign_proc : process(batch_en, soft_rst_n_read_reg_404, w_r_mode_read_reg_408, p_wr_en_V_load_reg_416)
    begin
                ap_predicate_op44_write_state2 <= ((soft_rst_n_read_reg_404 = ap_const_lv1_1) and (batch_en = ap_const_lv1_0) and (p_wr_en_V_load_reg_416 = ap_const_lv1_1) and (w_r_mode_read_reg_408 = ap_const_lv2_2));
    end process;


    ap_predicate_op45_write_state2_assign_proc : process(batch_en, soft_rst_n_read_reg_404, w_r_mode_read_reg_408, p_wr_en_V_load_reg_416)
    begin
                ap_predicate_op45_write_state2 <= ((soft_rst_n_read_reg_404 = ap_const_lv1_1) and (batch_en = ap_const_lv1_0) and (p_wr_en_V_load_reg_416 = ap_const_lv1_1) and (w_r_mode_read_reg_408 = ap_const_lv2_1));
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    chip_out <= chip;
    cpha_out <= cpha;
    cpol_out <= cpol;
    grp_nbreadreq_fu_282_p3 <= (0=>(is_r_TVALID_int_regslice), others=>'-');

    is_r_TDATA_blk_n_assign_proc : process(soft_rst_n, w_r_mode, batch_en, ap_CS_iter0_fsm_state1, grp_nbreadreq_fu_282_p3, is_r_TVALID_int_regslice)
    begin
        if ((((grp_nbreadreq_fu_282_p3 = ap_const_lv1_1) and (w_r_mode = ap_const_lv2_2) and (soft_rst_n = ap_const_lv1_1) and (batch_en = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1)) or ((grp_nbreadreq_fu_282_p3 = ap_const_lv1_1) and (w_r_mode = ap_const_lv2_0) and (soft_rst_n = ap_const_lv1_1) and (batch_en = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1)))) then 
            is_r_TDATA_blk_n <= is_r_TVALID_int_regslice;
        else 
            is_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    is_r_TREADY <= regslice_both_is_r_U_ack_in;

    is_r_TREADY_int_regslice_assign_proc : process(ap_CS_iter0_fsm_state1, ap_CS_iter1_fsm_state2, ap_CS_iter2_fsm_state3, ap_predicate_op30_read_state1, ap_predicate_op39_read_state1, ap_predicate_op44_write_state2, ap_predicate_op45_write_state2, ap_block_state2_io, ap_predicate_op129_write_state3, ap_predicate_op134_write_state3, regslice_both_os_U_apdone_blk, ap_block_state3_io, is_r_TVALID_int_regslice, os_TREADY_int_regslice)
    begin
        if (((not((((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((ap_const_boolean_1 = ap_block_state3_io) or (regslice_both_os_U_apdone_blk = ap_const_logic_1) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op134_write_state3 = ap_const_boolean_1)) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op129_write_state3 = ap_const_boolean_1)))) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and ((ap_const_boolean_1 = ap_block_state2_io) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op45_write_state2 = ap_const_boolean_1)) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op44_write_state2 = ap_const_boolean_1)))) or ((is_r_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op39_read_state1 = ap_const_boolean_1)) or ((is_r_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op30_read_state1 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (ap_predicate_op39_read_state1 = ap_const_boolean_1)) or (not((((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((ap_const_boolean_1 = ap_block_state3_io) or (regslice_both_os_U_apdone_blk = ap_const_logic_1) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op134_write_state3 = ap_const_boolean_1)) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op129_write_state3 = ap_const_boolean_1)))) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and ((ap_const_boolean_1 = ap_block_state2_io) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op45_write_state2 = ap_const_boolean_1)) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op44_write_state2 = ap_const_boolean_1)))) or ((is_r_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op39_read_state1 = ap_const_boolean_1)) or ((is_r_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op30_read_state1 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (ap_predicate_op30_read_state1 = ap_const_boolean_1)))) then 
            is_r_TREADY_int_regslice <= ap_const_logic_1;
        else 
            is_r_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    os_TDATA_blk_n_assign_proc : process(batch_en, ap_CS_iter1_fsm_state2, ap_CS_iter2_fsm_state3, soft_rst_n_read_reg_404, w_r_mode_read_reg_408, p_wr_en_V_load_reg_416, soft_rst_n_read_reg_404_pp0_iter1_reg, w_r_mode_read_reg_408_pp0_iter1_reg, p_wr_en_V_load_reg_416_pp0_iter1_reg, os_TREADY_int_regslice)
    begin
        if ((((soft_rst_n_read_reg_404 = ap_const_lv1_1) and (batch_en = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (p_wr_en_V_load_reg_416 = ap_const_lv1_1) and (w_r_mode_read_reg_408 = ap_const_lv2_2)) or ((soft_rst_n_read_reg_404 = ap_const_lv1_1) and (batch_en = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (p_wr_en_V_load_reg_416 = ap_const_lv1_1) and (w_r_mode_read_reg_408 = ap_const_lv2_1)) or ((batch_en = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_iter2_fsm_state3) and (p_wr_en_V_load_reg_416_pp0_iter1_reg = ap_const_lv1_1) and (w_r_mode_read_reg_408_pp0_iter1_reg = ap_const_lv2_2) and (soft_rst_n_read_reg_404_pp0_iter1_reg = ap_const_lv1_1)) or ((batch_en = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_iter2_fsm_state3) and (p_wr_en_V_load_reg_416_pp0_iter1_reg = ap_const_lv1_1) and (w_r_mode_read_reg_408_pp0_iter1_reg = ap_const_lv2_1) and (soft_rst_n_read_reg_404_pp0_iter1_reg = ap_const_lv1_1)))) then 
            os_TDATA_blk_n <= os_TREADY_int_regslice;
        else 
            os_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    os_TVALID <= regslice_both_os_U_vld_out;

    os_TVALID_int_regslice_assign_proc : process(ap_CS_iter1_fsm_state2, ap_CS_iter2_fsm_state3, ap_predicate_op44_write_state2, ap_predicate_op45_write_state2, ap_block_state2_io, ap_predicate_op129_write_state3, ap_predicate_op134_write_state3, regslice_both_os_U_apdone_blk, ap_block_state3_io, os_TREADY_int_regslice)
    begin
        if (((not(((ap_const_boolean_1 = ap_block_state2_io) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((ap_const_boolean_1 = ap_block_state3_io) or (regslice_both_os_U_apdone_blk = ap_const_logic_1) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op134_write_state3 = ap_const_boolean_1)) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op129_write_state3 = ap_const_boolean_1)))) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op45_write_state2 = ap_const_boolean_1)) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op44_write_state2 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (ap_predicate_op45_write_state2 = ap_const_boolean_1)) or (not(((ap_const_boolean_1 = ap_block_state2_io) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((ap_const_boolean_1 = ap_block_state3_io) or (regslice_both_os_U_apdone_blk = ap_const_logic_1) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op134_write_state3 = ap_const_boolean_1)) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op129_write_state3 = ap_const_boolean_1)))) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op45_write_state2 = ap_const_boolean_1)) or ((os_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op44_write_state2 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (ap_predicate_op44_write_state2 = ap_const_boolean_1)))) then 
            os_TVALID_int_regslice <= ap_const_logic_1;
        else 
            os_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    p_wr_en_V_load_load_fu_342_p1 <= p_wr_en_V;
    rd_target_num_out <= rd_target_num;
    rd_width_out <= rd_width;
    soft_rst_n_out <= soft_rst_n;
    soft_rst_n_read_read_fu_164_p2 <= soft_rst_n;
    w_r_mode_out <= w_r_mode;
    w_r_mode_read_read_fu_220_p2 <= w_r_mode;
    wr_data_num_in_read_read_fu_296_p2 <= wr_data_num_in;
    wr_width_out <= wr_width;
end behav;
