[%General]
%3Csource%3E=E:/document/work/Verilog_codes/RSA_Multi/VHDL/montgomery_mult.vhdl
%3Cfilename%3E=E:/document/work/Verilog_codes/RSA_Multi/VHDL/montgomery_mult.v
%3Cclass%3E=100
%3Cbasename%3E=montgomery_mult
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=@Invalid()
%3CportOrder%3E=clk, reset, valid_in, a, b, n, s_prev, n_c, s, valid_out
%3Clabel0%3E\category=113
%3Clabel0%3E\port=0
%3Clabel0%3E\alias=<label0>
%3Clabel1%3E\category=113
%3Clabel1%3E\port=0
%3Clabel1%3E\alias=<label1>
%3Clabel2%3E\category=113
%3Clabel2%3E\port=0
%3Clabel2%3E\alias=<label2>
a\category=117
a\port=1
a\alias=a
a\type\Subtype\mark1=ieee::std_logic_vector
a\type\Subtype\mark2=ieee::std_logic_vector
a\type\Subtype\constraint\0\Range\dir=false
a\type\Subtype\constraint\0\Range\left\Constant\value=15
a\type\Subtype\constraint\0\Range\left\Constant\units=
a\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
a\type\Subtype\constraint\0\Range\right\Constant\value=0
a\type\Subtype\constraint\0\Range\right\Constant\units=
a\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
a_in\category=117
a_in\port=0
a_in\alias=a_in
a_in\type\Subtype\mark1=ieee::std_logic_vector
a_in\type\Subtype\mark2=ieee::std_logic_vector
a_in\type\Subtype\constraint\0\Range\dir=false
a_in\type\Subtype\constraint\0\Range\left\Constant\value=15
a_in\type\Subtype\constraint\0\Range\left\Constant\units=
a_in\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
a_in\type\Subtype\constraint\0\Range\right\Constant\value=0
a_in\type\Subtype\constraint\0\Range\right\Constant\units=
a_in\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
a_out_mid\category=117
a_out_mid\port=0
a_out_mid\alias=a_out_mid
a_out_mid\type\Subtype\mark1=montgomery_mult::arr_dat_out
a_out_mid\type\Subtype\mark2=montgomery_mult::arr_dat_out
arr_b\category=119
arr_b\port=0
arr_b\alias=arr_b
arr_b\type\Type\entry=montgomery_mult::arr_b
arr_b\type\Type\tclass=301
arr_b\type\Type\name=
arr_b\type\Type\subtype\Subtype\mark1=ieee::std_logic_vector
arr_b\type\Type\subtype\Subtype\mark2=ieee::std_logic_vector
arr_b\type\Type\subtype\Subtype\constraint\0\Range\dir=false
arr_b\type\Type\subtype\Subtype\constraint\0\Range\left\Constant\value=15
arr_b\type\Type\subtype\Subtype\constraint\0\Range\left\Constant\units=
arr_b\type\Type\subtype\Subtype\constraint\0\Range\left\Constant\typeClass=304
arr_b\type\Type\subtype\Subtype\constraint\0\Range\right\Constant\value=0
arr_b\type\Type\subtype\Subtype\constraint\0\Range\right\Constant\units=
arr_b\type\Type\subtype\Subtype\constraint\0\Range\right\Constant\typeClass=304
arr_b\type\Type\constraint\0\Range\dir=true
arr_b\type\Type\constraint\0\Range\left\Constant\value=0
arr_b\type\Type\constraint\0\Range\left\Constant\units=
arr_b\type\Type\constraint\0\Range\left\Constant\typeClass=304
arr_b\type\Type\constraint\0\Range\right\Constant\value=7
arr_b\type\Type\constraint\0\Range\right\Constant\units=
arr_b\type\Type\constraint\0\Range\right\Constant\typeClass=304
arr_dat_out\category=119
arr_dat_out\port=0
arr_dat_out\alias=arr_dat_out
arr_dat_out\type\Type\entry=montgomery_mult::arr_dat_out
arr_dat_out\type\Type\tclass=301
arr_dat_out\type\Type\name=
arr_dat_out\type\Type\subtype\Subtype\mark1=ieee::std_logic_vector
arr_dat_out\type\Type\subtype\Subtype\mark2=ieee::std_logic_vector
arr_dat_out\type\Type\subtype\Subtype\constraint\0\Range\dir=false
arr_dat_out\type\Type\subtype\Subtype\constraint\0\Range\left\Constant\value=15
arr_dat_out\type\Type\subtype\Subtype\constraint\0\Range\left\Constant\units=
arr_dat_out\type\Type\subtype\Subtype\constraint\0\Range\left\Constant\typeClass=304
arr_dat_out\type\Type\subtype\Subtype\constraint\0\Range\right\Constant\value=0
arr_dat_out\type\Type\subtype\Subtype\constraint\0\Range\right\Constant\units=
arr_dat_out\type\Type\subtype\Subtype\constraint\0\Range\right\Constant\typeClass=304
arr_dat_out\type\Type\constraint\0\Range\dir=true
arr_dat_out\type\Type\constraint\0\Range\left\Constant\value=0
arr_dat_out\type\Type\constraint\0\Range\left\Constant\units=
arr_dat_out\type\Type\constraint\0\Range\left\Constant\typeClass=304
arr_dat_out\type\Type\constraint\0\Range\right\Constant\value=7
arr_dat_out\type\Type\constraint\0\Range\right\Constant\units=
arr_dat_out\type\Type\constraint\0\Range\right\Constant\typeClass=304
arr_val\category=119
arr_val\port=0
arr_val\alias=arr_val
arr_val\type\Type\entry=montgomery_mult::arr_val
arr_val\type\Type\tclass=301
arr_val\type\Type\name=
arr_val\type\Type\subtype\Subtype\mark1=ieee::std_logic
arr_val\type\Type\subtype\Subtype\mark2=ieee::std_logic
arr_val\type\Type\constraint\0\Range\dir=true
arr_val\type\Type\constraint\0\Range\left\Constant\value=0
arr_val\type\Type\constraint\0\Range\left\Constant\units=
arr_val\type\Type\constraint\0\Range\left\Constant\typeClass=304
arr_val\type\Type\constraint\0\Range\right\Constant\value=7
arr_val\type\Type\constraint\0\Range\right\Constant\units=
arr_val\type\Type\constraint\0\Range\right\Constant\typeClass=304
b\category=117
b\port=1
b\alias=b
b\type\Subtype\mark1=ieee::std_logic_vector
b\type\Subtype\mark2=ieee::std_logic_vector
b\type\Subtype\constraint\0\Range\dir=false
b\type\Subtype\constraint\0\Range\left\Constant\value=15
b\type\Subtype\constraint\0\Range\left\Constant\units=
b\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
b\type\Subtype\constraint\0\Range\right\Constant\value=0
b\type\Subtype\constraint\0\Range\right\Constant\units=
b\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
b_reg\category=117
b_reg\port=0
b_reg\alias=b_reg
b_reg\type\Subtype\mark1=montgomery_mult::arr_b
b_reg\type\Subtype\mark2=montgomery_mult::arr_b
behavioral\category=101
behavioral\port=0
behavioral\alias=Behavioral
busy_pe\category=117
busy_pe\port=0
busy_pe\alias=busy_pe
busy_pe\type\Subtype\mark1=ieee::std_logic
busy_pe\type\Subtype\mark2=ieee::std_logic
c_step\category=117
c_step\port=0
c_step\alias=c_step
c_step\type\Subtype\mark1=ieee::std_logic
c_step\type\Subtype\mark2=ieee::std_logic
clk\category=117
clk\port=1
clk\alias=clk
clk\type\Subtype\mark1=ieee::std_logic
clk\type\Subtype\mark2=ieee::std_logic
count\category=117
count\port=0
count\alias=count
count\type\Subtype\mark1=ieee::std_logic_vector
count\type\Subtype\mark2=ieee::std_logic_vector
count\type\Subtype\constraint\0\Range\dir=false
count\type\Subtype\constraint\0\Range\left\Constant\value=7
count\type\Subtype\constraint\0\Range\left\Constant\units=
count\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
count\type\Subtype\constraint\0\Range\right\Constant\value=0
count\type\Subtype\constraint\0\Range\right\Constant\units=
count\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
count_feedback\category=117
count_feedback\port=0
count_feedback\alias=count_feedback
count_feedback\type\Subtype\mark1=ieee::std_logic_vector
count_feedback\type\Subtype\mark2=ieee::std_logic_vector
count_feedback\type\Subtype\constraint\0\Range\dir=false
count_feedback\type\Subtype\constraint\0\Range\left\Constant\value=15
count_feedback\type\Subtype\constraint\0\Range\left\Constant\units=
count_feedback\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
count_feedback\type\Subtype\constraint\0\Range\right\Constant\value=0
count_feedback\type\Subtype\constraint\0\Range\right\Constant\units=
count_feedback\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
empty\category=117
empty\port=0
empty\alias=empty
empty\type\Subtype\mark1=ieee::std_logic
empty\type\Subtype\mark2=ieee::std_logic
empty_feedback\category=117
empty_feedback\port=0
empty_feedback\alias=empty_feedback
empty_feedback\type\Subtype\mark1=ieee::std_logic
empty_feedback\type\Subtype\mark2=ieee::std_logic
et_first\category=105
et_first\port=0
et_first\alias=et_first
et_last\category=105
et_last\port=0
et_last\alias=et_last
f_valid\category=117
f_valid\port=0
f_valid\alias=f_valid
f_valid\type\Subtype\mark1=ieee::std_logic
f_valid\type\Subtype\mark2=ieee::std_logic
fifo_256_feedback\category=105
fifo_256_feedback\port=0
fifo_256_feedback\alias=fifo_256_feedback
fifo_512_bram\category=105
fifo_512_bram\port=0
fifo_512_bram\alias=fifo_512_bram
fifo_b\category=105
fifo_b\port=0
fifo_b\alias=fifo_b
fifo_feed\category=105
fifo_feed\port=0
fifo_feed\alias=fifo_feed
fifo_in_feedback\category=117
fifo_in_feedback\port=0
fifo_in_feedback\alias=fifo_in_feedback
fifo_in_feedback\type\Subtype\mark1=ieee::std_logic_vector
fifo_in_feedback\type\Subtype\mark2=ieee::std_logic_vector
fifo_in_feedback\type\Subtype\constraint\0\Range\dir=false
fifo_in_feedback\type\Subtype\constraint\0\Range\left\Constant\value=48
fifo_in_feedback\type\Subtype\constraint\0\Range\left\Constant\units=
fifo_in_feedback\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
fifo_in_feedback\type\Subtype\constraint\0\Range\right\Constant\value=0
fifo_in_feedback\type\Subtype\constraint\0\Range\right\Constant\units=
fifo_in_feedback\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
fifo_out\category=117
fifo_out\port=0
fifo_out\alias=fifo_out
fifo_out\type\Subtype\mark1=ieee::std_logic_vector
fifo_out\type\Subtype\mark2=ieee::std_logic_vector
fifo_out\type\Subtype\constraint\0\Range\dir=false
fifo_out\type\Subtype\constraint\0\Range\left\Constant\value=15
fifo_out\type\Subtype\constraint\0\Range\left\Constant\units=
fifo_out\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
fifo_out\type\Subtype\constraint\0\Range\right\Constant\value=0
fifo_out\type\Subtype\constraint\0\Range\right\Constant\units=
fifo_out\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
fifo_out_feedback\category=117
fifo_out_feedback\port=0
fifo_out_feedback\alias=fifo_out_feedback
fifo_out_feedback\type\Subtype\mark1=ieee::std_logic_vector
fifo_out_feedback\type\Subtype\mark2=ieee::std_logic_vector
fifo_out_feedback\type\Subtype\constraint\0\Range\dir=false
fifo_out_feedback\type\Subtype\constraint\0\Range\left\Constant\value=48
fifo_out_feedback\type\Subtype\constraint\0\Range\left\Constant\units=
fifo_out_feedback\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
fifo_out_feedback\type\Subtype\constraint\0\Range\right\Constant\value=0
fifo_out_feedback\type\Subtype\constraint\0\Range\right\Constant\units=
fifo_out_feedback\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
fifo_reqs\category=117
fifo_reqs\port=0
fifo_reqs\alias=fifo_reqs
fifo_reqs\type\Subtype\mark1=montgomery_mult::arr_val
fifo_reqs\type\Subtype\mark2=montgomery_mult::arr_val
fifo_reqs_reg\category=117
fifo_reqs_reg\port=0
fifo_reqs_reg\alias=fifo_reqs_reg
fifo_reqs_reg\type\Subtype\mark1=montgomery_mult::arr_val
fifo_reqs_reg\type\Subtype\mark2=montgomery_mult::arr_val
g1\category=110
g1\port=0
g1\alias=g1
montgomery_mult\category=100
montgomery_mult\port=0
montgomery_mult\alias=montgomery_mult
montgomery_step\category=105
montgomery_step\port=0
montgomery_step\alias=montgomery_step
n\category=117
n\port=1
n\alias=n
n\type\Subtype\mark1=ieee::std_logic_vector
n\type\Subtype\mark2=ieee::std_logic_vector
n\type\Subtype\constraint\0\Range\dir=false
n\type\Subtype\constraint\0\Range\left\Constant\value=15
n\type\Subtype\constraint\0\Range\left\Constant\units=
n\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
n\type\Subtype\constraint\0\Range\right\Constant\value=0
n\type\Subtype\constraint\0\Range\right\Constant\units=
n\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
n_c\category=117
n_c\port=1
n_c\alias=n_c
n_c\type\Subtype\mark1=ieee::std_logic_vector
n_c\type\Subtype\mark2=ieee::std_logic_vector
n_c\type\Subtype\constraint\0\Range\dir=false
n_c\type\Subtype\constraint\0\Range\left\Constant\value=15
n_c\type\Subtype\constraint\0\Range\left\Constant\units=
n_c\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
n_c\type\Subtype\constraint\0\Range\right\Constant\value=0
n_c\type\Subtype\constraint\0\Range\right\Constant\units=
n_c\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
n_in\category=117
n_in\port=0
n_in\alias=n_in
n_in\type\Subtype\mark1=ieee::std_logic_vector
n_in\type\Subtype\mark2=ieee::std_logic_vector
n_in\type\Subtype\constraint\0\Range\dir=false
n_in\type\Subtype\constraint\0\Range\left\Constant\value=15
n_in\type\Subtype\constraint\0\Range\left\Constant\units=
n_in\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
n_in\type\Subtype\constraint\0\Range\right\Constant\value=0
n_in\type\Subtype\constraint\0\Range\right\Constant\units=
n_in\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
n_out_mid\category=117
n_out_mid\port=0
n_out_mid\alias=n_out_mid
n_out_mid\type\Subtype\mark1=montgomery_mult::arr_dat_out
n_out_mid\type\Subtype\mark2=montgomery_mult::arr_dat_out
next_b_reg\category=117
next_b_reg\port=0
next_b_reg\alias=next_b_reg
next_b_reg\type\Subtype\mark1=montgomery_mult::arr_b
next_b_reg\type\Subtype\mark2=montgomery_mult::arr_b
next_count\category=117
next_count\port=0
next_count\alias=next_count
next_count\type\Subtype\mark1=ieee::std_logic_vector
next_count\type\Subtype\mark2=ieee::std_logic_vector
next_count\type\Subtype\constraint\0\Range\dir=false
next_count\type\Subtype\constraint\0\Range\left\Constant\value=7
next_count\type\Subtype\constraint\0\Range\left\Constant\units=
next_count\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
next_count\type\Subtype\constraint\0\Range\right\Constant\value=0
next_count\type\Subtype\constraint\0\Range\right\Constant\units=
next_count\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
next_count_feedback\category=117
next_count_feedback\port=0
next_count_feedback\alias=next_count_feedback
next_count_feedback\type\Subtype\mark1=ieee::std_logic_vector
next_count_feedback\type\Subtype\mark2=ieee::std_logic_vector
next_count_feedback\type\Subtype\constraint\0\Range\dir=false
next_count_feedback\type\Subtype\constraint\0\Range\left\Constant\value=15
next_count_feedback\type\Subtype\constraint\0\Range\left\Constant\units=
next_count_feedback\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
next_count_feedback\type\Subtype\constraint\0\Range\right\Constant\value=0
next_count_feedback\type\Subtype\constraint\0\Range\right\Constant\units=
next_count_feedback\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
next_fifo_reqs_reg\category=117
next_fifo_reqs_reg\port=0
next_fifo_reqs_reg\alias=next_fifo_reqs_reg
next_fifo_reqs_reg\type\Subtype\mark1=montgomery_mult::arr_val
next_fifo_reqs_reg\type\Subtype\mark2=montgomery_mult::arr_val
next_state\category=117
next_state\port=0
next_state\alias=next_state
next_state\type\Subtype\mark1=montgomery_mult::state_type
next_state\type\Subtype\mark2=montgomery_mult::state_type
rd_en\category=117
rd_en\port=0
rd_en\alias=rd_en
rd_en\type\Subtype\mark1=ieee::std_logic
rd_en\type\Subtype\mark2=ieee::std_logic
read_fifo_feedback\category=117
read_fifo_feedback\port=0
read_fifo_feedback\alias=read_fifo_feedback
read_fifo_feedback\type\Subtype\mark1=ieee::std_logic
read_fifo_feedback\type\Subtype\mark2=ieee::std_logic
reg_busy\category=117
reg_busy\port=0
reg_busy\alias=reg_busy
reg_busy\type\Subtype\mark1=ieee::std_logic
reg_busy\type\Subtype\mark2=ieee::std_logic
reg_c_step\category=117
reg_c_step\port=0
reg_c_step\alias=reg_c_step
reg_c_step\type\Subtype\mark1=ieee::std_logic
reg_c_step\type\Subtype\mark2=ieee::std_logic
reset\category=117
reset\port=1
reset\alias=reset
reset\type\Subtype\mark1=ieee::std_logic
reset\type\Subtype\mark2=ieee::std_logic
reset_fifos\category=117
reset_fifos\port=0
reset_fifos\alias=reset_fifos
reset_fifos\type\Subtype\mark1=ieee::std_logic
reset_fifos\type\Subtype\mark2=ieee::std_logic
s\category=117
s\port=2
s\alias=s
s\type\Subtype\mark1=ieee::std_logic_vector
s\type\Subtype\mark2=ieee::std_logic_vector
s\type\Subtype\constraint\0\Range\dir=false
s\type\Subtype\constraint\0\Range\left\Constant\value=15
s\type\Subtype\constraint\0\Range\left\Constant\units=
s\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
s\type\Subtype\constraint\0\Range\right\Constant\value=0
s\type\Subtype\constraint\0\Range\right\Constant\units=
s\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
s_in\category=117
s_in\port=0
s_in\alias=s_in
s_in\type\Subtype\mark1=ieee::std_logic_vector
s_in\type\Subtype\mark2=ieee::std_logic_vector
s_in\type\Subtype\constraint\0\Range\dir=false
s_in\type\Subtype\constraint\0\Range\left\Constant\value=15
s_in\type\Subtype\constraint\0\Range\left\Constant\units=
s_in\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
s_in\type\Subtype\constraint\0\Range\right\Constant\value=0
s_in\type\Subtype\constraint\0\Range\right\Constant\units=
s_in\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
s_out_mid\category=117
s_out_mid\port=0
s_out_mid\alias=s_out_mid
s_out_mid\type\Subtype\mark1=montgomery_mult::arr_dat_out
s_out_mid\type\Subtype\mark2=montgomery_mult::arr_dat_out
s_prev\category=117
s_prev\port=1
s_prev\alias=s_prev
s_prev\type\Subtype\mark1=ieee::std_logic_vector
s_prev\type\Subtype\mark2=ieee::std_logic_vector
s_prev\type\Subtype\constraint\0\Range\dir=false
s_prev\type\Subtype\constraint\0\Range\left\Constant\value=15
s_prev\type\Subtype\constraint\0\Range\left\Constant\units=
s_prev\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
s_prev\type\Subtype\constraint\0\Range\right\Constant\value=0
s_prev\type\Subtype\constraint\0\Range\right\Constant\units=
s_prev\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
state\category=117
state\port=0
state\alias=state
state\type\Subtype\mark1=montgomery_mult::state_type
state\type\Subtype\mark2=montgomery_mult::state_type
state_type\category=119
state_type\port=0
state_type\alias=state_type
state_type\type\Type\entry=montgomery_mult::state_type
state_type\type\Type\tclass=303
state_type\type\Type\name=
state_type\type\Type\values=rst_fifos, wait_start, process_data, dump_feed
stops\category=117
stops\port=0
stops\alias=stops
stops\type\Subtype\mark1=montgomery_mult::arr_val
stops\type\Subtype\mark2=montgomery_mult::arr_val
valid_in\category=117
valid_in\port=1
valid_in\alias=valid_in
valid_in\type\Subtype\mark1=ieee::std_logic
valid_in\type\Subtype\mark2=ieee::std_logic
valid_mid\category=117
valid_mid\port=0
valid_mid\alias=valid_mid
valid_mid\type\Subtype\mark1=montgomery_mult::arr_val
valid_mid\type\Subtype\mark2=montgomery_mult::arr_val
valid_out\category=117
valid_out\port=2
valid_out\alias=valid_out
valid_out\type\Subtype\mark1=ieee::std_logic
valid_out\type\Subtype\mark2=ieee::std_logic
wr_en\category=117
wr_en\port=0
wr_en\alias=wr_en
wr_en\type\Subtype\mark1=ieee::std_logic
wr_en\type\Subtype\mark2=ieee::std_logic
wr_fifofeed\category=117
wr_fifofeed\port=0
wr_fifofeed\alias=wr_fifofeed
wr_fifofeed\type\Subtype\mark1=ieee::std_logic
wr_fifofeed\type\Subtype\mark2=ieee::std_logic
%3ChasCode%3E=true
