
Exjobb.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001290  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000430  20070000  00081290  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000014c  20070430  000816c0  00020430  2**2
                  ALLOC
  3 .stack        00002004  2007057c  0008180c  00020430  2**0
                  ALLOC
  4 .ARM.attributes 00000029  00000000  00000000  00020430  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020459  2**0
                  CONTENTS, READONLY
  6 .debug_info   000094c7  00000000  00000000  000204b2  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001ab2  00000000  00000000  00029979  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000038b8  00000000  00000000  0002b42b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000818  00000000  00000000  0002ece3  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000728  00000000  00000000  0002f4fb  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00016f3c  00000000  00000000  0002fc23  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000bb74  00000000  00000000  00046b5f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0005fdd6  00000000  00000000  000526d3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001174  00000000  00000000  000b24ac  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	20072580 	.word	0x20072580
   80004:	00080b71 	.word	0x00080b71
   80008:	00080b6d 	.word	0x00080b6d
   8000c:	00080b6d 	.word	0x00080b6d
   80010:	00080b6d 	.word	0x00080b6d
   80014:	00080b6d 	.word	0x00080b6d
   80018:	00080b6d 	.word	0x00080b6d
	...
   8002c:	00080b6d 	.word	0x00080b6d
   80030:	00080b6d 	.word	0x00080b6d
   80034:	00000000 	.word	0x00000000
   80038:	00080b6d 	.word	0x00080b6d
   8003c:	00080b6d 	.word	0x00080b6d
   80040:	00080b6d 	.word	0x00080b6d
   80044:	00080b6d 	.word	0x00080b6d
   80048:	00080b6d 	.word	0x00080b6d
   8004c:	00080b6d 	.word	0x00080b6d
   80050:	00080b6d 	.word	0x00080b6d
   80054:	00080b6d 	.word	0x00080b6d
   80058:	00080b6d 	.word	0x00080b6d
   8005c:	00080b6d 	.word	0x00080b6d
   80060:	00080b6d 	.word	0x00080b6d
   80064:	00080b6d 	.word	0x00080b6d
   80068:	00000000 	.word	0x00000000
   8006c:	000809dd 	.word	0x000809dd
   80070:	000809f1 	.word	0x000809f1
   80074:	00080a05 	.word	0x00080a05
   80078:	00080a19 	.word	0x00080a19
	...
   80084:	00080b6d 	.word	0x00080b6d
   80088:	00080b6d 	.word	0x00080b6d
   8008c:	00080b6d 	.word	0x00080b6d
   80090:	00080b6d 	.word	0x00080b6d
   80094:	00080b6d 	.word	0x00080b6d
   80098:	00080b6d 	.word	0x00080b6d
   8009c:	00080b6d 	.word	0x00080b6d
   800a0:	00080b6d 	.word	0x00080b6d
   800a4:	00000000 	.word	0x00000000
   800a8:	00080b6d 	.word	0x00080b6d
   800ac:	000803e1 	.word	0x000803e1
   800b0:	00080b6d 	.word	0x00080b6d
   800b4:	00080b6d 	.word	0x00080b6d
   800b8:	00080b6d 	.word	0x00080b6d
   800bc:	00080b6d 	.word	0x00080b6d
   800c0:	00080b6d 	.word	0x00080b6d
   800c4:	00080b6d 	.word	0x00080b6d
   800c8:	00080b6d 	.word	0x00080b6d
   800cc:	00080b6d 	.word	0x00080b6d
   800d0:	00080b6d 	.word	0x00080b6d
   800d4:	00080b6d 	.word	0x00080b6d
   800d8:	00080b6d 	.word	0x00080b6d
   800dc:	00080b6d 	.word	0x00080b6d
   800e0:	00080b6d 	.word	0x00080b6d
   800e4:	00080b6d 	.word	0x00080b6d
   800e8:	00080b6d 	.word	0x00080b6d
   800ec:	00080b6d 	.word	0x00080b6d
   800f0:	00080b6d 	.word	0x00080b6d

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070430 	.word	0x20070430
   80110:	00000000 	.word	0x00000000
   80114:	00081290 	.word	0x00081290

00080118 <frame_dummy>:
   80118:	4b08      	ldr	r3, [pc, #32]	; (8013c <frame_dummy+0x24>)
   8011a:	b510      	push	{r4, lr}
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4908      	ldr	r1, [pc, #32]	; (80140 <frame_dummy+0x28>)
   80120:	4808      	ldr	r0, [pc, #32]	; (80144 <frame_dummy+0x2c>)
   80122:	f3af 8000 	nop.w
   80126:	4808      	ldr	r0, [pc, #32]	; (80148 <frame_dummy+0x30>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b903      	cbnz	r3, 8012e <frame_dummy+0x16>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	4b07      	ldr	r3, [pc, #28]	; (8014c <frame_dummy+0x34>)
   80130:	2b00      	cmp	r3, #0
   80132:	d0fb      	beq.n	8012c <frame_dummy+0x14>
   80134:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80138:	4718      	bx	r3
   8013a:	bf00      	nop
   8013c:	00000000 	.word	0x00000000
   80140:	20070434 	.word	0x20070434
   80144:	00081290 	.word	0x00081290
   80148:	00081290 	.word	0x00081290
   8014c:	00000000 	.word	0x00000000

00080150 <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
   80150:	b430      	push	{r4, r5}
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
   80152:	2401      	movs	r4, #1
   80154:	6004      	str	r4, [r0, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
   80156:	2500      	movs	r5, #0
   80158:	6045      	str	r5, [r0, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
   8015a:	f240 2402 	movw	r4, #514	; 0x202
   8015e:	f8c0 4120 	str.w	r4, [r0, #288]	; 0x120
	p_adc->ADC_RCR = 0;
   80162:	f8c0 5104 	str.w	r5, [r0, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
   80166:	f8c0 5114 	str.w	r5, [r0, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
   8016a:	6844      	ldr	r4, [r0, #4]
   8016c:	0052      	lsls	r2, r2, #1
   8016e:	fbb1 f1f2 	udiv	r1, r1, r2
   80172:	1e4a      	subs	r2, r1, #1
   80174:	0212      	lsls	r2, r2, #8
   80176:	b292      	uxth	r2, r2
   80178:	4323      	orrs	r3, r4
   8017a:	431a      	orrs	r2, r3
   8017c:	6042      	str	r2, [r0, #4]
	return 0;
}
   8017e:	4628      	mov	r0, r5
   80180:	bc30      	pop	{r4, r5}
   80182:	4770      	bx	lr

00080184 <adc_set_resolution>:
 * \param resolution ADC resolution.
 *
 */
void adc_set_resolution(Adc *p_adc,const enum adc_resolution_t resolution)
{
	p_adc->ADC_MR |= (resolution << 4) & ADC_MR_LOWRES;
   80184:	6843      	ldr	r3, [r0, #4]
   80186:	0109      	lsls	r1, r1, #4
   80188:	f001 0110 	and.w	r1, r1, #16
   8018c:	430b      	orrs	r3, r1
   8018e:	6043      	str	r3, [r0, #4]
   80190:	4770      	bx	lr
   80192:	bf00      	nop

00080194 <adc_configure_trigger>:
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
   80194:	6843      	ldr	r3, [r0, #4]
   80196:	01d2      	lsls	r2, r2, #7
   80198:	b2d2      	uxtb	r2, r2
   8019a:	4319      	orrs	r1, r3
   8019c:	4311      	orrs	r1, r2
   8019e:	6041      	str	r1, [r0, #4]
   801a0:	4770      	bx	lr
   801a2:	bf00      	nop

000801a4 <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
   801a4:	b410      	push	{r4}
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
   801a6:	6844      	ldr	r4, [r0, #4]
   801a8:	0609      	lsls	r1, r1, #24
   801aa:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
   801ae:	4322      	orrs	r2, r4
   801b0:	430a      	orrs	r2, r1
   801b2:	071b      	lsls	r3, r3, #28
   801b4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
   801b8:	4313      	orrs	r3, r2
   801ba:	6043      	str	r3, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
}
   801bc:	bc10      	pop	{r4}
   801be:	4770      	bx	lr

000801c0 <adc_start>:
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
	p_adc->ADC_CR = ADC_CR_START;
   801c0:	2302      	movs	r3, #2
   801c2:	6003      	str	r3, [r0, #0]
   801c4:	4770      	bx	lr
   801c6:	bf00      	nop

000801c8 <adc_enable_channel>:
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	p_adc->ADC_CHER = 1 << adc_ch;
   801c8:	2301      	movs	r3, #1
   801ca:	fa03 f101 	lsl.w	r1, r3, r1
   801ce:	6101      	str	r1, [r0, #16]
   801d0:	4770      	bx	lr
   801d2:	bf00      	nop

000801d4 <adc_get_channel_value>:
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	uint32_t ul_data = 0;

	if (15 >= adc_ch) {
   801d4:	290f      	cmp	r1, #15
		ul_data = *(p_adc->ADC_CDR + adc_ch);
   801d6:	bf9a      	itte	ls
   801d8:	3050      	addls	r0, #80	; 0x50
   801da:	f850 0021 	ldrls.w	r0, [r0, r1, lsl #2]
 *
 * \return ADC value of the specified channel.
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	uint32_t ul_data = 0;
   801de:	2000      	movhi	r0, #0
	if (15 >= adc_ch) {
		ul_data = *(p_adc->ADC_CDR + adc_ch);
	}

	return ul_data;
}
   801e0:	4770      	bx	lr
   801e2:	bf00      	nop

000801e4 <adc_get_status>:
 *
 * \return ADC status structure.
 */
uint32_t adc_get_status(const Adc *p_adc)
{
	return p_adc->ADC_ISR;
   801e4:	6b00      	ldr	r0, [r0, #48]	; 0x30
}
   801e6:	4770      	bx	lr

000801e8 <oneToThreekHz>:
	
	ioport_set_pin_level(CHECK_PIN,LOW);		// S칛tter pin22 l친g
	
}
//1000-3000 Hz
uint32_t oneToThreekHz(uint32_t invalue){
   801e8:	b570      	push	{r4, r5, r6, lr}
   801ea:	4920      	ldr	r1, [pc, #128]	; (8026c <oneToThreekHz+0x84>)
   801ec:	f101 051c 	add.w	r5, r1, #28
   801f0:	462b      	mov	r3, r5
	float totsum = 0;
	uint32_t outvalue;
	
	int i;
	for(i =M; i>0; i--){
		xbuff[i]=xbuff[i-1];
   801f2:	f853 2d04 	ldr.w	r2, [r3, #-4]!
   801f6:	605a      	str	r2, [r3, #4]
	int32_t sumy = 0;
	float totsum = 0;
	uint32_t outvalue;
	
	int i;
	for(i =M; i>0; i--){
   801f8:	428b      	cmp	r3, r1
   801fa:	d1fa      	bne.n	801f2 <oneToThreekHz+0xa>
		xbuff[i]=xbuff[i-1];
	}
	xbuff[0]=(int)invalue;
   801fc:	4b1b      	ldr	r3, [pc, #108]	; (8026c <oneToThreekHz+0x84>)
   801fe:	f843 0904 	str.w	r0, [r3], #-4
   80202:	491b      	ldr	r1, [pc, #108]	; (80270 <oneToThreekHz+0x88>)
	ioport_set_pin_level(CHECK_PIN,LOW);		// S칛tter pin22 l친g
	
}
//1000-3000 Hz
uint32_t oneToThreekHz(uint32_t invalue){
	int32_t sum = 0;
   80204:	2200      	movs	r2, #0
		xbuff[i]=xbuff[i-1];
	}
	xbuff[0]=(int)invalue;
	int j;
	for( j =0; j<=M;j++){
		sum += ((xbuff[j]*b[j]));
   80206:	f853 0f04 	ldr.w	r0, [r3, #4]!
   8020a:	f851 4f04 	ldr.w	r4, [r1, #4]!
   8020e:	fb04 2200 	mla	r2, r4, r0, r2
	for(i =M; i>0; i--){
		xbuff[i]=xbuff[i-1];
	}
	xbuff[0]=(int)invalue;
	int j;
	for( j =0; j<=M;j++){
   80212:	429d      	cmp	r5, r3
   80214:	d1f7      	bne.n	80206 <oneToThreekHz+0x1e>
   80216:	4917      	ldr	r1, [pc, #92]	; (80274 <oneToThreekHz+0x8c>)
   80218:	4817      	ldr	r0, [pc, #92]	; (80278 <oneToThreekHz+0x90>)
   8021a:	f101 031c 	add.w	r3, r1, #28
   8021e:	2400      	movs	r4, #0
		sum += ((xbuff[j]*b[j]));
	}
	for( j =1; j<=N;j++){
		sumy += ((y[j]*a[j]));
   80220:	f851 5f04 	ldr.w	r5, [r1, #4]!
   80224:	f850 6f04 	ldr.w	r6, [r0, #4]!
   80228:	fb06 4405 	mla	r4, r6, r5, r4
	xbuff[0]=(int)invalue;
	int j;
	for( j =0; j<=M;j++){
		sum += ((xbuff[j]*b[j]));
	}
	for( j =1; j<=N;j++){
   8022c:	4299      	cmp	r1, r3
   8022e:	d1f7      	bne.n	80220 <oneToThreekHz+0x38>
   80230:	4812      	ldr	r0, [pc, #72]	; (8027c <oneToThreekHz+0x94>)
		sumy += ((y[j]*a[j]));
	}
	for(i = N; i>1;i--){
		y[i]=y[i-1];
   80232:	f853 1d04 	ldr.w	r1, [r3, #-4]!
   80236:	6059      	str	r1, [r3, #4]
		sum += ((xbuff[j]*b[j]));
	}
	for( j =1; j<=N;j++){
		sumy += ((y[j]*a[j]));
	}
	for(i = N; i>1;i--){
   80238:	4283      	cmp	r3, r0
   8023a:	d1fa      	bne.n	80232 <oneToThreekHz+0x4a>
		y[i]=y[i-1];
	}
	totsum = ((sum/10000)+(sumy/10000));
   8023c:	4810      	ldr	r0, [pc, #64]	; (80280 <oneToThreekHz+0x98>)
   8023e:	fb80 1302 	smull	r1, r3, r0, r2
   80242:	17d2      	asrs	r2, r2, #31
   80244:	ebc2 3223 	rsb	r2, r2, r3, asr #12
   80248:	fb80 3004 	smull	r3, r0, r0, r4
   8024c:	17e4      	asrs	r4, r4, #31
   8024e:	ebc4 3020 	rsb	r0, r4, r0, asr #12
   80252:	4410      	add	r0, r2
   80254:	4b0b      	ldr	r3, [pc, #44]	; (80284 <oneToThreekHz+0x9c>)
   80256:	4798      	blx	r3
   80258:	4604      	mov	r4, r0
	y[1] = totsum;
   8025a:	4b0b      	ldr	r3, [pc, #44]	; (80288 <oneToThreekHz+0xa0>)
   8025c:	4798      	blx	r3
   8025e:	4b05      	ldr	r3, [pc, #20]	; (80274 <oneToThreekHz+0x8c>)
   80260:	6058      	str	r0, [r3, #4]
	outvalue = (uint32_t)totsum;
	return outvalue;
   80262:	4620      	mov	r0, r4
   80264:	4b09      	ldr	r3, [pc, #36]	; (8028c <oneToThreekHz+0xa4>)
   80266:	4798      	blx	r3
}
   80268:	bd70      	pop	{r4, r5, r6, pc}
   8026a:	bf00      	nop
   8026c:	200704cc 	.word	0x200704cc
   80270:	00081220 	.word	0x00081220
   80274:	200704ec 	.word	0x200704ec
   80278:	00081204 	.word	0x00081204
   8027c:	200704f0 	.word	0x200704f0
   80280:	68db8bad 	.word	0x68db8bad
   80284:	00080f35 	.word	0x00080f35
   80288:	00080fdd 	.word	0x00080fdd
   8028c:	00081029 	.word	0x00081029

00080290 <threeToFivekHz>:

//3000-5000 Hz
uint32_t threeToFivekHz(uint32_t invalue){
   80290:	b570      	push	{r4, r5, r6, lr}
   80292:	4920      	ldr	r1, [pc, #128]	; (80314 <threeToFivekHz+0x84>)
   80294:	f101 051c 	add.w	r5, r1, #28
   80298:	462b      	mov	r3, r5
	float totsum = 0;
	uint32_t outvalue;
	
	int i;
	for(i =M; i>0; i--){
		x2buff[i]=x2buff[i-1];
   8029a:	f853 2d04 	ldr.w	r2, [r3, #-4]!
   8029e:	605a      	str	r2, [r3, #4]
	int32_t sumy = 0;
	float totsum = 0;
	uint32_t outvalue;
	
	int i;
	for(i =M; i>0; i--){
   802a0:	428b      	cmp	r3, r1
   802a2:	d1fa      	bne.n	8029a <threeToFivekHz+0xa>
		x2buff[i]=x2buff[i-1];
	}
	x2buff[0]=(int)invalue;
   802a4:	4b1b      	ldr	r3, [pc, #108]	; (80314 <threeToFivekHz+0x84>)
   802a6:	f843 0904 	str.w	r0, [r3], #-4
   802aa:	491b      	ldr	r1, [pc, #108]	; (80318 <threeToFivekHz+0x88>)
}

//3000-5000 Hz
uint32_t threeToFivekHz(uint32_t invalue){

	int32_t sum = 0;
   802ac:	2200      	movs	r2, #0
		x2buff[i]=x2buff[i-1];
	}
	x2buff[0]=(int)invalue;
	int j;
	for( j =0; j<=M;j++){
		sum += ((x2buff[j]*b2[j]));
   802ae:	f853 0f04 	ldr.w	r0, [r3, #4]!
   802b2:	f851 4f04 	ldr.w	r4, [r1, #4]!
   802b6:	fb04 2200 	mla	r2, r4, r0, r2
	for(i =M; i>0; i--){
		x2buff[i]=x2buff[i-1];
	}
	x2buff[0]=(int)invalue;
	int j;
	for( j =0; j<=M;j++){
   802ba:	429d      	cmp	r5, r3
   802bc:	d1f7      	bne.n	802ae <threeToFivekHz+0x1e>
   802be:	4917      	ldr	r1, [pc, #92]	; (8031c <threeToFivekHz+0x8c>)
   802c0:	4817      	ldr	r0, [pc, #92]	; (80320 <threeToFivekHz+0x90>)
   802c2:	f101 031c 	add.w	r3, r1, #28
   802c6:	2400      	movs	r4, #0
		sum += ((x2buff[j]*b2[j]));
	}
	for( j =1; j<=N;j++){
		sumy += ((y2[j]*a2[j]));
   802c8:	f851 5f04 	ldr.w	r5, [r1, #4]!
   802cc:	f850 6f04 	ldr.w	r6, [r0, #4]!
   802d0:	fb06 4405 	mla	r4, r6, r5, r4
	x2buff[0]=(int)invalue;
	int j;
	for( j =0; j<=M;j++){
		sum += ((x2buff[j]*b2[j]));
	}
	for( j =1; j<=N;j++){
   802d4:	4299      	cmp	r1, r3
   802d6:	d1f7      	bne.n	802c8 <threeToFivekHz+0x38>
   802d8:	4812      	ldr	r0, [pc, #72]	; (80324 <threeToFivekHz+0x94>)
		sumy += ((y2[j]*a2[j]));
	}
	for(i = N; i>1;i--){
		y2[i]=y2[i-1];
   802da:	f853 1d04 	ldr.w	r1, [r3, #-4]!
   802de:	6059      	str	r1, [r3, #4]
		sum += ((x2buff[j]*b2[j]));
	}
	for( j =1; j<=N;j++){
		sumy += ((y2[j]*a2[j]));
	}
	for(i = N; i>1;i--){
   802e0:	4283      	cmp	r3, r0
   802e2:	d1fa      	bne.n	802da <threeToFivekHz+0x4a>
		y2[i]=y2[i-1];
	}
	totsum = ((sum/10000)+(sumy/10000));
   802e4:	4810      	ldr	r0, [pc, #64]	; (80328 <threeToFivekHz+0x98>)
   802e6:	fb80 1302 	smull	r1, r3, r0, r2
   802ea:	17d2      	asrs	r2, r2, #31
   802ec:	ebc2 3223 	rsb	r2, r2, r3, asr #12
   802f0:	fb80 3004 	smull	r3, r0, r0, r4
   802f4:	17e4      	asrs	r4, r4, #31
   802f6:	ebc4 3020 	rsb	r0, r4, r0, asr #12
   802fa:	4410      	add	r0, r2
   802fc:	4b0b      	ldr	r3, [pc, #44]	; (8032c <threeToFivekHz+0x9c>)
   802fe:	4798      	blx	r3
   80300:	4604      	mov	r4, r0
	y2[1] = totsum;
   80302:	4b0b      	ldr	r3, [pc, #44]	; (80330 <threeToFivekHz+0xa0>)
   80304:	4798      	blx	r3
   80306:	4b05      	ldr	r3, [pc, #20]	; (8031c <threeToFivekHz+0x8c>)
   80308:	6058      	str	r0, [r3, #4]
	outvalue = (uint32_t)totsum;
	return outvalue;
   8030a:	4620      	mov	r0, r4
   8030c:	4b09      	ldr	r3, [pc, #36]	; (80334 <threeToFivekHz+0xa4>)
   8030e:	4798      	blx	r3
}
   80310:	bd70      	pop	{r4, r5, r6, pc}
   80312:	bf00      	nop
   80314:	2007048c 	.word	0x2007048c
   80318:	000811e0 	.word	0x000811e0
   8031c:	2007044c 	.word	0x2007044c
   80320:	000811a4 	.word	0x000811a4
   80324:	20070450 	.word	0x20070450
   80328:	68db8bad 	.word	0x68db8bad
   8032c:	00080f35 	.word	0x00080f35
   80330:	00080fdd 	.word	0x00080fdd
   80334:	00081029 	.word	0x00081029

00080338 <fiveToSevenkHz>:
//5000-7000 Hz
uint32_t fiveToSevenkHz(uint32_t invalue){
   80338:	b570      	push	{r4, r5, r6, lr}
   8033a:	4920      	ldr	r1, [pc, #128]	; (803bc <fiveToSevenkHz+0x84>)
   8033c:	f101 051c 	add.w	r5, r1, #28
   80340:	462b      	mov	r3, r5
	float totsum = 0;
	uint32_t outvalue;
	
	int i;
	for(i =M; i>0; i--){
		x3buff[i]=x3buff[i-1];
   80342:	f853 2d04 	ldr.w	r2, [r3, #-4]!
   80346:	605a      	str	r2, [r3, #4]
	int32_t sumy = 0;
	float totsum = 0;
	uint32_t outvalue;
	
	int i;
	for(i =M; i>0; i--){
   80348:	428b      	cmp	r3, r1
   8034a:	d1fa      	bne.n	80342 <fiveToSevenkHz+0xa>
		x3buff[i]=x3buff[i-1];
	}
	x3buff[0]=(int)invalue;
   8034c:	4b1b      	ldr	r3, [pc, #108]	; (803bc <fiveToSevenkHz+0x84>)
   8034e:	f843 0904 	str.w	r0, [r3], #-4
   80352:	491b      	ldr	r1, [pc, #108]	; (803c0 <fiveToSevenkHz+0x88>)
	outvalue = (uint32_t)totsum;
	return outvalue;
}
//5000-7000 Hz
uint32_t fiveToSevenkHz(uint32_t invalue){
	int32_t sum = 0;
   80354:	2200      	movs	r2, #0
		x3buff[i]=x3buff[i-1];
	}
	x3buff[0]=(int)invalue;
	int j;
	for( j =0; j<=M;j++){
		sum += ((x3buff[j]*b3[j]));
   80356:	f853 0f04 	ldr.w	r0, [r3, #4]!
   8035a:	f851 4f04 	ldr.w	r4, [r1, #4]!
   8035e:	fb04 2200 	mla	r2, r4, r0, r2
	for(i =M; i>0; i--){
		x3buff[i]=x3buff[i-1];
	}
	x3buff[0]=(int)invalue;
	int j;
	for( j =0; j<=M;j++){
   80362:	429d      	cmp	r5, r3
   80364:	d1f7      	bne.n	80356 <fiveToSevenkHz+0x1e>
   80366:	4917      	ldr	r1, [pc, #92]	; (803c4 <fiveToSevenkHz+0x8c>)
   80368:	4817      	ldr	r0, [pc, #92]	; (803c8 <fiveToSevenkHz+0x90>)
   8036a:	f101 031c 	add.w	r3, r1, #28
   8036e:	2400      	movs	r4, #0
		sum += ((x3buff[j]*b3[j]));
	}
	for( j =1; j<=N;j++){
		sumy += ((y3[j]*a3[j]));
   80370:	f851 5f04 	ldr.w	r5, [r1, #4]!
   80374:	f850 6f04 	ldr.w	r6, [r0, #4]!
   80378:	fb06 4405 	mla	r4, r6, r5, r4
	x3buff[0]=(int)invalue;
	int j;
	for( j =0; j<=M;j++){
		sum += ((x3buff[j]*b3[j]));
	}
	for( j =1; j<=N;j++){
   8037c:	4299      	cmp	r1, r3
   8037e:	d1f7      	bne.n	80370 <fiveToSevenkHz+0x38>
   80380:	4812      	ldr	r0, [pc, #72]	; (803cc <fiveToSevenkHz+0x94>)
		sumy += ((y3[j]*a3[j]));
	}
	for(i = N; i>1;i--){
		y3[i]=y3[i-1];
   80382:	f853 1d04 	ldr.w	r1, [r3, #-4]!
   80386:	6059      	str	r1, [r3, #4]
		sum += ((x3buff[j]*b3[j]));
	}
	for( j =1; j<=N;j++){
		sumy += ((y3[j]*a3[j]));
	}
	for(i = N; i>1;i--){
   80388:	4283      	cmp	r3, r0
   8038a:	d1fa      	bne.n	80382 <fiveToSevenkHz+0x4a>
		y3[i]=y3[i-1];
	}
	totsum = ((sum/10000)+(sumy/10000));
   8038c:	4810      	ldr	r0, [pc, #64]	; (803d0 <fiveToSevenkHz+0x98>)
   8038e:	fb80 1302 	smull	r1, r3, r0, r2
   80392:	17d2      	asrs	r2, r2, #31
   80394:	ebc2 3223 	rsb	r2, r2, r3, asr #12
   80398:	fb80 3004 	smull	r3, r0, r0, r4
   8039c:	17e4      	asrs	r4, r4, #31
   8039e:	ebc4 3020 	rsb	r0, r4, r0, asr #12
   803a2:	4410      	add	r0, r2
   803a4:	4b0b      	ldr	r3, [pc, #44]	; (803d4 <fiveToSevenkHz+0x9c>)
   803a6:	4798      	blx	r3
   803a8:	4604      	mov	r4, r0
	y3[1] = totsum;
   803aa:	4b0b      	ldr	r3, [pc, #44]	; (803d8 <fiveToSevenkHz+0xa0>)
   803ac:	4798      	blx	r3
   803ae:	4b05      	ldr	r3, [pc, #20]	; (803c4 <fiveToSevenkHz+0x8c>)
   803b0:	6058      	str	r0, [r3, #4]
	outvalue = (uint32_t)totsum;
	return outvalue;
   803b2:	4620      	mov	r0, r4
   803b4:	4b09      	ldr	r3, [pc, #36]	; (803dc <fiveToSevenkHz+0xa4>)
   803b6:	4798      	blx	r3
}
   803b8:	bd70      	pop	{r4, r5, r6, pc}
   803ba:	bf00      	nop
   803bc:	200704ac 	.word	0x200704ac
   803c0:	00081240 	.word	0x00081240
   803c4:	2007046c 	.word	0x2007046c
   803c8:	000811c4 	.word	0x000811c4
   803cc:	20070470 	.word	0x20070470
   803d0:	68db8bad 	.word	0x68db8bad
   803d4:	00080f35 	.word	0x00080f35
   803d8:	00080fdd 	.word	0x00080fdd
   803dc:	00081029 	.word	0x00081029

000803e0 <TC0_Handler>:

/**
*  Hanterar interruptet som d친 utf칬r filtret
*/
void TC0_Handler(void)
{
   803e0:	b570      	push	{r4, r5, r6, lr}
   803e2:	b082      	sub	sp, #8
	uint32_t invalue, outvalue;
	uint32_t out0,out1,out2,out3;
	uint32_t analogpin0,analogpin1,analogpin2,analogpin3;

	
	ul_dummy = tc_get_status(TC0, 0);
   803e4:	2100      	movs	r1, #0
   803e6:	4816      	ldr	r0, [pc, #88]	; (80440 <TC0_Handler+0x60>)
   803e8:	4b16      	ldr	r3, [pc, #88]	; (80444 <TC0_Handler+0x64>)
   803ea:	4798      	blx	r3
   803ec:	9001      	str	r0, [sp, #4]

	
	UNUSED(ul_dummy);
   803ee:	9b01      	ldr	r3, [sp, #4]
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   803f0:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   803f4:	4b14      	ldr	r3, [pc, #80]	; (80448 <TC0_Handler+0x68>)
   803f6:	631a      	str	r2, [r3, #48]	; 0x30
	
	ioport_set_pin_level(CHECK_PIN,HIGH);		// S칛tter pin 22 h칬g
	adc_start(ADC);								// Startar ADC
   803f8:	4814      	ldr	r0, [pc, #80]	; (8044c <TC0_Handler+0x6c>)
   803fa:	4b15      	ldr	r3, [pc, #84]	; (80450 <TC0_Handler+0x70>)
   803fc:	4798      	blx	r3
	while((adc_get_status(ADC) & 0x1<<24)==0);  // v칛ntar till DRDY blir h칬g
   803fe:	4d13      	ldr	r5, [pc, #76]	; (8044c <TC0_Handler+0x6c>)
   80400:	4c14      	ldr	r4, [pc, #80]	; (80454 <TC0_Handler+0x74>)
   80402:	4628      	mov	r0, r5
   80404:	47a0      	blx	r4
   80406:	f010 7f80 	tst.w	r0, #16777216	; 0x1000000
   8040a:	d0fa      	beq.n	80402 <TC0_Handler+0x22>

	invalue=adc_get_channel_value(ADC,ADC_CHANNEL_10);			// L칛ser av v칛rdet p친 analogpin8 som 칛r sj칛lva ljud signalen
   8040c:	210a      	movs	r1, #10
   8040e:	480f      	ldr	r0, [pc, #60]	; (8044c <TC0_Handler+0x6c>)
   80410:	4b11      	ldr	r3, [pc, #68]	; (80458 <TC0_Handler+0x78>)
   80412:	4798      	blx	r3
   80414:	4605      	mov	r5, r0
	
	//Filter 1000-3000 Hz
	out0 = 0;
	out0 = oneToThreekHz(invalue);							// Filter
   80416:	4b11      	ldr	r3, [pc, #68]	; (8045c <TC0_Handler+0x7c>)
   80418:	4798      	blx	r3
   8041a:	4606      	mov	r6, r0
	//	analogpin0 = adc_get_channel_value(ADC,ADC_CHANNEL_7);	// L칛ser av analogpin0
	//	out0 = modifyOutPut(out0,analogpin0);					// G칬r modifierning av filter v칛rdet

	//Filter 3000-5000 Hz
	out1 = 0;
		out1 = threeToFivekHz(invalue);							// Filter
   8041c:	4628      	mov	r0, r5
   8041e:	4b10      	ldr	r3, [pc, #64]	; (80460 <TC0_Handler+0x80>)
   80420:	4798      	blx	r3
   80422:	4604      	mov	r4, r0
	//	analogpin1 = adc_get_channel_value(ADC,ADC_CHANNEL_6);	// L칛ser av analogpin1
	//	out1 = modifyOutPut(out1,analogpin1);					// G칬r modifierning av filter v칛rdet

	//5000-7000 Hz
	out2 = 0;
		out2 = fiveToSevenkHz(invalue);							// Filter
   80424:	4628      	mov	r0, r5
   80426:	4b0f      	ldr	r3, [pc, #60]	; (80464 <TC0_Handler+0x84>)
   80428:	4798      	blx	r3
	//	out3 = modifyOutPut(out2,analogpin2);					// G칬r modifierning av filter v칛rdet
	//OUTPUT
	outvalue = (out0+out1+out2);							// L칛gger till alla filter
	
	
	dacc_write_conversion_data(DACC,outvalue);	// Skickar ut v칛rdet p친 DAC
   8042a:	1931      	adds	r1, r6, r4
   8042c:	4401      	add	r1, r0
   8042e:	480e      	ldr	r0, [pc, #56]	; (80468 <TC0_Handler+0x88>)
   80430:	4b0e      	ldr	r3, [pc, #56]	; (8046c <TC0_Handler+0x8c>)
   80432:	4798      	blx	r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80434:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   80438:	4b03      	ldr	r3, [pc, #12]	; (80448 <TC0_Handler+0x68>)
   8043a:	635a      	str	r2, [r3, #52]	; 0x34
	
	ioport_set_pin_level(CHECK_PIN,LOW);		// S칛tter pin22 l친g
	
}
   8043c:	b002      	add	sp, #8
   8043e:	bd70      	pop	{r4, r5, r6, pc}
   80440:	40080000 	.word	0x40080000
   80444:	00080645 	.word	0x00080645
   80448:	400e1000 	.word	0x400e1000
   8044c:	400c0000 	.word	0x400c0000
   80450:	000801c1 	.word	0x000801c1
   80454:	000801e5 	.word	0x000801e5
   80458:	000801d5 	.word	0x000801d5
   8045c:	000801e9 	.word	0x000801e9
   80460:	00080291 	.word	0x00080291
   80464:	00080339 	.word	0x00080339
   80468:	400c8000 	.word	0x400c8000
   8046c:	000805b5 	.word	0x000805b5

00080470 <adc_setup>:

/************************************************************************/
/* Initierar ADC f칬r pinne  A0-A2 och A8                                */
/************************************************************************/
void adc_setup()
{
   80470:	b538      	push	{r3, r4, r5, lr}
	pmc_enable_periph_clk(ID_ADC);
   80472:	2025      	movs	r0, #37	; 0x25
   80474:	4b12      	ldr	r3, [pc, #72]	; (804c0 <adc_setup+0x50>)
   80476:	4798      	blx	r3
	adc_init(ADC, sysclk_get_main_hz(), 20000000, 0);		// Konfiguerar f칬r maximal frekvens p친 84 MHz
   80478:	4c12      	ldr	r4, [pc, #72]	; (804c4 <adc_setup+0x54>)
   8047a:	2300      	movs	r3, #0
   8047c:	4a12      	ldr	r2, [pc, #72]	; (804c8 <adc_setup+0x58>)
   8047e:	4913      	ldr	r1, [pc, #76]	; (804cc <adc_setup+0x5c>)
   80480:	4620      	mov	r0, r4
   80482:	4d13      	ldr	r5, [pc, #76]	; (804d0 <adc_setup+0x60>)
   80484:	47a8      	blx	r5
	adc_configure_timing(ADC, 0, 0, 0);
   80486:	2300      	movs	r3, #0
   80488:	461a      	mov	r2, r3
   8048a:	4619      	mov	r1, r3
   8048c:	4620      	mov	r0, r4
   8048e:	4d11      	ldr	r5, [pc, #68]	; (804d4 <adc_setup+0x64>)
   80490:	47a8      	blx	r5
	adc_set_resolution(ADC, ADC_MR_LOWRES_BITS_12);			// S칛tter uppl칬sningen p친 12 bitar
   80492:	2100      	movs	r1, #0
   80494:	4620      	mov	r0, r4
   80496:	4b10      	ldr	r3, [pc, #64]	; (804d8 <adc_setup+0x68>)
   80498:	4798      	blx	r3
	adc_enable_channel(ADC, ADC_CHANNEL_10);				// Analog pin 8
   8049a:	210a      	movs	r1, #10
   8049c:	4620      	mov	r0, r4
   8049e:	4d0f      	ldr	r5, [pc, #60]	; (804dc <adc_setup+0x6c>)
   804a0:	47a8      	blx	r5
	adc_enable_channel(ADC, ADC_CHANNEL_7);					// Analog pin 0
   804a2:	2107      	movs	r1, #7
   804a4:	4620      	mov	r0, r4
   804a6:	47a8      	blx	r5
	adc_enable_channel(ADC, ADC_CHANNEL_6);					// Analog pin 1
   804a8:	2106      	movs	r1, #6
   804aa:	4620      	mov	r0, r4
   804ac:	47a8      	blx	r5
	adc_enable_channel(ADC, ADC_CHANNEL_5);					// Analog pin 2
   804ae:	2105      	movs	r1, #5
   804b0:	4620      	mov	r0, r4
   804b2:	47a8      	blx	r5
	adc_configure_trigger(ADC, ADC_TRIG_SW, 0);				
   804b4:	2200      	movs	r2, #0
   804b6:	4611      	mov	r1, r2
   804b8:	4620      	mov	r0, r4
   804ba:	4b09      	ldr	r3, [pc, #36]	; (804e0 <adc_setup+0x70>)
   804bc:	4798      	blx	r3
   804be:	bd38      	pop	{r3, r4, r5, pc}
   804c0:	00080b19 	.word	0x00080b19
   804c4:	400c0000 	.word	0x400c0000
   804c8:	01312d00 	.word	0x01312d00
   804cc:	0a037a00 	.word	0x0a037a00
   804d0:	00080151 	.word	0x00080151
   804d4:	000801a5 	.word	0x000801a5
   804d8:	00080185 	.word	0x00080185
   804dc:	000801c9 	.word	0x000801c9
   804e0:	00080195 	.word	0x00080195

000804e4 <dac_setup>:


/************************************************************************/
/* Initierar DAC f칬r pin DAC1                                           */
/************************************************************************/
void dac_setup() {
   804e4:	b538      	push	{r3, r4, r5, lr}
	pmc_enable_periph_clk(ID_DACC);
   804e6:	2026      	movs	r0, #38	; 0x26
   804e8:	4b0c      	ldr	r3, [pc, #48]	; (8051c <dac_setup+0x38>)
   804ea:	4798      	blx	r3
	dacc_reset(DACC);
   804ec:	4c0c      	ldr	r4, [pc, #48]	; (80520 <dac_setup+0x3c>)
   804ee:	4620      	mov	r0, r4
   804f0:	4b0c      	ldr	r3, [pc, #48]	; (80524 <dac_setup+0x40>)
   804f2:	4798      	blx	r3
	dacc_set_transfer_mode(DACC, 0);
   804f4:	2100      	movs	r1, #0
   804f6:	4620      	mov	r0, r4
   804f8:	4b0b      	ldr	r3, [pc, #44]	; (80528 <dac_setup+0x44>)
   804fa:	4798      	blx	r3
	dacc_set_timing(DACC,1,1,0);			// 1 칛r den kortade uppdateringsperiod, 1 max speed, 0 start upp tid
   804fc:	2300      	movs	r3, #0
   804fe:	2201      	movs	r2, #1
   80500:	4611      	mov	r1, r2
   80502:	4620      	mov	r0, r4
   80504:	4d09      	ldr	r5, [pc, #36]	; (8052c <dac_setup+0x48>)
   80506:	47a8      	blx	r5
	
	dacc_set_channel_selection(DACC,1);		// Channel DAC1
   80508:	2101      	movs	r1, #1
   8050a:	4620      	mov	r0, r4
   8050c:	4b08      	ldr	r3, [pc, #32]	; (80530 <dac_setup+0x4c>)
   8050e:	4798      	blx	r3
	dacc_enable_channel(DACC, 1);			// Startar DAC1
   80510:	2101      	movs	r1, #1
   80512:	4620      	mov	r0, r4
   80514:	4b07      	ldr	r3, [pc, #28]	; (80534 <dac_setup+0x50>)
   80516:	4798      	blx	r3
   80518:	bd38      	pop	{r3, r4, r5, pc}
   8051a:	bf00      	nop
   8051c:	00080b19 	.word	0x00080b19
   80520:	400c8000 	.word	0x400c8000
   80524:	00080595 	.word	0x00080595
   80528:	0008059d 	.word	0x0008059d
   8052c:	000805d1 	.word	0x000805d1
   80530:	000805b9 	.word	0x000805b9
   80534:	00080601 	.word	0x00080601

00080538 <configure_tc>:
/************************************************************************/
/* Denna metod initierar interruptet                                    */
/* 42000000 -> 2100 - 20000												*/
/************************************************************************/
void configure_tc(void)
{
   80538:	b510      	push	{r4, lr}
	/* Konfiguerar PMC */
	pmc_enable_periph_clk(ID_TC0);
   8053a:	201b      	movs	r0, #27
   8053c:	4b0e      	ldr	r3, [pc, #56]	; (80578 <configure_tc+0x40>)
   8053e:	4798      	blx	r3

	/** Konfiguerar TC f칬r 20 khz frevkens och triggar p친 RC j칛mf칬relse. */
	tc_init(TC0, 0, 0 | TC_CMR_CPCTRG);			//Timer_clock_1 - MCK/2 - 42 MHz
   80540:	4c0e      	ldr	r4, [pc, #56]	; (8057c <configure_tc+0x44>)
   80542:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   80546:	2100      	movs	r1, #0
   80548:	4620      	mov	r0, r4
   8054a:	4b0d      	ldr	r3, [pc, #52]	; (80580 <configure_tc+0x48>)
   8054c:	4798      	blx	r3
	tc_write_rc(TC0, 0, 2100);					//2100 -> fs = 20 kHz
   8054e:	f640 0234 	movw	r2, #2100	; 0x834
   80552:	2100      	movs	r1, #0
   80554:	4620      	mov	r0, r4
   80556:	4b0b      	ldr	r3, [pc, #44]	; (80584 <configure_tc+0x4c>)
   80558:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   8055a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   8055e:	4b0a      	ldr	r3, [pc, #40]	; (80588 <configure_tc+0x50>)
   80560:	601a      	str	r2, [r3, #0]

	/* Konfiguerar och s칛tter p친 interruptet p친 RC-j칛mf칬relsen*/
	NVIC_EnableIRQ((IRQn_Type) ID_TC0);
	tc_enable_interrupt(TC0, 0, TC_IER_CPCS);
   80562:	2210      	movs	r2, #16
   80564:	2100      	movs	r1, #0
   80566:	4620      	mov	r0, r4
   80568:	4b08      	ldr	r3, [pc, #32]	; (8058c <configure_tc+0x54>)
   8056a:	4798      	blx	r3

	tc_start(TC0, 0);
   8056c:	2100      	movs	r1, #0
   8056e:	4620      	mov	r0, r4
   80570:	4b07      	ldr	r3, [pc, #28]	; (80590 <configure_tc+0x58>)
   80572:	4798      	blx	r3
   80574:	bd10      	pop	{r4, pc}
   80576:	bf00      	nop
   80578:	00080b19 	.word	0x00080b19
   8057c:	40080000 	.word	0x40080000
   80580:	00080615 	.word	0x00080615
   80584:	00080635 	.word	0x00080635
   80588:	e000e100 	.word	0xe000e100
   8058c:	0008063d 	.word	0x0008063d
   80590:	0008062d 	.word	0x0008062d

00080594 <dacc_reset>:
 *
 * \param p_dacc Pointer to a DACC instance. 
 */
void dacc_reset(Dacc *p_dacc)
{
	p_dacc->DACC_CR = DACC_CR_SWRST;
   80594:	2301      	movs	r3, #1
   80596:	6003      	str	r3, [r0, #0]
   80598:	4770      	bx	lr
   8059a:	bf00      	nop

0008059c <dacc_set_transfer_mode>:
 *
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_set_transfer_mode(Dacc *p_dacc, uint32_t ul_mode)
{
	if (ul_mode) {
   8059c:	b121      	cbz	r1, 805a8 <dacc_set_transfer_mode+0xc>
#if (SAM3N) || (SAM4L) || (SAM4N)
		p_dacc->DACC_MR |= DACC_MR_WORD;
#else
		p_dacc->DACC_MR |= DACC_MR_WORD_WORD;
   8059e:	6843      	ldr	r3, [r0, #4]
   805a0:	f043 0310 	orr.w	r3, r3, #16
   805a4:	6043      	str	r3, [r0, #4]
   805a6:	e003      	b.n	805b0 <dacc_set_transfer_mode+0x14>
#endif
	} else {
#if (SAM3N) || (SAM4L) || (SAM4N)
		p_dacc->DACC_MR &= (~DACC_MR_WORD);
#else
		p_dacc->DACC_MR &= (~DACC_MR_WORD_WORD);
   805a8:	6843      	ldr	r3, [r0, #4]
   805aa:	f023 0310 	bic.w	r3, r3, #16
   805ae:	6043      	str	r3, [r0, #4]
#endif
	}
	return DACC_RC_OK;
}
   805b0:	2000      	movs	r0, #0
   805b2:	4770      	bx	lr

000805b4 <dacc_write_conversion_data>:
 * \param p_dacc Pointer to a DACC instance. 
 * \param ul_data The data to be transferred to analog value. 
 */
void dacc_write_conversion_data(Dacc *p_dacc, uint32_t ul_data)
{
	p_dacc->DACC_CDR = ul_data;
   805b4:	6201      	str	r1, [r0, #32]
   805b6:	4770      	bx	lr

000805b8 <dacc_set_channel_selection>:
 *
 * \return \ref DACC_RC_OK if successful.
 */
uint32_t dacc_set_channel_selection(Dacc *p_dacc, uint32_t ul_channel)
{
	uint32_t mr = p_dacc->DACC_MR & (~DACC_MR_USER_SEL_Msk);
   805b8:	6843      	ldr	r3, [r0, #4]
	if (ul_channel > MAX_CH_NB) {
   805ba:	2901      	cmp	r1, #1
   805bc:	d806      	bhi.n	805cc <dacc_set_channel_selection+0x14>
		return DACC_RC_INVALID_PARAM;
	}
	mr &= ~(DACC_MR_TAG);
   805be:	f423 1398 	bic.w	r3, r3, #1245184	; 0x130000
	mr |= ul_channel << DACC_MR_USER_SEL_Pos;
   805c2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
	p_dacc->DACC_MR = mr;
   805c6:	6041      	str	r1, [r0, #4]
	return DACC_RC_OK;
   805c8:	2000      	movs	r0, #0
   805ca:	4770      	bx	lr
 */
uint32_t dacc_set_channel_selection(Dacc *p_dacc, uint32_t ul_channel)
{
	uint32_t mr = p_dacc->DACC_MR & (~DACC_MR_USER_SEL_Msk);
	if (ul_channel > MAX_CH_NB) {
		return DACC_RC_INVALID_PARAM;
   805cc:	2001      	movs	r0, #1
	}
	mr &= ~(DACC_MR_TAG);
	mr |= ul_channel << DACC_MR_USER_SEL_Pos;
	p_dacc->DACC_MR = mr;
	return DACC_RC_OK;
}
   805ce:	4770      	bx	lr

000805d0 <dacc_set_timing>:
 *
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_set_timing(Dacc *p_dacc,
		uint32_t ul_refresh, uint32_t ul_maxs, uint32_t ul_startup)
{
   805d0:	b410      	push	{r4}
	uint32_t mr = p_dacc->DACC_MR
   805d2:	6844      	ldr	r4, [r0, #4]
   805d4:	f024 547c 	bic.w	r4, r4, #1056964608	; 0x3f000000
   805d8:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
		& (~(DACC_MR_REFRESH_Msk | DACC_MR_STARTUP_Msk));
	mr |= DACC_MR_REFRESH(ul_refresh);
   805dc:	0209      	lsls	r1, r1, #8
   805de:	b289      	uxth	r1, r1
   805e0:	430c      	orrs	r4, r1
	if (ul_maxs) {
   805e2:	b112      	cbz	r2, 805ea <dacc_set_timing+0x1a>
		mr |= DACC_MR_MAXS;
   805e4:	f444 1400 	orr.w	r4, r4, #2097152	; 0x200000
   805e8:	e001      	b.n	805ee <dacc_set_timing+0x1e>
	} else {
		mr &= ~DACC_MR_MAXS;
   805ea:	f424 1400 	bic.w	r4, r4, #2097152	; 0x200000
	}
	mr |= (DACC_MR_STARTUP_Msk & ((ul_startup) << DACC_MR_STARTUP_Pos));
   805ee:	061b      	lsls	r3, r3, #24
   805f0:	f003 537c 	and.w	r3, r3, #1056964608	; 0x3f000000
   805f4:	431c      	orrs	r4, r3
	p_dacc->DACC_MR = mr;
   805f6:	6044      	str	r4, [r0, #4]
	return DACC_RC_OK;
}
   805f8:	2000      	movs	r0, #0
   805fa:	bc10      	pop	{r4}
   805fc:	4770      	bx	lr
   805fe:	bf00      	nop

00080600 <dacc_enable_channel>:
 *
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_enable_channel(Dacc *p_dacc, uint32_t ul_channel)
{
	if (ul_channel > MAX_CH_NB)
   80600:	2901      	cmp	r1, #1
   80602:	d805      	bhi.n	80610 <dacc_enable_channel+0x10>
		return DACC_RC_INVALID_PARAM;

	p_dacc->DACC_CHER = DACC_CHER_CH0 << ul_channel;
   80604:	2301      	movs	r3, #1
   80606:	fa03 f101 	lsl.w	r1, r3, r1
   8060a:	6101      	str	r1, [r0, #16]
	return DACC_RC_OK;
   8060c:	2000      	movs	r0, #0
   8060e:	4770      	bx	lr
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_enable_channel(Dacc *p_dacc, uint32_t ul_channel)
{
	if (ul_channel > MAX_CH_NB)
		return DACC_RC_INVALID_PARAM;
   80610:	2001      	movs	r0, #1

	p_dacc->DACC_CHER = DACC_CHER_CH0 << ul_channel;
	return DACC_RC_OK;
}
   80612:	4770      	bx	lr

00080614 <tc_init>:
 * This is because the setting forces TIOB to be an input even if the
 * external event trigger has not been enabled with \c TC_CMR_ENETRG, and
 * thus prevents normal operation of TIOB.
 */
void tc_init(Tc *p_tc, uint32_t ul_channel, uint32_t ul_mode)
{
   80614:	b410      	push	{r4}
	TcChannel *tc_channel;

	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   80616:	0189      	lsls	r1, r1, #6
   80618:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
   8061a:	2402      	movs	r4, #2
   8061c:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
   8061e:	f04f 31ff 	mov.w	r1, #4294967295
   80622:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
   80624:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
   80626:	605a      	str	r2, [r3, #4]
}
   80628:	bc10      	pop	{r4}
   8062a:	4770      	bx	lr

0008062c <tc_start>:
void tc_start(Tc *p_tc, uint32_t ul_channel)
{
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
   8062c:	0189      	lsls	r1, r1, #6
   8062e:	2305      	movs	r3, #5
   80630:	5043      	str	r3, [r0, r1]
   80632:	4770      	bx	lr

00080634 <tc_write_rc>:
		uint32_t ul_value)
{
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
   80634:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   80638:	61ca      	str	r2, [r1, #28]
   8063a:	4770      	bx	lr

0008063c <tc_enable_interrupt>:
{
	TcChannel *tc_channel;

	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   8063c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
   80640:	624a      	str	r2, [r1, #36]	; 0x24
   80642:	4770      	bx	lr

00080644 <tc_get_status>:
{
	TcChannel *tc_channel;

	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   80644:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
   80648:	6a08      	ldr	r0, [r1, #32]
}
   8064a:	4770      	bx	lr

0008064c <main>:

/************************************************************************/
/* Initerar de viktiga saker man beh妥er                                */
/************************************************************************/
int main (void)
{
   8064c:	b508      	push	{r3, lr}

	sysclk_init();
   8064e:	4b0d      	ldr	r3, [pc, #52]	; (80684 <main+0x38>)
   80650:	4798      	blx	r3
	board_init();
   80652:	4b0d      	ldr	r3, [pc, #52]	; (80688 <main+0x3c>)
   80654:	4798      	blx	r3
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   80656:	200b      	movs	r0, #11
   80658:	4c0c      	ldr	r4, [pc, #48]	; (8068c <main+0x40>)
   8065a:	47a0      	blx	r4
   8065c:	200c      	movs	r0, #12
   8065e:	47a0      	blx	r4
   80660:	200d      	movs	r0, #13
   80662:	47a0      	blx	r4
   80664:	200e      	movs	r0, #14
   80666:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   80668:	4b09      	ldr	r3, [pc, #36]	; (80690 <main+0x44>)
   8066a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   8066e:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80670:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	ioport_init();
	ioport_set_pin_dir(CHECK_PIN, IOPORT_DIR_OUTPUT);	
	adc_setup();
   80674:	4b07      	ldr	r3, [pc, #28]	; (80694 <main+0x48>)
   80676:	4798      	blx	r3
	dac_setup();
   80678:	4b07      	ldr	r3, [pc, #28]	; (80698 <main+0x4c>)
   8067a:	4798      	blx	r3
	configure_tc();
   8067c:	4b07      	ldr	r3, [pc, #28]	; (8069c <main+0x50>)
   8067e:	4798      	blx	r3
   80680:	e7fe      	b.n	80680 <main+0x34>
   80682:	bf00      	nop
   80684:	000806a1 	.word	0x000806a1
   80688:	00080701 	.word	0x00080701
   8068c:	00080b19 	.word	0x00080b19
   80690:	400e1000 	.word	0x400e1000
   80694:	00080471 	.word	0x00080471
   80698:	000804e5 	.word	0x000804e5
   8069c:	00080539 	.word	0x00080539

000806a0 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   806a0:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   806a2:	480d      	ldr	r0, [pc, #52]	; (806d8 <sysclk_init+0x38>)
   806a4:	4b0d      	ldr	r3, [pc, #52]	; (806dc <sysclk_init+0x3c>)
   806a6:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   806a8:	213e      	movs	r1, #62	; 0x3e
   806aa:	2000      	movs	r0, #0
   806ac:	4b0c      	ldr	r3, [pc, #48]	; (806e0 <sysclk_init+0x40>)
   806ae:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   806b0:	4c0c      	ldr	r4, [pc, #48]	; (806e4 <sysclk_init+0x44>)
   806b2:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   806b4:	2800      	cmp	r0, #0
   806b6:	d0fc      	beq.n	806b2 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   806b8:	4b0b      	ldr	r3, [pc, #44]	; (806e8 <sysclk_init+0x48>)
   806ba:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   806bc:	4a0b      	ldr	r2, [pc, #44]	; (806ec <sysclk_init+0x4c>)
   806be:	4b0c      	ldr	r3, [pc, #48]	; (806f0 <sysclk_init+0x50>)
   806c0:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   806c2:	4c0c      	ldr	r4, [pc, #48]	; (806f4 <sysclk_init+0x54>)
   806c4:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   806c6:	2800      	cmp	r0, #0
   806c8:	d0fc      	beq.n	806c4 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   806ca:	2010      	movs	r0, #16
   806cc:	4b0a      	ldr	r3, [pc, #40]	; (806f8 <sysclk_init+0x58>)
   806ce:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   806d0:	4b0a      	ldr	r3, [pc, #40]	; (806fc <sysclk_init+0x5c>)
   806d2:	4798      	blx	r3
   806d4:	bd10      	pop	{r4, pc}
   806d6:	bf00      	nop
   806d8:	0501bd00 	.word	0x0501bd00
   806dc:	00080d39 	.word	0x00080d39
   806e0:	00080a95 	.word	0x00080a95
   806e4:	00080ae9 	.word	0x00080ae9
   806e8:	00080af9 	.word	0x00080af9
   806ec:	200d3f01 	.word	0x200d3f01
   806f0:	400e0600 	.word	0x400e0600
   806f4:	00080b09 	.word	0x00080b09
   806f8:	00080a2d 	.word	0x00080a2d
   806fc:	00080c1d 	.word	0x00080c1d

00080700 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   80700:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   80702:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   80706:	4b17      	ldr	r3, [pc, #92]	; (80764 <board_init+0x64>)
   80708:	605a      	str	r2, [r3, #4]
   8070a:	200b      	movs	r0, #11
   8070c:	4c16      	ldr	r4, [pc, #88]	; (80768 <board_init+0x68>)
   8070e:	47a0      	blx	r4
   80710:	200c      	movs	r0, #12
   80712:	47a0      	blx	r4
   80714:	200d      	movs	r0, #13
   80716:	47a0      	blx	r4
   80718:	200e      	movs	r0, #14
   8071a:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   8071c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80720:	203b      	movs	r0, #59	; 0x3b
   80722:	4c12      	ldr	r4, [pc, #72]	; (8076c <board_init+0x6c>)
   80724:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   80726:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8072a:	2055      	movs	r0, #85	; 0x55
   8072c:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   8072e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80732:	2056      	movs	r0, #86	; 0x56
   80734:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   80736:	490e      	ldr	r1, [pc, #56]	; (80770 <board_init+0x70>)
   80738:	2068      	movs	r0, #104	; 0x68
   8073a:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   8073c:	490d      	ldr	r1, [pc, #52]	; (80774 <board_init+0x74>)
   8073e:	205c      	movs	r0, #92	; 0x5c
   80740:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   80742:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   80746:	f44f 7140 	mov.w	r1, #768	; 0x300
   8074a:	480b      	ldr	r0, [pc, #44]	; (80778 <board_init+0x78>)
   8074c:	4b0b      	ldr	r3, [pc, #44]	; (8077c <board_init+0x7c>)
   8074e:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
#endif

#ifdef CONF_BOARD_USB_PORT
	/* Configure USB_ID (UOTGID) pin */
	gpio_configure_pin(USB_ID_GPIO, USB_ID_FLAGS);
   80750:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80754:	202b      	movs	r0, #43	; 0x2b
   80756:	47a0      	blx	r4
	/* Configure USB_VBOF (UOTGVBOF) pin */
	gpio_configure_pin(USB_VBOF_GPIO, USB_VBOF_FLAGS);
   80758:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8075c:	202a      	movs	r0, #42	; 0x2a
   8075e:	47a0      	blx	r4
   80760:	bd10      	pop	{r4, pc}
   80762:	bf00      	nop
   80764:	400e1a50 	.word	0x400e1a50
   80768:	00080b19 	.word	0x00080b19
   8076c:	00080825 	.word	0x00080825
   80770:	28000079 	.word	0x28000079
   80774:	28000001 	.word	0x28000001
   80778:	400e0e00 	.word	0x400e0e00
   8077c:	000808f9 	.word	0x000808f9

00080780 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   80780:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   80782:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   80786:	d016      	beq.n	807b6 <pio_set_peripheral+0x36>
   80788:	d804      	bhi.n	80794 <pio_set_peripheral+0x14>
   8078a:	b1c1      	cbz	r1, 807be <pio_set_peripheral+0x3e>
   8078c:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   80790:	d00a      	beq.n	807a8 <pio_set_peripheral+0x28>
   80792:	e013      	b.n	807bc <pio_set_peripheral+0x3c>
   80794:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   80798:	d011      	beq.n	807be <pio_set_peripheral+0x3e>
   8079a:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   8079e:	d00e      	beq.n	807be <pio_set_peripheral+0x3e>
   807a0:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   807a4:	d10a      	bne.n	807bc <pio_set_peripheral+0x3c>
   807a6:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   807a8:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   807aa:	6f03      	ldr	r3, [r0, #112]	; 0x70
   807ac:	400b      	ands	r3, r1
   807ae:	ea23 0302 	bic.w	r3, r3, r2
   807b2:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   807b4:	e002      	b.n	807bc <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   807b6:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   807b8:	4313      	orrs	r3, r2
   807ba:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   807bc:	6042      	str	r2, [r0, #4]
   807be:	4770      	bx	lr

000807c0 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   807c0:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   807c2:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   807c6:	bf14      	ite	ne
   807c8:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   807ca:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   807cc:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   807d0:	bf14      	ite	ne
   807d2:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   807d4:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   807d6:	f012 0f02 	tst.w	r2, #2
   807da:	d002      	beq.n	807e2 <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   807dc:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   807e0:	e004      	b.n	807ec <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   807e2:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_SCIFSR = ul_mask;
   807e6:	bf18      	it	ne
   807e8:	f8c0 1080 	strne.w	r1, [r0, #128]	; 0x80
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   807ec:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   807ee:	6001      	str	r1, [r0, #0]
   807f0:	4770      	bx	lr
   807f2:	bf00      	nop

000807f4 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   807f4:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   807f6:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   807f8:	9c01      	ldr	r4, [sp, #4]
   807fa:	b10c      	cbz	r4, 80800 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   807fc:	6641      	str	r1, [r0, #100]	; 0x64
   807fe:	e000      	b.n	80802 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80800:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   80802:	b10b      	cbz	r3, 80808 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   80804:	6501      	str	r1, [r0, #80]	; 0x50
   80806:	e000      	b.n	8080a <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   80808:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   8080a:	b10a      	cbz	r2, 80810 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   8080c:	6301      	str	r1, [r0, #48]	; 0x30
   8080e:	e000      	b.n	80812 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   80810:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   80812:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   80814:	6001      	str	r1, [r0, #0]
}
   80816:	bc10      	pop	{r4}
   80818:	4770      	bx	lr
   8081a:	bf00      	nop

0008081c <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   8081c:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   8081e:	4770      	bx	lr

00080820 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   80820:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   80822:	4770      	bx	lr

00080824 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   80824:	b570      	push	{r4, r5, r6, lr}
   80826:	b082      	sub	sp, #8
   80828:	460d      	mov	r5, r1
	Pio *p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   8082a:	0943      	lsrs	r3, r0, #5
   8082c:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   80830:	f203 7307 	addw	r3, r3, #1799	; 0x707
   80834:	025c      	lsls	r4, r3, #9

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   80836:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
   8083a:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   8083e:	d030      	beq.n	808a2 <pio_configure_pin+0x7e>
   80840:	d806      	bhi.n	80850 <pio_configure_pin+0x2c>
   80842:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   80846:	d00a      	beq.n	8085e <pio_configure_pin+0x3a>
   80848:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   8084c:	d018      	beq.n	80880 <pio_configure_pin+0x5c>
   8084e:	e049      	b.n	808e4 <pio_configure_pin+0xc0>
   80850:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   80854:	d030      	beq.n	808b8 <pio_configure_pin+0x94>
   80856:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   8085a:	d02d      	beq.n	808b8 <pio_configure_pin+0x94>
   8085c:	e042      	b.n	808e4 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   8085e:	f000 001f 	and.w	r0, r0, #31
   80862:	2601      	movs	r6, #1
   80864:	4086      	lsls	r6, r0
   80866:	4632      	mov	r2, r6
   80868:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8086c:	4620      	mov	r0, r4
   8086e:	4b1f      	ldr	r3, [pc, #124]	; (808ec <pio_configure_pin+0xc8>)
   80870:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80872:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80876:	bf14      	ite	ne
   80878:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8087a:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   8087c:	2001      	movs	r0, #1
   8087e:	e032      	b.n	808e6 <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   80880:	f000 001f 	and.w	r0, r0, #31
   80884:	2601      	movs	r6, #1
   80886:	4086      	lsls	r6, r0
   80888:	4632      	mov	r2, r6
   8088a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   8088e:	4620      	mov	r0, r4
   80890:	4b16      	ldr	r3, [pc, #88]	; (808ec <pio_configure_pin+0xc8>)
   80892:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80894:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80898:	bf14      	ite	ne
   8089a:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8089c:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   8089e:	2001      	movs	r0, #1
   808a0:	e021      	b.n	808e6 <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   808a2:	f000 011f 	and.w	r1, r0, #31
   808a6:	2601      	movs	r6, #1
   808a8:	462a      	mov	r2, r5
   808aa:	fa06 f101 	lsl.w	r1, r6, r1
   808ae:	4620      	mov	r0, r4
   808b0:	4b0f      	ldr	r3, [pc, #60]	; (808f0 <pio_configure_pin+0xcc>)
   808b2:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   808b4:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   808b6:	e016      	b.n	808e6 <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   808b8:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
   808bc:	f000 011f 	and.w	r1, r0, #31
   808c0:	2601      	movs	r6, #1
   808c2:	ea05 0306 	and.w	r3, r5, r6
   808c6:	9300      	str	r3, [sp, #0]
   808c8:	f3c5 0380 	ubfx	r3, r5, #2, #1
   808cc:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   808d0:	bf14      	ite	ne
   808d2:	2200      	movne	r2, #0
   808d4:	2201      	moveq	r2, #1
   808d6:	fa06 f101 	lsl.w	r1, r6, r1
   808da:	4620      	mov	r0, r4
   808dc:	4c05      	ldr	r4, [pc, #20]	; (808f4 <pio_configure_pin+0xd0>)
   808de:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   808e0:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   808e2:	e000      	b.n	808e6 <pio_configure_pin+0xc2>

	default:
		return 0;
   808e4:	2000      	movs	r0, #0
	}

	return 1;
}
   808e6:	b002      	add	sp, #8
   808e8:	bd70      	pop	{r4, r5, r6, pc}
   808ea:	bf00      	nop
   808ec:	00080781 	.word	0x00080781
   808f0:	000807c1 	.word	0x000807c1
   808f4:	000807f5 	.word	0x000807f5

000808f8 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   808f8:	b570      	push	{r4, r5, r6, lr}
   808fa:	b082      	sub	sp, #8
   808fc:	4605      	mov	r5, r0
   808fe:	460e      	mov	r6, r1
   80900:	4614      	mov	r4, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   80902:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
   80906:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   8090a:	d026      	beq.n	8095a <pio_configure_pin_group+0x62>
   8090c:	d806      	bhi.n	8091c <pio_configure_pin_group+0x24>
   8090e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   80912:	d00a      	beq.n	8092a <pio_configure_pin_group+0x32>
   80914:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   80918:	d013      	beq.n	80942 <pio_configure_pin_group+0x4a>
   8091a:	e034      	b.n	80986 <pio_configure_pin_group+0x8e>
   8091c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   80920:	d01f      	beq.n	80962 <pio_configure_pin_group+0x6a>
   80922:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   80926:	d01c      	beq.n	80962 <pio_configure_pin_group+0x6a>
   80928:	e02d      	b.n	80986 <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   8092a:	460a      	mov	r2, r1
   8092c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80930:	4b16      	ldr	r3, [pc, #88]	; (8098c <pio_configure_pin_group+0x94>)
   80932:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80934:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   80938:	bf14      	ite	ne
   8093a:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8093c:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   8093e:	2001      	movs	r0, #1
   80940:	e022      	b.n	80988 <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   80942:	460a      	mov	r2, r1
   80944:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80948:	4b10      	ldr	r3, [pc, #64]	; (8098c <pio_configure_pin_group+0x94>)
   8094a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8094c:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   80950:	bf14      	ite	ne
   80952:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80954:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80956:	2001      	movs	r0, #1
   80958:	e016      	b.n	80988 <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   8095a:	4b0d      	ldr	r3, [pc, #52]	; (80990 <pio_configure_pin_group+0x98>)
   8095c:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   8095e:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   80960:	e012      	b.n	80988 <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   80962:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
   80966:	f004 0301 	and.w	r3, r4, #1
   8096a:	9300      	str	r3, [sp, #0]
   8096c:	f3c4 0380 	ubfx	r3, r4, #2, #1
   80970:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80974:	bf14      	ite	ne
   80976:	2200      	movne	r2, #0
   80978:	2201      	moveq	r2, #1
   8097a:	4631      	mov	r1, r6
   8097c:	4628      	mov	r0, r5
   8097e:	4c05      	ldr	r4, [pc, #20]	; (80994 <pio_configure_pin_group+0x9c>)
   80980:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   80982:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   80984:	e000      	b.n	80988 <pio_configure_pin_group+0x90>

	default:
		return 0;
   80986:	2000      	movs	r0, #0
	}

	return 1;
}
   80988:	b002      	add	sp, #8
   8098a:	bd70      	pop	{r4, r5, r6, pc}
   8098c:	00080781 	.word	0x00080781
   80990:	000807c1 	.word	0x000807c1
   80994:	000807f5 	.word	0x000807f5

00080998 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   80998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8099a:	4604      	mov	r4, r0
   8099c:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   8099e:	4b0c      	ldr	r3, [pc, #48]	; (809d0 <pio_handler_process+0x38>)
   809a0:	4798      	blx	r3
   809a2:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   809a4:	4620      	mov	r0, r4
   809a6:	4b0b      	ldr	r3, [pc, #44]	; (809d4 <pio_handler_process+0x3c>)
   809a8:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   809aa:	4005      	ands	r5, r0
   809ac:	d00f      	beq.n	809ce <pio_handler_process+0x36>
   809ae:	4c0a      	ldr	r4, [pc, #40]	; (809d8 <pio_handler_process+0x40>)
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   809b0:	6823      	ldr	r3, [r4, #0]
   809b2:	42b3      	cmp	r3, r6
   809b4:	d108      	bne.n	809c8 <pio_handler_process+0x30>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   809b6:	6861      	ldr	r1, [r4, #4]
   809b8:	4229      	tst	r1, r5
   809ba:	d005      	beq.n	809c8 <pio_handler_process+0x30>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   809bc:	68e3      	ldr	r3, [r4, #12]
   809be:	4630      	mov	r0, r6
   809c0:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   809c2:	6863      	ldr	r3, [r4, #4]
   809c4:	ea25 0503 	bic.w	r5, r5, r3
   809c8:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   809ca:	2d00      	cmp	r5, #0
   809cc:	d1f0      	bne.n	809b0 <pio_handler_process+0x18>
   809ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   809d0:	0008081d 	.word	0x0008081d
   809d4:	00080821 	.word	0x00080821
   809d8:	2007050c 	.word	0x2007050c

000809dc <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   809dc:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   809de:	210b      	movs	r1, #11
   809e0:	4801      	ldr	r0, [pc, #4]	; (809e8 <PIOA_Handler+0xc>)
   809e2:	4b02      	ldr	r3, [pc, #8]	; (809ec <PIOA_Handler+0x10>)
   809e4:	4798      	blx	r3
   809e6:	bd08      	pop	{r3, pc}
   809e8:	400e0e00 	.word	0x400e0e00
   809ec:	00080999 	.word	0x00080999

000809f0 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   809f0:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   809f2:	210c      	movs	r1, #12
   809f4:	4801      	ldr	r0, [pc, #4]	; (809fc <PIOB_Handler+0xc>)
   809f6:	4b02      	ldr	r3, [pc, #8]	; (80a00 <PIOB_Handler+0x10>)
   809f8:	4798      	blx	r3
   809fa:	bd08      	pop	{r3, pc}
   809fc:	400e1000 	.word	0x400e1000
   80a00:	00080999 	.word	0x00080999

00080a04 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   80a04:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   80a06:	210d      	movs	r1, #13
   80a08:	4801      	ldr	r0, [pc, #4]	; (80a10 <PIOC_Handler+0xc>)
   80a0a:	4b02      	ldr	r3, [pc, #8]	; (80a14 <PIOC_Handler+0x10>)
   80a0c:	4798      	blx	r3
   80a0e:	bd08      	pop	{r3, pc}
   80a10:	400e1200 	.word	0x400e1200
   80a14:	00080999 	.word	0x00080999

00080a18 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   80a18:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   80a1a:	210e      	movs	r1, #14
   80a1c:	4801      	ldr	r0, [pc, #4]	; (80a24 <PIOD_Handler+0xc>)
   80a1e:	4b02      	ldr	r3, [pc, #8]	; (80a28 <PIOD_Handler+0x10>)
   80a20:	4798      	blx	r3
   80a22:	bd08      	pop	{r3, pc}
   80a24:	400e1400 	.word	0x400e1400
   80a28:	00080999 	.word	0x00080999

00080a2c <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   80a2c:	4a18      	ldr	r2, [pc, #96]	; (80a90 <pmc_switch_mck_to_pllack+0x64>)
   80a2e:	6b13      	ldr	r3, [r2, #48]	; 0x30
   80a30:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   80a34:	4318      	orrs	r0, r3
   80a36:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80a38:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80a3a:	f013 0f08 	tst.w	r3, #8
   80a3e:	d003      	beq.n	80a48 <pmc_switch_mck_to_pllack+0x1c>
   80a40:	e009      	b.n	80a56 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80a42:	3b01      	subs	r3, #1
   80a44:	d103      	bne.n	80a4e <pmc_switch_mck_to_pllack+0x22>
   80a46:	e01e      	b.n	80a86 <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80a48:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80a4c:	4910      	ldr	r1, [pc, #64]	; (80a90 <pmc_switch_mck_to_pllack+0x64>)
   80a4e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80a50:	f012 0f08 	tst.w	r2, #8
   80a54:	d0f5      	beq.n	80a42 <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   80a56:	4a0e      	ldr	r2, [pc, #56]	; (80a90 <pmc_switch_mck_to_pllack+0x64>)
   80a58:	6b13      	ldr	r3, [r2, #48]	; 0x30
   80a5a:	f023 0303 	bic.w	r3, r3, #3
   80a5e:	f043 0302 	orr.w	r3, r3, #2
   80a62:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80a64:	6e90      	ldr	r0, [r2, #104]	; 0x68
   80a66:	f010 0008 	ands.w	r0, r0, #8
   80a6a:	d004      	beq.n	80a76 <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   80a6c:	2000      	movs	r0, #0
   80a6e:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
   80a70:	3b01      	subs	r3, #1
   80a72:	d103      	bne.n	80a7c <pmc_switch_mck_to_pllack+0x50>
   80a74:	e009      	b.n	80a8a <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80a76:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80a7a:	4905      	ldr	r1, [pc, #20]	; (80a90 <pmc_switch_mck_to_pllack+0x64>)
   80a7c:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80a7e:	f012 0f08 	tst.w	r2, #8
   80a82:	d0f5      	beq.n	80a70 <pmc_switch_mck_to_pllack+0x44>
   80a84:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   80a86:	2001      	movs	r0, #1
   80a88:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   80a8a:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   80a8c:	4770      	bx	lr
   80a8e:	bf00      	nop
   80a90:	400e0600 	.word	0x400e0600

00080a94 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   80a94:	b138      	cbz	r0, 80aa6 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80a96:	4911      	ldr	r1, [pc, #68]	; (80adc <pmc_switch_mainck_to_xtal+0x48>)
   80a98:	6a0b      	ldr	r3, [r1, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
   80a9a:	4a11      	ldr	r2, [pc, #68]	; (80ae0 <pmc_switch_mainck_to_xtal+0x4c>)
   80a9c:	401a      	ands	r2, r3
   80a9e:	4b11      	ldr	r3, [pc, #68]	; (80ae4 <pmc_switch_mainck_to_xtal+0x50>)
   80aa0:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80aa2:	620b      	str	r3, [r1, #32]
   80aa4:	4770      	bx	lr
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80aa6:	480d      	ldr	r0, [pc, #52]	; (80adc <pmc_switch_mainck_to_xtal+0x48>)
   80aa8:	6a02      	ldr	r2, [r0, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTEN |
   80aaa:	0209      	lsls	r1, r1, #8
   80aac:	b289      	uxth	r1, r1
   80aae:	f422 135c 	bic.w	r3, r2, #3604480	; 0x370000
   80ab2:	f023 0303 	bic.w	r3, r3, #3
   80ab6:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   80aba:	f043 0301 	orr.w	r3, r3, #1
   80abe:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80ac0:	6203      	str	r3, [r0, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   80ac2:	4602      	mov	r2, r0
   80ac4:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80ac6:	f013 0f01 	tst.w	r3, #1
   80aca:	d0fb      	beq.n	80ac4 <pmc_switch_mainck_to_xtal+0x30>

		PMC->CKGR_MOR |= PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCSEL;
   80acc:	4a03      	ldr	r2, [pc, #12]	; (80adc <pmc_switch_mainck_to_xtal+0x48>)
   80ace:	6a13      	ldr	r3, [r2, #32]
   80ad0:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   80ad4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   80ad8:	6213      	str	r3, [r2, #32]
   80ada:	4770      	bx	lr
   80adc:	400e0600 	.word	0x400e0600
   80ae0:	fec8fffc 	.word	0xfec8fffc
   80ae4:	01370002 	.word	0x01370002

00080ae8 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   80ae8:	4b02      	ldr	r3, [pc, #8]	; (80af4 <pmc_osc_is_ready_mainck+0xc>)
   80aea:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80aec:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   80af0:	4770      	bx	lr
   80af2:	bf00      	nop
   80af4:	400e0600 	.word	0x400e0600

00080af8 <pmc_disable_pllack>:
/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   80af8:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   80afc:	4b01      	ldr	r3, [pc, #4]	; (80b04 <pmc_disable_pllack+0xc>)
   80afe:	629a      	str	r2, [r3, #40]	; 0x28
   80b00:	4770      	bx	lr
   80b02:	bf00      	nop
   80b04:	400e0600 	.word	0x400e0600

00080b08 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   80b08:	4b02      	ldr	r3, [pc, #8]	; (80b14 <pmc_is_locked_pllack+0xc>)
   80b0a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80b0c:	f000 0002 	and.w	r0, r0, #2
   80b10:	4770      	bx	lr
   80b12:	bf00      	nop
   80b14:	400e0600 	.word	0x400e0600

00080b18 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   80b18:	282c      	cmp	r0, #44	; 0x2c
   80b1a:	d81e      	bhi.n	80b5a <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
   80b1c:	281f      	cmp	r0, #31
   80b1e:	d80c      	bhi.n	80b3a <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   80b20:	4b11      	ldr	r3, [pc, #68]	; (80b68 <pmc_enable_periph_clk+0x50>)
   80b22:	699a      	ldr	r2, [r3, #24]
   80b24:	2301      	movs	r3, #1
   80b26:	4083      	lsls	r3, r0
   80b28:	4393      	bics	r3, r2
   80b2a:	d018      	beq.n	80b5e <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
   80b2c:	2301      	movs	r3, #1
   80b2e:	fa03 f000 	lsl.w	r0, r3, r0
   80b32:	4b0d      	ldr	r3, [pc, #52]	; (80b68 <pmc_enable_periph_clk+0x50>)
   80b34:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80b36:	2000      	movs	r0, #0
   80b38:	4770      	bx	lr
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E)
	} else {
		ul_id -= 32;
   80b3a:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80b3c:	4b0a      	ldr	r3, [pc, #40]	; (80b68 <pmc_enable_periph_clk+0x50>)
   80b3e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
   80b42:	2301      	movs	r3, #1
   80b44:	4083      	lsls	r3, r0
   80b46:	4393      	bics	r3, r2
   80b48:	d00b      	beq.n	80b62 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
   80b4a:	2301      	movs	r3, #1
   80b4c:	fa03 f000 	lsl.w	r0, r3, r0
   80b50:	4b05      	ldr	r3, [pc, #20]	; (80b68 <pmc_enable_periph_clk+0x50>)
   80b52:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   80b56:	2000      	movs	r0, #0
   80b58:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   80b5a:	2001      	movs	r0, #1
   80b5c:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80b5e:	2000      	movs	r0, #0
   80b60:	4770      	bx	lr
   80b62:	2000      	movs	r0, #0
}
   80b64:	4770      	bx	lr
   80b66:	bf00      	nop
   80b68:	400e0600 	.word	0x400e0600

00080b6c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   80b6c:	e7fe      	b.n	80b6c <Dummy_Handler>
   80b6e:	bf00      	nop

00080b70 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   80b70:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   80b72:	4b1e      	ldr	r3, [pc, #120]	; (80bec <Reset_Handler+0x7c>)
   80b74:	4a1e      	ldr	r2, [pc, #120]	; (80bf0 <Reset_Handler+0x80>)
   80b76:	429a      	cmp	r2, r3
   80b78:	d003      	beq.n	80b82 <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   80b7a:	4b1e      	ldr	r3, [pc, #120]	; (80bf4 <Reset_Handler+0x84>)
   80b7c:	4a1b      	ldr	r2, [pc, #108]	; (80bec <Reset_Handler+0x7c>)
   80b7e:	429a      	cmp	r2, r3
   80b80:	d304      	bcc.n	80b8c <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80b82:	4b1d      	ldr	r3, [pc, #116]	; (80bf8 <Reset_Handler+0x88>)
   80b84:	4a1d      	ldr	r2, [pc, #116]	; (80bfc <Reset_Handler+0x8c>)
   80b86:	429a      	cmp	r2, r3
   80b88:	d30f      	bcc.n	80baa <Reset_Handler+0x3a>
   80b8a:	e01a      	b.n	80bc2 <Reset_Handler+0x52>
   80b8c:	4917      	ldr	r1, [pc, #92]	; (80bec <Reset_Handler+0x7c>)
   80b8e:	4b1c      	ldr	r3, [pc, #112]	; (80c00 <Reset_Handler+0x90>)
   80b90:	1a5b      	subs	r3, r3, r1
   80b92:	f023 0303 	bic.w	r3, r3, #3
   80b96:	3304      	adds	r3, #4
   80b98:	4a15      	ldr	r2, [pc, #84]	; (80bf0 <Reset_Handler+0x80>)
   80b9a:	4413      	add	r3, r2
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
			*pDest++ = *pSrc++;
   80b9c:	f852 0b04 	ldr.w	r0, [r2], #4
   80ba0:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   80ba4:	429a      	cmp	r2, r3
   80ba6:	d1f9      	bne.n	80b9c <Reset_Handler+0x2c>
   80ba8:	e7eb      	b.n	80b82 <Reset_Handler+0x12>
   80baa:	4b16      	ldr	r3, [pc, #88]	; (80c04 <Reset_Handler+0x94>)
   80bac:	4a16      	ldr	r2, [pc, #88]	; (80c08 <Reset_Handler+0x98>)
   80bae:	1ad2      	subs	r2, r2, r3
   80bb0:	f022 0203 	bic.w	r2, r2, #3
   80bb4:	441a      	add	r2, r3
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80bb6:	3b04      	subs	r3, #4
		*pDest++ = 0;
   80bb8:	2100      	movs	r1, #0
   80bba:	f843 1b04 	str.w	r1, [r3], #4
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80bbe:	4293      	cmp	r3, r2
   80bc0:	d1fb      	bne.n	80bba <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   80bc2:	4b12      	ldr	r3, [pc, #72]	; (80c0c <Reset_Handler+0x9c>)
   80bc4:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
   80bc8:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
   80bcc:	4910      	ldr	r1, [pc, #64]	; (80c10 <Reset_Handler+0xa0>)
   80bce:	608a      	str	r2, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   80bd0:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   80bd4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   80bd8:	d203      	bcs.n	80be2 <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   80bda:	688b      	ldr	r3, [r1, #8]
   80bdc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   80be0:	608b      	str	r3, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   80be2:	4b0c      	ldr	r3, [pc, #48]	; (80c14 <Reset_Handler+0xa4>)
   80be4:	4798      	blx	r3

	/* Branch to main function */
	main();
   80be6:	4b0c      	ldr	r3, [pc, #48]	; (80c18 <Reset_Handler+0xa8>)
   80be8:	4798      	blx	r3
   80bea:	e7fe      	b.n	80bea <Reset_Handler+0x7a>
   80bec:	20070000 	.word	0x20070000
   80bf0:	00081290 	.word	0x00081290
   80bf4:	20070430 	.word	0x20070430
   80bf8:	2007057c 	.word	0x2007057c
   80bfc:	20070430 	.word	0x20070430
   80c00:	2007042f 	.word	0x2007042f
   80c04:	20070434 	.word	0x20070434
   80c08:	2007057f 	.word	0x2007057f
   80c0c:	00080000 	.word	0x00080000
   80c10:	e000ed00 	.word	0xe000ed00
   80c14:	00081069 	.word	0x00081069
   80c18:	0008064d 	.word	0x0008064d

00080c1c <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   80c1c:	4b3e      	ldr	r3, [pc, #248]	; (80d18 <SystemCoreClockUpdate+0xfc>)
   80c1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80c20:	f003 0303 	and.w	r3, r3, #3
   80c24:	2b03      	cmp	r3, #3
   80c26:	d85f      	bhi.n	80ce8 <SystemCoreClockUpdate+0xcc>
   80c28:	e8df f003 	tbb	[pc, r3]
   80c2c:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   80c30:	4b3a      	ldr	r3, [pc, #232]	; (80d1c <SystemCoreClockUpdate+0x100>)
   80c32:	695b      	ldr	r3, [r3, #20]
   80c34:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   80c38:	bf14      	ite	ne
   80c3a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   80c3e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   80c42:	4b37      	ldr	r3, [pc, #220]	; (80d20 <SystemCoreClockUpdate+0x104>)
   80c44:	601a      	str	r2, [r3, #0]
   80c46:	e04f      	b.n	80ce8 <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80c48:	4b33      	ldr	r3, [pc, #204]	; (80d18 <SystemCoreClockUpdate+0xfc>)
   80c4a:	6a1b      	ldr	r3, [r3, #32]
   80c4c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80c50:	d003      	beq.n	80c5a <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80c52:	4a34      	ldr	r2, [pc, #208]	; (80d24 <SystemCoreClockUpdate+0x108>)
   80c54:	4b32      	ldr	r3, [pc, #200]	; (80d20 <SystemCoreClockUpdate+0x104>)
   80c56:	601a      	str	r2, [r3, #0]
   80c58:	e046      	b.n	80ce8 <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80c5a:	4a33      	ldr	r2, [pc, #204]	; (80d28 <SystemCoreClockUpdate+0x10c>)
   80c5c:	4b30      	ldr	r3, [pc, #192]	; (80d20 <SystemCoreClockUpdate+0x104>)
   80c5e:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80c60:	4b2d      	ldr	r3, [pc, #180]	; (80d18 <SystemCoreClockUpdate+0xfc>)
   80c62:	6a1b      	ldr	r3, [r3, #32]
   80c64:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80c68:	2b10      	cmp	r3, #16
   80c6a:	d002      	beq.n	80c72 <SystemCoreClockUpdate+0x56>
   80c6c:	2b20      	cmp	r3, #32
   80c6e:	d004      	beq.n	80c7a <SystemCoreClockUpdate+0x5e>
   80c70:	e03a      	b.n	80ce8 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   80c72:	4a2e      	ldr	r2, [pc, #184]	; (80d2c <SystemCoreClockUpdate+0x110>)
   80c74:	4b2a      	ldr	r3, [pc, #168]	; (80d20 <SystemCoreClockUpdate+0x104>)
   80c76:	601a      	str	r2, [r3, #0]
				break;
   80c78:	e036      	b.n	80ce8 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   80c7a:	4a2a      	ldr	r2, [pc, #168]	; (80d24 <SystemCoreClockUpdate+0x108>)
   80c7c:	4b28      	ldr	r3, [pc, #160]	; (80d20 <SystemCoreClockUpdate+0x104>)
   80c7e:	601a      	str	r2, [r3, #0]
				break;
   80c80:	e032      	b.n	80ce8 <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80c82:	4b25      	ldr	r3, [pc, #148]	; (80d18 <SystemCoreClockUpdate+0xfc>)
   80c84:	6a1b      	ldr	r3, [r3, #32]
   80c86:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80c8a:	d003      	beq.n	80c94 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80c8c:	4a25      	ldr	r2, [pc, #148]	; (80d24 <SystemCoreClockUpdate+0x108>)
   80c8e:	4b24      	ldr	r3, [pc, #144]	; (80d20 <SystemCoreClockUpdate+0x104>)
   80c90:	601a      	str	r2, [r3, #0]
   80c92:	e012      	b.n	80cba <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80c94:	4a24      	ldr	r2, [pc, #144]	; (80d28 <SystemCoreClockUpdate+0x10c>)
   80c96:	4b22      	ldr	r3, [pc, #136]	; (80d20 <SystemCoreClockUpdate+0x104>)
   80c98:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80c9a:	4b1f      	ldr	r3, [pc, #124]	; (80d18 <SystemCoreClockUpdate+0xfc>)
   80c9c:	6a1b      	ldr	r3, [r3, #32]
   80c9e:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80ca2:	2b10      	cmp	r3, #16
   80ca4:	d002      	beq.n	80cac <SystemCoreClockUpdate+0x90>
   80ca6:	2b20      	cmp	r3, #32
   80ca8:	d004      	beq.n	80cb4 <SystemCoreClockUpdate+0x98>
   80caa:	e006      	b.n	80cba <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   80cac:	4a1f      	ldr	r2, [pc, #124]	; (80d2c <SystemCoreClockUpdate+0x110>)
   80cae:	4b1c      	ldr	r3, [pc, #112]	; (80d20 <SystemCoreClockUpdate+0x104>)
   80cb0:	601a      	str	r2, [r3, #0]
				break;
   80cb2:	e002      	b.n	80cba <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   80cb4:	4a1b      	ldr	r2, [pc, #108]	; (80d24 <SystemCoreClockUpdate+0x108>)
   80cb6:	4b1a      	ldr	r3, [pc, #104]	; (80d20 <SystemCoreClockUpdate+0x104>)
   80cb8:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   80cba:	4b17      	ldr	r3, [pc, #92]	; (80d18 <SystemCoreClockUpdate+0xfc>)
   80cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80cbe:	f003 0303 	and.w	r3, r3, #3
   80cc2:	2b02      	cmp	r3, #2
   80cc4:	d10d      	bne.n	80ce2 <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   80cc6:	4a14      	ldr	r2, [pc, #80]	; (80d18 <SystemCoreClockUpdate+0xfc>)
   80cc8:	6a93      	ldr	r3, [r2, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   80cca:	6a92      	ldr	r2, [r2, #40]	; 0x28
   80ccc:	4814      	ldr	r0, [pc, #80]	; (80d20 <SystemCoreClockUpdate+0x104>)
   80cce:	f3c3 410a 	ubfx	r1, r3, #16, #11
   80cd2:	6803      	ldr	r3, [r0, #0]
   80cd4:	fb01 3303 	mla	r3, r1, r3, r3
   80cd8:	b2d2      	uxtb	r2, r2
   80cda:	fbb3 f3f2 	udiv	r3, r3, r2
   80cde:	6003      	str	r3, [r0, #0]
   80ce0:	e002      	b.n	80ce8 <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   80ce2:	4a13      	ldr	r2, [pc, #76]	; (80d30 <SystemCoreClockUpdate+0x114>)
   80ce4:	4b0e      	ldr	r3, [pc, #56]	; (80d20 <SystemCoreClockUpdate+0x104>)
   80ce6:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   80ce8:	4b0b      	ldr	r3, [pc, #44]	; (80d18 <SystemCoreClockUpdate+0xfc>)
   80cea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80cec:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80cf0:	2b70      	cmp	r3, #112	; 0x70
   80cf2:	d107      	bne.n	80d04 <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   80cf4:	4a0a      	ldr	r2, [pc, #40]	; (80d20 <SystemCoreClockUpdate+0x104>)
   80cf6:	6813      	ldr	r3, [r2, #0]
   80cf8:	490e      	ldr	r1, [pc, #56]	; (80d34 <SystemCoreClockUpdate+0x118>)
   80cfa:	fba1 1303 	umull	r1, r3, r1, r3
   80cfe:	085b      	lsrs	r3, r3, #1
   80d00:	6013      	str	r3, [r2, #0]
   80d02:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   80d04:	4b04      	ldr	r3, [pc, #16]	; (80d18 <SystemCoreClockUpdate+0xfc>)
   80d06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80d08:	4905      	ldr	r1, [pc, #20]	; (80d20 <SystemCoreClockUpdate+0x104>)
   80d0a:	f3c3 1202 	ubfx	r2, r3, #4, #3
   80d0e:	680b      	ldr	r3, [r1, #0]
   80d10:	40d3      	lsrs	r3, r2
   80d12:	600b      	str	r3, [r1, #0]
   80d14:	4770      	bx	lr
   80d16:	bf00      	nop
   80d18:	400e0600 	.word	0x400e0600
   80d1c:	400e1a10 	.word	0x400e1a10
   80d20:	20070000 	.word	0x20070000
   80d24:	00b71b00 	.word	0x00b71b00
   80d28:	003d0900 	.word	0x003d0900
   80d2c:	007a1200 	.word	0x007a1200
   80d30:	0e4e1c00 	.word	0x0e4e1c00
   80d34:	aaaaaaab 	.word	0xaaaaaaab

00080d38 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
   80d38:	4b1b      	ldr	r3, [pc, #108]	; (80da8 <system_init_flash+0x70>)
   80d3a:	4298      	cmp	r0, r3
   80d3c:	d806      	bhi.n	80d4c <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
   80d3e:	2300      	movs	r3, #0
   80d40:	4a1a      	ldr	r2, [pc, #104]	; (80dac <system_init_flash+0x74>)
   80d42:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
   80d44:	f502 7200 	add.w	r2, r2, #512	; 0x200
   80d48:	6013      	str	r3, [r2, #0]
   80d4a:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
   80d4c:	4b18      	ldr	r3, [pc, #96]	; (80db0 <system_init_flash+0x78>)
   80d4e:	4298      	cmp	r0, r3
   80d50:	d807      	bhi.n	80d62 <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
   80d52:	f44f 7380 	mov.w	r3, #256	; 0x100
   80d56:	4a15      	ldr	r2, [pc, #84]	; (80dac <system_init_flash+0x74>)
   80d58:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
   80d5a:	f502 7200 	add.w	r2, r2, #512	; 0x200
   80d5e:	6013      	str	r3, [r2, #0]
   80d60:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
   80d62:	4b14      	ldr	r3, [pc, #80]	; (80db4 <system_init_flash+0x7c>)
   80d64:	4298      	cmp	r0, r3
   80d66:	d807      	bhi.n	80d78 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
   80d68:	f44f 7300 	mov.w	r3, #512	; 0x200
   80d6c:	4a0f      	ldr	r2, [pc, #60]	; (80dac <system_init_flash+0x74>)
   80d6e:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
   80d70:	f502 7200 	add.w	r2, r2, #512	; 0x200
   80d74:	6013      	str	r3, [r2, #0]
   80d76:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
   80d78:	4b0f      	ldr	r3, [pc, #60]	; (80db8 <system_init_flash+0x80>)
   80d7a:	4298      	cmp	r0, r3
   80d7c:	d807      	bhi.n	80d8e <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
   80d7e:	f44f 7340 	mov.w	r3, #768	; 0x300
   80d82:	4a0a      	ldr	r2, [pc, #40]	; (80dac <system_init_flash+0x74>)
   80d84:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
   80d86:	f502 7200 	add.w	r2, r2, #512	; 0x200
   80d8a:	6013      	str	r3, [r2, #0]
   80d8c:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
   80d8e:	4b0b      	ldr	r3, [pc, #44]	; (80dbc <system_init_flash+0x84>)
   80d90:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
   80d92:	bf94      	ite	ls
   80d94:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
   80d98:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
   80d9c:	4a03      	ldr	r2, [pc, #12]	; (80dac <system_init_flash+0x74>)
   80d9e:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
   80da0:	f502 7200 	add.w	r2, r2, #512	; 0x200
   80da4:	6013      	str	r3, [r2, #0]
   80da6:	4770      	bx	lr
   80da8:	0121eabf 	.word	0x0121eabf
   80dac:	400e0a00 	.word	0x400e0a00
   80db0:	02faf07f 	.word	0x02faf07f
   80db4:	03d08fff 	.word	0x03d08fff
   80db8:	04c4b3ff 	.word	0x04c4b3ff
   80dbc:	055d4a7f 	.word	0x055d4a7f

00080dc0 <__aeabi_frsub>:
   80dc0:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
   80dc4:	e002      	b.n	80dcc <__addsf3>
   80dc6:	bf00      	nop

00080dc8 <__aeabi_fsub>:
   80dc8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00080dcc <__addsf3>:
   80dcc:	0042      	lsls	r2, r0, #1
   80dce:	bf1f      	itttt	ne
   80dd0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
   80dd4:	ea92 0f03 	teqne	r2, r3
   80dd8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
   80ddc:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   80de0:	d06a      	beq.n	80eb8 <__addsf3+0xec>
   80de2:	ea4f 6212 	mov.w	r2, r2, lsr #24
   80de6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
   80dea:	bfc1      	itttt	gt
   80dec:	18d2      	addgt	r2, r2, r3
   80dee:	4041      	eorgt	r1, r0
   80df0:	4048      	eorgt	r0, r1
   80df2:	4041      	eorgt	r1, r0
   80df4:	bfb8      	it	lt
   80df6:	425b      	neglt	r3, r3
   80df8:	2b19      	cmp	r3, #25
   80dfa:	bf88      	it	hi
   80dfc:	4770      	bxhi	lr
   80dfe:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   80e02:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   80e06:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
   80e0a:	bf18      	it	ne
   80e0c:	4240      	negne	r0, r0
   80e0e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   80e12:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
   80e16:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
   80e1a:	bf18      	it	ne
   80e1c:	4249      	negne	r1, r1
   80e1e:	ea92 0f03 	teq	r2, r3
   80e22:	d03f      	beq.n	80ea4 <__addsf3+0xd8>
   80e24:	f1a2 0201 	sub.w	r2, r2, #1
   80e28:	fa41 fc03 	asr.w	ip, r1, r3
   80e2c:	eb10 000c 	adds.w	r0, r0, ip
   80e30:	f1c3 0320 	rsb	r3, r3, #32
   80e34:	fa01 f103 	lsl.w	r1, r1, r3
   80e38:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   80e3c:	d502      	bpl.n	80e44 <__addsf3+0x78>
   80e3e:	4249      	negs	r1, r1
   80e40:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
   80e44:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
   80e48:	d313      	bcc.n	80e72 <__addsf3+0xa6>
   80e4a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
   80e4e:	d306      	bcc.n	80e5e <__addsf3+0x92>
   80e50:	0840      	lsrs	r0, r0, #1
   80e52:	ea4f 0131 	mov.w	r1, r1, rrx
   80e56:	f102 0201 	add.w	r2, r2, #1
   80e5a:	2afe      	cmp	r2, #254	; 0xfe
   80e5c:	d251      	bcs.n	80f02 <__addsf3+0x136>
   80e5e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
   80e62:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   80e66:	bf08      	it	eq
   80e68:	f020 0001 	biceq.w	r0, r0, #1
   80e6c:	ea40 0003 	orr.w	r0, r0, r3
   80e70:	4770      	bx	lr
   80e72:	0049      	lsls	r1, r1, #1
   80e74:	eb40 0000 	adc.w	r0, r0, r0
   80e78:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
   80e7c:	f1a2 0201 	sub.w	r2, r2, #1
   80e80:	d1ed      	bne.n	80e5e <__addsf3+0x92>
   80e82:	fab0 fc80 	clz	ip, r0
   80e86:	f1ac 0c08 	sub.w	ip, ip, #8
   80e8a:	ebb2 020c 	subs.w	r2, r2, ip
   80e8e:	fa00 f00c 	lsl.w	r0, r0, ip
   80e92:	bfaa      	itet	ge
   80e94:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
   80e98:	4252      	neglt	r2, r2
   80e9a:	4318      	orrge	r0, r3
   80e9c:	bfbc      	itt	lt
   80e9e:	40d0      	lsrlt	r0, r2
   80ea0:	4318      	orrlt	r0, r3
   80ea2:	4770      	bx	lr
   80ea4:	f092 0f00 	teq	r2, #0
   80ea8:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
   80eac:	bf06      	itte	eq
   80eae:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
   80eb2:	3201      	addeq	r2, #1
   80eb4:	3b01      	subne	r3, #1
   80eb6:	e7b5      	b.n	80e24 <__addsf3+0x58>
   80eb8:	ea4f 0341 	mov.w	r3, r1, lsl #1
   80ebc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   80ec0:	bf18      	it	ne
   80ec2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   80ec6:	d021      	beq.n	80f0c <__addsf3+0x140>
   80ec8:	ea92 0f03 	teq	r2, r3
   80ecc:	d004      	beq.n	80ed8 <__addsf3+0x10c>
   80ece:	f092 0f00 	teq	r2, #0
   80ed2:	bf08      	it	eq
   80ed4:	4608      	moveq	r0, r1
   80ed6:	4770      	bx	lr
   80ed8:	ea90 0f01 	teq	r0, r1
   80edc:	bf1c      	itt	ne
   80ede:	2000      	movne	r0, #0
   80ee0:	4770      	bxne	lr
   80ee2:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
   80ee6:	d104      	bne.n	80ef2 <__addsf3+0x126>
   80ee8:	0040      	lsls	r0, r0, #1
   80eea:	bf28      	it	cs
   80eec:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
   80ef0:	4770      	bx	lr
   80ef2:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
   80ef6:	bf3c      	itt	cc
   80ef8:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
   80efc:	4770      	bxcc	lr
   80efe:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   80f02:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
   80f06:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   80f0a:	4770      	bx	lr
   80f0c:	ea7f 6222 	mvns.w	r2, r2, asr #24
   80f10:	bf16      	itet	ne
   80f12:	4608      	movne	r0, r1
   80f14:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
   80f18:	4601      	movne	r1, r0
   80f1a:	0242      	lsls	r2, r0, #9
   80f1c:	bf06      	itte	eq
   80f1e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
   80f22:	ea90 0f01 	teqeq	r0, r1
   80f26:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
   80f2a:	4770      	bx	lr

00080f2c <__aeabi_ui2f>:
   80f2c:	f04f 0300 	mov.w	r3, #0
   80f30:	e004      	b.n	80f3c <__aeabi_i2f+0x8>
   80f32:	bf00      	nop

00080f34 <__aeabi_i2f>:
   80f34:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
   80f38:	bf48      	it	mi
   80f3a:	4240      	negmi	r0, r0
   80f3c:	ea5f 0c00 	movs.w	ip, r0
   80f40:	bf08      	it	eq
   80f42:	4770      	bxeq	lr
   80f44:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
   80f48:	4601      	mov	r1, r0
   80f4a:	f04f 0000 	mov.w	r0, #0
   80f4e:	e01c      	b.n	80f8a <__aeabi_l2f+0x2a>

00080f50 <__aeabi_ul2f>:
   80f50:	ea50 0201 	orrs.w	r2, r0, r1
   80f54:	bf08      	it	eq
   80f56:	4770      	bxeq	lr
   80f58:	f04f 0300 	mov.w	r3, #0
   80f5c:	e00a      	b.n	80f74 <__aeabi_l2f+0x14>
   80f5e:	bf00      	nop

00080f60 <__aeabi_l2f>:
   80f60:	ea50 0201 	orrs.w	r2, r0, r1
   80f64:	bf08      	it	eq
   80f66:	4770      	bxeq	lr
   80f68:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
   80f6c:	d502      	bpl.n	80f74 <__aeabi_l2f+0x14>
   80f6e:	4240      	negs	r0, r0
   80f70:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   80f74:	ea5f 0c01 	movs.w	ip, r1
   80f78:	bf02      	ittt	eq
   80f7a:	4684      	moveq	ip, r0
   80f7c:	4601      	moveq	r1, r0
   80f7e:	2000      	moveq	r0, #0
   80f80:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
   80f84:	bf08      	it	eq
   80f86:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
   80f8a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
   80f8e:	fabc f28c 	clz	r2, ip
   80f92:	3a08      	subs	r2, #8
   80f94:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
   80f98:	db10      	blt.n	80fbc <__aeabi_l2f+0x5c>
   80f9a:	fa01 fc02 	lsl.w	ip, r1, r2
   80f9e:	4463      	add	r3, ip
   80fa0:	fa00 fc02 	lsl.w	ip, r0, r2
   80fa4:	f1c2 0220 	rsb	r2, r2, #32
   80fa8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   80fac:	fa20 f202 	lsr.w	r2, r0, r2
   80fb0:	eb43 0002 	adc.w	r0, r3, r2
   80fb4:	bf08      	it	eq
   80fb6:	f020 0001 	biceq.w	r0, r0, #1
   80fba:	4770      	bx	lr
   80fbc:	f102 0220 	add.w	r2, r2, #32
   80fc0:	fa01 fc02 	lsl.w	ip, r1, r2
   80fc4:	f1c2 0220 	rsb	r2, r2, #32
   80fc8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
   80fcc:	fa21 f202 	lsr.w	r2, r1, r2
   80fd0:	eb43 0002 	adc.w	r0, r3, r2
   80fd4:	bf08      	it	eq
   80fd6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   80fda:	4770      	bx	lr

00080fdc <__aeabi_f2iz>:
   80fdc:	ea4f 0240 	mov.w	r2, r0, lsl #1
   80fe0:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
   80fe4:	d30f      	bcc.n	81006 <__aeabi_f2iz+0x2a>
   80fe6:	f04f 039e 	mov.w	r3, #158	; 0x9e
   80fea:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
   80fee:	d90d      	bls.n	8100c <__aeabi_f2iz+0x30>
   80ff0:	ea4f 2300 	mov.w	r3, r0, lsl #8
   80ff4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   80ff8:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   80ffc:	fa23 f002 	lsr.w	r0, r3, r2
   81000:	bf18      	it	ne
   81002:	4240      	negne	r0, r0
   81004:	4770      	bx	lr
   81006:	f04f 0000 	mov.w	r0, #0
   8100a:	4770      	bx	lr
   8100c:	f112 0f61 	cmn.w	r2, #97	; 0x61
   81010:	d101      	bne.n	81016 <__aeabi_f2iz+0x3a>
   81012:	0242      	lsls	r2, r0, #9
   81014:	d105      	bne.n	81022 <__aeabi_f2iz+0x46>
   81016:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
   8101a:	bf08      	it	eq
   8101c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   81020:	4770      	bx	lr
   81022:	f04f 0000 	mov.w	r0, #0
   81026:	4770      	bx	lr

00081028 <__aeabi_f2uiz>:
   81028:	0042      	lsls	r2, r0, #1
   8102a:	d20e      	bcs.n	8104a <__aeabi_f2uiz+0x22>
   8102c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
   81030:	d30b      	bcc.n	8104a <__aeabi_f2uiz+0x22>
   81032:	f04f 039e 	mov.w	r3, #158	; 0x9e
   81036:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
   8103a:	d409      	bmi.n	81050 <__aeabi_f2uiz+0x28>
   8103c:	ea4f 2300 	mov.w	r3, r0, lsl #8
   81040:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   81044:	fa23 f002 	lsr.w	r0, r3, r2
   81048:	4770      	bx	lr
   8104a:	f04f 0000 	mov.w	r0, #0
   8104e:	4770      	bx	lr
   81050:	f112 0f61 	cmn.w	r2, #97	; 0x61
   81054:	d101      	bne.n	8105a <__aeabi_f2uiz+0x32>
   81056:	0242      	lsls	r2, r0, #9
   81058:	d102      	bne.n	81060 <__aeabi_f2uiz+0x38>
   8105a:	f04f 30ff 	mov.w	r0, #4294967295
   8105e:	4770      	bx	lr
   81060:	f04f 0000 	mov.w	r0, #0
   81064:	4770      	bx	lr
   81066:	bf00      	nop

00081068 <__libc_init_array>:
   81068:	b570      	push	{r4, r5, r6, lr}
   8106a:	4e0f      	ldr	r6, [pc, #60]	; (810a8 <__libc_init_array+0x40>)
   8106c:	4d0f      	ldr	r5, [pc, #60]	; (810ac <__libc_init_array+0x44>)
   8106e:	1b76      	subs	r6, r6, r5
   81070:	10b6      	asrs	r6, r6, #2
   81072:	bf18      	it	ne
   81074:	2400      	movne	r4, #0
   81076:	d005      	beq.n	81084 <__libc_init_array+0x1c>
   81078:	3401      	adds	r4, #1
   8107a:	f855 3b04 	ldr.w	r3, [r5], #4
   8107e:	4798      	blx	r3
   81080:	42a6      	cmp	r6, r4
   81082:	d1f9      	bne.n	81078 <__libc_init_array+0x10>
   81084:	4e0a      	ldr	r6, [pc, #40]	; (810b0 <__libc_init_array+0x48>)
   81086:	4d0b      	ldr	r5, [pc, #44]	; (810b4 <__libc_init_array+0x4c>)
   81088:	f000 f8f0 	bl	8126c <_init>
   8108c:	1b76      	subs	r6, r6, r5
   8108e:	10b6      	asrs	r6, r6, #2
   81090:	bf18      	it	ne
   81092:	2400      	movne	r4, #0
   81094:	d006      	beq.n	810a4 <__libc_init_array+0x3c>
   81096:	3401      	adds	r4, #1
   81098:	f855 3b04 	ldr.w	r3, [r5], #4
   8109c:	4798      	blx	r3
   8109e:	42a6      	cmp	r6, r4
   810a0:	d1f9      	bne.n	81096 <__libc_init_array+0x2e>
   810a2:	bd70      	pop	{r4, r5, r6, pc}
   810a4:	bd70      	pop	{r4, r5, r6, pc}
   810a6:	bf00      	nop
   810a8:	00081278 	.word	0x00081278
   810ac:	00081278 	.word	0x00081278
   810b0:	00081280 	.word	0x00081280
   810b4:	00081278 	.word	0x00081278

000810b8 <register_fini>:
   810b8:	4b02      	ldr	r3, [pc, #8]	; (810c4 <register_fini+0xc>)
   810ba:	b113      	cbz	r3, 810c2 <register_fini+0xa>
   810bc:	4802      	ldr	r0, [pc, #8]	; (810c8 <register_fini+0x10>)
   810be:	f000 b805 	b.w	810cc <atexit>
   810c2:	4770      	bx	lr
   810c4:	00000000 	.word	0x00000000
   810c8:	000810d9 	.word	0x000810d9

000810cc <atexit>:
   810cc:	2300      	movs	r3, #0
   810ce:	4601      	mov	r1, r0
   810d0:	461a      	mov	r2, r3
   810d2:	4618      	mov	r0, r3
   810d4:	f000 b814 	b.w	81100 <__register_exitproc>

000810d8 <__libc_fini_array>:
   810d8:	b538      	push	{r3, r4, r5, lr}
   810da:	4d07      	ldr	r5, [pc, #28]	; (810f8 <__libc_fini_array+0x20>)
   810dc:	4c07      	ldr	r4, [pc, #28]	; (810fc <__libc_fini_array+0x24>)
   810de:	1b2c      	subs	r4, r5, r4
   810e0:	10a4      	asrs	r4, r4, #2
   810e2:	d005      	beq.n	810f0 <__libc_fini_array+0x18>
   810e4:	3c01      	subs	r4, #1
   810e6:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   810ea:	4798      	blx	r3
   810ec:	2c00      	cmp	r4, #0
   810ee:	d1f9      	bne.n	810e4 <__libc_fini_array+0xc>
   810f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   810f4:	f000 b8c4 	b.w	81280 <_fini>
   810f8:	00081290 	.word	0x00081290
   810fc:	0008128c 	.word	0x0008128c

00081100 <__register_exitproc>:
   81100:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   81104:	4c25      	ldr	r4, [pc, #148]	; (8119c <__register_exitproc+0x9c>)
   81106:	4606      	mov	r6, r0
   81108:	6825      	ldr	r5, [r4, #0]
   8110a:	4688      	mov	r8, r1
   8110c:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
   81110:	4692      	mov	sl, r2
   81112:	4699      	mov	r9, r3
   81114:	b3c4      	cbz	r4, 81188 <__register_exitproc+0x88>
   81116:	6860      	ldr	r0, [r4, #4]
   81118:	281f      	cmp	r0, #31
   8111a:	dc17      	bgt.n	8114c <__register_exitproc+0x4c>
   8111c:	1c41      	adds	r1, r0, #1
   8111e:	b176      	cbz	r6, 8113e <__register_exitproc+0x3e>
   81120:	eb04 0380 	add.w	r3, r4, r0, lsl #2
   81124:	f8c3 a088 	str.w	sl, [r3, #136]	; 0x88
   81128:	f8d4 5188 	ldr.w	r5, [r4, #392]	; 0x188
   8112c:	2201      	movs	r2, #1
   8112e:	4082      	lsls	r2, r0
   81130:	4315      	orrs	r5, r2
   81132:	2e02      	cmp	r6, #2
   81134:	f8c4 5188 	str.w	r5, [r4, #392]	; 0x188
   81138:	f8c3 9108 	str.w	r9, [r3, #264]	; 0x108
   8113c:	d01e      	beq.n	8117c <__register_exitproc+0x7c>
   8113e:	1c83      	adds	r3, r0, #2
   81140:	6061      	str	r1, [r4, #4]
   81142:	2000      	movs	r0, #0
   81144:	f844 8023 	str.w	r8, [r4, r3, lsl #2]
   81148:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8114c:	4b14      	ldr	r3, [pc, #80]	; (811a0 <__register_exitproc+0xa0>)
   8114e:	b303      	cbz	r3, 81192 <__register_exitproc+0x92>
   81150:	f44f 70c8 	mov.w	r0, #400	; 0x190
   81154:	f3af 8000 	nop.w
   81158:	4604      	mov	r4, r0
   8115a:	b1d0      	cbz	r0, 81192 <__register_exitproc+0x92>
   8115c:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
   81160:	2700      	movs	r7, #0
   81162:	e884 0088 	stmia.w	r4, {r3, r7}
   81166:	4638      	mov	r0, r7
   81168:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
   8116c:	2101      	movs	r1, #1
   8116e:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
   81172:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
   81176:	2e00      	cmp	r6, #0
   81178:	d0e1      	beq.n	8113e <__register_exitproc+0x3e>
   8117a:	e7d1      	b.n	81120 <__register_exitproc+0x20>
   8117c:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   81180:	431a      	orrs	r2, r3
   81182:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
   81186:	e7da      	b.n	8113e <__register_exitproc+0x3e>
   81188:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
   8118c:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
   81190:	e7c1      	b.n	81116 <__register_exitproc+0x16>
   81192:	f04f 30ff 	mov.w	r0, #4294967295
   81196:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8119a:	bf00      	nop
   8119c:	00081268 	.word	0x00081268
   811a0:	00000000 	.word	0x00000000

000811a4 <a2>:
   811a4:	ffffffff 00003c6a ffff9b7c 0000505c     ....j<..|...\P..
   811b4:	ffffbd57 00001999 fffff524 00000000     W.......$.......

000811c4 <a3>:
   811c4:	ffffffff ffffc396 ffff9b7c ffffafa4     ........|.......
   811d4:	ffffbd57 ffffe667 fffff524 00000000     W...g...$.......

000811e4 <b2>:
   811e4:	000000b4 00000000 fffffde2 00000000     ................
   811f4:	0000021e 00000000 ffffff4c 00000000     ........L.......

00081204 <a>:
   81204:	ffffffff 00009e2b fffee185 00012911     ....+........)..
   81214:	ffff4599 00004306 fffff524 00000000     .E...C..$.......

00081224 <b>:
   81224:	000000b4 00000000 fffffde2 00000000     ................
   81234:	0000021e 00000000 ffffff4c 00000000     ........L.......

00081244 <b3>:
   81244:	000000b4 00000000 fffffde2 00000000     ................
   81254:	0000021e 00000000 ffffff4c 00000000     ........L.......
   81264:	00000043                                C...

00081268 <_global_impure_ptr>:
   81268:	20070008                                ... 

0008126c <_init>:
   8126c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8126e:	bf00      	nop
   81270:	bcf8      	pop	{r3, r4, r5, r6, r7}
   81272:	bc08      	pop	{r3}
   81274:	469e      	mov	lr, r3
   81276:	4770      	bx	lr

00081278 <__init_array_start>:
   81278:	000810b9 	.word	0x000810b9

0008127c <__frame_dummy_init_array_entry>:
   8127c:	00080119                                ....

00081280 <_fini>:
   81280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81282:	bf00      	nop
   81284:	bcf8      	pop	{r3, r4, r5, r6, r7}
   81286:	bc08      	pop	{r3}
   81288:	469e      	mov	lr, r3
   8128a:	4770      	bx	lr

0008128c <__fini_array_start>:
   8128c:	000800f5 	.word	0x000800f5
