\hypertarget{union__hw__ftm__pol}{}\section{\+\_\+hw\+\_\+ftm\+\_\+pol Union Reference}
\label{union__hw__ftm__pol}\index{\+\_\+hw\+\_\+ftm\+\_\+pol@{\+\_\+hw\+\_\+ftm\+\_\+pol}}


H\+W\+\_\+\+F\+T\+M\+\_\+\+P\+OL -\/ Channels Polarity (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+ftm.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__ftm__pol_1_1__hw__ftm__pol__bitfields}{\+\_\+hw\+\_\+ftm\+\_\+pol\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__ftm__pol_ad4cb8d7988e59bb8db22bed0203acd1b}{}\label{union__hw__ftm__pol_ad4cb8d7988e59bb8db22bed0203acd1b}

\item 
struct \hyperlink{struct__hw__ftm__pol_1_1__hw__ftm__pol__bitfields}{\+\_\+hw\+\_\+ftm\+\_\+pol\+::\+\_\+hw\+\_\+ftm\+\_\+pol\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__ftm__pol_a11baa4d95d617efcf144681dc5af5312}{}\label{union__hw__ftm__pol_a11baa4d95d617efcf144681dc5af5312}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+F\+T\+M\+\_\+\+P\+OL -\/ Channels Polarity (RW) 

Reset value\+: 0x00000000U

This register defines the output polarity of the F\+TM channels. The safe value that is driven in a channel output when the fault control is enabled and a fault condition is detected is the inactive state of the channel. That is, the safe value of a channel is the value of its P\+OL bit. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+ftm.\+h\end{DoxyCompactItemize}
