#! /home/gho705/opt/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x2542f40 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0x257dce0_0 .net "busA", 31 0, v0x255d080_0; 1 drivers
v0x257dd80_0 .net "busB", 31 0, v0x257d120_0; 1 drivers
v0x257de30_0 .var "busW", 31 0;
v0x257dee0_0 .var "clk", 0 0;
v0x257dfc0_0 .var "fpoint", 0 0;
v0x257e070_0 .var "rd", 4 0;
v0x257e0f0_0 .var "regdst", 0 0;
v0x257e1a0_0 .var "rs", 4 0;
v0x257e250_0 .var "rt", 4 0;
v0x257e300_0 .var "write", 0 0;
S_0x2543030 .scope module, "regs" "registers" 2 7, 3 1, S_0x2542f40;
 .timescale 0 0;
v0x255d080_0 .var "A", 31 0;
v0x257d120_0 .var "B", 31 0;
v0x257d1c0_0 .alias "busA", 31 0, v0x257dce0_0;
v0x257d260_0 .alias "busB", 31 0, v0x257dd80_0;
v0x257d310_0 .net "busW", 31 0, v0x257de30_0; 1 drivers
v0x257d3b0_0 .net "clk", 0 0, v0x257dee0_0; 1 drivers
v0x257d490_0 .net "fpoint", 0 0, v0x257dfc0_0; 1 drivers
v0x257d530 .array "fpregs", 0 31, 31 0;
v0x257d600 .array "intregs", 0 31, 31 0;
v0x257d680_0 .var/i "ra", 31 0;
v0x257d780_0 .var/i "rb", 31 0;
v0x257d820_0 .net "rd", 4 0, v0x257e070_0; 1 drivers
v0x257d930_0 .net "regdst", 0 0, v0x257e0f0_0; 1 drivers
v0x257d9d0_0 .net "rs", 4 0, v0x257e1a0_0; 1 drivers
v0x257daf0_0 .net "rt", 4 0, v0x257e250_0; 1 drivers
v0x257db90_0 .var/i "rw", 31 0;
v0x257da50_0 .net "write", 0 0, v0x257e300_0; 1 drivers
E_0x2542ed0 .event posedge, v0x257d3b0_0;
S_0x255cef0 .scope generate, "intinitial[0]" "intinitial[0]" 3 17, 3 17, S_0x2543030;
 .timescale 0 0;
P_0x255cfe8 .param/l "i" 3 17, +C4<00>;
S_0x255cd60 .scope generate, "intinitial[1]" "intinitial[1]" 3 17, 3 17, S_0x2543030;
 .timescale 0 0;
P_0x255ce58 .param/l "i" 3 17, +C4<01>;
S_0x255cbd0 .scope generate, "intinitial[2]" "intinitial[2]" 3 17, 3 17, S_0x2543030;
 .timescale 0 0;
P_0x255ccc8 .param/l "i" 3 17, +C4<010>;
S_0x255ca40 .scope generate, "intinitial[3]" "intinitial[3]" 3 17, 3 17, S_0x2543030;
 .timescale 0 0;
P_0x255cb38 .param/l "i" 3 17, +C4<011>;
S_0x255c8b0 .scope generate, "intinitial[4]" "intinitial[4]" 3 17, 3 17, S_0x2543030;
 .timescale 0 0;
P_0x255c9a8 .param/l "i" 3 17, +C4<0100>;
S_0x255c720 .scope generate, "intinitial[5]" "intinitial[5]" 3 17, 3 17, S_0x2543030;
 .timescale 0 0;
P_0x255c818 .param/l "i" 3 17, +C4<0101>;
S_0x255c590 .scope generate, "intinitial[6]" "intinitial[6]" 3 17, 3 17, S_0x2543030;
 .timescale 0 0;
P_0x255c688 .param/l "i" 3 17, +C4<0110>;
S_0x255c400 .scope generate, "intinitial[7]" "intinitial[7]" 3 17, 3 17, S_0x2543030;
 .timescale 0 0;
P_0x255c4f8 .param/l "i" 3 17, +C4<0111>;
S_0x255c270 .scope generate, "intinitial[8]" "intinitial[8]" 3 17, 3 17, S_0x2543030;
 .timescale 0 0;
P_0x255c368 .param/l "i" 3 17, +C4<01000>;
S_0x255c0e0 .scope generate, "intinitial[9]" "intinitial[9]" 3 17, 3 17, S_0x2543030;
 .timescale 0 0;
P_0x255c1d8 .param/l "i" 3 17, +C4<01001>;
S_0x255bf50 .scope generate, "intinitial[10]" "intinitial[10]" 3 17, 3 17, S_0x2543030;
 .timescale 0 0;
P_0x255c048 .param/l "i" 3 17, +C4<01010>;
S_0x255bdc0 .scope generate, "intinitial[11]" "intinitial[11]" 3 17, 3 17, S_0x2543030;
 .timescale 0 0;
P_0x255beb8 .param/l "i" 3 17, +C4<01011>;
S_0x255bc30 .scope generate, "intinitial[12]" "intinitial[12]" 3 17, 3 17, S_0x2543030;
 .timescale 0 0;
P_0x255bd28 .param/l "i" 3 17, +C4<01100>;
S_0x255baa0 .scope generate, "intinitial[13]" "intinitial[13]" 3 17, 3 17, S_0x2543030;
 .timescale 0 0;
P_0x255bb98 .param/l "i" 3 17, +C4<01101>;
S_0x255b910 .scope generate, "intinitial[14]" "intinitial[14]" 3 17, 3 17, S_0x2543030;
 .timescale 0 0;
P_0x255ba08 .param/l "i" 3 17, +C4<01110>;
S_0x255b780 .scope generate, "intinitial[15]" "intinitial[15]" 3 17, 3 17, S_0x2543030;
 .timescale 0 0;
P_0x255b878 .param/l "i" 3 17, +C4<01111>;
S_0x255b5f0 .scope generate, "intinitial[16]" "intinitial[16]" 3 17, 3 17, S_0x2543030;
 .timescale 0 0;
P_0x255b6e8 .param/l "i" 3 17, +C4<010000>;
S_0x255b460 .scope generate, "intinitial[17]" "intinitial[17]" 3 17, 3 17, S_0x2543030;
 .timescale 0 0;
P_0x255b558 .param/l "i" 3 17, +C4<010001>;
S_0x255b2d0 .scope generate, "intinitial[18]" "intinitial[18]" 3 17, 3 17, S_0x2543030;
 .timescale 0 0;
P_0x255b3c8 .param/l "i" 3 17, +C4<010010>;
S_0x255b140 .scope generate, "intinitial[19]" "intinitial[19]" 3 17, 3 17, S_0x2543030;
 .timescale 0 0;
P_0x255b238 .param/l "i" 3 17, +C4<010011>;
S_0x255afb0 .scope generate, "intinitial[20]" "intinitial[20]" 3 17, 3 17, S_0x2543030;
 .timescale 0 0;
P_0x255b0a8 .param/l "i" 3 17, +C4<010100>;
S_0x255ae20 .scope generate, "intinitial[21]" "intinitial[21]" 3 17, 3 17, S_0x2543030;
 .timescale 0 0;
P_0x255af18 .param/l "i" 3 17, +C4<010101>;
S_0x255ac90 .scope generate, "intinitial[22]" "intinitial[22]" 3 17, 3 17, S_0x2543030;
 .timescale 0 0;
P_0x255ad88 .param/l "i" 3 17, +C4<010110>;
S_0x255ab00 .scope generate, "intinitial[23]" "intinitial[23]" 3 17, 3 17, S_0x2543030;
 .timescale 0 0;
P_0x255abf8 .param/l "i" 3 17, +C4<010111>;
S_0x255a970 .scope generate, "intinitial[24]" "intinitial[24]" 3 17, 3 17, S_0x2543030;
 .timescale 0 0;
P_0x255aa68 .param/l "i" 3 17, +C4<011000>;
S_0x255a7e0 .scope generate, "intinitial[25]" "intinitial[25]" 3 17, 3 17, S_0x2543030;
 .timescale 0 0;
P_0x255a8d8 .param/l "i" 3 17, +C4<011001>;
S_0x255a650 .scope generate, "intinitial[26]" "intinitial[26]" 3 17, 3 17, S_0x2543030;
 .timescale 0 0;
P_0x255a748 .param/l "i" 3 17, +C4<011010>;
S_0x255a4c0 .scope generate, "intinitial[27]" "intinitial[27]" 3 17, 3 17, S_0x2543030;
 .timescale 0 0;
P_0x255a5b8 .param/l "i" 3 17, +C4<011011>;
S_0x255a330 .scope generate, "intinitial[28]" "intinitial[28]" 3 17, 3 17, S_0x2543030;
 .timescale 0 0;
P_0x255a428 .param/l "i" 3 17, +C4<011100>;
S_0x255a1a0 .scope generate, "intinitial[29]" "intinitial[29]" 3 17, 3 17, S_0x2543030;
 .timescale 0 0;
P_0x255a298 .param/l "i" 3 17, +C4<011101>;
S_0x255a010 .scope generate, "intinitial[30]" "intinitial[30]" 3 17, 3 17, S_0x2543030;
 .timescale 0 0;
P_0x255a108 .param/l "i" 3 17, +C4<011110>;
S_0x2559e80 .scope generate, "intinitial[31]" "intinitial[31]" 3 17, 3 17, S_0x2543030;
 .timescale 0 0;
P_0x2559f78 .param/l "i" 3 17, +C4<011111>;
S_0x2559cf0 .scope generate, "fpinitial[0]" "fpinitial[0]" 3 22, 3 22, S_0x2543030;
 .timescale 0 0;
P_0x2559de8 .param/l "i" 3 22, +C4<00>;
S_0x2559b60 .scope generate, "fpinitial[1]" "fpinitial[1]" 3 22, 3 22, S_0x2543030;
 .timescale 0 0;
P_0x2559c58 .param/l "i" 3 22, +C4<01>;
S_0x25599d0 .scope generate, "fpinitial[2]" "fpinitial[2]" 3 22, 3 22, S_0x2543030;
 .timescale 0 0;
P_0x2559ac8 .param/l "i" 3 22, +C4<010>;
S_0x2559840 .scope generate, "fpinitial[3]" "fpinitial[3]" 3 22, 3 22, S_0x2543030;
 .timescale 0 0;
P_0x2559938 .param/l "i" 3 22, +C4<011>;
S_0x25596b0 .scope generate, "fpinitial[4]" "fpinitial[4]" 3 22, 3 22, S_0x2543030;
 .timescale 0 0;
P_0x25597a8 .param/l "i" 3 22, +C4<0100>;
S_0x2559520 .scope generate, "fpinitial[5]" "fpinitial[5]" 3 22, 3 22, S_0x2543030;
 .timescale 0 0;
P_0x2559618 .param/l "i" 3 22, +C4<0101>;
S_0x2559390 .scope generate, "fpinitial[6]" "fpinitial[6]" 3 22, 3 22, S_0x2543030;
 .timescale 0 0;
P_0x2559488 .param/l "i" 3 22, +C4<0110>;
S_0x2559200 .scope generate, "fpinitial[7]" "fpinitial[7]" 3 22, 3 22, S_0x2543030;
 .timescale 0 0;
P_0x25592f8 .param/l "i" 3 22, +C4<0111>;
S_0x2559070 .scope generate, "fpinitial[8]" "fpinitial[8]" 3 22, 3 22, S_0x2543030;
 .timescale 0 0;
P_0x2559168 .param/l "i" 3 22, +C4<01000>;
S_0x2558ee0 .scope generate, "fpinitial[9]" "fpinitial[9]" 3 22, 3 22, S_0x2543030;
 .timescale 0 0;
P_0x2558fd8 .param/l "i" 3 22, +C4<01001>;
S_0x2558d50 .scope generate, "fpinitial[10]" "fpinitial[10]" 3 22, 3 22, S_0x2543030;
 .timescale 0 0;
P_0x2558e48 .param/l "i" 3 22, +C4<01010>;
S_0x2558bc0 .scope generate, "fpinitial[11]" "fpinitial[11]" 3 22, 3 22, S_0x2543030;
 .timescale 0 0;
P_0x2558cb8 .param/l "i" 3 22, +C4<01011>;
S_0x2558a30 .scope generate, "fpinitial[12]" "fpinitial[12]" 3 22, 3 22, S_0x2543030;
 .timescale 0 0;
P_0x2558b28 .param/l "i" 3 22, +C4<01100>;
S_0x25588a0 .scope generate, "fpinitial[13]" "fpinitial[13]" 3 22, 3 22, S_0x2543030;
 .timescale 0 0;
P_0x2558998 .param/l "i" 3 22, +C4<01101>;
S_0x25587b0 .scope generate, "fpinitial[14]" "fpinitial[14]" 3 22, 3 22, S_0x2543030;
 .timescale 0 0;
P_0x2553108 .param/l "i" 3 22, +C4<01110>;
S_0x25586c0 .scope generate, "fpinitial[15]" "fpinitial[15]" 3 22, 3 22, S_0x2543030;
 .timescale 0 0;
P_0x2552ef8 .param/l "i" 3 22, +C4<01111>;
S_0x25585d0 .scope generate, "fpinitial[16]" "fpinitial[16]" 3 22, 3 22, S_0x2543030;
 .timescale 0 0;
P_0x2552e58 .param/l "i" 3 22, +C4<010000>;
S_0x25584e0 .scope generate, "fpinitial[17]" "fpinitial[17]" 3 22, 3 22, S_0x2543030;
 .timescale 0 0;
P_0x2548ab8 .param/l "i" 3 22, +C4<010001>;
S_0x25583f0 .scope generate, "fpinitial[18]" "fpinitial[18]" 3 22, 3 22, S_0x2543030;
 .timescale 0 0;
P_0x2543128 .param/l "i" 3 22, +C4<010010>;
S_0x2558300 .scope generate, "fpinitial[19]" "fpinitial[19]" 3 22, 3 22, S_0x2543030;
 .timescale 0 0;
P_0x2545a98 .param/l "i" 3 22, +C4<010011>;
S_0x2558210 .scope generate, "fpinitial[20]" "fpinitial[20]" 3 22, 3 22, S_0x2543030;
 .timescale 0 0;
P_0x2544748 .param/l "i" 3 22, +C4<010100>;
S_0x2558120 .scope generate, "fpinitial[21]" "fpinitial[21]" 3 22, 3 22, S_0x2543030;
 .timescale 0 0;
P_0x2543d38 .param/l "i" 3 22, +C4<010101>;
S_0x2558030 .scope generate, "fpinitial[22]" "fpinitial[22]" 3 22, 3 22, S_0x2543030;
 .timescale 0 0;
P_0x2544928 .param/l "i" 3 22, +C4<010110>;
S_0x2557f40 .scope generate, "fpinitial[23]" "fpinitial[23]" 3 22, 3 22, S_0x2543030;
 .timescale 0 0;
P_0x25453c8 .param/l "i" 3 22, +C4<010111>;
S_0x2557e50 .scope generate, "fpinitial[24]" "fpinitial[24]" 3 22, 3 22, S_0x2543030;
 .timescale 0 0;
P_0x2543e28 .param/l "i" 3 22, +C4<011000>;
S_0x2557d60 .scope generate, "fpinitial[25]" "fpinitial[25]" 3 22, 3 22, S_0x2543030;
 .timescale 0 0;
P_0x2544378 .param/l "i" 3 22, +C4<011001>;
S_0x2557c70 .scope generate, "fpinitial[26]" "fpinitial[26]" 3 22, 3 22, S_0x2543030;
 .timescale 0 0;
P_0x2544568 .param/l "i" 3 22, +C4<011010>;
S_0x2557b80 .scope generate, "fpinitial[27]" "fpinitial[27]" 3 22, 3 22, S_0x2543030;
 .timescale 0 0;
P_0x2544fd8 .param/l "i" 3 22, +C4<011011>;
S_0x2557a90 .scope generate, "fpinitial[28]" "fpinitial[28]" 3 22, 3 22, S_0x2543030;
 .timescale 0 0;
P_0x2549278 .param/l "i" 3 22, +C4<011100>;
S_0x25579a0 .scope generate, "fpinitial[29]" "fpinitial[29]" 3 22, 3 22, S_0x2543030;
 .timescale 0 0;
P_0x2548df8 .param/l "i" 3 22, +C4<011101>;
S_0x25489c0 .scope generate, "fpinitial[30]" "fpinitial[30]" 3 22, 3 22, S_0x2543030;
 .timescale 0 0;
P_0x2548f08 .param/l "i" 3 22, +C4<011110>;
S_0x25488d0 .scope generate, "fpinitial[31]" "fpinitial[31]" 3 22, 3 22, S_0x2543030;
 .timescale 0 0;
P_0x2553188 .param/l "i" 3 22, +C4<011111>;
    .scope S_0x255cef0;
T_0 ;
    %ix/load 3, 0, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d600, 0, 0;
t_0 ;
    %end;
    .thread T_0;
    .scope S_0x255cd60;
T_1 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d600, 0, 0;
t_1 ;
    %end;
    .thread T_1;
    .scope S_0x255cbd0;
T_2 ;
    %ix/load 3, 2, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d600, 0, 0;
t_2 ;
    %end;
    .thread T_2;
    .scope S_0x255ca40;
T_3 ;
    %ix/load 3, 3, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d600, 0, 0;
t_3 ;
    %end;
    .thread T_3;
    .scope S_0x255c8b0;
T_4 ;
    %ix/load 3, 4, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d600, 0, 0;
t_4 ;
    %end;
    .thread T_4;
    .scope S_0x255c720;
T_5 ;
    %ix/load 3, 5, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d600, 0, 0;
t_5 ;
    %end;
    .thread T_5;
    .scope S_0x255c590;
T_6 ;
    %ix/load 3, 6, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d600, 0, 0;
t_6 ;
    %end;
    .thread T_6;
    .scope S_0x255c400;
T_7 ;
    %ix/load 3, 7, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d600, 0, 0;
t_7 ;
    %end;
    .thread T_7;
    .scope S_0x255c270;
T_8 ;
    %ix/load 3, 8, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d600, 0, 0;
t_8 ;
    %end;
    .thread T_8;
    .scope S_0x255c0e0;
T_9 ;
    %ix/load 3, 9, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d600, 0, 0;
t_9 ;
    %end;
    .thread T_9;
    .scope S_0x255bf50;
T_10 ;
    %ix/load 3, 10, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d600, 0, 0;
t_10 ;
    %end;
    .thread T_10;
    .scope S_0x255bdc0;
T_11 ;
    %ix/load 3, 11, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d600, 0, 0;
t_11 ;
    %end;
    .thread T_11;
    .scope S_0x255bc30;
T_12 ;
    %ix/load 3, 12, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d600, 0, 0;
t_12 ;
    %end;
    .thread T_12;
    .scope S_0x255baa0;
T_13 ;
    %ix/load 3, 13, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d600, 0, 0;
t_13 ;
    %end;
    .thread T_13;
    .scope S_0x255b910;
T_14 ;
    %ix/load 3, 14, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d600, 0, 0;
t_14 ;
    %end;
    .thread T_14;
    .scope S_0x255b780;
T_15 ;
    %ix/load 3, 15, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d600, 0, 0;
t_15 ;
    %end;
    .thread T_15;
    .scope S_0x255b5f0;
T_16 ;
    %ix/load 3, 16, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d600, 0, 0;
t_16 ;
    %end;
    .thread T_16;
    .scope S_0x255b460;
T_17 ;
    %ix/load 3, 17, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d600, 0, 0;
t_17 ;
    %end;
    .thread T_17;
    .scope S_0x255b2d0;
T_18 ;
    %ix/load 3, 18, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d600, 0, 0;
t_18 ;
    %end;
    .thread T_18;
    .scope S_0x255b140;
T_19 ;
    %ix/load 3, 19, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d600, 0, 0;
t_19 ;
    %end;
    .thread T_19;
    .scope S_0x255afb0;
T_20 ;
    %ix/load 3, 20, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d600, 0, 0;
t_20 ;
    %end;
    .thread T_20;
    .scope S_0x255ae20;
T_21 ;
    %ix/load 3, 21, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d600, 0, 0;
t_21 ;
    %end;
    .thread T_21;
    .scope S_0x255ac90;
T_22 ;
    %ix/load 3, 22, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d600, 0, 0;
t_22 ;
    %end;
    .thread T_22;
    .scope S_0x255ab00;
T_23 ;
    %ix/load 3, 23, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d600, 0, 0;
t_23 ;
    %end;
    .thread T_23;
    .scope S_0x255a970;
T_24 ;
    %ix/load 3, 24, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d600, 0, 0;
t_24 ;
    %end;
    .thread T_24;
    .scope S_0x255a7e0;
T_25 ;
    %ix/load 3, 25, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d600, 0, 0;
t_25 ;
    %end;
    .thread T_25;
    .scope S_0x255a650;
T_26 ;
    %ix/load 3, 26, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d600, 0, 0;
t_26 ;
    %end;
    .thread T_26;
    .scope S_0x255a4c0;
T_27 ;
    %ix/load 3, 27, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d600, 0, 0;
t_27 ;
    %end;
    .thread T_27;
    .scope S_0x255a330;
T_28 ;
    %ix/load 3, 28, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d600, 0, 0;
t_28 ;
    %end;
    .thread T_28;
    .scope S_0x255a1a0;
T_29 ;
    %ix/load 3, 29, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d600, 0, 0;
t_29 ;
    %end;
    .thread T_29;
    .scope S_0x255a010;
T_30 ;
    %ix/load 3, 30, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d600, 0, 0;
t_30 ;
    %end;
    .thread T_30;
    .scope S_0x2559e80;
T_31 ;
    %ix/load 3, 31, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d600, 0, 0;
t_31 ;
    %end;
    .thread T_31;
    .scope S_0x2559cf0;
T_32 ;
    %ix/load 3, 0, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d530, 0, 0;
t_32 ;
    %end;
    .thread T_32;
    .scope S_0x2559b60;
T_33 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d530, 0, 0;
t_33 ;
    %end;
    .thread T_33;
    .scope S_0x25599d0;
T_34 ;
    %ix/load 3, 2, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d530, 0, 0;
t_34 ;
    %end;
    .thread T_34;
    .scope S_0x2559840;
T_35 ;
    %ix/load 3, 3, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d530, 0, 0;
t_35 ;
    %end;
    .thread T_35;
    .scope S_0x25596b0;
T_36 ;
    %ix/load 3, 4, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d530, 0, 0;
t_36 ;
    %end;
    .thread T_36;
    .scope S_0x2559520;
T_37 ;
    %ix/load 3, 5, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d530, 0, 0;
t_37 ;
    %end;
    .thread T_37;
    .scope S_0x2559390;
T_38 ;
    %ix/load 3, 6, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d530, 0, 0;
t_38 ;
    %end;
    .thread T_38;
    .scope S_0x2559200;
T_39 ;
    %ix/load 3, 7, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d530, 0, 0;
t_39 ;
    %end;
    .thread T_39;
    .scope S_0x2559070;
T_40 ;
    %ix/load 3, 8, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d530, 0, 0;
t_40 ;
    %end;
    .thread T_40;
    .scope S_0x2558ee0;
T_41 ;
    %ix/load 3, 9, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d530, 0, 0;
t_41 ;
    %end;
    .thread T_41;
    .scope S_0x2558d50;
T_42 ;
    %ix/load 3, 10, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d530, 0, 0;
t_42 ;
    %end;
    .thread T_42;
    .scope S_0x2558bc0;
T_43 ;
    %ix/load 3, 11, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d530, 0, 0;
t_43 ;
    %end;
    .thread T_43;
    .scope S_0x2558a30;
T_44 ;
    %ix/load 3, 12, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d530, 0, 0;
t_44 ;
    %end;
    .thread T_44;
    .scope S_0x25588a0;
T_45 ;
    %ix/load 3, 13, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d530, 0, 0;
t_45 ;
    %end;
    .thread T_45;
    .scope S_0x25587b0;
T_46 ;
    %ix/load 3, 14, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d530, 0, 0;
t_46 ;
    %end;
    .thread T_46;
    .scope S_0x25586c0;
T_47 ;
    %ix/load 3, 15, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d530, 0, 0;
t_47 ;
    %end;
    .thread T_47;
    .scope S_0x25585d0;
T_48 ;
    %ix/load 3, 16, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d530, 0, 0;
t_48 ;
    %end;
    .thread T_48;
    .scope S_0x25584e0;
T_49 ;
    %ix/load 3, 17, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d530, 0, 0;
t_49 ;
    %end;
    .thread T_49;
    .scope S_0x25583f0;
T_50 ;
    %ix/load 3, 18, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d530, 0, 0;
t_50 ;
    %end;
    .thread T_50;
    .scope S_0x2558300;
T_51 ;
    %ix/load 3, 19, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d530, 0, 0;
t_51 ;
    %end;
    .thread T_51;
    .scope S_0x2558210;
T_52 ;
    %ix/load 3, 20, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d530, 0, 0;
t_52 ;
    %end;
    .thread T_52;
    .scope S_0x2558120;
T_53 ;
    %ix/load 3, 21, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d530, 0, 0;
t_53 ;
    %end;
    .thread T_53;
    .scope S_0x2558030;
T_54 ;
    %ix/load 3, 22, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d530, 0, 0;
t_54 ;
    %end;
    .thread T_54;
    .scope S_0x2557f40;
T_55 ;
    %ix/load 3, 23, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d530, 0, 0;
t_55 ;
    %end;
    .thread T_55;
    .scope S_0x2557e50;
T_56 ;
    %ix/load 3, 24, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d530, 0, 0;
t_56 ;
    %end;
    .thread T_56;
    .scope S_0x2557d60;
T_57 ;
    %ix/load 3, 25, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d530, 0, 0;
t_57 ;
    %end;
    .thread T_57;
    .scope S_0x2557c70;
T_58 ;
    %ix/load 3, 26, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d530, 0, 0;
t_58 ;
    %end;
    .thread T_58;
    .scope S_0x2557b80;
T_59 ;
    %ix/load 3, 27, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d530, 0, 0;
t_59 ;
    %end;
    .thread T_59;
    .scope S_0x2557a90;
T_60 ;
    %ix/load 3, 28, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d530, 0, 0;
t_60 ;
    %end;
    .thread T_60;
    .scope S_0x25579a0;
T_61 ;
    %ix/load 3, 29, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d530, 0, 0;
t_61 ;
    %end;
    .thread T_61;
    .scope S_0x25489c0;
T_62 ;
    %ix/load 3, 30, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d530, 0, 0;
t_62 ;
    %end;
    .thread T_62;
    .scope S_0x25488d0;
T_63 ;
    %ix/load 3, 31, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d530, 0, 0;
t_63 ;
    %end;
    .thread T_63;
    .scope S_0x2543030;
T_64 ;
    %wait E_0x2542ed0;
    %load/v 8, v0x257d930_0, 1;
    %cmpi/u 8, 0, 1;
    %mov 8, 4, 1;
    %jmp/0  T_64.0, 8;
    %load/v 9, v0x257daf0_0, 5;
    %mov 14, 0, 27;
    %jmp/1  T_64.2, 8;
T_64.0 ; End of true expr.
    %load/v 41, v0x257d820_0, 5;
    %mov 46, 0, 27;
    %jmp/0  T_64.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_64.2;
T_64.1 ;
    %mov 9, 41, 32; Return false value
T_64.2 ;
    %set/v v0x257db90_0, 9, 32;
    %load/v 8, v0x257d9d0_0, 5;
    %mov 13, 0, 27;
    %set/v v0x257d680_0, 8, 32;
    %load/v 8, v0x257daf0_0, 5;
    %mov 13, 0, 27;
    %set/v v0x257d780_0, 8, 32;
    %load/v 8, v0x257da50_0, 1;
    %jmp/0xz  T_64.3, 8;
    %load/v 8, v0x257d490_0, 1;
    %jmp/0xz  T_64.5, 8;
    %load/v 8, v0x257d310_0, 32;
    %ix/getv/s 3, v0x257db90_0;
    %jmp/1 t_64, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d530, 0, 8;
t_64 ;
    %jmp T_64.6;
T_64.5 ;
    %load/v 8, v0x257d310_0, 32;
    %ix/getv/s 3, v0x257db90_0;
    %jmp/1 t_65, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x257d600, 0, 8;
t_65 ;
T_64.6 ;
T_64.3 ;
    %load/v 8, v0x257d490_0, 1;
    %jmp/0xz  T_64.7, 8;
    %ix/getv/s 3, v0x257d680_0;
    %load/av 8, v0x257d530, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x255d080_0, 0, 8;
    %ix/getv/s 3, v0x257d780_0;
    %load/av 8, v0x257d530, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x257d120_0, 0, 8;
    %jmp T_64.8;
T_64.7 ;
    %ix/getv/s 3, v0x257d680_0;
    %load/av 8, v0x257d600, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x255d080_0, 0, 8;
    %ix/getv/s 3, v0x257d780_0;
    %load/av 8, v0x257d600, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x257d120_0, 0, 8;
T_64.8 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x2542f40;
T_65 ;
    %delay 1, 0;
    %load/v 8, v0x257dee0_0, 1;
    %inv 8, 1;
    %set/v v0x257dee0_0, 8, 1;
    %jmp T_65;
    .thread T_65;
    .scope S_0x2542f40;
T_66 ;
    %set/v v0x257dee0_0, 1, 1;
    %set/v v0x257e300_0, 1, 1;
    %set/v v0x257e0f0_0, 1, 1;
    %set/v v0x257dfc0_0, 0, 1;
    %movi 8, 1, 5;
    %set/v v0x257e070_0, 8, 5;
    %set/v v0x257e1a0_0, 0, 5;
    %set/v v0x257e250_0, 0, 5;
    %movi 8, 1, 32;
    %set/v v0x257de30_0, 8, 32;
    %end;
    .thread T_66;
    .scope S_0x2542f40;
T_67 ;
    %vpi_call 2 25 "$monitor", "write = %b fpoint = %b busA = %d busB = %d", v0x257e300_0, v0x257dfc0_0, v0x257dce0_0, v0x257dd80_0;
    %delay 2, 0;
    %set/v v0x257e300_0, 0, 1;
    %movi 8, 1, 5;
    %set/v v0x257e1a0_0, 8, 5;
    %movi 8, 1, 5;
    %set/v v0x257e250_0, 8, 5;
    %delay 2, 0;
    %set/v v0x257e300_0, 1, 1;
    %movi 8, 2, 5;
    %set/v v0x257e070_0, 8, 5;
    %movi 8, 2, 32;
    %set/v v0x257de30_0, 8, 32;
    %delay 2, 0;
    %set/v v0x257e300_0, 0, 1;
    %movi 8, 2, 5;
    %set/v v0x257e250_0, 8, 5;
    %delay 2, 0;
    %set/v v0x257e300_0, 1, 1;
    %set/v v0x257dfc0_0, 1, 1;
    %movi 8, 20, 5;
    %set/v v0x257e070_0, 8, 5;
    %movi 13, 20, 32;
    %set/v v0x257de30_0, 13, 32;
    %delay 2, 0;
    %set/v v0x257e300_0, 0, 1;
    %set/v v0x257dfc0_0, 0, 1;
    %movi 8, 2, 5;
    %set/v v0x257e1a0_0, 8, 5;
    %movi 8, 5, 5;
    %set/v v0x257e250_0, 8, 5;
    %delay 2, 0;
    %set/v v0x257dfc0_0, 1, 1;
    %movi 8, 20, 5;
    %set/v v0x257e1a0_0, 8, 5;
    %movi 13, 20, 5;
    %set/v v0x257e250_0, 13, 5;
    %delay 2, 0;
    %set/v v0x257dfc0_0, 0, 1;
    %set/v v0x257e300_0, 1, 1;
    %set/v v0x257e0f0_0, 0, 1;
    %movi 8, 5, 5;
    %set/v v0x257e250_0, 8, 5;
    %movi 8, 5, 32;
    %set/v v0x257de30_0, 8, 32;
    %delay 2, 0;
    %set/v v0x257e300_0, 0, 1;
    %movi 8, 5, 5;
    %set/v v0x257e1a0_0, 8, 5;
    %movi 8, 2, 5;
    %set/v v0x257e250_0, 8, 5;
    %vpi_call 2 42 "$finish";
    %end;
    .thread T_67;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tests/register_test.v";
    "registers.v";
