{"version":"1.1.0","info":[["/home/vinhkhang/Documents/Verilog/add_sub_4bit/add_sub_4bit_tb.v",[[[[[["add_sub_4bit_tb",[[2,0],[2,23]],[[2,7],[2,22]],[],["module"]],[23,8]],[[["a",[[3,4],[3,15]],[[3,14],[3,15]],["add_sub_4bit_tb"],["variable","reg"]],["b",[[3,4],[3,18]],[[3,17],[3,18]],["add_sub_4bit_tb"],["variable","a"]],["select",[[4,4],[4,14]],[[4,8],[4,14]],["add_sub_4bit_tb"],["variable","reg"]],["result",[[5,4],[5,21]],[[5,15],[5,21]],["add_sub_4bit_tb"],["variable","wire"]],["as4",[[7,4],[12,5]],[[7,17],[7,20]],["add_sub_4bit_tb"],["instance","add_sub_4bit"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/add_sub_4bit/add_sub_4bit.v",[[[[[["add_sub_4bit",[[0,0],[4,2]],[[0,7],[0,19]],[],["module"]],[13,9]],[[["a",[[1,4],[1,17]],[[1,16],[1,17]],["add_sub_4bit"],["port","input"]],["b",[[1,19],[1,20]],[[1,19],[1,20]],["add_sub_4bit"],["port","a"]],["select",[[2,4],[2,16]],[[2,10],[2,16]],["add_sub_4bit"],["port","input"]],["result",[[3,4],[3,27]],[[3,21],[3,27]],["add_sub_4bit"],["port","reg"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/ALU/ALU_tb.v",[[[[[["ALU_tb",[[2,0],[2,14]],[[2,7],[2,13]],[],["module"]],[30,8]],[[["a",[[3,4],[3,15]],[[3,14],[3,15]],["ALU_tb"],["variable","reg"]],["b",[[3,4],[3,18]],[[3,17],[3,18]],["ALU_tb"],["variable","a"]],["sel",[[4,4],[4,17]],[[4,14],[4,17]],["ALU_tb"],["variable","reg"]],["out",[[5,4],[5,18]],[[5,15],[5,18]],["ALU_tb"],["variable","wire"]],["ALU_inst",[[7,4],[12,5]],[[7,8],[7,16]],["ALU_tb"],["instance","ALU"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/ALU/ALU.v",[[[[[["ALU",[[0,0],[4,2]],[[0,7],[0,10]],[],["module"]],[26,12]],[[["a",[[1,4],[1,17]],[[1,16],[1,17]],["ALU"],["port","input"]],["b",[[1,19],[1,20]],[[1,19],[1,20]],["ALU"],["port","a"]],["sel",[[2,4],[2,19]],[[2,16],[2,19]],["ALU"],["port","input"]],["out",[[3,4],[3,24]],[[3,21],[3,24]],["ALU"],["port","reg"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/AND2/and2_tb.v",[[[[[["and2_tb",[[0,0],[0,15]],[[0,7],[0,14]],[],["module"]],[25,8]],[[["a",[[1,4],[1,9]],[[1,8],[1,9]],["and2_tb"],["variable","reg"]],["b",[[1,4],[1,12]],[[1,11],[1,12]],["and2_tb"],["variable","a"]],["result",[[2,4],[2,15]],[[2,9],[2,15]],["and2_tb"],["variable","wire"]],["a2",[[5,4],[9,5]],[[5,10],[5,12]],["and2_tb"],["instance","and_2"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/AND2/and2.v",[[[[[["and_2",[[0,0],[3,2]],[[0,7],[0,12]],[],["module"]],[7,8]],[[["a",[[1,4],[1,11]],[[1,10],[1,11]],["and_2"],["port","input"]],["b",[[1,13],[1,14]],[[1,13],[1,14]],["and_2"],["port","a"]],["result",[[2,4],[2,17]],[[2,11],[2,17]],["and_2"],["port","output"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/counter4bit/counter4bit_tb.v",[[[[[["counter4bit_tb",[[2,0],[2,22]],[[2,7],[2,21]],[],["module"]],[26,8]],[[["clk",[[3,4],[3,11]],[[3,8],[3,11]],["counter4bit_tb"],["variable","reg"]],["rst",[[3,4],[3,16]],[[3,13],[3,16]],["counter4bit_tb"],["variable","clk"]],["up_down",[[3,4],[3,25]],[[3,18],[3,25]],["counter4bit_tb"],["variable","rst"]],["result",[[4,4],[4,21]],[[4,15],[4,21]],["counter4bit_tb"],["variable","wire"]],["ct4",[[6,4],[11,5]],[[6,16],[6,19]],["counter4bit_tb"],["instance","counter4bit"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/counter4bit/counter4bit.v",[[[[[["counter4bit",[[0,0],[3,2]],[[0,7],[0,18]],[],["module"]],[16,8]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["counter4bit"],["port","input"]],["rst",[[1,15],[1,18]],[[1,15],[1,18]],["counter4bit"],["port","clk"]],["up_down",[[1,20],[1,27]],[[1,20],[1,27]],["counter4bit"],["port","rst"]],["result",[[2,4],[2,27]],[[2,21],[2,27]],["counter4bit"],["port","reg"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/decoder/2to4/decoder2to4_tb.v",[[[[[["decoder2to4_tb",[[2,0],[2,22]],[[2,7],[2,21]],[],["module"]],[23,8]],[[["a",[[3,4],[3,9]],[[3,8],[3,9]],["decoder2to4_tb"],["variable","reg"]],["b",[[3,4],[3,12]],[[3,11],[3,12]],["decoder2to4_tb"],["variable","a"]],["de2to4_result",[[4,4],[4,28]],[[4,15],[4,28]],["decoder2to4_tb"],["variable","wire"]],["dec2to4",[[6,4],[10,5]],[[6,16],[6,23]],["decoder2to4_tb"],["instance","decoder2to4"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/decoder/2to4/decoder2to4.v",[[[[[["decoder2to4",[[0,0],[3,2]],[[0,7],[0,18]],[],["module"]],[12,8]],[[["a",[[1,4],[1,11]],[[1,10],[1,11]],["decoder2to4"],["port","input"]],["b",[[1,13],[1,14]],[[1,13],[1,14]],["decoder2to4"],["port","a"]],["de2to4_result",[[2,4],[2,30]],[[2,17],[2,30]],["decoder2to4"],["port","output"]],["an",[[4,0],[4,7]],[[4,5],[4,7]],["decoder2to4"],["variable","wire"]],["bn",[[4,0],[4,11]],[[4,9],[4,11]],["decoder2to4"],["variable","an"]],["n1",[[5,0],[5,13]],[[5,4],[5,6]],["decoder2to4"],["instance","not"]],["n2",[[6,0],[6,13]],[[6,4],[6,6]],["decoder2to4"],["instance","not"]],["a3",[[7,0],[7,29]],[[7,4],[7,6]],["decoder2to4"],["instance","and"]],["a2",[[8,0],[8,31]],[[8,4],[8,6]],["decoder2to4"],["instance","and"]],["a1",[[9,0],[9,31]],[[9,4],[9,6]],["decoder2to4"],["instance","and"]],["a0",[[10,0],[10,32]],[[10,4],[10,6]],["decoder2to4"],["instance","and"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/decoder/3to8/decoder3to8_tb.v",[[[[[["decoder3to8_tb",[[2,0],[2,22]],[[2,7],[2,21]],[],["module"]],[28,8]],[[["a",[[3,4],[3,9]],[[3,8],[3,9]],["decoder3to8_tb"],["variable","reg"]],["b",[[3,4],[3,12]],[[3,11],[3,12]],["decoder3to8_tb"],["variable","a"]],["c",[[3,4],[3,15]],[[3,14],[3,15]],["decoder3to8_tb"],["variable","b"]],["out",[[4,4],[4,18]],[[4,15],[4,18]],["decoder3to8_tb"],["variable","wire"]],["d38",[[6,4],[11,5]],[[6,16],[6,19]],["decoder3to8_tb"],["instance","decoder3to8"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/decoder/3to8/decoder3to8.v",[[[[[["decoder3to8",[[0,0],[3,2]],[[0,7],[0,18]],[],["module"]],[14,8]],[[["a",[[1,4],[1,11]],[[1,10],[1,11]],["decoder3to8"],["port","input"]],["b",[[1,13],[1,14]],[[1,13],[1,14]],["decoder3to8"],["port","a"]],["c",[[1,16],[1,17]],[[1,16],[1,17]],["decoder3to8"],["port","b"]],["out",[[2,4],[2,20]],[[2,17],[2,20]],["decoder3to8"],["port","output"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/dflipflop/dflipflop_tb.v",[[[[[["dff_tb",[[2,0],[2,14]],[[2,7],[2,13]],[],["module"]],[28,8]],[[["d",[[3,4],[3,9]],[[3,8],[3,9]],["dff_tb"],["variable","reg"]],["clk",[[3,4],[3,14]],[[3,11],[3,14]],["dff_tb"],["variable","d"]],["rst",[[3,4],[3,19]],[[3,16],[3,19]],["dff_tb"],["variable","clk"]],["q",[[4,4],[4,10]],[[4,9],[4,10]],["dff_tb"],["variable","wire"]],["d0",[[6,4],[11,5]],[[6,8],[6,10]],["dff_tb"],["instance","dff"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/dflipflop/dflipflop.v",[[[[[["dff",[[0,0],[3,2]],[[0,7],[0,10]],[],["module"]],[12,8]],[[["d",[[1,4],[1,16]],[[1,15],[1,16]],["dff"],["port","wire"]],["clk",[[1,18],[1,21]],[[1,18],[1,21]],["dff"],["port","d"]],["rst",[[1,23],[1,26]],[[1,23],[1,26]],["dff"],["port","clk"]],["q",[[2,4],[2,16]],[[2,15],[2,16]],["dff"],["port","reg"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/divide4bit/divide4bit_tb.v",[[],null,0]],["/home/vinhkhang/Documents/Verilog/divide4bit/divide4bit.v",[[null,null,null,null,[["V",[[7,210],[7,221]],[[7,217],[7,218]],[],["variable","k"]],["P",[[7,210],[7,320]],[[7,311],[7,312]],[],["variable","U"]],["i",[[7,210],[7,412]],[[7,407],[7,408]],[],["variable","f"]],["_",[[7,413],[7,419]],[[7,417],[7,418]],[],["variable","U"]]]],null,0]],["/home/vinhkhang/Documents/Verilog/encoder/encoder4to2/encoder4to2_tb.v",[[[[[["encoder4to2_tb",[[2,0],[2,22]],[[2,7],[2,21]],[],["module"]],[25,8]],[[["a",[[3,4],[3,9]],[[3,8],[3,9]],["encoder4to2_tb"],["variable","reg"]],["b",[[3,4],[3,12]],[[3,11],[3,12]],["encoder4to2_tb"],["variable","a"]],["c",[[3,4],[3,15]],[[3,14],[3,15]],["encoder4to2_tb"],["variable","b"]],["d",[[3,4],[3,18]],[[3,17],[3,18]],["encoder4to2_tb"],["variable","c"]],["out",[[4,4],[4,18]],[[4,15],[4,18]],["encoder4to2_tb"],["variable","wire"]],["e42",[[6,4],[12,5]],[[6,16],[6,19]],["encoder4to2_tb"],["instance","encoder4to2"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/encoder/encoder4to2/encoder4to2.v",[[[[[["encoder4to2",[[0,0],[3,2]],[[0,8],[0,19]],[],["module"]],[8,8]],[[["a",[[1,4],[1,11]],[[1,10],[1,11]],["encoder4to2"],["port","input"]],["b",[[1,13],[1,14]],[[1,13],[1,14]],["encoder4to2"],["port","a"]],["c",[[1,16],[1,17]],[[1,16],[1,17]],["encoder4to2"],["port","b"]],["d",[[1,19],[1,20]],[[1,19],[1,20]],["encoder4to2"],["port","c"]],["out",[[2,4],[2,20]],[[2,17],[2,20]],["encoder4to2"],["port","output"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/encoder/encoder8to3/encoder8to3_tb.v",[[[[[["encoder8to3_tb",[[2,0],[2,22]],[[2,7],[2,21]],[],["module"]],[26,8]],[[["in",[[3,4],[3,16]],[[3,14],[3,16]],["encoder8to3_tb"],["variable","reg"]],["out",[[4,4],[4,18]],[[4,15],[4,18]],["encoder8to3_tb"],["variable","wire"]],["e83",[[6,4],[9,5]],[[6,16],[6,19]],["encoder8to3_tb"],["instance","encoder8to3"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/encoder/encoder8to3/encoder8to3.v",[[[[[["encoder8to3",[[0,0],[3,2]],[[0,7],[0,18]],[],["module"]],[9,8]],[[["in",[[1,4],[1,18]],[[1,16],[1,18]],["encoder8to3"],["port","input"]],["out",[[2,4],[2,20]],[[2,17],[2,20]],["encoder8to3"],["port","output"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/fa_4bit/fa_4bit_tb.v",[[[[[["fa_4bit_tb",[[0,0],[0,18]],[[0,7],[0,17]],[],["module"]],[27,8]],[[["s1",[[1,4],[1,16]],[[1,14],[1,16]],["fa_4bit_tb"],["variable","reg"]],["s2",[[1,4],[1,20]],[[1,18],[1,20]],["fa_4bit_tb"],["variable","s1"]],["cin4",[[2,4],[2,12]],[[2,8],[2,12]],["fa_4bit_tb"],["variable","reg"]],["sum4",[[3,4],[3,19]],[[3,15],[3,19]],["fa_4bit_tb"],["variable","wire"]],["cout4",[[4,4],[4,14]],[[4,9],[4,14]],["fa_4bit_tb"],["variable","wire"]],["fa4",[[6,4],[12,5]],[[6,12],[6,15]],["fa_4bit_tb"],["instance","fa_4bit"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/fa_4bit/fa_4bit.v",[[[[[["fa_1bit",[[0,0],[3,2]],[[0,7],[0,14]],[],["module"]],[9,0]],[[["a",[[1,4],[1,11]],[[1,10],[1,11]],["fa_1bit"],["port","input"]],["b",[[1,13],[1,14]],[[1,13],[1,14]],["fa_1bit"],["port","a"]],["cin",[[1,16],[1,19]],[[1,16],[1,19]],["fa_1bit"],["port","b"]],["sum",[[2,4],[2,14]],[[2,11],[2,14]],["fa_1bit"],["port","output"]],["cout",[[2,16],[2,20]],[[2,16],[2,20]],["fa_1bit"],["port","sum"]]]]],[[["fa_4bit",[[10,0],[15,2]],[[10,7],[10,14]],[],["module"]],[22,8]],[[["s1",[[11,4],[11,18]],[[11,16],[11,18]],["fa_4bit"],["port","input"]],["s2",[[11,20],[11,22]],[[11,20],[11,22]],["fa_4bit"],["port","s1"]],["cin4",[[12,4],[12,14]],[[12,10],[12,14]],["fa_4bit"],["port","input"]],["sum4",[[13,4],[13,21]],[[13,17],[13,21]],["fa_4bit"],["port","output"]],["cout4",[[14,4],[14,16]],[[14,11],[14,16]],["fa_4bit"],["port","output"]],["w1",[[16,0],[16,7]],[[16,5],[16,7]],["fa_4bit"],["variable","wire"]],["w2",[[16,0],[16,11]],[[16,9],[16,11]],["fa_4bit"],["variable","w1"]],["w3",[[16,0],[16,15]],[[16,13],[16,15]],["fa_4bit"],["variable","w2"]],["fa1",[[17,0],[17,44]],[[17,8],[17,11]],["fa_4bit"],["instance","fa_1bit"]],["fa2",[[18,0],[18,42]],[[18,8],[18,11]],["fa_4bit"],["instance","fa_1bit"]],["fa3",[[19,0],[19,42]],[[19,8],[19,11]],["fa_4bit"],["instance","fa_1bit"]],["fa4",[[20,0],[20,45]],[[20,8],[20,11]],["fa_4bit"],["instance","fa_1bit"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/FSM/mealy/mealy_tb.v",[[[[[["mealy_tb",[[4,0],[4,16]],[[4,7],[4,15]],[],["module"]],[42,8]],[[["i",[[5,4],[5,9]],[[5,8],[5,9]],["mealy_tb"],["variable","reg"]],["clk",[[5,4],[5,14]],[[5,11],[5,14]],["mealy_tb"],["variable","i"]],["rst",[[5,4],[5,19]],[[5,16],[5,19]],["mealy_tb"],["variable","clk"]],["y",[[6,4],[6,10]],[[6,9],[6,10]],["mealy_tb"],["variable","wire"]],["ml",[[8,4],[13,5]],[[8,10],[8,12]],["mealy_tb"],["instance","mealy"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/FSM/mealy/mealy.v",[[[[[["machchuyen",[[0,0],[3,2]],[[0,7],[0,17]],[],["module"]],[8,0]],[[["i",[[1,4],[1,11]],[[1,10],[1,11]],["machchuyen"],["port","input"]],["q1",[[1,13],[1,15]],[[1,13],[1,15]],["machchuyen"],["port","i"]],["q0",[[1,17],[1,19]],[[1,17],[1,19]],["machchuyen"],["port","q1"]],["d1",[[2,4],[2,13]],[[2,11],[2,13]],["machchuyen"],["port","output"]],["d0",[[2,15],[2,17]],[[2,15],[2,17]],["machchuyen"],["port","d1"]]]]],[[["dff",[[9,0],[12,2]],[[9,7],[9,10]],[],["module"]],[19,0]],[[["i",[[10,4],[10,11]],[[10,10],[10,11]],["dff"],["port","input"]],["clk",[[10,13],[10,16]],[[10,13],[10,16]],["dff"],["port","i"]],["rst",[[10,18],[10,21]],[[10,18],[10,21]],["dff"],["port","clk"]],["o",[[11,4],[11,16]],[[11,15],[11,16]],["dff"],["port","reg"]]]]],[[["mealy",[[20,0],[23,2]],[[20,7],[20,12]],[],["module"]],[32,8]],[[["i",[[21,4],[21,11]],[[21,10],[21,11]],["mealy"],["port","input"]],["clk",[[21,13],[21,16]],[[21,13],[21,16]],["mealy"],["port","i"]],["rst",[[21,18],[21,21]],[[21,18],[21,21]],["mealy"],["port","clk"]],["y",[[22,4],[22,12]],[[22,11],[22,12]],["mealy"],["port","output"]],["d1",[[25,0],[25,7]],[[25,5],[25,7]],["mealy"],["variable","wire"]],["d0",[[25,0],[25,11]],[[25,9],[25,11]],["mealy"],["variable","d1"]],["q1",[[25,0],[25,15]],[[25,13],[25,15]],["mealy"],["variable","d0"]],["q0",[[25,0],[25,19]],[[25,17],[25,19]],["mealy"],["variable","q1"]],["m1",[[26,0],[26,32]],[[26,11],[26,13]],["mealy"],["instance","machchuyen"]],["f1",[[27,0],[27,24]],[[27,4],[27,6]],["mealy"],["instance","dff"]],["f2",[[28,0],[28,24]],[[28,4],[28,6]],["mealy"],["instance","dff"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/FSM/moore/moore_tb.v",[[[[[["moore_tb",[[4,0],[4,16]],[[4,7],[4,15]],[],["module"]],[30,8]],[[["i",[[5,4],[5,9]],[[5,8],[5,9]],["moore_tb"],["variable","reg"]],["clk",[[5,4],[5,14]],[[5,11],[5,14]],["moore_tb"],["variable","i"]],["rst",[[5,4],[5,19]],[[5,16],[5,19]],["moore_tb"],["variable","clk"]],["y",[[6,4],[6,10]],[[6,9],[6,10]],["moore_tb"],["variable","wire"]],["mrr",[[8,4],[13,5]],[[8,10],[8,13]],["moore_tb"],["instance","moore"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/FSM/moore/moore.v",[[[[[["machchuyen",[[0,0],[4,2]],[[0,7],[0,17]],[],["module"]],[9,0]],[[["i",[[1,4],[1,11]],[[1,10],[1,11]],["machchuyen"],["port","input"]],["q",[[2,4],[2,17]],[[2,16],[2,17]],["machchuyen"],["port","input"]],["d",[[3,4],[3,18]],[[3,17],[3,18]],["machchuyen"],["port","output"]]]]],[[["dff",[[10,0],[13,2]],[[10,7],[10,10]],[],["module"]],[22,0]],[[["d",[[11,4],[11,11]],[[11,10],[11,11]],["dff"],["port","input"]],["clk",[[11,13],[11,16]],[[11,13],[11,16]],["dff"],["port","d"]],["rst",[[11,18],[11,21]],[[11,18],[11,21]],["dff"],["port","clk"]],["q",[[12,4],[12,16]],[[12,15],[12,16]],["dff"],["port","reg"]]]]],[[["moore",[[23,0],[26,2]],[[23,7],[23,12]],[],["module"]],[34,8]],[[["i",[[24,4],[24,11]],[[24,10],[24,11]],["moore"],["port","input"]],["clk",[[24,13],[24,16]],[[24,13],[24,16]],["moore"],["port","i"]],["rst",[[24,18],[24,21]],[[24,18],[24,21]],["moore"],["port","clk"]],["y",[[25,4],[25,12]],[[25,11],[25,12]],["moore"],["port","output"]],["q",[[28,0],[28,12]],[[28,11],[28,12]],["moore"],["variable","wire"]],["d",[[28,0],[28,15]],[[28,14],[28,15]],["moore"],["variable","q"]],["m1",[[29,0],[29,22]],[[29,11],[29,13]],["moore"],["instance","machchuyen"]],["f1",[[30,0],[30,28]],[[30,4],[30,6]],["moore"],["instance","dff"]],["f2",[[31,0],[31,28]],[[31,4],[31,6]],["moore"],["instance","dff"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/full_adder/full_adder_tb.v",[[null,null,null,null,[["o",[[0,0],[5,26]],[[5,7],[5,8]],[],["variable","g"]],["T",[[5,27],[5,86]],[[5,35],[5,36]],[],["variable","v"]],["m",[[5,27],[9,149]],[[9,146],[9,147]],[],["variable","oY"]]]],null,0]],["/home/vinhkhang/Documents/Verilog/full_adder/full_adder.v",[[[[[["full_adder",[[0,0],[3,2]],[[0,7],[0,17]],[],["module"]],[8,8]],[[["a",[[1,4],[1,11]],[[1,10],[1,11]],["full_adder"],["port","input"]],["b",[[1,13],[1,14]],[[1,13],[1,14]],["full_adder"],["port","a"]],["cin",[[1,16],[1,19]],[[1,16],[1,19]],["full_adder"],["port","b"]],["sum",[[2,4],[2,14]],[[2,11],[2,14]],["full_adder"],["port","output"]],["cout",[[2,16],[2,20]],[[2,16],[2,20]],["full_adder"],["port","sum"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/full_subtractor/fullsub_tb.v",[[[[[["fullsub_tb",[[2,0],[2,18]],[[2,7],[2,17]],[],["module"]],[23,8]],[[["sub1",[[3,4],[3,18]],[[3,14],[3,18]],["fullsub_tb"],["variable","reg"]],["sub2",[[3,4],[3,24]],[[3,20],[3,24]],["fullsub_tb"],["variable","sub1"]],["sub",[[4,4],[4,18]],[[4,15],[4,18]],["fullsub_tb"],["variable","wire"]],["cout_sub",[[5,4],[5,17]],[[5,9],[5,17]],["fullsub_tb"],["variable","wire"]],["fs",[[7,4],[12,5]],[[7,12],[7,14]],["fullsub_tb"],["instance","fullsub"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/full_subtractor/fullsub.v",[[[[[["fulladd",[[0,0],[3,2]],[[0,7],[0,14]],[],["module"]],[7,0]],[[["a",[[1,4],[1,11]],[[1,10],[1,11]],["fulladd"],["port","input"]],["b",[[1,13],[1,14]],[[1,13],[1,14]],["fulladd"],["port","a"]],["cin",[[1,16],[1,19]],[[1,16],[1,19]],["fulladd"],["port","b"]],["sum",[[2,4],[2,14]],[[2,11],[2,14]],["fulladd"],["port","output"]],["cout",[[2,16],[2,20]],[[2,16],[2,20]],["fulladd"],["port","sum"]]]]],[[["fulladd_4",[[8,0],[13,2]],[[8,7],[8,16]],[],["module"]],[20,0]],[[["add1",[[9,4],[9,20]],[[9,16],[9,20]],["fulladd_4"],["port","input"]],["add2",[[9,22],[9,26]],[[9,22],[9,26]],["fulladd_4"],["port","add1"]],["cin4",[[10,4],[10,14]],[[10,10],[10,14]],["fulladd_4"],["port","input"]],["sum4",[[11,4],[11,21]],[[11,17],[11,21]],["fulladd_4"],["port","output"]],["cout4",[[12,4],[12,16]],[[12,11],[12,16]],["fulladd_4"],["port","output"]],["temp",[[14,0],[14,15]],[[14,11],[14,15]],["fulladd_4"],["variable","wire"]],["fa1",[[15,0],[15,80]],[[15,8],[15,11]],["fulladd_4"],["instance","fulladd"]],["fa2",[[16,0],[16,83]],[[16,8],[16,11]],["fulladd_4"],["instance","fulladd"]],["fa3",[[17,0],[17,83]],[[17,8],[17,11]],["fulladd_4"],["instance","fulladd"]],["fa4",[[18,0],[18,81]],[[18,8],[18,11]],["fulladd_4"],["instance","fulladd"]]]]],[[["fullsub",[[21,0],[25,2]],[[21,7],[21,14]],[],["module"]],[35,8]],[[["sub1",[[22,4],[22,20]],[[22,16],[22,20]],["fullsub"],["port","input"]],["sub2",[[22,22],[22,26]],[[22,22],[22,26]],["fullsub"],["port","sub1"]],["sub",[[23,4],[23,20]],[[23,17],[23,20]],["fullsub"],["port","output"]],["cout_sub",[[24,4],[24,19]],[[24,11],[24,19]],["fullsub"],["port","output"]],["sub2_not",[[26,0],[26,19]],[[26,11],[26,19]],["fullsub"],["variable","wire"]],["n1",[[27,0],[27,38]],[[27,4],[27,6]],["fullsub"],["instance","not"]],["fa5",[[28,0],[34,1]],[[28,10],[28,13]],["fullsub"],["instance","fulladd_4"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/half_adder/half_adder_tb.v",[[[[[["half_adder_tb",[[2,0],[2,21]],[[2,7],[2,20]],[],["module"]],[25,8]],[[["a",[[3,4],[3,9]],[[3,8],[3,9]],["half_adder_tb"],["variable","reg"]],["b",[[3,4],[3,12]],[[3,11],[3,12]],["half_adder_tb"],["variable","a"]],["sum",[[4,4],[4,12]],[[4,9],[4,12]],["half_adder_tb"],["variable","wire"]],["cout",[[4,4],[4,18]],[[4,14],[4,18]],["half_adder_tb"],["variable","sum"]],["hd",[[6,4],[11,5]],[[6,15],[6,17]],["half_adder_tb"],["instance","half_adder"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/half_adder/half_adder.v",[[[[[["half_adder",[[0,0],[3,2]],[[0,7],[0,17]],[],["module"]],[8,9]],[[["a",[[1,4],[1,11]],[[1,10],[1,11]],["half_adder"],["port","input"]],["b",[[1,13],[1,14]],[[1,13],[1,14]],["half_adder"],["port","a"]],["sum",[[2,4],[2,14]],[[2,11],[2,14]],["half_adder"],["port","output"]],["cout",[[2,16],[2,20]],[[2,16],[2,20]],["half_adder"],["port","sum"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/mul4bit/mul4bit_tb.v",[[[[[["mul4bit_tb",[[2,0],[2,18]],[[2,7],[2,17]],[],["module"]],[26,8]],[[["a",[[3,4],[3,15]],[[3,14],[3,15]],["mul4bit_tb"],["variable","reg"]],["b",[[3,4],[3,18]],[[3,17],[3,18]],["mul4bit_tb"],["variable","a"]],["mul",[[4,4],[4,18]],[[4,15],[4,18]],["mul4bit_tb"],["variable","wire"]],["m4",[[6,4],[10,5]],[[6,12],[6,14]],["mul4bit_tb"],["instance","mul4bit"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/mul4bit/mul4bit.v",[[[[[["mul4bit",[[0,0],[3,2]],[[0,7],[0,14]],[],["module"]],[9,8]],[[["a",[[1,4],[1,17]],[[1,16],[1,17]],["mul4bit"],["port","input"]],["b",[[1,19],[1,20]],[[1,19],[1,20]],["mul4bit"],["port","a"]],["mul",[[2,4],[2,24]],[[2,21],[2,24]],["mul4bit"],["port","reg"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/mux2to1/mux2to1_tb.v",[[[[[["mux2to1_tb",[[0,0],[0,18]],[[0,7],[0,17]],[],["module"]],[23,9]],[[["a",[[1,4],[1,9]],[[1,8],[1,9]],["mux2to1_tb"],["variable","reg"]],["b",[[1,4],[1,12]],[[1,11],[1,12]],["mux2to1_tb"],["variable","a"]],["sel",[[1,4],[1,17]],[[1,14],[1,17]],["mux2to1_tb"],["variable","b"]],["s",[[2,4],[2,10]],[[2,9],[2,10]],["mux2to1_tb"],["variable","wire"]],["m21",[[4,4],[9,5]],[[4,12],[4,15]],["mux2to1_tb"],["instance","mux2to1"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/mux2to1/mux2to1.v",[[[[[["mux2to1",[[0,0],[3,2]],[[0,7],[0,14]],[],["module"]],[8,0]],[[["a",[[1,4],[1,11]],[[1,10],[1,11]],["mux2to1"],["port","input"]],["b",[[1,13],[1,14]],[[1,13],[1,14]],["mux2to1"],["port","a"]],["sel",[[1,16],[1,19]],[[1,16],[1,19]],["mux2to1"],["port","b"]],["s",[[2,4],[2,12]],[[2,11],[2,12]],["mux2to1"],["port","output"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/OnClass/hehe.v",[[[[[["test",[[0,0],[0,30]],[[0,7],[0,11]],[],["module"]],[40,0]],[[["clk",[[1,6],[1,9]],[[1,6],[1,9]],["test"],["port"]],["a",[[1,9],[1,12]],[[1,11],[1,12]],["test"],["port","clk"]],["b",[[1,12],[1,15]],[[1,14],[1,15]],["test"],["port","a"]],["f",[[0,24],[0,25]],[[0,24],[0,25]],["test"],["port","b"]],["g",[[2,8],[2,11]],[[2,10],[2,11]],["test"],["port","f"]],["f",[[2,7],[2,8]],[[2,7],[2,8]],["test"],["port"]],["f",[[3,0],[3,5]],[[3,4],[3,5]],["test"],["variable","reg"]],["g",[[15,2],[15,11]],[[15,10],[15,11]],["test"],["variable","f"]],["clk",[[5,0],[14,9]],[[14,6],[14,9]],["test"],["variable","reg"]],["a",[[5,0],[14,12]],[[14,11],[14,12]],["test"],["variable","clk"]],["b",[[5,0],[14,15]],[[14,14],[14,15]],["test"],["variable","a"]],["f",[[15,2],[15,8]],[[15,7],[15,8]],["test"],["variable","wire"]],["t",[[17,2],[23,3]],[[17,7],[17,8]],["test"],["instance","test"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/OnClass/led.v",[[[[[["counter",[[0,0],[3,2]],[[0,7],[0,14]],[],["module"]],[48,10]],[[["clk",[[1,2],[1,11]],[[1,8],[1,11]],["counter"],["port","input"]],["rst",[[1,13],[1,16]],[[1,13],[1,16]],["counter"],["port","clk"]],["seg1",[[2,2],[2,23]],[[2,19],[2,23]],["counter"],["port","reg"]],["seg2",[[2,25],[2,29]],[[2,25],[2,29]],["counter"],["port","seg1"]],["out1",[[4,0],[4,14]],[[4,10],[4,14]],["counter"],["variable","reg"]],["out2",[[4,0],[4,20]],[[4,16],[4,20]],["counter"],["variable","out1"]]],[],[[[["decode_7seg",[[26,0],[26,27]],[[26,15],[26,26]],["counter"],["function"]],[41,12]],[]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/OnClass/mealy.v",[[[[[["mealy",[[0,0],[4,2]],[[0,7],[0,12]],[],["module"]],[72,0]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["mealy"],["port","input"]],["rst",[[1,15],[1,18]],[[1,15],[1,18]],["mealy"],["port","clk"]],["mssv_mealy",[[2,4],[2,26]],[[2,16],[2,26]],["mealy"],["port","input"]],["done_mealy",[[3,4],[3,31]],[[3,21],[3,31]],["mealy"],["port","reg"]],["presentstate",[[5,0],[5,22]],[[5,10],[5,22]],["mealy"],["variable","reg"]],["nextstate",[[5,0],[5,33]],[[5,24],[5,33]],["mealy"],["variable","presentstate"]],["S0",[[6,0],[6,20]],[[6,10],[6,12]],["mealy"],["parameter"]],["S1",[[7,0],[7,20]],[[7,10],[7,12]],["mealy"],["parameter"]],["S2",[[8,0],[8,20]],[[8,10],[8,12]],["mealy"],["parameter"]],["S3",[[9,0],[9,20]],[[9,10],[9,12]],["mealy"],["parameter"]]]]],[[["mealy_tb",[[73,0],[73,16]],[[73,7],[73,15]],[],["module"]],[136,9]],[[["clk",[[74,4],[74,11]],[[74,8],[74,11]],["mealy_tb"],["variable","reg"]],["rst",[[74,4],[74,16]],[[74,13],[74,16]],["mealy_tb"],["variable","clk"]],["mssv_mealy",[[75,4],[75,24]],[[75,14],[75,24]],["mealy_tb"],["variable","reg"]],["done_mealy",[[76,4],[76,25]],[[76,15],[76,25]],["mealy_tb"],["variable","wire"]],["uut",[[78,4],[83,5]],[[78,10],[78,13]],["mealy_tb"],["instance","mealy"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/OnClass/moore.v",[[[[[["fsm_moore",[[0,0],[4,2]],[[0,7],[0,16]],[],["module"]],[71,0]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["fsm_moore"],["port","input"]],["rst",[[1,15],[1,18]],[[1,15],[1,18]],["fsm_moore"],["port","clk"]],["mssv_moore",[[2,4],[2,26]],[[2,16],[2,26]],["fsm_moore"],["port","input"]],["done_moore",[[3,4],[3,31]],[[3,21],[3,31]],["fsm_moore"],["port","reg"]],["presentstate",[[5,4],[5,26]],[[5,14],[5,26]],["fsm_moore"],["variable","reg"]],["nextstate",[[5,4],[5,37]],[[5,28],[5,37]],["fsm_moore"],["variable","presentstate"]],["S0",[[6,4],[6,24]],[[6,14],[6,16]],["fsm_moore"],["parameter"]],["S1",[[7,4],[7,24]],[[7,14],[7,16]],["fsm_moore"],["parameter"]],["S2",[[8,4],[8,24]],[[8,14],[8,16]],["fsm_moore"],["parameter"]],["S3",[[9,4],[9,24]],[[9,14],[9,16]],["fsm_moore"],["parameter"]],["S4",[[10,4],[10,24]],[[10,14],[10,16]],["fsm_moore"],["parameter"]]]]],[[["fsm_moore_tb",[[72,0],[72,20]],[[72,7],[72,19]],[],["module"]],[122,9]],[[["clk",[[73,4],[73,11]],[[73,8],[73,11]],["fsm_moore_tb"],["variable","reg"]],["rst",[[73,4],[73,16]],[[73,13],[73,16]],["fsm_moore_tb"],["variable","clk"]],["mssv_moore",[[74,4],[74,24]],[[74,14],[74,24]],["fsm_moore_tb"],["variable","reg"]],["done_moore",[[75,4],[75,25]],[[75,15],[75,25]],["fsm_moore_tb"],["variable","wire"]],["uut",[[77,4],[82,5]],[[77,14],[77,17]],["fsm_moore_tb"],["instance","fsm_moore"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/OnClass/tb.v",[[[[[["counter_7seg_tb",[[2,0],[2,23]],[[2,7],[2,22]],[],["module"]],[23,9]],[[["clk",[[3,2],[3,9]],[[3,6],[3,9]],["counter_7seg_tb"],["variable","reg"]],["rst",[[3,2],[3,14]],[[3,11],[3,14]],["counter_7seg_tb"],["variable","clk"]],["seg1",[[4,2],[4,17]],[[4,13],[4,17]],["counter_7seg_tb"],["variable","wire"]],["seg2",[[4,2],[4,23]],[[4,19],[4,23]],["counter_7seg_tb"],["variable","seg1"]],["uut",[[6,2],[11,3]],[[6,10],[6,13]],["counter_7seg_tb"],["instance","counter"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/RAM/basic/asynchronous/basic_ram_tb.v",[[[[[["basic_ram_tb",[[2,0],[2,20]],[[2,7],[2,19]],[],["module"]],[37,8]],[[["clk",[[3,4],[3,11]],[[3,8],[3,11]],["basic_ram_tb"],["variable","reg"]],["we",[[3,4],[3,15]],[[3,13],[3,15]],["basic_ram_tb"],["variable","clk"]],["addr",[[4,4],[4,18]],[[4,14],[4,18]],["basic_ram_tb"],["variable","reg"]],["in",[[5,4],[5,16]],[[5,14],[5,16]],["basic_ram_tb"],["variable","reg"]],["out",[[6,4],[6,18]],[[6,15],[6,18]],["basic_ram_tb"],["variable","wire"]],["bsr",[[8,4],[14,5]],[[8,14],[8,17]],["basic_ram_tb"],["instance","basic_ram"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/RAM/basic/asynchronous/basic_ram.v",[[[[[["basic_ram",[[0,0],[5,2]],[[0,7],[0,16]],[],["module"]],[16,8]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["basic_ram"],["port","input"]],["we",[[1,15],[1,17]],[[1,15],[1,17]],["basic_ram"],["port","clk"]],["addr",[[2,4],[2,20]],[[2,16],[2,20]],["basic_ram"],["port","input"]],["in",[[3,4],[3,18]],[[3,16],[3,18]],["basic_ram"],["port","input"]],["out",[[4,4],[4,20]],[[4,17],[4,20]],["basic_ram"],["port","output"]],["mem",[[7,0],[7,20]],[[7,10],[7,13]],["basic_ram"],["variable","reg"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/RAM/basic/synchronous/basic_ram_tb.v",[[[[[["basic_ram_tb",[[2,0],[2,20]],[[2,7],[2,19]],[],["module"]],[37,8]],[[["clk",[[3,4],[3,11]],[[3,8],[3,11]],["basic_ram_tb"],["variable","reg"]],["we",[[3,4],[3,15]],[[3,13],[3,15]],["basic_ram_tb"],["variable","clk"]],["addr",[[4,4],[4,18]],[[4,14],[4,18]],["basic_ram_tb"],["variable","reg"]],["in",[[5,4],[5,16]],[[5,14],[5,16]],["basic_ram_tb"],["variable","reg"]],["out",[[6,4],[6,18]],[[6,15],[6,18]],["basic_ram_tb"],["variable","wire"]],["bsr",[[8,4],[14,5]],[[8,14],[8,17]],["basic_ram_tb"],["instance","basic_ram"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/RAM/basic/synchronous/basic_ram.v",[[[[[["basic_ram",[[0,0],[5,2]],[[0,7],[0,16]],[],["module"]],[15,8]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["basic_ram"],["port","input"]],["we",[[1,15],[1,17]],[[1,15],[1,17]],["basic_ram"],["port","clk"]],["addr",[[2,4],[2,20]],[[2,16],[2,20]],["basic_ram"],["port","input"]],["in",[[3,4],[3,18]],[[3,16],[3,18]],["basic_ram"],["port","input"]],["out",[[4,4],[4,24]],[[4,21],[4,24]],["basic_ram"],["port","reg"]],["mem",[[7,0],[7,20]],[[7,10],[7,13]],["basic_ram"],["variable","reg"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/RAM/dual_port/asynchronous/dual_port_ram_tb.v",[[[[[["dual_port_ram_tb",[[2,0],[2,24]],[[2,7],[2,23]],[],["module"]],[48,8]],[[["clk",[[3,4],[3,11]],[[3,8],[3,11]],["dual_port_ram_tb"],["variable","reg"]],["we_a",[[3,4],[3,17]],[[3,13],[3,17]],["dual_port_ram_tb"],["variable","clk"]],["we_b",[[3,4],[3,23]],[[3,19],[3,23]],["dual_port_ram_tb"],["variable","we_a"]],["addr_a",[[4,4],[4,20]],[[4,14],[4,20]],["dual_port_ram_tb"],["variable","reg"]],["addr_b",[[4,4],[4,28]],[[4,22],[4,28]],["dual_port_ram_tb"],["variable","addr_a"]],["din_a",[[5,4],[5,19]],[[5,14],[5,19]],["dual_port_ram_tb"],["variable","reg"]],["din_b",[[5,4],[5,26]],[[5,21],[5,26]],["dual_port_ram_tb"],["variable","din_a"]],["dout_a",[[6,4],[6,21]],[[6,15],[6,21]],["dual_port_ram_tb"],["variable","wire"]],["dout_b",[[6,4],[6,29]],[[6,23],[6,29]],["dual_port_ram_tb"],["variable","dout_a"]],["dpr",[[8,4],[18,5]],[[8,18],[8,21]],["dual_port_ram_tb"],["instance","dual_port_ram"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/RAM/dual_port/asynchronous/dual_port_ram.v",[[[[[["dual_port_ram",[[0,0],[5,2]],[[0,7],[0,20]],[],["module"]],[17,8]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["dual_port_ram"],["port","input"]],["we_a",[[1,15],[1,19]],[[1,15],[1,19]],["dual_port_ram"],["port","clk"]],["we_b",[[1,21],[1,25]],[[1,21],[1,25]],["dual_port_ram"],["port","we_a"]],["addr_a",[[2,4],[2,22]],[[2,16],[2,22]],["dual_port_ram"],["port","input"]],["addr_b",[[2,24],[2,30]],[[2,24],[2,30]],["dual_port_ram"],["port","addr_a"]],["din_a",[[3,4],[3,21]],[[3,16],[3,21]],["dual_port_ram"],["port","input"]],["din_b",[[3,23],[3,28]],[[3,23],[3,28]],["dual_port_ram"],["port","din_a"]],["dout_a",[[4,4],[4,23]],[[4,17],[4,23]],["dual_port_ram"],["port","output"]],["dout_b",[[4,25],[4,31]],[[4,25],[4,31]],["dual_port_ram"],["port","dout_a"]],["mem",[[7,0],[7,20]],[[7,10],[7,13]],["dual_port_ram"],["variable","reg"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/RAM/dual_port/synchronous/dual_port_ram_tb.v",[[[[[["dual_port_ram_tb",[[2,0],[2,24]],[[2,7],[2,23]],[],["module"]],[48,8]],[[["clk",[[3,4],[3,11]],[[3,8],[3,11]],["dual_port_ram_tb"],["variable","reg"]],["we_a",[[3,4],[3,17]],[[3,13],[3,17]],["dual_port_ram_tb"],["variable","clk"]],["we_b",[[3,4],[3,23]],[[3,19],[3,23]],["dual_port_ram_tb"],["variable","we_a"]],["addr_a",[[4,4],[4,20]],[[4,14],[4,20]],["dual_port_ram_tb"],["variable","reg"]],["addr_b",[[4,4],[4,28]],[[4,22],[4,28]],["dual_port_ram_tb"],["variable","addr_a"]],["din_a",[[5,4],[5,19]],[[5,14],[5,19]],["dual_port_ram_tb"],["variable","reg"]],["din_b",[[5,4],[5,26]],[[5,21],[5,26]],["dual_port_ram_tb"],["variable","din_a"]],["dout_a",[[6,4],[6,21]],[[6,15],[6,21]],["dual_port_ram_tb"],["variable","wire"]],["dout_b",[[6,4],[6,29]],[[6,23],[6,29]],["dual_port_ram_tb"],["variable","dout_a"]],["dpr",[[8,4],[18,5]],[[8,18],[8,21]],["dual_port_ram_tb"],["instance","dual_port_ram"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/RAM/dual_port/synchronous/dual_port_ram.v",[[[[[["dual_port_ram",[[0,0],[5,2]],[[0,7],[0,20]],[],["module"]],[19,8]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["dual_port_ram"],["port","input"]],["we_a",[[1,15],[1,19]],[[1,15],[1,19]],["dual_port_ram"],["port","clk"]],["we_b",[[1,21],[1,25]],[[1,21],[1,25]],["dual_port_ram"],["port","we_a"]],["addr_a",[[2,4],[2,22]],[[2,16],[2,22]],["dual_port_ram"],["port","input"]],["addr_b",[[2,24],[2,30]],[[2,24],[2,30]],["dual_port_ram"],["port","addr_a"]],["din_a",[[3,4],[3,21]],[[3,16],[3,21]],["dual_port_ram"],["port","input"]],["din_b",[[3,23],[3,28]],[[3,23],[3,28]],["dual_port_ram"],["port","din_a"]],["dout_a",[[4,4],[4,27]],[[4,21],[4,27]],["dual_port_ram"],["port","reg"]],["dout_b",[[4,29],[4,35]],[[4,29],[4,35]],["dual_port_ram"],["port","dout_a"]],["mem",[[7,0],[7,20]],[[7,10],[7,13]],["dual_port_ram"],["variable","reg"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/RAM/single_port/asynchronous/single_port_ram_tb.v",[[[[[["single_port_ram_tb",[[2,0],[2,26]],[[2,7],[2,25]],[],["module"]],[38,8]],[[["clk",[[3,4],[3,11]],[[3,8],[3,11]],["single_port_ram_tb"],["variable","reg"]],["we",[[3,4],[3,15]],[[3,13],[3,15]],["single_port_ram_tb"],["variable","clk"]],["addr",[[4,4],[4,18]],[[4,14],[4,18]],["single_port_ram_tb"],["variable","reg"]],["din",[[5,4],[5,17]],[[5,14],[5,17]],["single_port_ram_tb"],["variable","reg"]],["dout",[[6,4],[6,19]],[[6,15],[6,19]],["single_port_ram_tb"],["variable","wire"]],["sgr",[[8,4],[14,5]],[[8,20],[8,23]],["single_port_ram_tb"],["instance","single_port_ram"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/RAM/single_port/asynchronous/single_port_ram.v",[[[[[["single_port_ram",[[0,0],[5,2]],[[0,7],[0,22]],[],["module"]],[20,8]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["single_port_ram"],["port","input"]],["we",[[1,15],[1,17]],[[1,15],[1,17]],["single_port_ram"],["port","clk"]],["addr",[[2,4],[2,20]],[[2,16],[2,20]],["single_port_ram"],["port","input"]],["din",[[3,4],[3,19]],[[3,16],[3,19]],["single_port_ram"],["port","input"]],["dout",[[4,4],[4,21]],[[4,17],[4,21]],["single_port_ram"],["port","output"]],["mem",[[7,0],[7,20]],[[7,10],[7,13]],["single_port_ram"],["variable","reg"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/RAM/single_port/synchronous/single_port_ram_tb.v",[[[[[["single_port_ram_tb",[[2,0],[2,26]],[[2,7],[2,25]],[],["module"]],[38,8]],[[["clk",[[3,4],[3,11]],[[3,8],[3,11]],["single_port_ram_tb"],["variable","reg"]],["we",[[3,4],[3,15]],[[3,13],[3,15]],["single_port_ram_tb"],["variable","clk"]],["addr",[[4,4],[4,18]],[[4,14],[4,18]],["single_port_ram_tb"],["variable","reg"]],["din",[[5,4],[5,17]],[[5,14],[5,17]],["single_port_ram_tb"],["variable","reg"]],["dout",[[6,4],[6,19]],[[6,15],[6,19]],["single_port_ram_tb"],["variable","wire"]],["sgr",[[8,4],[14,5]],[[8,20],[8,23]],["single_port_ram_tb"],["instance","single_port_ram"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/RAM/single_port/synchronous/single_port_ram.v",[[[[[["single_port_ram",[[0,0],[5,2]],[[0,7],[0,22]],[],["module"]],[20,8]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["single_port_ram"],["port","input"]],["we",[[1,15],[1,17]],[[1,15],[1,17]],["single_port_ram"],["port","clk"]],["addr",[[2,4],[2,20]],[[2,16],[2,20]],["single_port_ram"],["port","input"]],["din",[[3,4],[3,19]],[[3,16],[3,19]],["single_port_ram"],["port","input"]],["dout",[[4,4],[4,25]],[[4,21],[4,25]],["single_port_ram"],["port","reg"]],["mem",[[7,0],[7,20]],[[7,10],[7,13]],["single_port_ram"],["variable","reg"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/shift_left_4bit/shift_left_4bit_tb.v",[[[[[["shift_left_4bit_tb",[[2,0],[2,26]],[[2,7],[2,25]],[],["module"]],[23,8]],[[["in",[[3,4],[3,16]],[[3,14],[3,16]],["shift_left_4bit_tb"],["variable","reg"]],["n",[[4,4],[4,15]],[[4,14],[4,15]],["shift_left_4bit_tb"],["variable","reg"]],["out",[[5,4],[5,18]],[[5,15],[5,18]],["shift_left_4bit_tb"],["variable","wire"]],["sl4b",[[7,4],[11,5]],[[7,20],[7,24]],["shift_left_4bit_tb"],["instance","shift_left_4bit"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/shift_left_4bit/shift_left_4bit.v",[[[[[["shift_left_4bit",[[0,0],[4,2]],[[0,7],[0,22]],[],["module"]],[7,8]],[[["in",[[1,4],[1,18]],[[1,16],[1,18]],["shift_left_4bit"],["port","input"]],["n",[[2,4],[2,17]],[[2,16],[2,17]],["shift_left_4bit"],["port","input"]],["out",[[3,4],[3,20]],[[3,17],[3,20]],["shift_left_4bit"],["port","output"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/shift_left_right/shift_left_right_tb.v",[[[[[["shift_left_right_tb",[[2,0],[2,27]],[[2,7],[2,26]],[],["module"]],[25,8]],[[["in",[[3,4],[3,16]],[[3,14],[3,16]],["shift_left_right_tb"],["variable","reg"]],["dir",[[4,4],[4,11]],[[4,8],[4,11]],["shift_left_right_tb"],["variable","reg"]],["num",[[5,4],[5,17]],[[5,14],[5,17]],["shift_left_right_tb"],["variable","reg"]],["out",[[6,4],[6,18]],[[6,15],[6,18]],["shift_left_right_tb"],["variable","wire"]],["shift_left_right_0",[[8,4],[13,5]],[[8,21],[8,39]],["shift_left_right_tb"],["instance","shift_left_right"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/shift_left_right/shift_left_right.v",[[[[[["shift_left_right",[[0,0],[5,2]],[[0,7],[0,23]],[],["module"]],[14,8]],[[["in",[[1,4],[1,18]],[[1,16],[1,18]],["shift_left_right"],["port","input"]],["dir",[[2,4],[2,13]],[[2,10],[2,13]],["shift_left_right"],["port","input"]],["num",[[3,4],[3,19]],[[3,16],[3,19]],["shift_left_right"],["port","input"]],["out",[[4,4],[4,24]],[[4,21],[4,24]],["shift_left_right"],["port","reg"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/alu_tb.v",[[[[[["alu",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[0,0],[6,4]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[0,7],[0,10]]],[],["module"]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[1,21]]],[[["operand1",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[1,4],[1,32]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[1,24],[1,32]]],["alu"],["port","signed"]],["operand2",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[1,34],[1,42]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[1,34],[1,42]]],["alu"],["port","operand1"]],["aluop",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[2,4],[2,21]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[2,16],[2,21]]],["alu"],["port","input"]],["alu_out",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[3,4],[3,36]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[3,29],[3,36]]],["alu"],["port","signed"]],["add_sub_overflow",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[4,4],[4,31]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[4,15],[4,31]]],["alu"],["port","reg"]],["zero",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[5,4],[5,15]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[5,11],[5,15]]],["alu"],["port","output"]],["alu_tmp",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[8,2],[8,27]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[8,20],[8,27]]],["alu"],["variable","signed"]],["COMPLEMENT",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[10,2],[10,33]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[10,12],[10,22]]],["alu"],["parameter"]],["AND",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[11,2],[11,33]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[11,12],[11,15]]],["alu"],["parameter"]],["XOR",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[12,2],[12,33]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[12,12],[12,15]]],["alu"],["parameter"]],["OR",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[13,2],[13,33]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[13,12],[13,14]]],["alu"],["parameter"]],["DECREMENT",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[14,2],[14,33]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[14,12],[14,21]]],["alu"],["parameter"]],["ADD",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[15,2],[15,33]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[15,12],[15,15]]],["alu"],["parameter"]],["SUB",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[16,2],[16,33]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[16,12],[16,15]]],["alu"],["parameter"]],["INCREMENT",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[17,2],[17,33]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[17,12],[17,21]]],["alu"],["parameter"]]]]],[[["alu_tb",[[2,0],[2,14]],[[2,7],[2,13]],[],["module"]],[47,9]],[[["operand1",[[3,2],[3,28]],[[3,20],[3,28]],["alu_tb"],["variable","signed"]],["operand2",[[3,2],[3,38]],[[3,30],[3,38]],["alu_tb"],["variable","operand1"]],["alu_op",[[4,2],[4,18]],[[4,12],[4,18]],["alu_tb"],["variable","reg"]],["alu_out",[[5,2],[5,28]],[[5,21],[5,28]],["alu_tb"],["variable","signed"]],["add_sub_overflow",[[6,2],[6,23]],[[6,7],[6,23]],["alu_tb"],["variable","wire"]],["zero",[[7,2],[7,11]],[[7,7],[7,11]],["alu_tb"],["variable","wire"]],["hehe",[[9,2],[16,3]],[[9,6],[9,10]],["alu_tb"],["instance","alu"]]]]]],["/home/vinhkhang/Documents/Verilog/Task4-6/alu.v"]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[null,[],null,null,[["/home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/ALUControl.v",[[null,[],null,null,[["/home/vinhkhang/Documents/Verilog/Task4-6/ALUControl.v",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/ControlUnit.v",[[null,[],null,null,[["/home/vinhkhang/Documents/Verilog/Task4-6/ControlUnit.v",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/CPU_tb.v",[[[[[["alu",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[0,0],[6,4]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[0,7],[0,10]]],[],["module"]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[1,3]]],[[["operand1",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[1,4],[1,32]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[1,24],[1,32]]],["alu"],["port","signed"]],["operand2",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[1,34],[1,42]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[1,34],[1,42]]],["alu"],["port","operand1"]],["aluop",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[2,4],[2,21]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[2,16],[2,21]]],["alu"],["port","input"]],["alu_out",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[3,4],[3,36]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[3,29],[3,36]]],["alu"],["port","signed"]],["add_sub_overflow",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[4,4],[4,31]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[4,15],[4,31]]],["alu"],["port","reg"]],["zero",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[5,4],[5,15]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[5,11],[5,15]]],["alu"],["port","output"]],["alu_tmp",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[8,2],[8,27]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[8,20],[8,27]]],["alu"],["variable","signed"]],["COMPLEMENT",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[10,2],[10,33]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[10,12],[10,22]]],["alu"],["parameter"]],["AND",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[11,2],[11,33]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[11,12],[11,15]]],["alu"],["parameter"]],["XOR",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[12,2],[12,33]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[12,12],[12,15]]],["alu"],["parameter"]],["OR",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[13,2],[13,33]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[13,12],[13,14]]],["alu"],["parameter"]],["DECREMENT",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[14,2],[14,33]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[14,12],[14,21]]],["alu"],["parameter"]],["ADD",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[15,2],[15,33]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[15,12],[15,15]]],["alu"],["parameter"]],["SUB",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[16,2],[16,33]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[16,12],[16,15]]],["alu"],["parameter"]],["INCREMENT",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[17,2],[17,33]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[17,12],[17,21]]],["alu"],["parameter"]]]]],[[["signextend",["file:///home/vinhkhang/Documents/Verilog/Task4-6/signextend.v",[[0,0],[3,4]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/signextend.v",[[0,7],[0,17]]],[],["module"]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/signextend.v",[1,23]]],[[["in",["file:///home/vinhkhang/Documents/Verilog/Task4-6/signextend.v",[[1,4],[1,19]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/signextend.v",[[1,17],[1,19]]],["signextend"],["port","input"]],["out",["file:///home/vinhkhang/Documents/Verilog/Task4-6/signextend.v",[[2,4],[2,21]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/signextend.v",[[2,18],[2,21]]],["signextend"],["port","output"]]]]],[[["regfile",["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[0,0],[6,4]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[0,7],[0,14]]],[],["module"]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[2,20]]],[[["clk",["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[1,4],[1,13]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[1,10],[1,13]]],["regfile"],["port","input"]],["RegWrite",["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[2,4],[2,18]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[2,10],[2,18]]],["regfile"],["port","input"]],["ReadReg1",["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[3,4],[3,24]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[3,16],[3,24]]],["regfile"],["port","input"]],["ReadReg2",["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[3,26],[3,34]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[3,26],[3,34]]],["regfile"],["port","ReadReg1"]],["WriteReg",["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[3,36],[3,44]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[3,36],[3,44]]],["regfile"],["port","ReadReg2"]],["WriteData",["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[4,4],[4,26]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[4,17],[4,26]]],["regfile"],["port","input"]],["ReadData1",["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[5,4],[5,27]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[5,18],[5,27]]],["regfile"],["port","output"]],["ReadData2",["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[5,29],[5,38]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[5,29],[5,38]]],["regfile"],["port","ReadData1"]],["Regs",["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[8,2],[8,24]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[8,13],[8,17]]],["regfile"],["variable","reg"]],["i",["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[9,2],[9,11]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[9,10],[9,11]]],["regfile"],["variable","integer"]]]]],[[["datamem",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[[0,0],[7,4]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[[0,7],[0,14]]],[],["module"]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[3,20]]],[[["clk",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[[1,4],[1,13]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[[1,10],[1,13]]],["datamem"],["port","input"]],["MemWrite",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[[2,4],[2,18]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[[2,10],[2,18]]],["datamem"],["port","input"]],["MemRead",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[[3,4],[3,17]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[[3,10],[3,17]]],["datamem"],["port","input"]],["Addr",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[[4,4],[4,21]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[[4,17],[4,21]]],["datamem"],["port","input"]],["WriteData",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[[5,4],[5,26]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[[5,17],[5,26]]],["datamem"],["port","input"]],["ReadData",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[[6,4],[6,30]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[[6,22],[6,30]]],["datamem"],["port","reg"]],["Mem",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[[8,2],[8,24]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[[8,13],[8,16]]],["datamem"],["variable","reg"]],["i",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[[9,2],[9,11]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[[9,10],[9,11]]],["datamem"],["variable","integer"]]]]],[[["Datapath",["file:///home/vinhkhang/Documents/Verilog/Task4-6/Datapath.v",[[4,0],[11,4]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/Datapath.v",[[4,7],[4,15]]],[],["module"]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/Datapath.v",[1,4]]],[[["clk",["file:///home/vinhkhang/Documents/Verilog/Task4-6/Datapath.v",[[5,4],[5,13]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/Datapath.v",[[5,10],[5,13]]],["Datapath"],["port","input"]],["RegDst",["file:///home/vinhkhang/Documents/Verilog/Task4-6/Datapath.v",[[6,4],[6,16]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/Datapath.v",[[6,10],[6,16]]],["Datapath"],["port","input"]],["MemRead",["file:///home/vinhkhang/Documents/Verilog/Task4-6/Datapath.v",[[6,18],[6,25]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/Datapath.v",[[6,18],[6,25]]],["Datapath"],["port","RegDst"]],["MemWrite",["file:///home/vinhkhang/Documents/Verilog/Task4-6/Datapath.v",[[6,27],[6,35]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/Datapath.v",[[6,27],[6,35]]],["Datapath"],["port","MemRead"]],["MemToReg",["file:///home/vinhkhang/Documents/Verilog/Task4-6/Datapath.v",[[6,37],[6,45]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/Datapath.v",[[6,37],[6,45]]],["Datapath"],["port","MemWrite"]],["ALUSrc",["file:///home/vinhkhang/Documents/Verilog/Task4-6/Datapath.v",[[6,47],[6,53]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/Datapath.v",[[6,47],[6,53]]],["Datapath"],["port","MemToReg"]],["RegWrite",["file:///home/vinhkhang/Documents/Verilog/Task4-6/Datapath.v",[[6,55],[6,63]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/Datapath.v",[[6,55],[6,63]]],["Datapath"],["port","ALUSrc"]],["ALUControl_Signal",["file:///home/vinhkhang/Documents/Verilog/Task4-6/Datapath.v",[[7,4],[7,33]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/Datapath.v",[[7,16],[7,33]]],["Datapath"],["port","input"]],["Instruction",["file:///home/vinhkhang/Documents/Verilog/Task4-6/Datapath.v",[[8,4],[8,28]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/Datapath.v",[[8,17],[8,28]]],["Datapath"],["port","input"]],["ALU_Result",["file:///home/vinhkhang/Documents/Verilog/Task4-6/Datapath.v",[[9,4],[9,28]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/Datapath.v",[[9,18],[9,28]]],["Datapath"],["port","output"]],["zero",["file:///home/vinhkhang/Documents/Verilog/Task4-6/Datapath.v",[[10,4],[10,15]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/Datapath.v",[[10,11],[10,15]]],["Datapath"],["port","output"]],["overflow",["file:///home/vinhkhang/Documents/Verilog/Task4-6/Datapath.v",[[10,17],[10,25]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/Datapath.v",[[10,17],[10,25]]],["Datapath"],["port","zero"]],["WriteReg",["file:///home/vinhkhang/Documents/Verilog/Task4-6/Datapath.v",[[12,2],[12,21]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/Datapath.v",[[12,13],[12,21]]],["Datapath"],["variable","wire"]],["ALU_Op2",["file:///home/vinhkhang/Documents/Verilog/Task4-6/Datapath.v",[[13,2],[13,20]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/Datapath.v",[[13,13],[13,20]]],["Datapath"],["variable","wire"]],["SignEx_out",["file:///home/vinhkhang/Documents/Verilog/Task4-6/Datapath.v",[[13,2],[13,32]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/Datapath.v",[[13,22],[13,32]]],["Datapath"],["variable","ALU_Op2"]],["WriteData",["file:///home/vinhkhang/Documents/Verilog/Task4-6/Datapath.v",[[13,2],[13,43]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/Datapath.v",[[13,34],[13,43]]],["Datapath"],["variable","SignEx_out"]],["ReadData1",["file:///home/vinhkhang/Documents/Verilog/Task4-6/Datapath.v",[[13,2],[13,54]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/Datapath.v",[[13,45],[13,54]]],["Datapath"],["variable","WriteData"]],["ReadData2",["file:///home/vinhkhang/Documents/Verilog/Task4-6/Datapath.v",[[13,2],[13,65]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/Datapath.v",[[13,56],[13,65]]],["Datapath"],["variable","ReadData1"]],["MemRead_Data",["file:///home/vinhkhang/Documents/Verilog/Task4-6/Datapath.v",[[13,2],[13,79]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/Datapath.v",[[13,67],[13,79]]],["Datapath"],["variable","ReadData2"]],["rf",["file:///home/vinhkhang/Documents/Verilog/Task4-6/Datapath.v",[[16,2],[25,3]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/Datapath.v",[[16,10],[16,12]]],["Datapath"],["instance","regfile"]],["se",["file:///home/vinhkhang/Documents/Verilog/Task4-6/Datapath.v",[[27,2],[30,5]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/Datapath.v",[[27,13],[27,15]]],["Datapath"],["instance","signextend"]],["alu_unit",["file:///home/vinhkhang/Documents/Verilog/Task4-6/Datapath.v",[[35,2],[42,5]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/Datapath.v",[[35,6],[35,14]]],["Datapath"],["instance","alu"]],["dm",["file:///home/vinhkhang/Documents/Verilog/Task4-6/Datapath.v",[[45,2],[52,5]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/Datapath.v",[[45,10],[45,12]]],["Datapath"],["instance","datamem"]]]]],[[["ALUControl",["file:///home/vinhkhang/Documents/Verilog/Task4-6/ALUControl.v",[[0,0],[4,4]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/ALUControl.v",[[0,7],[0,17]]],[],["module"]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/ALUControl.v",[2,2]]],[[["ALU_Op",["file:///home/vinhkhang/Documents/Verilog/Task4-6/ALUControl.v",[[1,4],[1,22]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/ALUControl.v",[[1,16],[1,22]]],["ALUControl"],["port","input"]],["Funct",["file:///home/vinhkhang/Documents/Verilog/Task4-6/ALUControl.v",[[2,4],[2,21]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/ALUControl.v",[[2,16],[2,21]]],["ALUControl"],["port","input"]],["ALUControl_o",["file:///home/vinhkhang/Documents/Verilog/Task4-6/ALUControl.v",[[3,4],[3,33]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/ALUControl.v",[[3,21],[3,33]]],["ALUControl"],["port","reg"]]]]],[[["ControlUnit",["file:///home/vinhkhang/Documents/Verilog/Task4-6/ControlUnit.v",[[0,0],[4,4]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/ControlUnit.v",[[0,7],[0,18]]],[],["module"]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/ControlUnit.v",[2,26]]],[[["Opcode",["file:///home/vinhkhang/Documents/Verilog/Task4-6/ControlUnit.v",[[1,4],[1,22]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/ControlUnit.v",[[1,16],[1,22]]],["ControlUnit"],["port","input"]],["RegDst",["file:///home/vinhkhang/Documents/Verilog/Task4-6/ControlUnit.v",[[2,4],[2,21]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/ControlUnit.v",[[2,15],[2,21]]],["ControlUnit"],["port","reg"]],["MemRead",["file:///home/vinhkhang/Documents/Verilog/Task4-6/ControlUnit.v",[[2,23],[2,30]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/ControlUnit.v",[[2,23],[2,30]]],["ControlUnit"],["port","RegDst"]],["MemWrite",["file:///home/vinhkhang/Documents/Verilog/Task4-6/ControlUnit.v",[[2,32],[2,40]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/ControlUnit.v",[[2,32],[2,40]]],["ControlUnit"],["port","MemRead"]],["MemToReg",["file:///home/vinhkhang/Documents/Verilog/Task4-6/ControlUnit.v",[[2,42],[2,50]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/ControlUnit.v",[[2,42],[2,50]]],["ControlUnit"],["port","MemWrite"]],["ALUSrc",["file:///home/vinhkhang/Documents/Verilog/Task4-6/ControlUnit.v",[[2,52],[2,58]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/ControlUnit.v",[[2,52],[2,58]]],["ControlUnit"],["port","MemToReg"]],["RegWrite",["file:///home/vinhkhang/Documents/Verilog/Task4-6/ControlUnit.v",[[2,60],[2,68]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/ControlUnit.v",[[2,60],[2,68]]],["ControlUnit"],["port","ALUSrc"]],["ALU_Op",["file:///home/vinhkhang/Documents/Verilog/Task4-6/ControlUnit.v",[[3,4],[3,27]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/ControlUnit.v",[[3,21],[3,27]]],["ControlUnit"],["port","reg"]]]]],[[["CPU",["file:///home/vinhkhang/Documents/Verilog/Task4-6/CPU.v",[[3,0],[9,4]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/CPU.v",[[3,7],[3,10]]],[],["module"]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/CPU.v",[1,16]]],[[["clk",["file:///home/vinhkhang/Documents/Verilog/Task4-6/CPU.v",[[4,4],[4,13]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/CPU.v",[[4,10],[4,13]]],["CPU"],["port","input"]],["Instruction",["file:///home/vinhkhang/Documents/Verilog/Task4-6/CPU.v",[[5,4],[5,28]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/CPU.v",[[5,17],[5,28]]],["CPU"],["port","input"]],["ALU_Result",["file:///home/vinhkhang/Documents/Verilog/Task4-6/CPU.v",[[6,4],[6,28]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/CPU.v",[[6,18],[6,28]]],["CPU"],["port","output"]],["zero",["file:///home/vinhkhang/Documents/Verilog/Task4-6/CPU.v",[[7,4],[7,16]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/CPU.v",[[7,12],[7,16]]],["CPU"],["port","output"]],["overflow",["file:///home/vinhkhang/Documents/Verilog/Task4-6/CPU.v",[[8,4],[8,19]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/CPU.v",[[8,11],[8,19]]],["CPU"],["port","output"]],["RegDst",["file:///home/vinhkhang/Documents/Verilog/Task4-6/CPU.v",[[11,2],[11,13]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/CPU.v",[[11,7],[11,13]]],["CPU"],["variable","wire"]],["MemRead",["file:///home/vinhkhang/Documents/Verilog/Task4-6/CPU.v",[[11,2],[11,22]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/CPU.v",[[11,15],[11,22]]],["CPU"],["variable","RegDst"]],["MemWrite",["file:///home/vinhkhang/Documents/Verilog/Task4-6/CPU.v",[[11,2],[11,32]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/CPU.v",[[11,24],[11,32]]],["CPU"],["variable","MemRead"]],["MemToReg",["file:///home/vinhkhang/Documents/Verilog/Task4-6/CPU.v",[[11,2],[11,42]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/CPU.v",[[11,34],[11,42]]],["CPU"],["variable","MemWrite"]],["ALUSrc",["file:///home/vinhkhang/Documents/Verilog/Task4-6/CPU.v",[[11,2],[11,50]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/CPU.v",[[11,44],[11,50]]],["CPU"],["variable","MemToReg"]],["RegWrite",["file:///home/vinhkhang/Documents/Verilog/Task4-6/CPU.v",[[11,2],[11,60]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/CPU.v",[[11,52],[11,60]]],["CPU"],["variable","ALUSrc"]],["ALU_Op",["file:///home/vinhkhang/Documents/Verilog/Task4-6/CPU.v",[[12,2],[12,19]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/CPU.v",[[12,13],[12,19]]],["CPU"],["variable","wire"]],["ALUControl_Signal",["file:///home/vinhkhang/Documents/Verilog/Task4-6/CPU.v",[[13,2],[13,30]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/CPU.v",[[13,13],[13,30]]],["CPU"],["variable","wire"]],["WriteData",["file:///home/vinhkhang/Documents/Verilog/Task4-6/CPU.v",[[14,2],[14,23]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/CPU.v",[[14,14],[14,23]]],["CPU"],["variable","wire"]],["ReadData1",["file:///home/vinhkhang/Documents/Verilog/Task4-6/CPU.v",[[14,2],[14,34]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/CPU.v",[[14,25],[14,34]]],["CPU"],["variable","WriteData"]],["ReadData2",["file:///home/vinhkhang/Documents/Verilog/Task4-6/CPU.v",[[14,2],[14,45]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/CPU.v",[[14,36],[14,45]]],["CPU"],["variable","ReadData1"]],["MemRead_Data",["file:///home/vinhkhang/Documents/Verilog/Task4-6/CPU.v",[[14,2],[14,59]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/CPU.v",[[14,47],[14,59]]],["CPU"],["variable","ReadData2"]],["dp",["file:///home/vinhkhang/Documents/Verilog/Task4-6/CPU.v",[[16,2],[29,3]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/CPU.v",[[16,11],[16,13]]],["CPU"],["instance","Datapath"]],["cn",["file:///home/vinhkhang/Documents/Verilog/Task4-6/CPU.v",[[31,2],[40,3]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/CPU.v",[[31,14],[31,16]]],["CPU"],["instance","ControlUnit"]],["actrl",["file:///home/vinhkhang/Documents/Verilog/Task4-6/CPU.v",[[42,2],[46,3]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/CPU.v",[[42,13],[42,18]]],["CPU"],["instance","ALUControl"]]]]],[[["CPU_tb",[[3,0],[3,14]],[[3,7],[3,13]],[],["module"]],[168,8]],[[["clk",[[6,0],[6,7]],[[6,4],[6,7]],["CPU_tb"],["variable","reg"]],["Instruction",[[7,0],[7,22]],[[7,11],[7,22]],["CPU_tb"],["variable","reg"]],["ALU_Result",[[10,0],[10,22]],[[10,12],[10,22]],["CPU_tb"],["variable","wire"]],["zero",[[11,0],[11,9]],[[11,5],[11,9]],["CPU_tb"],["variable","wire"]],["overflow",[[12,0],[12,13]],[[12,5],[12,13]],["CPU_tb"],["variable","wire"]],["instructions",[[15,0],[15,31]],[[15,11],[15,23]],["CPU_tb"],["variable","reg"]],["i",[[16,0],[16,9]],[[16,8],[16,9]],["CPU_tb"],["variable","integer"]],["file",[[16,0],[16,15]],[[16,11],[16,15]],["CPU_tb"],["variable","i"]],["addr",[[16,0],[16,21]],[[16,17],[16,21]],["CPU_tb"],["variable","file"]],["expected_result",[[17,0],[17,26]],[[17,11],[17,26]],["CPU_tb"],["variable","reg"]],["dummy_string",[[18,0],[18,24]],[[18,12],[18,24]],["CPU_tb"],["variable","reg"]],["scan_result",[[19,0],[19,19]],[[19,8],[19,19]],["CPU_tb"],["variable","integer"]],["uut",[[21,0],[27,1]],[[21,4],[21,7]],["CPU_tb"],["instance","CPU"]]]]]],["/home/vinhkhang/Documents/Verilog/Task4-6/CPU.v"]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/CPU.v",[[null,["/home/vinhkhang/Documents/Verilog/Task4-6/Datapath.v","/home/vinhkhang/Documents/Verilog/Task4-6/ALUControl.v","/home/vinhkhang/Documents/Verilog/Task4-6/ControlUnit.v"],null,null,[["/home/vinhkhang/Documents/Verilog/Task4-6/CPU.v",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[[null,[],null,null,[["/home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/Datapath.v",[[null,["/home/vinhkhang/Documents/Verilog/Task4-6/alu.v","/home/vinhkhang/Documents/Verilog/Task4-6/signextend.v","/home/vinhkhang/Documents/Verilog/Task4-6/regfile.v","/home/vinhkhang/Documents/Verilog/Task4-6/datamem.v"],null,null,[["/home/vinhkhang/Documents/Verilog/Task4-6/Datapath.v",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/Lam/mips/rtl/alu.v",[[[[[["alu",[[0,0],[7,5]],[[0,7],[0,10]],[],["module"]],[44,9]],[[["operand1",[[2,3],[2,29]],[[2,21],[2,29]],["alu"],["port","wire"]],["operand2",[[3,3],[3,29]],[[3,21],[3,29]],["alu"],["port","wire"]],["alu_control",[[4,3],[4,32]],[[4,21],[4,32]],["alu"],["port","wire"]],["result",[[5,3],[5,27]],[[5,21],[5,27]],["alu"],["port","reg"]],["zero",[[6,3],[6,25]],[[6,21],[6,25]],["alu"],["port","wire"]],["COMPLEMENT",[[10,3],[18,33]],[[11,19],[11,29]],["alu"],["localparam"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/Lam/mips/rtl/control_unit.v",[[[[[["control_unit",[[1,0],[12,5]],[[1,7],[1,19]],[],["module"]],[90,9]],[[["opcode",[[3,3],[3,26]],[[3,20],[3,26]],["control_unit"],["port","wire"]],["funct",[[4,3],[4,25]],[[4,20],[4,25]],["control_unit"],["port","wire"]],["reg_dst",[[5,3],[5,27]],[[5,20],[5,27]],["control_unit"],["port","reg"]],["alu_src",[[6,3],[6,27]],[[6,20],[6,27]],["control_unit"],["port","reg"]],["mem_to_reg",[[7,3],[7,30]],[[7,20],[7,30]],["control_unit"],["port","reg"]],["reg_write",[[8,3],[8,29]],[[8,20],[8,29]],["control_unit"],["port","reg"]],["mem_read",[[9,3],[9,28]],[[9,20],[9,28]],["control_unit"],["port","reg"]],["mem_write",[[10,3],[10,29]],[[10,20],[10,29]],["control_unit"],["port","reg"]],["alu_control",[[11,3],[11,31]],[[11,20],[11,31]],["control_unit"],["port","reg"]],["OPCODE_R_TYPE",[[15,3],[18,45]],[[16,19],[16,32]],["control_unit"],["localparam"]],["FUNCT_ADD",[[23,3],[23,45]],[[23,20],[23,29]],["control_unit"],["localparam"]],["ALU_ADD",[[27,3],[27,43]],[[27,20],[27,27]],["control_unit"],["localparam"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/Lam/mips/rtl/data_memory.v",[[[[[["data_memory",[[1,0],[8,22]],[[1,7],[1,18]],[],["module"]],[46,9]],[[["clk",[[2,20],[2,41]],[[2,38],[2,41]],["data_memory"],["port","wire"]],["address",[[3,20],[3,45]],[[3,38],[3,45]],["data_memory"],["port","wire"]],["write_data",[[4,20],[4,48]],[[4,38],[4,48]],["data_memory"],["port","wire"]],["mem_read",[[5,20],[5,46]],[[5,38],[5,46]],["data_memory"],["port","wire"]],["mem_write",[[6,20],[6,47]],[[6,38],[6,47]],["data_memory"],["port","wire"]],["read_data",[[7,20],[7,47]],[[7,38],[7,47]],["data_memory"],["port","reg"]],["memory",[[13,3],[13,29]],[[13,14],[13,20]],["data_memory"],["variable","reg"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/Lam/mips/rtl/datapath.v",[[[[[["datapath",[[4,0],[19,5]],[[4,7],[4,15]],[],["module"]],[148,9]],[[["clk",[[6,3],[6,25]],[[6,22],[6,25]],["datapath"],["port","wire"]],["reset_n",[[7,3],[7,29]],[[7,22],[7,29]],["datapath"],["port","wire"]],["current_pc",[[10,3],[10,32]],[[10,22],[10,32]],["datapath"],["port","wire"]],["current_instruction",[[11,3],[11,41]],[[11,22],[11,41]],["datapath"],["port","wire"]],["alu_result",[[12,3],[12,32]],[[12,22],[12,32]],["datapath"],["port","wire"]],["read_data_2",[[13,3],[13,33]],[[13,22],[13,33]],["datapath"],["port","wire"]],["mem_write_data",[[14,3],[14,36]],[[14,22],[14,36]],["datapath"],["port","wire"]],["mem_address",[[15,3],[15,33]],[[15,22],[15,33]],["datapath"],["port","wire"]],["mem_read",[[16,3],[16,30]],[[16,22],[16,30]],["datapath"],["port","wire"]],["mem_write",[[17,3],[17,31]],[[17,22],[17,31]],["datapath"],["port","wire"]],["reg_write",[[18,3],[18,31]],[[18,22],[18,31]],["datapath"],["port","wire"]],["pc_wire",[[22,3],[22,22]],[[22,15],[22,22]],["datapath"],["variable","wire"]],["instruction_wire",[[23,3],[23,31]],[[23,15],[23,31]],["datapath"],["variable","wire"]],["pc",[[31,3],[35,24]],[[31,19],[31,21]],["datapath"],["instance","program_counter"]],["imem",[[40,3],[43,29]],[[40,22],[40,26]],["datapath"],["instance","instruction_memory"]],["opcode",[[46,3],[46,47]],[[46,14],[46,20]],["datapath"],["variable","wire"]],["rs",[[47,3],[47,47]],[[47,14],[47,16]],["datapath"],["variable","wire"]],["rt",[[48,3],[48,47]],[[48,14],[48,16]],["datapath"],["variable","wire"]],["rd",[[49,3],[49,47]],[[49,14],[49,16]],["datapath"],["variable","wire"]],["funct",[[50,3],[50,45]],[[50,14],[50,19]],["datapath"],["variable","wire"]],["immediate",[[51,3],[51,49]],[[51,15],[51,24]],["datapath"],["variable","wire"]],["reg_dst",[[54,3],[54,22]],[[54,15],[54,22]],["datapath"],["variable","wire"]],["alu_src",[[55,3],[55,22]],[[55,15],[55,22]],["datapath"],["variable","wire"]],["mem_to_reg",[[56,3],[56,25]],[[56,15],[56,25]],["datapath"],["variable","wire"]],["alu_control",[[57,3],[57,26]],[[57,15],[57,26]],["datapath"],["variable","wire"]],["cu",[[64,3],[74,21]],[[64,16],[64,18]],["datapath"],["instance","control_unit"]],["read_data_1",[[77,3],[77,27]],[[77,16],[77,27]],["datapath"],["variable","wire"]],["sign_extended_immediate",[[79,3],[79,39]],[[79,16],[79,39]],["datapath"],["variable","wire"]],["alu_operand_2",[[80,3],[80,29]],[[80,16],[80,29]],["datapath"],["variable","wire"]],["data_memory_read_data",[[82,3],[82,37]],[[82,16],[82,37]],["datapath"],["variable","wire"]],["reg_file_write_data",[[83,3],[83,35]],[[83,16],[83,35]],["datapath"],["variable","wire"]],["reg_file_write_reg",[[84,3],[84,34]],[[84,16],[84,34]],["datapath"],["variable","wire"]],["rf",[[88,3],[98,22]],[[88,17],[88,19]],["datapath"],["instance","register_file"]],["se",[[106,3],[109,20]],[[106,15],[106,17]],["datapath"],["instance","sign_extend"]],["logic_alu",[[117,3],[124,19]],[[117,7],[117,16]],["datapath"],["instance","alu"]],["dm",[[134,3],[141,20]],[[134,15],[134,17]],["datapath"],["instance","data_memory"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/Lam/mips/rtl/instruction_memory.v",[[[[[["instruction_memory",[[0,0],[4,5]],[[0,7],[0,25]],[],["module"]],[30,9]],[[["address",[[2,3],[2,29]],[[2,22],[2,29]],["instruction_memory"],["port","wire"]],["instruction",[[3,3],[3,33]],[[3,22],[3,33]],["instruction_memory"],["port","wire"]],["imem",[[10,3],[10,27]],[[10,14],[10,18]],["instruction_memory"],["variable","reg"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/Lam/mips/rtl/program_counter.v",[[[[[["program_counter",[[5,0],[10,5]],[[5,7],[5,22]],[],["module"]],[36,9]],[[["clk",[[7,3],[7,24]],[[7,21],[7,24]],["program_counter"],["port","wire"]],["reset_n",[[8,3],[8,28]],[[8,21],[8,28]],["program_counter"],["port","wire"]],["pc_out",[[9,3],[9,27]],[[9,21],[9,27]],["program_counter"],["port","reg"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/Lam/mips/rtl/register_file.v",[[[[[["register_file",[[0,0],[11,5]],[[0,7],[0,20]],[],["module"]],[55,9]],[[["clk",[[2,3],[2,24]],[[2,21],[2,24]],["register_file"],["port","wire"]],["reset_n",[[3,3],[3,28]],[[3,21],[3,28]],["register_file"],["port","wire"]],["read_reg1",[[4,3],[4,30]],[[4,21],[4,30]],["register_file"],["port","wire"]],["read_reg2",[[5,3],[5,30]],[[5,21],[5,30]],["register_file"],["port","wire"]],["write_reg",[[6,3],[6,30]],[[6,21],[6,30]],["register_file"],["port","wire"]],["write_data",[[7,3],[7,31]],[[7,21],[7,31]],["register_file"],["port","wire"]],["reg_write",[[8,3],[8,30]],[[8,21],[8,30]],["register_file"],["port","wire"]],["read_data1",[[9,3],[9,31]],[[9,21],[9,31]],["register_file"],["port","reg"]],["read_data2",[[10,3],[10,31]],[[10,21],[10,31]],["register_file"],["port","reg"]],["registers",[[13,3],[13,30]],[[13,14],[13,23]],["register_file"],["variable","reg"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/Lam/mips/rtl/sign_extend.v",[[[[[["sign_extend",[[1,0],[5,2]],[[1,7],[1,18]],[],["module"]],[8,9]],[[["in",[[3,3],[3,24]],[[3,22],[3,24]],["sign_extend"],["port","wire"]],["out",[[4,3],[4,25]],[[4,22],[4,25]],["sign_extend"],["port","wire"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/Lam/mips/tb/alu_tb.v",[[[[[["alu_tb",[[1,0],[1,14]],[[1,7],[1,13]],[],["module"]],[186,9]],[[["operand1",[[4,3],[4,22]],[[4,14],[4,22]],["alu_tb"],["variable","reg"]],["operand2",[[5,3],[5,22]],[[5,14],[5,22]],["alu_tb"],["variable","reg"]],["alu_control",[[6,3],[6,25]],[[6,14],[6,25]],["alu_tb"],["variable","reg"]],["result",[[9,3],[9,21]],[[9,15],[9,21]],["alu_tb"],["variable","wire"]],["zero",[[10,3],[10,19]],[[10,15],[10,19]],["alu_tb"],["variable","wire"]],["i",[[12,3],[12,16]],[[12,15],[12,16]],["alu_tb"],["variable","integer"]],["dut",[[17,3],[23,13]],[[17,7],[17,10]],["alu_tb"],["instance","alu"]],["COMPLEMENT",[[26,3],[34,40]],[[27,19],[27,29]],["alu_tb"],["localparam"]],["test_cases",[[38,3],[38,35]],[[38,19],[38,29]],["alu_tb"],["variable","reg"]]],[],[[[["apply_test_case",[[41,3],[41,24]],[[41,8],[41,23]],["alu_tb"],["task"]],[52,9]],[]],[[["verify_alu_result",[[55,3],[55,26]],[[55,8],[55,25]],["alu_tb"],["task"]],[138,9]],[[["expected_result",[[58,6],[58,34]],[[58,19],[58,34]],["alu_tb","verify_alu_result"],["variable","reg"]],["expected_zero",[[59,6],[59,32]],[[59,19],[59,32]],["alu_tb","verify_alu_result"],["variable","reg"]],["test_passed",[[60,6],[60,30]],[[60,19],[60,30]],["alu_tb","verify_alu_result"],["variable","reg"]]]]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/Lam/mips/tb/control_unit_tb.v",[[[[[["control_unit_tb",[[1,0],[1,23]],[[1,7],[1,22]],[],["module"]],[73,9]],[[["opcode",[[4,3],[4,19]],[[4,13],[4,19]],["control_unit_tb"],["variable","reg"]],["funct",[[5,3],[5,18]],[[5,13],[5,18]],["control_unit_tb"],["variable","reg"]],["reg_dst",[[8,3],[8,20]],[[8,13],[8,20]],["control_unit_tb"],["variable","wire"]],["alu_src",[[9,3],[9,20]],[[9,13],[9,20]],["control_unit_tb"],["variable","wire"]],["mem_to_reg",[[10,3],[10,23]],[[10,13],[10,23]],["control_unit_tb"],["variable","wire"]],["reg_write",[[11,3],[11,22]],[[11,13],[11,22]],["control_unit_tb"],["variable","wire"]],["mem_read",[[12,3],[12,21]],[[12,13],[12,21]],["control_unit_tb"],["variable","wire"]],["mem_write",[[13,3],[13,22]],[[13,13],[13,22]],["control_unit_tb"],["variable","wire"]],["alu_control",[[14,3],[14,25]],[[14,14],[14,25]],["control_unit_tb"],["variable","wire"]],["i",[[16,3],[16,15]],[[16,14],[16,15]],["control_unit_tb"],["variable","integer"]],["dut",[[20,3],[30,22]],[[20,16],[20,19]],["control_unit_tb"],["instance","control_unit"]],["test_instructions",[[34,3],[34,37]],[[34,14],[34,31]],["control_unit_tb"],["variable","reg"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/Lam/mips/tb/data_memory_tb.v",[[[[[["data_memory_tb",[[2,0],[2,22]],[[2,7],[2,21]],[],["module"]],[159,9]],[[["clk",[[5,3],[5,10]],[[5,7],[5,10]],["data_memory_tb"],["variable","reg"]],["address",[[6,3],[6,21]],[[6,14],[6,21]],["data_memory_tb"],["variable","reg"]],["write_data",[[7,3],[7,24]],[[7,14],[7,24]],["data_memory_tb"],["variable","reg"]],["mem_read",[[8,3],[8,22]],[[8,14],[8,22]],["data_memory_tb"],["variable","reg"]],["mem_write",[[9,3],[9,23]],[[9,14],[9,23]],["data_memory_tb"],["variable","reg"]],["read_data",[[12,3],[12,24]],[[12,15],[12,24]],["data_memory_tb"],["variable","wire"]],["dut",[[16,3],[23,21]],[[16,15],[16,18]],["data_memory_tb"],["instance","data_memory"]],["T",[[26,3],[26,20]],[[26,13],[26,14]],["data_memory_tb"],["parameter"]]],[],[[[["write_mem_word_task",[[30,3],[30,28]],[[30,8],[30,27]],["data_memory_tb"],["task"]],[47,9]],[[["byte_address",[[33,6],[33,31]],[[33,19],[33,31]],["data_memory_tb","write_mem_word_task"],["variable","reg"]]]]],[[["read_mem_word_task",[[50,3],[50,27]],[[50,8],[50,26]],["data_memory_tb"],["task"]],[68,9]],[[["byte_address",[[52,6],[52,31]],[[52,19],[52,31]],["data_memory_tb","read_mem_word_task"],["variable","reg"]]]]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/Lam/mips/tb/datapath_tb.v",[[[[[["datapath_tb",[[2,0],[2,19]],[[2,7],[2,18]],[],["module"]],[147,9]],[[["clk",[[5,3],[5,10]],[[5,7],[5,10]],["datapath_tb"],["variable","reg"]],["reset_n",[[6,3],[6,14]],[[6,7],[6,14]],["datapath_tb"],["variable","reg"]],["current_pc",[[9,3],[9,25]],[[9,15],[9,25]],["datapath_tb"],["variable","wire"]],["current_instruction",[[10,3],[10,34]],[[10,15],[10,34]],["datapath_tb"],["variable","wire"]],["alu_result",[[11,3],[11,25]],[[11,15],[11,25]],["datapath_tb"],["variable","wire"]],["read_data_2",[[12,3],[12,26]],[[12,15],[12,26]],["datapath_tb"],["variable","wire"]],["mem_write_data",[[13,3],[13,29]],[[13,15],[13,29]],["datapath_tb"],["variable","wire"]],["mem_address",[[14,3],[14,26]],[[14,15],[14,26]],["datapath_tb"],["variable","wire"]],["mem_read",[[15,3],[15,23]],[[15,15],[15,23]],["datapath_tb"],["variable","wire"]],["mem_write",[[16,3],[16,24]],[[16,15],[16,24]],["datapath_tb"],["variable","wire"]],["reg_write",[[17,3],[17,24]],[[17,15],[17,24]],["datapath_tb"],["variable","wire"]],["dut",[[21,3],[33,18]],[[21,12],[21,15]],["datapath_tb"],["instance","datapath"]],["T",[[36,3],[36,20]],[[36,13],[36,14]],["datapath_tb"],["parameter"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/Lam/mips/tb/instruction_memory_tb.v",[[[[[["instruction_memory_tb",[[3,0],[3,29]],[[3,7],[3,28]],[],["module"]],[55,9]],[[["address",[[6,4],[6,22]],[[6,15],[6,22]],["instruction_memory_tb"],["variable","reg"]],["instruction",[[9,4],[9,27]],[[9,16],[9,27]],["instruction_memory_tb"],["variable","wire"]],["dut",[[13,4],[16,5]],[[13,23],[13,26]],["instruction_memory_tb"],["instance","instruction_memory"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/Lam/mips/tb/register_file_tb.v",[[[[[["register_file_tb",[[2,0],[2,24]],[[2,7],[2,23]],[],["module"]],[136,9]],[[["clk",[[5,3],[5,10]],[[5,7],[5,10]],["register_file_tb"],["variable","reg"]],["reset_n",[[6,3],[6,14]],[[6,7],[6,14]],["register_file_tb"],["variable","reg"]],["read_reg1",[[7,3],[7,22]],[[7,13],[7,22]],["register_file_tb"],["variable","reg"]],["read_reg2",[[8,3],[8,22]],[[8,13],[8,22]],["register_file_tb"],["variable","reg"]],["write_reg",[[9,3],[9,22]],[[9,13],[9,22]],["register_file_tb"],["variable","reg"]],["write_data",[[10,3],[10,24]],[[10,14],[10,24]],["register_file_tb"],["variable","reg"]],["reg_write",[[11,3],[11,23]],[[11,14],[11,23]],["register_file_tb"],["variable","reg"]],["read_data1",[[14,3],[14,25]],[[14,15],[14,25]],["register_file_tb"],["variable","wire"]],["read_data2",[[15,3],[15,25]],[[15,15],[15,25]],["register_file_tb"],["variable","wire"]],["dut",[[19,3],[29,23]],[[19,17],[19,20]],["register_file_tb"],["instance","register_file"]],["T",[[32,3],[32,20]],[[32,13],[32,14]],["register_file_tb"],["parameter"]]],[],[[[["write_reg_task",[[36,3],[36,23]],[[36,8],[36,22]],["register_file_tb"],["task"]],[47,9]],[]],[[["read_regs_task",[[50,3],[50,23]],[[50,8],[50,22]],["register_file_tb"],["task"]],[61,9]],[]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/Quynh/ALU.v",[[[[[["ALU",[[1,0],[8,2]],[[1,7],[1,10]],[],["module"]],[29,8]],[[["clk",[[2,4],[2,19]],[[2,16],[2,19]],["ALU"],["port","wire"]],["A",[[3,4],[3,24]],[[3,23],[3,24]],["ALU"],["port","wire"]],["B",[[4,4],[4,24]],[[4,23],[4,24]],["ALU"],["port","wire"]],["ALU_control",[[5,4],[5,33]],[[5,22],[5,33]],["ALU"],["port","wire"]],["ALU_result",[[6,4],[6,33]],[[6,23],[6,33]],["ALU"],["port","wire"]],["is_zero",[[7,4],[7,23]],[[7,16],[7,23]],["ALU"],["port","wire"]],["ALU_result_reg",[[9,4],[9,29]],[[9,15],[9,29]],["ALU"],["variable","reg"]],["tmp_result",[[10,4],[10,25]],[[10,15],[10,25]],["ALU"],["variable","reg"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/Quynh/controller.v",[[[[[["controller",[[0,0],[14,2]],[[0,7],[0,17]],[],["module"]],[119,9]],[[["CLK",[[1,4],[1,26]],[[1,23],[1,26]],["controller"],["port","wire"]],["start",[[2,4],[2,28]],[[2,23],[2,28]],["controller"],["port","wire"]],["RESET_N",[[3,4],[3,30]],[[3,23],[3,30]],["controller"],["port","wire"]],["OPCODE",[[4,4],[4,29]],[[4,23],[4,29]],["controller"],["port","wire"]],["done",[[5,4],[5,26]],[[5,22],[5,26]],["controller"],["port","reg"]],["RegDst",[[7,4],[7,29]],[[7,23],[7,29]],["controller"],["port","reg"]],["RegWrite",[[8,4],[8,31]],[[8,23],[8,31]],["controller"],["port","reg"]],["ALUSrc",[[9,4],[9,29]],[[9,23],[9,29]],["controller"],["port","reg"]],["ALUcontrol",[[10,4],[10,33]],[[10,23],[10,33]],["controller"],["port","reg"]],["MemWrite",[[11,4],[11,31]],[[11,23],[11,31]],["controller"],["port","reg"]],["MemRead",[[12,4],[12,30]],[[12,23],[12,30]],["controller"],["port","reg"]],["MemToReg",[[13,4],[13,31]],[[13,23],[13,31]],["controller"],["port","reg"]],["ADD",[[16,4],[19,25]],[[16,15],[16,18]],["controller"],["localparam"]],["FETCH",[[22,4],[26,25]],[[22,15],[22,20]],["controller"],["localparam"]],["state",[[28,4],[28,19]],[[28,14],[28,19]],["controller"],["variable","reg"]],["next_state",[[28,4],[28,31]],[[28,21],[28,31]],["controller"],["variable","state"]],["opcode",[[29,4],[29,20]],[[29,14],[29,20]],["controller"],["variable","reg"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/Quynh/DATAPATH.v",[[[[[["datapath",[[3,0],[14,2]],[[3,7],[3,15]],[],["module"]],[87,8]],[[["clk",[[4,4],[4,24]],[[4,21],[4,24]],["datapath"],["port","wire"]],["RegDst",[[5,4],[5,27]],[[5,21],[5,27]],["datapath"],["port","wire"]],["RegWrite",[[6,4],[6,29]],[[6,21],[6,29]],["datapath"],["port","wire"]],["ALUSrc",[[7,4],[7,27]],[[7,21],[7,27]],["datapath"],["port","wire"]],["ALUcontrol",[[8,4],[8,31]],[[8,21],[8,31]],["datapath"],["port","wire"]],["MemWrite",[[9,4],[9,29]],[[9,21],[9,29]],["datapath"],["port","wire"]],["MemRead",[[10,4],[10,28]],[[10,21],[10,28]],["datapath"],["port","wire"]],["MemToReg",[[11,4],[11,29]],[[11,21],[11,29]],["datapath"],["port","wire"]],["Instr",[[13,4],[13,27]],[[13,22],[13,27]],["datapath"],["port","wire"]],["out_m1",[[21,4],[21,22]],[[21,16],[21,22]],["datapath"],["variable","wire"]],["out_m2",[[22,4],[22,22]],[[22,16],[22,22]],["datapath"],["variable","wire"]],["out_m3",[[23,4],[23,22]],[[23,16],[23,22]],["datapath"],["variable","wire"]],["RD1",[[24,4],[24,19]],[[24,16],[24,19]],["datapath"],["variable","wire"]],["RD2",[[25,4],[25,19]],[[25,16],[25,19]],["datapath"],["variable","wire"]],["SE_out",[[26,4],[26,22]],[[26,16],[26,22]],["datapath"],["variable","wire"]],["ALUresult",[[27,4],[27,25]],[[27,16],[27,25]],["datapath"],["variable","wire"]],["out_mem",[[28,4],[28,23]],[[28,16],[28,23]],["datapath"],["variable","wire"]],["zero_flag",[[29,4],[29,25]],[[29,16],[29,25]],["datapath"],["variable","wire"]],["m1",[[33,4],[40,5]],[[35,6],[35,8]],["datapath"],["instance","mux2"]],["Rf",[[41,4],[50,5]],[[41,14],[41,16]],["datapath"],["instance","Registers"]],["SE",[[51,4],[54,5]],[[51,15],[51,17]],["datapath"],["instance","SignExtend"]],["m2",[[55,4],[62,5]],[[57,6],[57,8]],["datapath"],["instance","mux2"]],["ALU",[[63,4],[70,5]],[[63,8],[63,11]],["datapath"],["instance","ALU"]],["MEM",[[71,4],[78,5]],[[71,11],[71,14]],["datapath"],["instance","Memory"]],["m3",[[79,4],[86,5]],[[81,6],[81,8]],["datapath"],["instance","mux2"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/Quynh/Memory.v",[[[[[["Memory",[[1,0],[10,2]],[[1,7],[1,13]],[],["module"]],[24,8]],[[["ADDR_WIDTH",[[2,4],[2,28]],[[2,14],[2,24]],["Memory"],["parameter-port","parameter"]],["clk",[[4,4],[4,26]],[[4,23],[4,26]],["Memory"],["port","wire"]],["MemWrite",[[5,4],[5,31]],[[5,23],[5,31]],["Memory"],["port","wire"]],["MemRead",[[6,4],[6,30]],[[6,23],[6,30]],["Memory"],["port","wire"]],["Address",[[7,4],[7,30]],[[7,23],[7,30]],["Memory"],["port","wire"]],["WriteData",[[8,4],[8,32]],[[8,23],[8,32]],["Memory"],["port","wire"]],["ReadData",[[9,4],[9,31]],[[9,23],[9,31]],["Memory"],["port","wire"]],["data_memory",[[11,4],[11,45]],[[11,15],[11,26]],["Memory"],["variable","reg"]],["i",[[12,4],[12,15]],[[12,14],[12,15]],["Memory"],["variable","reg"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/Quynh/mux2.v",[[[[[["mux2",[[1,0],[8,2]],[[1,7],[1,11]],[],["module"]],[16,9]],[[["WIDTH",[[2,4],[2,24]],[[2,14],[2,19]],["mux2"],["parameter-port","parameter"]],["S0",[[4,4],[4,30]],[[4,28],[4,30]],["mux2"],["port","wire"]],["S1",[[5,4],[5,30]],[[5,28],[5,30]],["mux2"],["port","wire"]],["sel",[[6,4],[6,31]],[[6,28],[6,31]],["mux2"],["port","wire"]],["out",[[7,4],[7,31]],[[7,28],[7,31]],["mux2"],["port","wire"]],["tmp",[[9,4],[9,23]],[[9,20],[9,23]],["mux2"],["variable","reg"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/Quynh/Processor.v",[[[[[["Processor",[[1,0],[7,2]],[[1,7],[1,16]],[],["module"]],[41,8]],[[["clk",[[2,2],[2,23]],[[2,20],[2,23]],["Processor"],["port","wire"]],["reset_n",[[3,2],[3,27]],[[3,20],[3,27]],["Processor"],["port","wire"]],["instr",[[4,2],[4,25]],[[4,20],[4,25]],["Processor"],["port","wire"]],["start",[[5,3],[5,19]],[[5,14],[5,19]],["Processor"],["port","wire"]],["done",[[6,3],[6,19]],[[6,15],[6,19]],["Processor"],["port","wire"]],["RegDst",[[8,2],[8,19]],[[8,13],[8,19]],["Processor"],["variable","wire"]],["RegWrite",[[9,2],[9,21]],[[9,13],[9,21]],["Processor"],["variable","wire"]],["ALUSrc",[[10,2],[10,19]],[[10,13],[10,19]],["Processor"],["variable","wire"]],["ALUcontrol",[[11,2],[11,23]],[[11,13],[11,23]],["Processor"],["variable","wire"]],["MemWrite",[[12,2],[12,21]],[[12,13],[12,21]],["Processor"],["variable","wire"]],["MemRead",[[13,2],[13,20]],[[13,13],[13,20]],["Processor"],["variable","wire"]],["MemToReg",[[14,2],[14,21]],[[14,13],[14,21]],["Processor"],["variable","wire"]],["c1",[[16,2],[29,3]],[[16,13],[16,15]],["Processor"],["instance","controller"]],["d1",[[30,2],[40,3]],[[30,11],[30,13]],["Processor"],["instance","datapath"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/Quynh/Registers.v",[[[[[["Registers",[[1,0],[10,2]],[[1,7],[1,16]],[],["module"]],[26,8]],[[["clk",[[2,4],[2,26]],[[2,23],[2,26]],["Registers"],["port","wire"]],["RR1",[[3,4],[3,26]],[[3,23],[3,26]],["Registers"],["port","wire"]],["RR2",[[4,4],[4,26]],[[4,23],[4,26]],["Registers"],["port","wire"]],["WR",[[5,4],[5,25]],[[5,23],[5,25]],["Registers"],["port","wire"]],["WD",[[6,4],[6,25]],[[6,23],[6,25]],["Registers"],["port","wire"]],["RegWrite",[[7,4],[7,31]],[[7,23],[7,31]],["Registers"],["port","wire"]],["RD1",[[8,4],[8,26]],[[8,23],[8,26]],["Registers"],["port","wire"]],["RD2",[[9,4],[9,26]],[[9,23],[9,26]],["Registers"],["port","wire"]],["register_file",[[11,4],[11,35]],[[11,15],[11,28]],["Registers"],["variable","reg"]],["i",[[12,4],[12,14]],[[12,13],[12,14]],["Registers"],["variable","reg"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/Quynh/SignExtend.v",[[[[[["SignExtend",[[1,0],[4,2]],[[1,7],[1,17]],[],["module"]],[11,8]],[[["in",[[2,4],[2,25]],[[2,23],[2,25]],["SignExtend"],["port","wire"]],["out",[[3,4],[3,26]],[[3,23],[3,26]],["SignExtend"],["port","wire"]],["tmp",[[5,4],[5,18]],[[5,15],[5,18]],["SignExtend"],["variable","reg"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/Quynh/testbench.v",[[[[[["testbench",[[2,0],[2,19]],[[2,7],[2,16]],[],["module"]],[200,8]],[[["Instr",[[3,4],[3,20]],[[3,15],[3,20]],["testbench"],["variable","reg"]],["clk",[[4,4],[4,11]],[[4,8],[4,11]],["testbench"],["variable","reg"]],["reset_n",[[5,4],[5,15]],[[5,8],[5,15]],["testbench"],["variable","reg"]],["start",[[6,4],[6,19]],[[6,14],[6,19]],["testbench"],["variable","reg"]],["done",[[7,4],[7,18]],[[7,14],[7,18]],["testbench"],["variable","wire"]],["CLOCK_CYCLE",[[11,4],[11,32]],[[11,15],[11,26]],["testbench"],["localparam"]],["TIMEOUT",[[12,4],[12,30]],[[12,15],[12,22]],["testbench"],["localparam"]],["REG_MODE",[[13,4],[13,31]],[[13,15],[13,23]],["testbench"],["localparam"]],["MEM_MODE",[[14,4],[14,31]],[[14,15],[14,23]],["testbench"],["localparam"]],["addi",[[15,4],[15,28]],[[15,15],[15,19]],["testbench"],["localparam"]],["add",[[16,4],[16,26]],[[16,15],[16,18]],["testbench"],["localparam"]],["sw",[[17,4],[17,27]],[[17,15],[17,17]],["testbench"],["localparam"]],["lw",[[18,4],[18,27]],[[18,15],[18,17]],["testbench"],["localparam"]],["iTimeout",[[22,4],[22,20]],[[22,12],[22,20]],["testbench"],["variable","integer"]],["iRun",[[22,4],[22,26]],[[22,22],[22,26]],["testbench"],["variable","iTimeout"]],["iCheck",[[22,4],[22,34]],[[22,28],[22,34]],["testbench"],["variable","iRun"]],["file_testcase",[[23,4],[23,25]],[[23,12],[23,25]],["testbench"],["variable","integer"]],["file_expected_register",[[23,4],[23,49]],[[23,27],[23,49]],["testbench"],["variable","file_testcase"]],["file_expected_memory",[[23,4],[23,71]],[[23,51],[23,71]],["testbench"],["variable","file_expected_register"]],["n_pass",[[24,4],[24,20]],[[24,14],[24,20]],["testbench"],["variable","reg"]],["n_fail",[[25,4],[25,20]],[[25,14],[25,20]],["testbench"],["variable","reg"]],["register_check_flag",[[26,4],[26,27]],[[26,8],[26,27]],["testbench"],["variable","reg"]],["memory_check_flag",[[26,4],[26,46]],[[26,29],[26,46]],["testbench"],["variable","register_check_flag"]],["expected_register",[[27,4],[27,32]],[[27,15],[27,32]],["testbench"],["variable","reg"]],["expected_memory",[[28,4],[28,30]],[[28,15],[28,30]],["testbench"],["variable","reg"]],["opcode",[[29,4],[29,21]],[[29,15],[29,21]],["testbench"],["variable","wire"]],["rs",[[30,4],[30,17]],[[30,15],[30,17]],["testbench"],["variable","wire"]],["rt",[[31,4],[31,17]],[[31,15],[31,17]],["testbench"],["variable","wire"]],["rd",[[32,4],[32,17]],[[32,15],[32,17]],["testbench"],["variable","wire"]],["shamt",[[33,4],[33,20]],[[33,15],[33,20]],["testbench"],["variable","wire"]],["funct",[[34,4],[34,20]],[[34,15],[34,20]],["testbench"],["variable","wire"]],["p1",[[58,4],[64,5]],[[58,14],[58,16]],["testbench"],["instance","Processor"]]],[],[[[["tInstruction_decoder",[[114,4],[114,30]],[[114,9],[114,29]],["testbench"],["task"]],[135,10]],[]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[null,[],null,null,[["/home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/signextend.v",[[null,[],null,null,[["/home/vinhkhang/Documents/Verilog/Task4-6/signextend.v",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]]]}