I 000049 55 944           1467576206769 behavior
(_unit VHDL (concatena 0 5(behavior 0 10))
	(_version vd0)
	(_time 1467576206770 2016.07.03 17:03:26)
	(_source (\./../src/concatena.vhd\))
	(_parameters tan)
	(_code ecb8ecbfe9bbedfaeee9fdb7b9eae9eab9eaedeaef)
	(_ent
		(_time 1467417575230)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 12(_prcs (_simple)(_trgt(1))(_sens(0(d_31_26)))(_read(0(d_15_0))(0(d_25_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 515)
		(33686018 771)
		(33686018 514)
		(50463234 514)
		(50463234 770)
		(33686019 771)
		(33751555 771)
		(33751554 514)
		(33751554 515)
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavior 1 -1)
)
I 000055 55 812           1467576207325 contadorBolhas
(_unit VHDL (contadorbolhas 0 6(contadorbolhas 0 14))
	(_version vd0)
	(_time 1467576207326 2016.07.03 17:03:27)
	(_source (\./../src/contadorBolhas.vhd\))
	(_parameters tan)
	(_code 1f4b1a181f481e081a4a0e454a1949181d191d1949)
	(_ent
		(_time 1467516734682)
	)
	(_object
		(_port (_int inst -1 0 8(_ent(_in)(_event))))
		(_port (_int reset -1 0 9(_ent(_in))))
		(_port (_int cont -2 0 10(_ent(_out))))
		(_sig (_int contar -2 0 15(_arch(_uni))))
		(_prcs
			(contagem(_arch 0 0 17(_prcs (_simple)(_trgt(3)(2))(_sens(0)(1))(_read(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . contadorBolhas 1 -1)
)
I 000059 55 828           1467576207293 contadorInstrucoes
(_unit VHDL (contadorinstrucoes 0 6(contadorinstrucoes 0 14))
	(_version vd0)
	(_time 1467576207294 2016.07.03 17:03:27)
	(_source (\./../src/contadorInstrucoes.vhd\))
	(_parameters tan)
	(_code 00540506565701170555115a550656070206090655)
	(_ent
		(_time 1467516670561)
	)
	(_object
		(_port (_int inst -1 0 8(_ent(_in)(_event))))
		(_port (_int reset -1 0 9(_ent(_in))))
		(_port (_int cont -2 0 10(_ent(_out))))
		(_sig (_int contar -2 0 15(_arch(_uni))))
		(_prcs
			(contagem(_arch 0 0 17(_prcs (_simple)(_trgt(3)(2))(_sens(0)(1))(_read(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . contadorInstrucoes 1 -1)
)
I 000064 55 1359          1467576206946 deslocador_combinatorio
(_unit VHDL (desc_comb 0 25(deslocador_combinatorio 0 37))
	(_version vd0)
	(_time 1467576206947 2016.07.03 17:03:26)
	(_source (\./../src/des_comb.vhd\))
	(_parameters tan)
	(_code a8fca8ffa5feffbeaaf8eef2faaefeaefcaeaaaeac)
	(_ent
		(_time 1467568803034)
	)
	(_object
		(_gen (_int Tprop -1 0 27 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -2 ((_dto i 4 i 0)))))
		(_port (_int NBD_v 0 0 30(_ent(_in))))
		(_port (_int DE -2 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -2 ((_dto i 31 i 0)))))
		(_port (_int I 1 0 32(_ent(_in))))
		(_port (_int O 1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -2 ((_dto i 31 i 0)))))
		(_cnst (_int Zer 2 0 40(_arch((_others(i 2))))))
		(_sig (_int NBD -3 0 41(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_trgt(4))(_sens(0))(_mon))))
			(line__46(_arch 1 0 46(_assignment (_trgt(3))(_sens(1)(2)(4)))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . deslocador_combinatorio 2 -1)
)
V 000064 55 1356          1467568716331 deslocador_combinatorio
(_unit VHDL (desloc 0 25(deslocador_combinatorio 0 37))
	(_version vd0)
	(_time 1467568716332 2016.07.03 14:58:36)
	(_source (\./../src/des_comb.vhd\))
	(_parameters tan)
	(_code 67676b67653130713534213d356163616260646134)
	(_ent
		(_time 1467484436069)
	)
	(_object
		(_gen (_int Tprop -1 0 27 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -2 ((_dto i 4 i 0)))))
		(_port (_int NBD_v 0 0 30(_ent(_in))))
		(_port (_int DE -2 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -2 ((_dto i 31 i 0)))))
		(_port (_int I 1 0 32(_ent(_in))))
		(_port (_int O 1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -2 ((_dto i 31 i 0)))))
		(_cnst (_int Zer 2 0 40(_arch((_others(i 2))))))
		(_sig (_int NBD -3 0 41(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_trgt(4))(_sens(0))(_mon))))
			(line__46(_arch 1 0 46(_assignment (_trgt(3))(_sens(1)(2)(4)))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . deslocador_combinatorio 2 -1)
)
I 000053 55 1353          1467576207593 desloc_shamt
(_unit VHDL (desloc_shamt 0 5(desloc_shamt 0 12))
	(_version vd0)
	(_time 1467576207594 2016.07.03 17:03:27)
	(_source (\./../src/desloc_shamt.vhd\))
	(_parameters tan)
	(_code 287c2b2c257e7f3e7e2f6e727a2d7e2f2b2e202e29)
	(_ent
		(_time 1467558005615)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int shamt 1 0 7(_ent(_in))))
		(_port (_int saida 0 0 8(_ent(_out))))
		(_prcs
			(desloca_shamt(_arch 0 0 14(_prcs (_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(33686275 2)
		(33686275 3)
		(50463491 2)
		(50463491 3)
		(33751811 2)
		(33751811 3)
		(50529027 2)
	)
	(_model . desloc_shamt 1 -1)
)
I 000049 55 762           1467576206669 behavior
(_unit VHDL (deslocador2 0 5(behavior 0 11))
	(_version vd0)
	(_time 1467576206670 2016.07.03 17:03:26)
	(_source (\./../src/deslocador2.vhd\))
	(_parameters tan)
	(_code 8fdb8881dcd9d899dd89c9d5dd898e898b89d9888d)
	(_ent
		(_time 1467410329320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_alias((saida)(entrada(d_29_0))(entrada(d_31_30))))(_trgt(1))(_sens(0(d_31_30))(0(d_29_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavior 1 -1)
)
I 000064 55 1388          1467576206803 deslocador_combinatorio
(_unit VHDL (deslocador_combinatorio 0 25(deslocador_combinatorio 0 37))
	(_version vd0)
	(_time 1467576206804 2016.07.03 17:03:26)
	(_source (\./../src/deslocador_combinatorio.vhd\))
	(_parameters tan)
	(_code 0c580c0a5a5a5b1a5e5f4a565e0a0d0a080a5a0b0e)
	(_ent
		(_time 1467417023355)
	)
	(_object
		(_gen (_int Tprop -1 0 27 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -2 ((_dto i 4 i 0)))))
		(_port (_int NBD_v 0 0 30(_ent(_in))))
		(_port (_int DE -2 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -2 ((_dto i 31 i 0)))))
		(_port (_int I 1 0 32(_ent(_in))))
		(_port (_int O 1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -2 ((_dto i 31 i 0)))))
		(_cnst (_int Zer 2 0 40(_arch((_others(i 2))))))
		(_sig (_int NBD -3 0 41(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_trgt(4))(_sens(0))(_mon))))
			(line__46(_arch 1 0 46(_assignment (_trgt(3))(_sens(4)(1)(2)))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . deslocador_combinatorio 2 -1)
)
V 000052 55 1718          1467517482308 DualRegFile
(_unit VHDL (dualregfile 0 25(dualregfile 0 41))
	(_version vd0)
	(_time 1467517482309 2016.07.03 00:44:42)
	(_source (\./../src/gpr.vhd\))
	(_parameters tan)
	(_code 87d0808885d0d291d7d195ddd381808181818e81d4)
	(_ent
		(_time 1467514540947)
	)
	(_object
		(_gen (_int Tread -1 0 27 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen (_int Twrite -1 0 28 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port (_int we -2 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -2 ((_dto i 4 i 0)))))
		(_port (_int dadoina 0 0 32(_ent(_in))))
		(_port (_int dadoinb 0 0 33(_ent(_in))))
		(_port (_int enda 0 0 34(_ent(_in))))
		(_port (_int endb 0 0 35(_ent(_in))))
		(_port (_int dadoouta 0 0 36(_ent(_out))))
		(_port (_int dadooutb 0 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -2 ((_dto i 4 i 0)))))
		(_type (_int ram_type 0 44(_array 1 ((_to i 0 i 31)))))
		(_sig (_int ram 2 0 46(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 51(_array -2 ((_dto i 4 i 0)))))
		(_sig (_int enda_reg 3 0 51(_arch(_uni))))
		(_sig (_int endb_reg 3 0 52(_arch(_uni))))
		(_prcs
			(RegisterMemory(_arch 0 0 58(_prcs (_simple)(_trgt(7)(8)(9))(_sens(0))(_mon)(_read(1)(2)(3)(4)))))
			(line__74(_arch 1 0 74(_assignment (_trgt(5))(_sens(7)(8))(_mon))))
			(line__76(_arch 2 0 76(_assignment (_trgt(6))(_sens(7)(9))(_mon))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . DualRegFile 3 -1)
)
I 000049 55 15777         1467576207027 estagio2
(_unit VHDL (estagio2 0 28(estagio2 0 59))
	(_version vd0)
	(_time 1467576207028 2016.07.03 17:03:27)
	(_source (\./../compile/estagio2.vhd\))
	(_parameters tan)
	(_code f6a2f7a7f3a0a6e0f7f1f4a4efacf1f5f4f0f3f1f5f1f2)
	(_ent
		(_time 1467566378298)
	)
	(_comp
		(concatena
			(_object
				(_port (_int entrada 2 0 65(_ent (_in))))
				(_port (_int saida 2 0 66(_ent (_out))))
			)
		)
		(gpr
			(_object
				(_gen (_int Tread -2 0 78(_ent((ns 4617315517961601024)))))
				(_gen (_int Twrite -2 0 79(_ent((ns 4617315517961601024)))))
				(_port (_int dadoina 4 0 83(_ent (_in))))
				(_port (_int dadoinb 4 0 84(_ent (_in))))
				(_port (_int enda 4 0 85(_ent (_in))))
				(_port (_int endb 4 0 86(_ent (_in))))
				(_port (_int reset -1 0 87(_ent (_in))))
				(_port (_int we -1 0 88(_ent (_in))))
				(_port (_int dadoouta 4 0 89(_ent (_out))))
				(_port (_int dadooutb 4 0 90(_ent (_out))))
			)
		)
		(regestagio2
			(_object
				(_port (_int clock -1 0 102(_ent (_in))))
				(_port (_int ctrlMux3 -1 0 103(_ent (_in))))
				(_port (_int ctrlMux32 -1 0 104(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 105(_ent (_in))))
				(_port (_int ctrlULA -1 0 106(_ent (_in))))
				(_port (_int entrada32bits 5 0 107(_ent (_in))))
				(_port (_int entradaGPR2016 6 0 108(_ent (_in))))
				(_port (_int entradaGPR2521 6 0 109(_ent (_in))))
				(_port (_int entradaPC 5 0 110(_ent (_in))))
				(_port (_int entradaSignExtend 5 0 111(_ent (_in))))
				(_port (_int ex -1 0 112(_ent (_in))))
				(_port (_int m -1 0 113(_ent (_in))))
				(_port (_int wb -1 0 114(_ent (_in))))
				(_port (_int exsaida -1 0 115(_ent (_out))))
				(_port (_int msaida -1 0 116(_ent (_out))))
				(_port (_int saida2016 6 0 117(_ent (_out))))
				(_port (_int saida2521 6 0 118(_ent (_out))))
				(_port (_int saida32bits 5 0 119(_ent (_out))))
				(_port (_int saidaGPR2016 5 0 120(_ent (_out))))
				(_port (_int saidaGPR2521 5 0 121(_ent (_out))))
				(_port (_int saidaPC 5 0 122(_ent (_out))))
				(_port (_int sctrlMux3 -1 0 123(_ent (_out))))
				(_port (_int sctrlMux32 -1 0 124(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 125(_ent (_out))))
				(_port (_int sctrlULA -1 0 126(_ent (_out))))
				(_port (_int wbsaida -1 0 127(_ent (_out))))
			)
		)
		(mux2x1zero
			(_object
				(_port (_int In1 -1 0 95(_ent (_in))))
				(_port (_int S -1 0 96(_ent (_in))))
				(_port (_int O -1 0 97(_ent (_out))))
			)
		)
		(soma32bits
			(_object
				(_port (_int A 7 0 132(_ent (_in))))
				(_port (_int B 7 0 133(_ent (_in))))
				(_port (_int C 7 0 134(_ent (_out))))
			)
		)
		(deslocador2
			(_object
				(_port (_int entrada 3 0 71(_ent (_in))))
				(_port (_int saida 3 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 216(_comp concatena)
		(_port
			((entrada)(entrada))
			((saida)(BUS439))
		)
		(_use (_ent . concatena)
		)
	)
	(_inst U3 0 224(_comp gpr)
		(_port
			((dadoina(4))(entrada(25)))
			((dadoina(3))(entrada(24)))
			((dadoina(2))(entrada(23)))
			((dadoina(1))(entrada(22)))
			((dadoina(0))(entrada(21)))
			((dadoinb(4))(entrada(20)))
			((dadoinb(3))(entrada(19)))
			((dadoinb(2))(entrada(18)))
			((dadoinb(1))(entrada(17)))
			((dadoinb(0))(entrada(16)))
			((enda)(enda))
			((endb)(endb))
			((reset)(Dangling_Input_Signal))
			((we)(we))
			((dadoouta)(BUS678))
			((dadooutb)(BUS715))
		)
		(_use (_ent . gpr)
			(_port
				((we)(we))
				((reset)(reset))
				((dadoina)(dadoina))
				((dadoinb)(dadoinb))
				((enda)(enda))
				((endb)(endb))
				((dadoouta)(dadoouta))
				((dadooutb)(dadooutb))
			)
		)
	)
	(_inst U4 0 244(_comp regestagio2)
		(_port
			((clock)(clock))
			((ctrlMux3)(ctrlMux3))
			((ctrlMux32)(ctrlMux32))
			((ctrlMux5)(ctrlMux5))
			((ctrlULA)(ctrlULA))
			((entrada32bits)(entrada))
			((entradaGPR2016)(BUS715))
			((entradaGPR2521)(BUS678))
			((entradaPC)(B))
			((entradaSignExtend)(BUS439))
			((ex)(NET71))
			((m)(NET71))
			((wb)(NET71))
			((exsaida)(exsaida))
			((msaida)(msaida))
			((saida2016)(saida2016))
			((saida2521)(saida2521))
			((saidaGPR2016(31))(saidaGPR2016(4)))
			((saidaGPR2016(30))(saidaGPR2016(3)))
			((saidaGPR2016(29))(saidaGPR2016(2)))
			((saidaGPR2016(28))(saidaGPR2016(1)))
			((saidaGPR2016(27))(saidaGPR2016(0)))
			((saidaGPR2016(26))(DANGLING_U4_saidaGPR2016_26))
			((saidaGPR2016(25))(DANGLING_U4_saidaGPR2016_25))
			((saidaGPR2016(24))(DANGLING_U4_saidaGPR2016_24))
			((saidaGPR2016(23))(DANGLING_U4_saidaGPR2016_23))
			((saidaGPR2016(22))(DANGLING_U4_saidaGPR2016_22))
			((saidaGPR2016(21))(DANGLING_U4_saidaGPR2016_21))
			((saidaGPR2016(20))(DANGLING_U4_saidaGPR2016_20))
			((saidaGPR2016(19))(DANGLING_U4_saidaGPR2016_19))
			((saidaGPR2016(18))(DANGLING_U4_saidaGPR2016_18))
			((saidaGPR2016(17))(DANGLING_U4_saidaGPR2016_17))
			((saidaGPR2016(16))(DANGLING_U4_saidaGPR2016_16))
			((saidaGPR2016(15))(DANGLING_U4_saidaGPR2016_15))
			((saidaGPR2016(14))(DANGLING_U4_saidaGPR2016_14))
			((saidaGPR2016(13))(DANGLING_U4_saidaGPR2016_13))
			((saidaGPR2016(12))(DANGLING_U4_saidaGPR2016_12))
			((saidaGPR2016(11))(DANGLING_U4_saidaGPR2016_11))
			((saidaGPR2016(10))(DANGLING_U4_saidaGPR2016_10))
			((saidaGPR2016(9))(DANGLING_U4_saidaGPR2016_9))
			((saidaGPR2016(8))(DANGLING_U4_saidaGPR2016_8))
			((saidaGPR2016(7))(DANGLING_U4_saidaGPR2016_7))
			((saidaGPR2016(6))(DANGLING_U4_saidaGPR2016_6))
			((saidaGPR2016(5))(DANGLING_U4_saidaGPR2016_5))
			((saidaGPR2016(4))(DANGLING_U4_saidaGPR2016_4))
			((saidaGPR2016(3))(DANGLING_U4_saidaGPR2016_3))
			((saidaGPR2016(2))(DANGLING_U4_saidaGPR2016_2))
			((saidaGPR2016(1))(DANGLING_U4_saidaGPR2016_1))
			((saidaGPR2016(0))(DANGLING_U4_saidaGPR2016_0))
			((saidaGPR2521(31))(saidaGPR2521(4)))
			((saidaGPR2521(30))(saidaGPR2521(3)))
			((saidaGPR2521(29))(saidaGPR2521(2)))
			((saidaGPR2521(28))(saidaGPR2521(1)))
			((saidaGPR2521(27))(saidaGPR2521(0)))
			((saidaGPR2521(26))(DANGLING_U4_saidaGPR2521_26))
			((saidaGPR2521(25))(DANGLING_U4_saidaGPR2521_25))
			((saidaGPR2521(24))(DANGLING_U4_saidaGPR2521_24))
			((saidaGPR2521(23))(DANGLING_U4_saidaGPR2521_23))
			((saidaGPR2521(22))(DANGLING_U4_saidaGPR2521_22))
			((saidaGPR2521(21))(DANGLING_U4_saidaGPR2521_21))
			((saidaGPR2521(20))(DANGLING_U4_saidaGPR2521_20))
			((saidaGPR2521(19))(DANGLING_U4_saidaGPR2521_19))
			((saidaGPR2521(18))(DANGLING_U4_saidaGPR2521_18))
			((saidaGPR2521(17))(DANGLING_U4_saidaGPR2521_17))
			((saidaGPR2521(16))(DANGLING_U4_saidaGPR2521_16))
			((saidaGPR2521(15))(DANGLING_U4_saidaGPR2521_15))
			((saidaGPR2521(14))(DANGLING_U4_saidaGPR2521_14))
			((saidaGPR2521(13))(DANGLING_U4_saidaGPR2521_13))
			((saidaGPR2521(12))(DANGLING_U4_saidaGPR2521_12))
			((saidaGPR2521(11))(DANGLING_U4_saidaGPR2521_11))
			((saidaGPR2521(10))(DANGLING_U4_saidaGPR2521_10))
			((saidaGPR2521(9))(DANGLING_U4_saidaGPR2521_9))
			((saidaGPR2521(8))(DANGLING_U4_saidaGPR2521_8))
			((saidaGPR2521(7))(DANGLING_U4_saidaGPR2521_7))
			((saidaGPR2521(6))(DANGLING_U4_saidaGPR2521_6))
			((saidaGPR2521(5))(DANGLING_U4_saidaGPR2521_5))
			((saidaGPR2521(4))(DANGLING_U4_saidaGPR2521_4))
			((saidaGPR2521(3))(DANGLING_U4_saidaGPR2521_3))
			((saidaGPR2521(2))(DANGLING_U4_saidaGPR2521_2))
			((saidaGPR2521(1))(DANGLING_U4_saidaGPR2521_1))
			((saidaGPR2521(0))(DANGLING_U4_saidaGPR2521_0))
			((saidaPC)(saidaPC))
			((sctrlMux3)(sctrlMux3))
			((sctrlMux32)(sctrlMux32))
			((sctrlMux5)(sctrlMux5))
			((sctrlULA)(sctrlULA))
			((wbsaida)(wbsaida))
		)
		(_use (_ent . regestagio2)
			(_port
				((wb)(wb))
				((m)(m))
				((ex)(ex))
				((ctrlMux3)(ctrlMux3))
				((ctrlMux5)(ctrlMux5))
				((ctrlULA)(ctrlULA))
				((ctrlMux32)(ctrlMux32))
				((clock)(clock))
				((entradaPC)(entradaPC))
				((entradaSignExtend)(entradaSignExtend))
				((entradaGPR2521)(entradaGPR2521))
				((entradaGPR2016)(entradaGPR2016))
				((entrada32bits)(entrada32bits))
				((saidaGPR2521)(saidaGPR2521))
				((saidaGPR2016)(saidaGPR2016))
				((saida2521)(saida2521))
				((saida2016)(saida2016))
				((saidaPC)(saidaPC))
				((saida32bits)(saida32bits))
				((sctrlMux3)(sctrlMux3))
				((sctrlMux5)(sctrlMux5))
				((sctrlULA)(sctrlULA))
				((sctrlMux32)(sctrlMux32))
				((wbsaida)(wbsaida))
				((msaida)(msaida))
				((exsaida)(exsaida))
			)
		)
	)
	(_inst U5 0 335(_comp mux2x1zero)
		(_port
			((In1)(Input4))
			((S)(NET51))
			((O)(NET71))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U6 0 342(_comp soma32bits)
		(_port
			((A)(BUS417))
			((B)(B))
			((C)(C))
		)
		(_use (_ent . soma32bits)
		)
	)
	(_inst U7 0 349(_comp deslocador2)
		(_port
			((entrada)(BUS439))
			((saida)(BUS417))
		)
		(_use (_ent . deslocador2)
		)
	)
	(_object
		(_port (_int UCCtrl -1 0 30(_ent(_in))))
		(_port (_int UCCtrl2 -1 0 31(_ent(_in))))
		(_port (_int clock -1 0 32(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 33(_ent(_in))))
		(_port (_int ctrlMux32 -1 0 34(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 35(_ent(_in))))
		(_port (_int ctrlULA -1 0 36(_ent(_in))))
		(_port (_int hazardCtrl -1 0 37(_ent(_in))))
		(_port (_int we -1 0 38(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1 ((_dto i 4 i 0)))))
		(_port (_int enda 0 0 39(_ent(_in))))
		(_port (_int endb 0 0 40(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 41(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 1 0 41(_ent(_in))))
		(_port (_int entradaPC 1 0 42(_ent(_in))))
		(_port (_int exsaida -1 0 43(_ent(_out))))
		(_port (_int msaida -1 0 44(_ent(_out))))
		(_port (_int sctrlMux3 -1 0 45(_ent(_out))))
		(_port (_int sctrlMux32 -1 0 46(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 47(_ent(_out))))
		(_port (_int sctrlULA -1 0 48(_ent(_out))))
		(_port (_int wbsaida -1 0 49(_ent(_out))))
		(_port (_int saida2016 0 0 50(_ent(_out))))
		(_port (_int saida2521 0 0 51(_ent(_out))))
		(_port (_int saidaEstagio2 1 0 52(_ent(_out))))
		(_port (_int saidaGPR2016 0 0 53(_ent(_out))))
		(_port (_int saidaGPR2521 0 0 54(_ent(_out))))
		(_port (_int saidaPC 1 0 55(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 65(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 71(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 83(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 107(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 108(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 132(_array -1 ((_dto i 31 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 139(_arch((i 4)))))
		(_sig (_int Input4 -1 0 143(_arch(_uni))))
		(_sig (_int NET51 -1 0 144(_arch(_uni))))
		(_sig (_int NET71 -1 0 145(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 146(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int B 8 0 146(_arch(_uni))))
		(_sig (_int BUS417 8 0 147(_arch(_uni))))
		(_sig (_int BUS439 8 0 148(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 149(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS678 9 0 149(_arch(_uni))))
		(_sig (_int BUS715 9 0 150(_arch(_uni))))
		(_sig (_int C 8 0 151(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 154(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_26 -1 0 157(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_25 -1 0 158(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_24 -1 0 159(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_23 -1 0 160(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_22 -1 0 161(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_21 -1 0 162(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_20 -1 0 163(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_19 -1 0 164(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_18 -1 0 165(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_17 -1 0 166(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_16 -1 0 167(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_15 -1 0 168(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_14 -1 0 169(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_13 -1 0 170(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_12 -1 0 171(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_11 -1 0 172(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_10 -1 0 173(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_9 -1 0 174(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_8 -1 0 175(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_7 -1 0 176(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_6 -1 0 177(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_5 -1 0 178(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_4 -1 0 179(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_3 -1 0 180(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_2 -1 0 181(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_1 -1 0 182(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_0 -1 0 183(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_26 -1 0 184(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_25 -1 0 185(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_24 -1 0 186(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_23 -1 0 187(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_22 -1 0 188(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_21 -1 0 189(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_20 -1 0 190(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_19 -1 0 191(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_18 -1 0 192(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_17 -1 0 193(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_16 -1 0 194(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_15 -1 0 195(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_14 -1 0 196(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_13 -1 0 197(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_12 -1 0 198(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_11 -1 0 199(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_10 -1 0 200(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_9 -1 0 201(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_8 -1 0 202(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_7 -1 0 203(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_6 -1 0 204(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_5 -1 0 205(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_4 -1 0 206(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_3 -1 0 207(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_2 -1 0 208(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_1 -1 0 209(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_0 -1 0 210(_arch(_uni))))
		(_prcs
			(line__222(_arch 0 0 222(_assignment (_trgt(27))(_sens(0)(7)))))
			(line__359(_arch 1 0 359(_assignment (_alias((Input4)(UCCtrl2)))(_simpleassign BUF)(_trgt(26))(_sens(1)))))
			(line__360(_arch 2 0 360(_assignment (_alias((B)(entradaPC)))(_trgt(29))(_sens(12)))))
			(line__363(_arch 3 0 363(_assignment (_alias((saidaEstagio2)(C)))(_trgt(22))(_sens(34)))))
			(line__368(_arch 4 0 368(_assignment (_trgt(35)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio2 5 -1)
)
I 000049 55 9008          1467576207428 estagio3
(_unit VHDL (estagio3 0 28(estagio3 0 59))
	(_version vd0)
	(_time 1467576207429 2016.07.03 17:03:27)
	(_source (\./../compile/estagio3.vhd\))
	(_parameters tan)
	(_code 8cd88f83dcdadc9ad8df9bd6d48ada8f8f8a898b8f)
	(_ent
		(_time 1467576207425)
	)
	(_comp
		(mux2x1zero
			(_object
				(_port (_int In1 -1 0 72(_ent (_in))))
				(_port (_int S -1 0 73(_ent (_in))))
				(_port (_int O -1 0 74(_ent (_out))))
			)
		)
		(mux5bits3op
			(_object
				(_port (_int op 12 0 126(_ent (_in))))
				(_port (_int p1 13 0 127(_ent (_in))))
				(_port (_int p2 13 0 128(_ent (_in))))
				(_port (_int p3 13 0 129(_ent (_in))))
				(_port (_int saida 13 0 130(_ent (_out))))
			)
		)
		(ula
			(_object
				(_port (_int e_2016 11 0 118(_ent (_in))))
				(_port (_int e_2521 11 0 119(_ent (_in))))
				(_port (_int s_op0 -1 0 120(_ent (_in))))
				(_port (_int saida 11 0 121(_ent (_out))))
			)
		)
		(desloc_shamt
			(_object
				(_port (_int entrada 3 0 65(_ent (_in))))
				(_port (_int shamt 4 0 66(_ent (_in))))
				(_port (_int saida 3 0 67(_ent (_out))))
			)
		)
		(mux32bits
			(_object
				(_port (_int e1 6 0 87(_ent (_in))))
				(_port (_int e2 6 0 88(_ent (_in))))
				(_port (_int op 7 0 89(_ent (_in))))
				(_port (_int saida 6 0 90(_ent (_out))))
			)
		)
		(regestagio3
			(_object
				(_port (_int D1 -1 0 101(_ent (_in))))
				(_port (_int D2 -1 0 102(_ent (_in))))
				(_port (_int D3 9 0 103(_ent (_in))))
				(_port (_int D4 9 0 104(_ent (_in))))
				(_port (_int D5 10 0 105(_ent (_in))))
				(_port (_int UCctrl -1 0 106(_ent (_in))))
				(_port (_int clock -1 0 107(_ent (_in))))
				(_port (_int hazardctrl -1 0 108(_ent (_in))))
				(_port (_int Q1 -1 0 109(_ent (_out))))
				(_port (_int Q2 -1 0 110(_ent (_out))))
				(_port (_int Q3 9 0 111(_ent (_out))))
				(_port (_int Q4 9 0 112(_ent (_out))))
				(_port (_int Q5 10 0 113(_ent (_out))))
			)
		)
		(mux2x1_5bits
			(_object
				(_port (_int In1 5 0 79(_ent (_in))))
				(_port (_int In2 5 0 80(_ent (_in))))
				(_port (_int S -1 0 81(_ent (_in))))
				(_port (_int O 5 0 82(_ent (_out))))
			)
		)
		(reg32bitsEPC
			(_object
				(_port (_int entradaepc 8 0 95(_ent (_in))))
				(_port (_int saidaepc 8 0 96(_ent (_out))))
			)
		)
	)
	(_inst U10 0 155(_comp mux2x1zero)
		(_port
			((In1)(wb_in))
			((S)(wb_ctrl))
			((O)(NET2509))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U11 0 162(_comp mux2x1zero)
		(_port
			((In1)(m_in))
			((S)(m_ctrl))
			((O)(NET2501))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U14 0 169(_comp mux5bits3op)
		(_port
			((op)(forwardingCtrl2))
			((p1)(gpr2016))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS3024))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_inst U16 0 178(_comp ula)
		(_port
			((e_2016)(BUS3024))
			((e_2521)(BUS2989))
			((s_op0)(ula_ctrl))
			((saida)(BUS2449))
		)
		(_use (_ent . ula)
			(_port
				((s_op0)(s_op0))
				((e_2521)(e_2521))
				((e_2016)(e_2016))
				((saida)(saida))
			)
		)
	)
	(_inst U21 0 186(_comp desloc_shamt)
		(_port
			((entrada)(entrada))
			((shamt(4))(entrada(10)))
			((shamt(3))(entrada(9)))
			((shamt(2))(entrada(8)))
			((shamt(1))(entrada(7)))
			((shamt(0))(entrada(6)))
			((saida)(BUS2954))
		)
		(_use (_ent . desloc_shamt)
			(_port
				((entrada)(entrada))
				((shamt)(shamt))
				((saida)(saida))
			)
		)
	)
	(_inst U4 0 197(_comp mux32bits)
		(_port
			((e1)(BUS2449))
			((e2)(BUS2954))
			((op)(muxctrl4))
			((saida)(BUS2843))
		)
		(_use (_ent . mux32bits)
			(_port
				((op)(op))
				((e1)(e1))
				((e2)(e2))
				((saida)(saida))
			)
		)
	)
	(_inst U5 0 205(_comp regestagio3)
		(_port
			((D1)(NET2509))
			((D2)(NET2501))
			((D3)(BUS2843))
			((D4)(BUS3024))
			((D5)(BUS2457))
			((UCctrl)(UCctrl))
			((clock)(clock))
			((hazardctrl)(hazardctrl))
			((Q1)(wb_out))
			((Q2)(m_out))
			((Q3)(Q3))
			((Q4)(Q4))
			((Q5)(Q5))
		)
		(_use (_ent . regestagio3)
			(_port
				((hazardctrl)(hazardctrl))
				((UCctrl)(UCctrl))
				((clock)(clock))
				((D1)(D1))
				((Q1)(Q1))
				((D2)(D2))
				((Q2)(Q2))
				((D3)(D3))
				((Q3)(Q3))
				((D4)(D4))
				((Q4)(Q4))
				((D5)(D5))
				((Q5)(Q5))
			)
		)
	)
	(_inst U6 0 222(_comp mux2x1_5bits)
		(_port
			((In1)(i2521))
			((In2)(i2016))
			((S)(ctrlMux3))
			((O)(BUS2457))
		)
		(_use (_ent . mux2x1_5bits)
			(_port
				((S)(S))
				((In1)(In1))
				((In2)(In2))
				((O)(O))
			)
		)
	)
	(_inst U7 0 230(_comp reg32bitsEPC)
		(_port
			((entradaepc)(entradaepc))
			((saidaepc)(saidaepc))
		)
		(_use (_ent . reg32bitsEPC)
		)
	)
	(_inst U9 0 236(_comp mux5bits3op)
		(_port
			((op)(forwardingCtrl1))
			((p1)(p1))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS2989))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_object
		(_port (_int UCctrl -1 0 30(_ent(_in))))
		(_port (_int clock -1 0 31(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 32(_ent(_in))))
		(_port (_int hazardctrl -1 0 33(_ent(_in))))
		(_port (_int m_ctrl -1 0 34(_ent(_in))))
		(_port (_int m_in -1 0 35(_ent(_in))))
		(_port (_int ula_ctrl -1 0 36(_ent(_in))))
		(_port (_int wb_ctrl -1 0 37(_ent(_in))))
		(_port (_int wb_in -1 0 38(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 39(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Ulaestagio4 0 0 39(_ent(_in))))
		(_port (_int entrada 0 0 40(_ent(_in))))
		(_port (_int entradaepc 0 0 41(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1 ((_dto i 1 i 0)))))
		(_port (_int forwardingCtrl1 1 0 42(_ent(_in))))
		(_port (_int forwardingCtrl2 1 0 43(_ent(_in))))
		(_port (_int gpr2016 0 0 44(_ent(_in))))
		(_port (_int gpr2521 0 0 45(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 46(_array -1 ((_dto i 4 i 0)))))
		(_port (_int i2016 2 0 46(_ent(_in))))
		(_port (_int i2521 2 0 47(_ent(_in))))
		(_port (_int muxEstagio5 0 0 48(_ent(_in))))
		(_port (_int muxctrl4 1 0 49(_ent(_in))))
		(_port (_int m_out -1 0 50(_ent(_out))))
		(_port (_int wb_out -1 0 51(_ent(_out))))
		(_port (_int saidaImediato 2 0 52(_ent(_out))))
		(_port (_int saidaMux 0 0 53(_ent(_out))))
		(_port (_int saidaULA 0 0 54(_ent(_out))))
		(_port (_int saidaepc 0 0 55(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 65(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 79(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 87(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 89(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 95(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 103(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 105(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 118(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 126(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 127(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int NET2501 -1 0 136(_arch(_uni))))
		(_sig (_int NET2509 -1 0 137(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 138(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int BUS2449 14 0 138(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 139(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS2457 15 0 139(_arch(_uni))))
		(_sig (_int BUS2843 14 0 140(_arch(_uni))))
		(_sig (_int BUS2954 14 0 141(_arch(_uni))))
		(_sig (_int BUS2989 14 0 142(_arch(_uni))))
		(_sig (_int BUS3024 14 0 143(_arch(_uni))))
		(_sig (_int p1 14 0 144(_arch(_uni))))
		(_sig (_int p2 14 0 145(_arch(_uni))))
		(_sig (_int p3 14 0 146(_arch(_uni))))
		(_sig (_int Q3 14 0 147(_arch(_uni))))
		(_sig (_int Q4 14 0 148(_arch(_uni))))
		(_sig (_int Q5 15 0 149(_arch(_uni))))
		(_prcs
			(line__249(_arch 0 0 249(_assignment (_alias((p2)(Ulaestagio4)))(_trgt(35))(_sens(9)))))
			(line__250(_arch 1 0 250(_assignment (_alias((p1)(gpr2521)))(_trgt(34))(_sens(15)))))
			(line__251(_arch 2 0 251(_assignment (_alias((p3)(muxEstagio5)))(_trgt(36))(_sens(18)))))
			(line__254(_arch 3 0 254(_assignment (_alias((saidaImediato)(Q5)))(_trgt(22))(_sens(39)))))
			(line__255(_arch 4 0 255(_assignment (_alias((saidaMux)(Q4)))(_trgt(23))(_sens(38)))))
			(line__256(_arch 5 0 256(_assignment (_alias((saidaULA)(Q3)))(_trgt(24))(_sens(37)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio3 6 -1)
)
I 000049 55 3044          1467576207357 estagio5
(_unit VHDL (estagio5 0 28(estagio5 0 41))
	(_version vd0)
	(_time 1467576207358 2016.07.03 17:03:27)
	(_source (\./../compile/estagio5.vhd\))
	(_parameters tan)
	(_code 3e6a3d3a68686e28393f29646638683d3b383b393d)
	(_ent
		(_time 1467532083798)
	)
	(_comp
		(mux2x1_5bits
			(_object
				(_port (_int In1 1 0 61(_ent (_in))))
				(_port (_int In2 1 0 62(_ent (_in))))
				(_port (_int S -1 0 63(_ent (_in))))
				(_port (_int O 1 0 64(_ent (_out))))
			)
		)
		(contadorBolhas
			(_object
				(_port (_int inst -1 0 47(_ent (_in))))
				(_port (_int reset -1 0 48(_ent (_in))))
				(_port (_int cont -2 0 49(_ent (_out))))
			)
		)
		(contadorInstrucoes
			(_object
				(_port (_int inst -1 0 54(_ent (_in))))
				(_port (_int reset -1 0 55(_ent (_in))))
				(_port (_int cont -2 0 56(_ent (_out))))
			)
		)
	)
	(_inst U2 0 87(_comp mux2x1_5bits)
		(_port
			((In1)(e1))
			((In2)(e2))
			((S)(ctrlMux5))
			((O)(O))
		)
		(_use (_ent . mux2x1_5bits)
			(_port
				((S)(S))
				((In1)(In1))
				((In2)(In2))
				((O)(O))
			)
		)
	)
	(_inst U4 0 95(_comp contadorBolhas)
		(_port
			((inst)(Dangling_Input_Signal))
			((reset)(reset))
			((cont)(contBolha))
		)
		(_use (_ent . contadorBolhas)
		)
	)
	(_inst U5 0 102(_comp contadorInstrucoes)
		(_port
			((inst)(inst))
			((reset)(reset))
			((cont)(contInst))
		)
		(_use (_ent . contadorInstrucoes)
		)
	)
	(_object
		(_port (_int ctrlMux5 -1 0 30(_ent(_in))))
		(_port (_int inst -1 0 31(_ent(_in))))
		(_port (_int reset -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaCache 0 0 33(_ent(_in))))
		(_port (_int entradaULA 0 0 34(_ent(_in))))
		(_port (_int contBolha -2 0 35(_ent(_out))))
		(_port (_int contInst -2 0 36(_ent(_out))))
		(_port (_int saidaEstagio2e3 0 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 61(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 69(_arch((i 4)))))
		(_sig (_int NET77 -1 0 73(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 74(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int e1 2 0 74(_arch(_uni))))
		(_sig (_int e2 2 0 75(_arch(_uni))))
		(_sig (_int O 2 0 76(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 79(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment (_trgt(8))(_sens(1)))))
			(line__113(_arch 1 0 113(_assignment (_alias((e1)(entradaCache)))(_trgt(9))(_sens(3)))))
			(line__114(_arch 2 0 114(_assignment (_alias((e2)(entradaULA)))(_trgt(10))(_sens(4)))))
			(line__117(_arch 3 0 117(_assignment (_alias((saidaEstagio2e3)(O)))(_trgt(7))(_sens(11)))))
			(line__122(_arch 4 0 122(_assignment (_trgt(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio5 5 -1)
)
I 000044 55 2180          1467576207192 gpr
(_unit VHDL (gpr 0 25(gpr 0 42))
	(_version vd0)
	(_time 1467576207193 2016.07.03 17:03:27)
	(_source (\./../src/gpr.vhd\))
	(_parameters tan)
	(_code 92c6909c90c4c484919082c9c19495959295909495)
	(_ent
		(_time 1467529641026)
	)
	(_object
		(_gen (_int Tread -1 0 27 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen (_int Twrite -1 0 28 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port (_int we -2 0 31(_ent(_in))))
		(_port (_int reset -2 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -2 ((_dto i 4 i 0)))))
		(_port (_int dadoina 0 0 33(_ent(_in))))
		(_port (_int dadoinb 0 0 34(_ent(_in))))
		(_port (_int enda 0 0 35(_ent(_in))))
		(_port (_int endb 0 0 36(_ent(_in))))
		(_port (_int dadoouta 0 0 37(_ent(_out))))
		(_port (_int dadooutb 0 0 38(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -2 ((_dto i 31 i 0)))))
		(_type (_int ram_type 0 45(_array 1 ((_to i 0 i 31)))))
		(_sig (_int ram 2 0 47(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -2 ((_dto i 4 i 0)))))
		(_sig (_int enda_reg 3 0 52(_arch(_uni))))
		(_sig (_int endb_reg 3 0 53(_arch(_uni))))
		(_prcs
			(RegisterMemory(_arch 0 0 59(_prcs (_simple)(_trgt(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))(8)(9)(10))(_sens(0)(1))(_mon)(_read(2)(3)(4)(5)))))
			(line__85(_arch 1 0 85(_assignment (_trgt(6))(_sens(8)(9))(_mon))))
			(line__87(_arch 2 0 87(_assignment (_trgt(7))(_sens(8)(10))(_mon))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686018 33686018 33686018 33686019 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 50529026 50529027 50529027 50529027 50529027)
	)
	(_model . gpr 3 -1)
)
V 000048 55 658           1467568716528 mux1bit
(_unit VHDL (mux1bit 0 25(mux1bit 0 34))
	(_version vd0)
	(_time 1467568716529 2016.07.03 14:58:36)
	(_source (\./../src/mux1bit2x1.vhd\))
	(_parameters tan)
	(_code 32326f3635646e21326620686a353634663537353a)
	(_ent
		(_time 1467517482205)
	)
	(_object
		(_port (_int S -1 0 27(_ent(_in))))
		(_port (_int I0 -1 0 28(_ent(_in))))
		(_port (_int I1 -1 0 29(_ent(_in))))
		(_port (_int O -1 0 30(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 37(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux1bit 1 -1)
)
I 000048 55 661           1467576207096 mux1bit
(_unit VHDL (mux1bit2x1 0 25(mux1bit 0 34))
	(_version vd0)
	(_time 1467576207097 2016.07.03 17:03:27)
	(_source (\./../src/mux1bit2x1.vhd\))
	(_parameters tan)
	(_code 34606530356268273460266e6c33303736333c3735)
	(_ent
		(_time 1467568835624)
	)
	(_object
		(_port (_int S -1 0 27(_ent(_in))))
		(_port (_int I0 -1 0 28(_ent(_in))))
		(_port (_int I1 -1 0 29(_ent(_in))))
		(_port (_int O -1 0 30(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 37(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux1bit 1 -1)
)
V 000049 55 663           1467566378434 mux1bitx
(_unit VHDL (mux1bitx 0 25(mux1bitx 0 33))
	(_version vd0)
	(_time 1467566378435 2016.07.03 14:19:38)
	(_source (\./../src/mux2x1zero.vhd\))
	(_parameters tan)
	(_code 04500303055258170453165e5c0300030c02500301)
	(_ent
		(_time 1467556595036)
	)
	(_object
		(_port (_int S -1 0 27(_ent(_in))))
		(_port (_int In1 -1 0 28(_ent(_in))))
		(_port (_int In2 -1 0 28(_ent(_in))))
		(_port (_int O -1 0 29(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 36(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux1bitx 1 -1)
)
I 000053 55 752           1467576207462 mux2x1_5bits
(_unit VHDL (mux2x1_5bits 0 5(mux2x1_5bits 0 13))
	(_version vd0)
	(_time 1467576207463 2016.07.03 17:03:27)
	(_source (\./../src/mux2x1 5bits.vhd\))
	(_parameters tan)
	(_code abfff9fdfcfdf7b8a8fdb3f4fbaefda8aeada9ada2)
	(_ent
		(_time 1467568916229)
	)
	(_object
		(_port (_int S -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int In1 0 0 8(_ent(_in))))
		(_port (_int In2 0 0 8(_ent(_in))))
		(_port (_int O 0 0 9(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 16(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux2x1_5bits 1 -1)
)
I 000051 55 625           1467576207160 mux2x1zero
(_unit VHDL (mux2x1zero 0 25(mux2x1zero 0 33))
	(_version vd0)
	(_time 1467576207161 2016.07.03 17:03:27)
	(_source (\./../src/mux2x1zero.vhd\))
	(_parameters tan)
	(_code 7327227375252f6070256b2c237422757674717525)
	(_ent
		(_time 1467568556000)
	)
	(_object
		(_port (_int S -1 0 27(_ent(_in))))
		(_port (_int In1 -1 0 28(_ent(_in))))
		(_port (_int O -1 0 29(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 36(_prcs (_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux2x1zero 1 -1)
)
I 000044 55 955           1467576206703 bev
(_unit VHDL (mux32bits 0 4(bev 0 11))
	(_version vd0)
	(_time 1467576206704 2016.07.03 17:03:26)
	(_source (\./../src/mux32bits.vhd\))
	(_parameters tan)
	(_code aefaf9f8fef8f2bdacabbcf4fda8a7a9aaa9ada8fa)
	(_ent
		(_time 1467486612961)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e1 1 0 6(_ent(_in))))
		(_port (_int e2 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(33686019 33686018 33686018 33686018 33686018 50463234 33686019 33686018)
	)
	(_model . bev 1 -1)
)
I 000044 55 913           1467576207495 bev
(_unit VHDL (mux3x1 0 4(bev 0 11))
	(_version vd0)
	(_time 1467576207496 2016.07.03 17:03:27)
	(_source (\./../src/mux3x1.vhd\))
	(_parameters tan)
	(_code cb9f999f9c9d97d8c9cad3949bcd9fccceccc3c8c8)
	(_ent
		(_time 1467556595522)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e1 1 0 6(_ent(_in))))
		(_port (_int e2 1 0 6(_ent(_in))))
		(_port (_int e3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
	)
	(_model . bev 1 -1)
)
I 000044 55 759           1467576207393 bev
(_unit VHDL (mux5bits 0 4(bev 0 11))
	(_version vd0)
	(_time 1467576207394 2016.07.03 17:03:27)
	(_source (\./../src/mux5bits.vhd\))
	(_parameters tan)
	(_code 5d090f5f0c0b014e595f4f07055a595a5e5b095a58)
	(_ent
		(_time 1467569482675)
	)
	(_object
		(_port (_int op -1 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int e1 0 0 6(_ent(_in))))
		(_port (_int e2 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bev 1 -1)
)
V 000045 55 931           1467568716990 mux3
(_unit VHDL (mux5bits 0 4(mux3 0 11))
	(_version vd0)
	(_time 1467568716991 2016.07.03 14:58:36)
	(_source (\./../src/mux5bits(3-1).vhd\))
	(_parameters tan)
	(_code f7f7f2a6f5a1abe4f3f7e5adaff0f3f0f4f1a3f0f2)
	(_ent
		(_time 1467568716988)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int p1 1 0 6(_ent(_in))))
		(_port (_int p2 1 0 6(_ent(_in))))
		(_port (_int p3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . mux3 1 -1)
)
I 000045 55 962           1467576207631 mux3
(_unit VHDL (mux5bits3op 0 4(mux3 1 11))
	(_version vd0)
	(_time 1467576207632 2016.07.03 17:03:27)
	(_source (\./../src/mux3x15bits.vhd\(\./../src/mux5bits3op.vhd\)))
	(_parameters tan)
	(_code 481c1b4b451e145b4c485a12104f4c4f4b4b4b4e1e)
	(_ent
		(_time 1467565257652)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int p1 1 0 6(_ent(_in))))
		(_port (_int p2 1 0 6(_ent(_in))))
		(_port (_int p3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 1 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . mux3 1 -1)
)
I 000045 55 934           1467576207527 mux3
(_unit VHDL (mux5bits3x1 0 4(mux3 0 11))
	(_version vd0)
	(_time 1467576207528 2016.07.03 17:03:27)
	(_source (\./../src/mux5bits(3-1).vhd\))
	(_parameters tan)
	(_code eabeb8b8bebcb6f9eeeaf8b0b2edeeede9e9e9ede2)
	(_ent
		(_time 1467569185022)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int p1 1 0 6(_ent(_in))))
		(_port (_int p2 1 0 6(_ent(_in))))
		(_port (_int p3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . mux3 1 -1)
)
V 000049 55 740           1467568716927 mux1bitx
(_unit VHDL (mux5bitx 0 5(mux1bitx 0 13))
	(_version vd0)
	(_time 1467568716928 2016.07.03 14:58:36)
	(_source (\./../src/mux2x1 5bits.vhd\))
	(_parameters tan)
	(_code b9b9bcecb5efe5aabdeeabe3e1bebdbeb1bfedbebc)
	(_ent
		(_time 1467556595475)
	)
	(_object
		(_port (_int S -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int In1 0 0 8(_ent(_in))))
		(_port (_int In2 0 0 8(_ent(_in))))
		(_port (_int O 0 0 9(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 16(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux1bitx 1 -1)
)
V 000054 55 395           1467576207016 pipelineTotal
(_unit VHDL (pipelinetotal 0 28(pipelinetotal 0 31))
	(_version vd0)
	(_time 1467576207017 2016.07.03 17:03:27)
	(_source (\./../compile/pipelineTotal.vhd\))
	(_parameters tan)
	(_code e6b3e2b5e9b0b2f0e3b5a5bcbee0b3e0e3e1e2e0b0)
	(_ent
		(_time 1467485345850)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 694           1467576207662 bev
(_unit VHDL (reg32bitsepc 0 4(bev 0 11))
	(_version vd0)
	(_time 1467576207663 2016.07.03 17:03:27)
	(_source (\./../src/reg32bitsEPC.vhd\))
	(_parameters tan)
	(_code 67326267653034746432753d34616e606360646162)
	(_ent
		(_time 1467568954764)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaepc 0 0 6(_ent(_in))))
		(_port (_int saidaepc 0 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment (_alias((saidaepc)(entradaepc)))(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . bev 1 -1)
)
V 000044 55 714           1467568717128 bev
(_unit VHDL (regepc 0 4(bev 1 11))
	(_version vd0)
	(_time 1467568717129 2016.07.03 14:58:37)
	(_source (\./../src/reg32bits.vhd\(\./../src/reg32bitsEPC.vhd\)))
	(_parameters tan)
	(_code 8485d48a85d3d79281d594ded68386828182838281)
	(_ent
		(_time 1467562482489)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaepc 0 0 6(_ent(_in))))
		(_port (_int saidaepc 0 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment (_alias((saidaepc)(entradaepc)))(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . bev 1 -1)
)
I 000044 55 894           1467576206983 reg
(_unit VHDL (regestagio1 0 4(reg 0 16))
	(_version vd0)
	(_time 1467576206984 2016.07.03 17:03:26)
	(_source (\./../src/regestagio1.vhd\))
	(_parameters tan)
	(_code c792c192c59094d1c391d49c92c1c6c1c0c1cec191)
	(_ent
		(_time 1467484930528)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in))))
		(_port (_int UCctrl -1 0 7(_ent(_in))))
		(_port (_int clock -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D1 0 0 9(_ent(_in))))
		(_port (_int Q1 0 0 10(_ent(_out))))
		(_port (_int D2 0 0 11(_ent(_in))))
		(_port (_int Q2 0 0 12(_ent(_out))))
		(_prcs
			(regist(_arch 0 0 18(_prcs (_trgt(4)(6))(_sens(0)(1)(2)(3)(5))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
I 000045 55 2051          1467576207062 reg2
(_unit VHDL (regestagio2 0 4(reg2 0 35))
	(_version vd0)
	(_time 1467576207063 2016.07.03 17:03:27)
	(_source (\./../src/regestagio2.vhd\))
	(_parameters tan)
	(_code 15401212154246031314064e4013141312131c1343)
	(_ent
		(_time 1467566175002)
	)
	(_object
		(_port (_int wb -1 0 6(_ent(_in))))
		(_port (_int m -1 0 7(_ent(_in))))
		(_port (_int ex -1 0 8(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 9(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 10(_ent(_in))))
		(_port (_int ctrlULA -1 0 11(_ent(_in))))
		(_port (_int ctrlMux32 -1 0 12(_ent(_in))))
		(_port (_int clock -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaPC 0 0 14(_ent(_in))))
		(_port (_int entradaSignExtend 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaGPR2521 1 0 16(_ent(_in))))
		(_port (_int entradaGPR2016 1 0 17(_ent(_in))))
		(_port (_int entrada32bits 0 0 18(_ent(_in))))
		(_port (_int saidaGPR2521 0 0 19(_ent(_out))))
		(_port (_int saidaGPR2016 0 0 20(_ent(_out))))
		(_port (_int saida2521 1 0 21(_ent(_out))))
		(_port (_int saida2016 1 0 22(_ent(_out))))
		(_port (_int saidaPC 0 0 23(_ent(_out))))
		(_port (_int saida32bits 0 0 24(_ent(_out))))
		(_port (_int sctrlMux3 -1 0 25(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 26(_ent(_out))))
		(_port (_int sctrlULA -1 0 27(_ent(_out))))
		(_port (_int sctrlMux32 -1 0 28(_ent(_out))))
		(_port (_int wbsaida -1 0 29(_ent(_out))))
		(_port (_int msaida -1 0 30(_ent(_out))))
		(_port (_int exsaida -1 0 31(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 37(_prcs (_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25))(_sens(7)(0)(1)(2)(3)(4)(5)(6)(8)(10)(11)(12))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . reg2 1 -1)
)
I 000044 55 1336          1467576632408 reg
(_unit VHDL (regestagio3 0 4(reg 0 24))
	(_version vd0)
	(_time 1467576632409 2016.07.03 17:10:32)
	(_source (\./../src/regestagio3.vhd\))
	(_parameters tan)
	(_code 9591959a95c2c683929786cec093949392939c93c3)
	(_ent
		(_time 1467576632406)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in))))
		(_port (_int UCctrl -1 0 7(_ent(_in))))
		(_port (_int clock -1 0 8(_ent(_in)(_event))))
		(_port (_int ctrlMux5 -1 0 9(_ent(_in))))
		(_port (_int sctrlMux5 -1 0 10(_ent(_in))))
		(_port (_int D1 -1 0 11(_ent(_in))))
		(_port (_int Q1 -1 0 12(_ent(_out))))
		(_port (_int D2 -1 0 13(_ent(_in))))
		(_port (_int Q2 -1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 15(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D3 0 0 15(_ent(_in))))
		(_port (_int Q3 0 0 16(_ent(_out))))
		(_port (_int D4 0 0 17(_ent(_in))))
		(_port (_int Q4 0 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1 ((_dto i 4 i 0)))))
		(_port (_int D5 1 0 19(_ent(_in))))
		(_port (_int Q5 1 0 20(_ent(_out))))
		(_prcs
			(regist(_arch 0 0 26(_prcs (_trgt(6)(8)(10)(12)(14))(_sens(0)(1)(2)(5)(7)(9)(11)(13))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
I 000045 55 1119          1467576207260 reg4
(_unit VHDL (regestagio4 0 4(reg4 0 20))
	(_version vd0)
	(_time 1467576207261 2016.07.03 17:03:27)
	(_source (\./../src/regestagio4.vhd\))
	(_parameters tan)
	(_code e0b5e7b3e5b7b3f6e4b1f3bbb5e6e1e6e7e6e9e6b6)
	(_ent
		(_time 1467531729898)
	)
	(_object
		(_port (_int wb -1 0 6(_ent(_in))))
		(_port (_int clock -1 0 7(_ent(_in)(_event))))
		(_port (_int ctrlMux5 -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradacache 0 0 9(_ent(_in))))
		(_port (_int entradaResULA 0 0 10(_ent(_in))))
		(_port (_int entrada3 0 0 11(_ent(_in))))
		(_port (_int saidacache 0 0 12(_ent(_out))))
		(_port (_int saidaResULA 0 0 13(_ent(_out))))
		(_port (_int saida3 0 0 14(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 15(_ent(_out))))
		(_port (_int wbsaida -1 0 16(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 22(_prcs (_trgt(6)(7)(8)(9)(10))(_sens(1)(0)(2)(3)(4)(5))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg4 1 -1)
)
I 000044 55 706           1467576206914 reg
(_unit VHDL (regpc 0 4(reg 0 12))
	(_version vd0)
	(_time 1467576206915 2016.07.03 17:03:26)
	(_source (\./../src/regpc.vhd\))
	(_parameters tan)
	(_code 89dc8f8785deda9e888c9ad2da8f8c8f8e8e898f8a)
	(_ent
		(_time 1467483594764)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D 0 0 7(_ent(_in))))
		(_port (_int Q 0 0 8(_ent(_out))))
		(_prcs
			(registrar(_arch 0 0 14(_prcs (_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
I 000051 55 743           1467576207128 soma32bits
(_unit VHDL (soma32bits 0 6(soma32bits 0 14))
	(_version vd0)
	(_time 1467576207129 2016.07.03 17:03:27)
	(_source (\./../src/som32bits.vhd\))
	(_parameters tan)
	(_code 54015257060354425456470b075256525d53505357)
	(_ent
		(_time 1467492697637)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 9(_ent(_in))))
		(_port (_int C 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . soma32bits 1 -1)
)
I 000048 55 781           1467576206880 somapc4
(_unit VHDL (somapc4 0 6(somapc4 0 13))
	(_version vd0)
	(_time 1467576206881 2016.07.03 17:03:26)
	(_source (\./../src/somapc4.vhd\))
	(_parameters tan)
	(_code 5a0f5d595d0d5a4c5a5d4a0008595e5d595c0c5c0e)
	(_ent
		(_time 1467482857223)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int C 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131587)
	)
	(_model . somapc4 1 -1)
)
I 000047 55 4399          1467576206844 testes
(_unit VHDL (testes 0 28(testes 1 43))
	(_version vd0)
	(_time 1467576206845 2016.07.03 17:03:26)
	(_source (\./../compile/testes.vhd\(\./../compile/estagio1.vhd\)))
	(_parameters tan)
	(_code 3a6f3a3f6e6c6d2d39352f61683d3e3c3f3d393d3e)
	(_ent
		(_time 1467486156389)
	)
	(_comp
		(somapc4
			(_object
				(_port (_int A 6 1 78(_ent (_in))))
				(_port (_int C 6 1 79(_ent (_out))))
			)
		)
		(regpc
			(_object
				(_gen (_int NumeroBits -2 1 68(_ent((i 32)))))
				(_port (_int D 5 1 71(_ent (_in))))
				(_port (_int hazardctrl -1 1 72(_ent (_in))))
				(_port (_int Q 5 1 73(_ent (_out))))
			)
		)
		(mux32bits
			(_object
				(_port (_int e1 2 1 49(_ent (_in))))
				(_port (_int e2 2 1 50(_ent (_in))))
				(_port (_int op 3 1 51(_ent (_in))))
				(_port (_int saida 2 1 52(_ent (_out))))
			)
		)
		(regestagio1
			(_object
				(_port (_int D1 4 1 57(_ent (_in))))
				(_port (_int D2 4 1 58(_ent (_in))))
				(_port (_int UCctrl -1 1 59(_ent (_in))))
				(_port (_int clock -1 1 60(_ent (_in))))
				(_port (_int hazardctrl -1 1 61(_ent (_in))))
				(_port (_int Q1 4 1 62(_ent (_out))))
				(_port (_int Q2 4 1 63(_ent (_out))))
			)
		)
	)
	(_inst U1 1 97(_comp somapc4)
		(_port
			((A)(A))
			((C)(BUS332))
		)
		(_use (_ent . somapc4)
		)
	)
	(_inst U2 1 103(_comp regpc)
		(_port
			((D)(BUS269))
			((hazardctrl)(hazardctrlPC))
			((Q)(A))
		)
		(_use (_implicit)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((D)(D))
				((hazardctrl)(hazardctrl))
				((Q)(Q))
			)
		)
	)
	(_inst U3 1 110(_comp mux32bits)
		(_port
			((e1)(BUS332))
			((e2)(e2))
			((op)(op))
			((saida)(BUS269))
		)
		(_use (_ent . mux32bits)
			(_port
				((op)(op))
				((e1)(e1))
				((e2)(e2))
				((saida)(saida))
			)
		)
	)
	(_inst U4 1 118(_comp regestagio1)
		(_port
			((D1)(BUS332))
			((D2)(D2))
			((UCctrl)(UCctrl))
			((clock)(clock))
			((hazardctrl)(hazardctrl))
			((Q1)(Q1))
			((Q2)(Q2))
		)
		(_use (_ent . regestagio1)
			(_port
				((hazardctrl)(hazardctrl))
				((UCctrl)(UCctrl))
				((clock)(clock))
				((D1)(D1))
				((Q1)(Q1))
				((D2)(D2))
				((Q2)(Q2))
			)
		)
	)
	(_object
		(_port (_int UCctrl -1 0 30(_ent(_in))))
		(_port (_int clock -1 0 31(_ent(_in))))
		(_port (_int hazardctrl -1 0 32(_ent(_in))))
		(_port (_int hazardctrlPC -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entEstagio2 0 0 34(_ent(_in))))
		(_port (_int entradaCache 0 0 35(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 1 0 36(_ent(_in))))
		(_port (_int endereco 0 0 37(_ent(_out))))
		(_port (_int instrucao 0 0 38(_ent(_out))))
		(_port (_int saidaCache 0 0 39(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 49(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 51(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 57(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 1 71(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 1 78(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 1 85(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int A 7 1 85(_arch(_uni))))
		(_sig (_int BUS269 7 1 86(_arch(_uni))))
		(_sig (_int BUS332 7 1 87(_arch(_uni))))
		(_sig (_int D2 7 1 88(_arch(_uni))))
		(_sig (_int e2 7 1 89(_arch(_uni))))
		(_sig (_int Q1 7 1 90(_arch(_uni))))
		(_sig (_int Q2 7 1 91(_arch(_uni))))
		(_prcs
			(line__133(_arch 0 1 133(_assignment (_alias((e2)(entEstagio2)))(_trgt(14))(_sens(4)))))
			(line__134(_arch 1 1 134(_assignment (_alias((D2)(entradaCache)))(_trgt(13))(_sens(5)))))
			(line__137(_arch 2 1 137(_assignment (_alias((endereco)(Q1)))(_trgt(7))(_sens(15)))))
			(line__138(_arch 3 1 138(_assignment (_alias((instrucao)(Q2)))(_trgt(8))(_sens(16)))))
			(line__139(_arch 4 1 139(_assignment (_alias((saidaCache)(A)))(_trgt(9))(_sens(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testes 5 -1)
)
I 000049 55 769           1467576206736 behavior
(_unit VHDL (ula 0 5(behavior 0 13))
	(_version vd0)
	(_time 1467576206737 2016.07.03 17:03:26)
	(_source (\./../src/ula.vhd\))
	(_parameters tan)
	(_code cd98cb98ca9a98dac9cc8e979dcac8cb9ecbcccac8)
	(_ent
		(_time 1467565216361)
	)
	(_object
		(_port (_int s_op0 -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e_2521 0 0 7(_ent(_in))))
		(_port (_int e_2016 0 0 7(_ent(_in))))
		(_port (_int saida 0 0 8(_ent(_out))))
		(_prcs
			(ulas(_arch 0 0 15(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavior 1 -1)
)
I 000049 55 762           1467576715320 behavior
(_unit VHDL (deslocador2 0 5(behavior 0 11))
	(_version vd0)
	(_time 1467576715321 2016.07.03 17:11:55)
	(_source (\./../src/deslocador2.vhd\))
	(_parameters tan)
	(_code 6f6e6d6f3c3938793d6929353d696e696b6939686d)
	(_ent
		(_time 1467410329320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_alias((saida)(entrada(d_29_0))(entrada(d_31_30))))(_trgt(1))(_sens(0(d_31_30))(0(d_29_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavior 1 -1)
)
I 000044 55 955           1467576715354 bev
(_unit VHDL (mux32bits 0 4(bev 0 11))
	(_version vd0)
	(_time 1467576715355 2016.07.03 17:11:55)
	(_source (\./../src/mux32bits.vhd\))
	(_parameters tan)
	(_code 9e9fcc90cec8c28d9c9b8cc4cd9897999a999d98ca)
	(_ent
		(_time 1467486612961)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e1 1 0 6(_ent(_in))))
		(_port (_int e2 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(33686019 33686018 33686018 33686018 33686018 50463234 33686019 33686018)
	)
	(_model . bev 1 -1)
)
I 000049 55 769           1467576715387 behavior
(_unit VHDL (ula 0 5(behavior 0 13))
	(_version vd0)
	(_time 1467576715388 2016.07.03 17:11:55)
	(_source (\./../src/ula.vhd\))
	(_parameters tan)
	(_code bdbdbee9baeae8aab9bcfee7edbab8bbeebbbcbab8)
	(_ent
		(_time 1467565216361)
	)
	(_object
		(_port (_int s_op0 -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e_2521 0 0 7(_ent(_in))))
		(_port (_int e_2016 0 0 7(_ent(_in))))
		(_port (_int saida 0 0 8(_ent(_out))))
		(_prcs
			(ulas(_arch 0 0 15(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavior 1 -1)
)
I 000049 55 944           1467576715423 behavior
(_unit VHDL (concatena 0 5(behavior 0 10))
	(_version vd0)
	(_time 1467576715424 2016.07.03 17:11:55)
	(_source (\./../src/concatena.vhd\))
	(_parameters tan)
	(_code dddcd88fdf8adccbdfd8cc8688dbd8db88dbdcdbde)
	(_ent
		(_time 1467417575230)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 12(_prcs (_simple)(_trgt(1))(_sens(0(d_31_26)))(_read(0(d_15_0))(0(d_25_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 515)
		(33686018 771)
		(33686018 514)
		(50463234 514)
		(50463234 770)
		(33686019 771)
		(33751555 771)
		(33751554 514)
		(33751554 515)
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavior 1 -1)
)
I 000064 55 1388          1467576715466 deslocador_combinatorio
(_unit VHDL (deslocador_combinatorio 0 25(deslocador_combinatorio 0 37))
	(_version vd0)
	(_time 1467576715467 2016.07.03 17:11:55)
	(_source (\./../src/deslocador_combinatorio.vhd\))
	(_parameters tan)
	(_code 0b0a080d5c5d5c1d59584d51590d0a0d0f0d5d0c09)
	(_ent
		(_time 1467417023355)
	)
	(_object
		(_gen (_int Tprop -1 0 27 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -2 ((_dto i 4 i 0)))))
		(_port (_int NBD_v 0 0 30(_ent(_in))))
		(_port (_int DE -2 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -2 ((_dto i 31 i 0)))))
		(_port (_int I 1 0 32(_ent(_in))))
		(_port (_int O 1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -2 ((_dto i 31 i 0)))))
		(_cnst (_int Zer 2 0 40(_arch((_others(i 2))))))
		(_sig (_int NBD -3 0 41(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_trgt(4))(_sens(0))(_mon))))
			(line__46(_arch 1 0 46(_assignment (_trgt(3))(_sens(4)(1)(2)))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . deslocador_combinatorio 2 -1)
)
I 000047 55 4399          1467576715506 testes
(_unit VHDL (testes 0 28(testes 1 43))
	(_version vd0)
	(_time 1467576715507 2016.07.03 17:11:55)
	(_source (\./../compile/testes.vhd\(\./../compile/estagio1.vhd\)))
	(_parameters tan)
	(_code 2b2b282f7c7d7c3c28243e70792c2f2d2e2c282c2f)
	(_ent
		(_time 1467486156389)
	)
	(_comp
		(somapc4
			(_object
				(_port (_int A 6 1 78(_ent (_in))))
				(_port (_int C 6 1 79(_ent (_out))))
			)
		)
		(regpc
			(_object
				(_gen (_int NumeroBits -2 1 68(_ent((i 32)))))
				(_port (_int D 5 1 71(_ent (_in))))
				(_port (_int hazardctrl -1 1 72(_ent (_in))))
				(_port (_int Q 5 1 73(_ent (_out))))
			)
		)
		(mux32bits
			(_object
				(_port (_int e1 2 1 49(_ent (_in))))
				(_port (_int e2 2 1 50(_ent (_in))))
				(_port (_int op 3 1 51(_ent (_in))))
				(_port (_int saida 2 1 52(_ent (_out))))
			)
		)
		(regestagio1
			(_object
				(_port (_int D1 4 1 57(_ent (_in))))
				(_port (_int D2 4 1 58(_ent (_in))))
				(_port (_int UCctrl -1 1 59(_ent (_in))))
				(_port (_int clock -1 1 60(_ent (_in))))
				(_port (_int hazardctrl -1 1 61(_ent (_in))))
				(_port (_int Q1 4 1 62(_ent (_out))))
				(_port (_int Q2 4 1 63(_ent (_out))))
			)
		)
	)
	(_inst U1 1 97(_comp somapc4)
		(_port
			((A)(A))
			((C)(BUS332))
		)
		(_use (_ent . somapc4)
		)
	)
	(_inst U2 1 103(_comp regpc)
		(_port
			((D)(BUS269))
			((hazardctrl)(hazardctrlPC))
			((Q)(A))
		)
		(_use (_implicit)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((D)(D))
				((hazardctrl)(hazardctrl))
				((Q)(Q))
			)
		)
	)
	(_inst U3 1 110(_comp mux32bits)
		(_port
			((e1)(BUS332))
			((e2)(e2))
			((op)(op))
			((saida)(BUS269))
		)
		(_use (_ent . mux32bits)
			(_port
				((op)(op))
				((e1)(e1))
				((e2)(e2))
				((saida)(saida))
			)
		)
	)
	(_inst U4 1 118(_comp regestagio1)
		(_port
			((D1)(BUS332))
			((D2)(D2))
			((UCctrl)(UCctrl))
			((clock)(clock))
			((hazardctrl)(hazardctrl))
			((Q1)(Q1))
			((Q2)(Q2))
		)
		(_use (_ent . regestagio1)
			(_port
				((hazardctrl)(hazardctrl))
				((UCctrl)(UCctrl))
				((clock)(clock))
				((D1)(D1))
				((Q1)(Q1))
				((D2)(D2))
				((Q2)(Q2))
			)
		)
	)
	(_object
		(_port (_int UCctrl -1 0 30(_ent(_in))))
		(_port (_int clock -1 0 31(_ent(_in))))
		(_port (_int hazardctrl -1 0 32(_ent(_in))))
		(_port (_int hazardctrlPC -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entEstagio2 0 0 34(_ent(_in))))
		(_port (_int entradaCache 0 0 35(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 1 0 36(_ent(_in))))
		(_port (_int endereco 0 0 37(_ent(_out))))
		(_port (_int instrucao 0 0 38(_ent(_out))))
		(_port (_int saidaCache 0 0 39(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 49(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 51(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 57(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 1 71(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 1 78(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 1 85(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int A 7 1 85(_arch(_uni))))
		(_sig (_int BUS269 7 1 86(_arch(_uni))))
		(_sig (_int BUS332 7 1 87(_arch(_uni))))
		(_sig (_int D2 7 1 88(_arch(_uni))))
		(_sig (_int e2 7 1 89(_arch(_uni))))
		(_sig (_int Q1 7 1 90(_arch(_uni))))
		(_sig (_int Q2 7 1 91(_arch(_uni))))
		(_prcs
			(line__133(_arch 0 1 133(_assignment (_alias((e2)(entEstagio2)))(_trgt(14))(_sens(4)))))
			(line__134(_arch 1 1 134(_assignment (_alias((D2)(entradaCache)))(_trgt(13))(_sens(5)))))
			(line__137(_arch 2 1 137(_assignment (_alias((endereco)(Q1)))(_trgt(7))(_sens(15)))))
			(line__138(_arch 3 1 138(_assignment (_alias((instrucao)(Q2)))(_trgt(8))(_sens(16)))))
			(line__139(_arch 4 1 139(_assignment (_alias((saidaCache)(A)))(_trgt(9))(_sens(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testes 5 -1)
)
I 000048 55 781           1467576715539 somapc4
(_unit VHDL (somapc4 0 6(somapc4 0 13))
	(_version vd0)
	(_time 1467576715540 2016.07.03 17:11:55)
	(_source (\./../src/somapc4.vhd\))
	(_parameters tan)
	(_code 5a5a5e595d0d5a4c5a5d4a0008595e5d595c0c5c0e)
	(_ent
		(_time 1467482857223)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int C 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131587)
	)
	(_model . somapc4 1 -1)
)
I 000044 55 706           1467576715570 reg
(_unit VHDL (regpc 0 4(reg 0 12))
	(_version vd0)
	(_time 1467576715571 2016.07.03 17:11:55)
	(_source (\./../src/regpc.vhd\))
	(_parameters tan)
	(_code 79797c78752e2a6e787c6a222a7f7c7f7e7e797f7a)
	(_ent
		(_time 1467483594764)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D 0 0 7(_ent(_in))))
		(_port (_int Q 0 0 8(_ent(_out))))
		(_prcs
			(registrar(_arch 0 0 14(_prcs (_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
I 000064 55 1359          1467576715601 deslocador_combinatorio
(_unit VHDL (desc_comb 0 25(deslocador_combinatorio 0 37))
	(_version vd0)
	(_time 1467576715602 2016.07.03 17:11:55)
	(_source (\./../src/des_comb.vhd\))
	(_parameters tan)
	(_code 98999b9795cecf8e9ac8dec2ca9ece9ecc9e9a9e9c)
	(_ent
		(_time 1467568803034)
	)
	(_object
		(_gen (_int Tprop -1 0 27 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -2 ((_dto i 4 i 0)))))
		(_port (_int NBD_v 0 0 30(_ent(_in))))
		(_port (_int DE -2 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -2 ((_dto i 31 i 0)))))
		(_port (_int I 1 0 32(_ent(_in))))
		(_port (_int O 1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -2 ((_dto i 31 i 0)))))
		(_cnst (_int Zer 2 0 40(_arch((_others(i 2))))))
		(_sig (_int NBD -3 0 41(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_trgt(4))(_sens(0))(_mon))))
			(line__46(_arch 1 0 46(_assignment (_trgt(3))(_sens(4)(1)(2)))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . deslocador_combinatorio 2 -1)
)
I 000044 55 894           1467576715633 reg
(_unit VHDL (regestagio1 0 4(reg 0 16))
	(_version vd0)
	(_time 1467576715634 2016.07.03 17:11:55)
	(_source (\./../src/regestagio1.vhd\))
	(_parameters tan)
	(_code b7b7b2e3b5e0e4a1b3e1a4ece2b1b6b1b0b1beb1e1)
	(_ent
		(_time 1467484930528)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in))))
		(_port (_int UCctrl -1 0 7(_ent(_in))))
		(_port (_int clock -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D1 0 0 9(_ent(_in))))
		(_port (_int Q1 0 0 10(_ent(_out))))
		(_port (_int D2 0 0 11(_ent(_in))))
		(_port (_int Q2 0 0 12(_ent(_out))))
		(_prcs
			(regist(_arch 0 0 18(_prcs (_trgt(4)(6))(_sens(0)(1)(2)(3)(5))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
V 000054 55 395           1467576715667 pipelineTotal
(_unit VHDL (pipelinetotal 0 28(pipelinetotal 0 31))
	(_version vd0)
	(_time 1467576715668 2016.07.03 17:11:55)
	(_source (\./../compile/pipelineTotal.vhd\))
	(_parameters tan)
	(_code d7d7d085d98183c1d284948d8fd182d1d2d0d3d181)
	(_ent
		(_time 1467485345850)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000049 55 15777         1467576715678 estagio2
(_unit VHDL (estagio2 0 28(estagio2 0 59))
	(_version vd0)
	(_time 1467576715679 2016.07.03 17:11:55)
	(_source (\./../compile/estagio2.vhd\))
	(_parameters tan)
	(_code d7d6d584d38187c1d6d0d585ce8dd0d4d5d1d2d0d4d0d3)
	(_ent
		(_time 1467566378298)
	)
	(_comp
		(concatena
			(_object
				(_port (_int entrada 2 0 65(_ent (_in))))
				(_port (_int saida 2 0 66(_ent (_out))))
			)
		)
		(gpr
			(_object
				(_gen (_int Tread -2 0 78(_ent((ns 4617315517961601024)))))
				(_gen (_int Twrite -2 0 79(_ent((ns 4617315517961601024)))))
				(_port (_int dadoina 4 0 83(_ent (_in))))
				(_port (_int dadoinb 4 0 84(_ent (_in))))
				(_port (_int enda 4 0 85(_ent (_in))))
				(_port (_int endb 4 0 86(_ent (_in))))
				(_port (_int reset -1 0 87(_ent (_in))))
				(_port (_int we -1 0 88(_ent (_in))))
				(_port (_int dadoouta 4 0 89(_ent (_out))))
				(_port (_int dadooutb 4 0 90(_ent (_out))))
			)
		)
		(regestagio2
			(_object
				(_port (_int clock -1 0 102(_ent (_in))))
				(_port (_int ctrlMux3 -1 0 103(_ent (_in))))
				(_port (_int ctrlMux32 -1 0 104(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 105(_ent (_in))))
				(_port (_int ctrlULA -1 0 106(_ent (_in))))
				(_port (_int entrada32bits 5 0 107(_ent (_in))))
				(_port (_int entradaGPR2016 6 0 108(_ent (_in))))
				(_port (_int entradaGPR2521 6 0 109(_ent (_in))))
				(_port (_int entradaPC 5 0 110(_ent (_in))))
				(_port (_int entradaSignExtend 5 0 111(_ent (_in))))
				(_port (_int ex -1 0 112(_ent (_in))))
				(_port (_int m -1 0 113(_ent (_in))))
				(_port (_int wb -1 0 114(_ent (_in))))
				(_port (_int exsaida -1 0 115(_ent (_out))))
				(_port (_int msaida -1 0 116(_ent (_out))))
				(_port (_int saida2016 6 0 117(_ent (_out))))
				(_port (_int saida2521 6 0 118(_ent (_out))))
				(_port (_int saida32bits 5 0 119(_ent (_out))))
				(_port (_int saidaGPR2016 5 0 120(_ent (_out))))
				(_port (_int saidaGPR2521 5 0 121(_ent (_out))))
				(_port (_int saidaPC 5 0 122(_ent (_out))))
				(_port (_int sctrlMux3 -1 0 123(_ent (_out))))
				(_port (_int sctrlMux32 -1 0 124(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 125(_ent (_out))))
				(_port (_int sctrlULA -1 0 126(_ent (_out))))
				(_port (_int wbsaida -1 0 127(_ent (_out))))
			)
		)
		(mux2x1zero
			(_object
				(_port (_int In1 -1 0 95(_ent (_in))))
				(_port (_int S -1 0 96(_ent (_in))))
				(_port (_int O -1 0 97(_ent (_out))))
			)
		)
		(soma32bits
			(_object
				(_port (_int A 7 0 132(_ent (_in))))
				(_port (_int B 7 0 133(_ent (_in))))
				(_port (_int C 7 0 134(_ent (_out))))
			)
		)
		(deslocador2
			(_object
				(_port (_int entrada 3 0 71(_ent (_in))))
				(_port (_int saida 3 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 216(_comp concatena)
		(_port
			((entrada)(entrada))
			((saida)(BUS439))
		)
		(_use (_ent . concatena)
		)
	)
	(_inst U3 0 224(_comp gpr)
		(_port
			((dadoina(4))(entrada(25)))
			((dadoina(3))(entrada(24)))
			((dadoina(2))(entrada(23)))
			((dadoina(1))(entrada(22)))
			((dadoina(0))(entrada(21)))
			((dadoinb(4))(entrada(20)))
			((dadoinb(3))(entrada(19)))
			((dadoinb(2))(entrada(18)))
			((dadoinb(1))(entrada(17)))
			((dadoinb(0))(entrada(16)))
			((enda)(enda))
			((endb)(endb))
			((reset)(Dangling_Input_Signal))
			((we)(we))
			((dadoouta)(BUS678))
			((dadooutb)(BUS715))
		)
		(_use (_ent . gpr)
			(_port
				((we)(we))
				((reset)(reset))
				((dadoina)(dadoina))
				((dadoinb)(dadoinb))
				((enda)(enda))
				((endb)(endb))
				((dadoouta)(dadoouta))
				((dadooutb)(dadooutb))
			)
		)
	)
	(_inst U4 0 244(_comp regestagio2)
		(_port
			((clock)(clock))
			((ctrlMux3)(ctrlMux3))
			((ctrlMux32)(ctrlMux32))
			((ctrlMux5)(ctrlMux5))
			((ctrlULA)(ctrlULA))
			((entrada32bits)(entrada))
			((entradaGPR2016)(BUS715))
			((entradaGPR2521)(BUS678))
			((entradaPC)(B))
			((entradaSignExtend)(BUS439))
			((ex)(NET71))
			((m)(NET71))
			((wb)(NET71))
			((exsaida)(exsaida))
			((msaida)(msaida))
			((saida2016)(saida2016))
			((saida2521)(saida2521))
			((saidaGPR2016(31))(saidaGPR2016(4)))
			((saidaGPR2016(30))(saidaGPR2016(3)))
			((saidaGPR2016(29))(saidaGPR2016(2)))
			((saidaGPR2016(28))(saidaGPR2016(1)))
			((saidaGPR2016(27))(saidaGPR2016(0)))
			((saidaGPR2016(26))(DANGLING_U4_saidaGPR2016_26))
			((saidaGPR2016(25))(DANGLING_U4_saidaGPR2016_25))
			((saidaGPR2016(24))(DANGLING_U4_saidaGPR2016_24))
			((saidaGPR2016(23))(DANGLING_U4_saidaGPR2016_23))
			((saidaGPR2016(22))(DANGLING_U4_saidaGPR2016_22))
			((saidaGPR2016(21))(DANGLING_U4_saidaGPR2016_21))
			((saidaGPR2016(20))(DANGLING_U4_saidaGPR2016_20))
			((saidaGPR2016(19))(DANGLING_U4_saidaGPR2016_19))
			((saidaGPR2016(18))(DANGLING_U4_saidaGPR2016_18))
			((saidaGPR2016(17))(DANGLING_U4_saidaGPR2016_17))
			((saidaGPR2016(16))(DANGLING_U4_saidaGPR2016_16))
			((saidaGPR2016(15))(DANGLING_U4_saidaGPR2016_15))
			((saidaGPR2016(14))(DANGLING_U4_saidaGPR2016_14))
			((saidaGPR2016(13))(DANGLING_U4_saidaGPR2016_13))
			((saidaGPR2016(12))(DANGLING_U4_saidaGPR2016_12))
			((saidaGPR2016(11))(DANGLING_U4_saidaGPR2016_11))
			((saidaGPR2016(10))(DANGLING_U4_saidaGPR2016_10))
			((saidaGPR2016(9))(DANGLING_U4_saidaGPR2016_9))
			((saidaGPR2016(8))(DANGLING_U4_saidaGPR2016_8))
			((saidaGPR2016(7))(DANGLING_U4_saidaGPR2016_7))
			((saidaGPR2016(6))(DANGLING_U4_saidaGPR2016_6))
			((saidaGPR2016(5))(DANGLING_U4_saidaGPR2016_5))
			((saidaGPR2016(4))(DANGLING_U4_saidaGPR2016_4))
			((saidaGPR2016(3))(DANGLING_U4_saidaGPR2016_3))
			((saidaGPR2016(2))(DANGLING_U4_saidaGPR2016_2))
			((saidaGPR2016(1))(DANGLING_U4_saidaGPR2016_1))
			((saidaGPR2016(0))(DANGLING_U4_saidaGPR2016_0))
			((saidaGPR2521(31))(saidaGPR2521(4)))
			((saidaGPR2521(30))(saidaGPR2521(3)))
			((saidaGPR2521(29))(saidaGPR2521(2)))
			((saidaGPR2521(28))(saidaGPR2521(1)))
			((saidaGPR2521(27))(saidaGPR2521(0)))
			((saidaGPR2521(26))(DANGLING_U4_saidaGPR2521_26))
			((saidaGPR2521(25))(DANGLING_U4_saidaGPR2521_25))
			((saidaGPR2521(24))(DANGLING_U4_saidaGPR2521_24))
			((saidaGPR2521(23))(DANGLING_U4_saidaGPR2521_23))
			((saidaGPR2521(22))(DANGLING_U4_saidaGPR2521_22))
			((saidaGPR2521(21))(DANGLING_U4_saidaGPR2521_21))
			((saidaGPR2521(20))(DANGLING_U4_saidaGPR2521_20))
			((saidaGPR2521(19))(DANGLING_U4_saidaGPR2521_19))
			((saidaGPR2521(18))(DANGLING_U4_saidaGPR2521_18))
			((saidaGPR2521(17))(DANGLING_U4_saidaGPR2521_17))
			((saidaGPR2521(16))(DANGLING_U4_saidaGPR2521_16))
			((saidaGPR2521(15))(DANGLING_U4_saidaGPR2521_15))
			((saidaGPR2521(14))(DANGLING_U4_saidaGPR2521_14))
			((saidaGPR2521(13))(DANGLING_U4_saidaGPR2521_13))
			((saidaGPR2521(12))(DANGLING_U4_saidaGPR2521_12))
			((saidaGPR2521(11))(DANGLING_U4_saidaGPR2521_11))
			((saidaGPR2521(10))(DANGLING_U4_saidaGPR2521_10))
			((saidaGPR2521(9))(DANGLING_U4_saidaGPR2521_9))
			((saidaGPR2521(8))(DANGLING_U4_saidaGPR2521_8))
			((saidaGPR2521(7))(DANGLING_U4_saidaGPR2521_7))
			((saidaGPR2521(6))(DANGLING_U4_saidaGPR2521_6))
			((saidaGPR2521(5))(DANGLING_U4_saidaGPR2521_5))
			((saidaGPR2521(4))(DANGLING_U4_saidaGPR2521_4))
			((saidaGPR2521(3))(DANGLING_U4_saidaGPR2521_3))
			((saidaGPR2521(2))(DANGLING_U4_saidaGPR2521_2))
			((saidaGPR2521(1))(DANGLING_U4_saidaGPR2521_1))
			((saidaGPR2521(0))(DANGLING_U4_saidaGPR2521_0))
			((saidaPC)(saidaPC))
			((sctrlMux3)(sctrlMux3))
			((sctrlMux32)(sctrlMux32))
			((sctrlMux5)(sctrlMux5))
			((sctrlULA)(sctrlULA))
			((wbsaida)(wbsaida))
		)
		(_use (_ent . regestagio2)
			(_port
				((wb)(wb))
				((m)(m))
				((ex)(ex))
				((ctrlMux3)(ctrlMux3))
				((ctrlMux5)(ctrlMux5))
				((ctrlULA)(ctrlULA))
				((ctrlMux32)(ctrlMux32))
				((clock)(clock))
				((entradaPC)(entradaPC))
				((entradaSignExtend)(entradaSignExtend))
				((entradaGPR2521)(entradaGPR2521))
				((entradaGPR2016)(entradaGPR2016))
				((entrada32bits)(entrada32bits))
				((saidaGPR2521)(saidaGPR2521))
				((saidaGPR2016)(saidaGPR2016))
				((saida2521)(saida2521))
				((saida2016)(saida2016))
				((saidaPC)(saidaPC))
				((saida32bits)(saida32bits))
				((sctrlMux3)(sctrlMux3))
				((sctrlMux5)(sctrlMux5))
				((sctrlULA)(sctrlULA))
				((sctrlMux32)(sctrlMux32))
				((wbsaida)(wbsaida))
				((msaida)(msaida))
				((exsaida)(exsaida))
			)
		)
	)
	(_inst U5 0 335(_comp mux2x1zero)
		(_port
			((In1)(Input4))
			((S)(NET51))
			((O)(NET71))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U6 0 342(_comp soma32bits)
		(_port
			((A)(BUS417))
			((B)(B))
			((C)(C))
		)
		(_use (_ent . soma32bits)
		)
	)
	(_inst U7 0 349(_comp deslocador2)
		(_port
			((entrada)(BUS439))
			((saida)(BUS417))
		)
		(_use (_ent . deslocador2)
		)
	)
	(_object
		(_port (_int UCCtrl -1 0 30(_ent(_in))))
		(_port (_int UCCtrl2 -1 0 31(_ent(_in))))
		(_port (_int clock -1 0 32(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 33(_ent(_in))))
		(_port (_int ctrlMux32 -1 0 34(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 35(_ent(_in))))
		(_port (_int ctrlULA -1 0 36(_ent(_in))))
		(_port (_int hazardCtrl -1 0 37(_ent(_in))))
		(_port (_int we -1 0 38(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1 ((_dto i 4 i 0)))))
		(_port (_int enda 0 0 39(_ent(_in))))
		(_port (_int endb 0 0 40(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 41(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 1 0 41(_ent(_in))))
		(_port (_int entradaPC 1 0 42(_ent(_in))))
		(_port (_int exsaida -1 0 43(_ent(_out))))
		(_port (_int msaida -1 0 44(_ent(_out))))
		(_port (_int sctrlMux3 -1 0 45(_ent(_out))))
		(_port (_int sctrlMux32 -1 0 46(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 47(_ent(_out))))
		(_port (_int sctrlULA -1 0 48(_ent(_out))))
		(_port (_int wbsaida -1 0 49(_ent(_out))))
		(_port (_int saida2016 0 0 50(_ent(_out))))
		(_port (_int saida2521 0 0 51(_ent(_out))))
		(_port (_int saidaEstagio2 1 0 52(_ent(_out))))
		(_port (_int saidaGPR2016 0 0 53(_ent(_out))))
		(_port (_int saidaGPR2521 0 0 54(_ent(_out))))
		(_port (_int saidaPC 1 0 55(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 65(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 71(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 83(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 107(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 108(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 132(_array -1 ((_dto i 31 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 139(_arch((i 4)))))
		(_sig (_int Input4 -1 0 143(_arch(_uni))))
		(_sig (_int NET51 -1 0 144(_arch(_uni))))
		(_sig (_int NET71 -1 0 145(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 146(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int B 8 0 146(_arch(_uni))))
		(_sig (_int BUS417 8 0 147(_arch(_uni))))
		(_sig (_int BUS439 8 0 148(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 149(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS678 9 0 149(_arch(_uni))))
		(_sig (_int BUS715 9 0 150(_arch(_uni))))
		(_sig (_int C 8 0 151(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 154(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_26 -1 0 157(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_25 -1 0 158(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_24 -1 0 159(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_23 -1 0 160(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_22 -1 0 161(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_21 -1 0 162(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_20 -1 0 163(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_19 -1 0 164(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_18 -1 0 165(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_17 -1 0 166(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_16 -1 0 167(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_15 -1 0 168(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_14 -1 0 169(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_13 -1 0 170(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_12 -1 0 171(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_11 -1 0 172(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_10 -1 0 173(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_9 -1 0 174(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_8 -1 0 175(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_7 -1 0 176(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_6 -1 0 177(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_5 -1 0 178(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_4 -1 0 179(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_3 -1 0 180(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_2 -1 0 181(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_1 -1 0 182(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_0 -1 0 183(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_26 -1 0 184(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_25 -1 0 185(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_24 -1 0 186(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_23 -1 0 187(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_22 -1 0 188(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_21 -1 0 189(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_20 -1 0 190(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_19 -1 0 191(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_18 -1 0 192(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_17 -1 0 193(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_16 -1 0 194(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_15 -1 0 195(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_14 -1 0 196(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_13 -1 0 197(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_12 -1 0 198(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_11 -1 0 199(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_10 -1 0 200(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_9 -1 0 201(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_8 -1 0 202(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_7 -1 0 203(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_6 -1 0 204(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_5 -1 0 205(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_4 -1 0 206(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_3 -1 0 207(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_2 -1 0 208(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_1 -1 0 209(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_0 -1 0 210(_arch(_uni))))
		(_prcs
			(line__222(_arch 0 0 222(_assignment (_trgt(27))(_sens(0)(7)))))
			(line__359(_arch 1 0 359(_assignment (_alias((Input4)(UCCtrl2)))(_simpleassign BUF)(_trgt(26))(_sens(1)))))
			(line__360(_arch 2 0 360(_assignment (_alias((B)(entradaPC)))(_trgt(29))(_sens(12)))))
			(line__363(_arch 3 0 363(_assignment (_alias((saidaEstagio2)(C)))(_trgt(22))(_sens(34)))))
			(line__368(_arch 4 0 368(_assignment (_trgt(35)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio2 5 -1)
)
I 000045 55 2051          1467576715712 reg2
(_unit VHDL (regestagio2 0 4(reg2 0 35))
	(_version vd0)
	(_time 1467576715713 2016.07.03 17:11:55)
	(_source (\./../src/regestagio2.vhd\))
	(_parameters tan)
	(_code 05050f03055256130304165e5003040302030c0353)
	(_ent
		(_time 1467566175002)
	)
	(_object
		(_port (_int wb -1 0 6(_ent(_in))))
		(_port (_int m -1 0 7(_ent(_in))))
		(_port (_int ex -1 0 8(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 9(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 10(_ent(_in))))
		(_port (_int ctrlULA -1 0 11(_ent(_in))))
		(_port (_int ctrlMux32 -1 0 12(_ent(_in))))
		(_port (_int clock -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaPC 0 0 14(_ent(_in))))
		(_port (_int entradaSignExtend 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaGPR2521 1 0 16(_ent(_in))))
		(_port (_int entradaGPR2016 1 0 17(_ent(_in))))
		(_port (_int entrada32bits 0 0 18(_ent(_in))))
		(_port (_int saidaGPR2521 0 0 19(_ent(_out))))
		(_port (_int saidaGPR2016 0 0 20(_ent(_out))))
		(_port (_int saida2521 1 0 21(_ent(_out))))
		(_port (_int saida2016 1 0 22(_ent(_out))))
		(_port (_int saidaPC 0 0 23(_ent(_out))))
		(_port (_int saida32bits 0 0 24(_ent(_out))))
		(_port (_int sctrlMux3 -1 0 25(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 26(_ent(_out))))
		(_port (_int sctrlULA -1 0 27(_ent(_out))))
		(_port (_int sctrlMux32 -1 0 28(_ent(_out))))
		(_port (_int wbsaida -1 0 29(_ent(_out))))
		(_port (_int msaida -1 0 30(_ent(_out))))
		(_port (_int exsaida -1 0 31(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 37(_prcs (_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25))(_sens(7)(0)(1)(2)(3)(4)(5)(6)(8)(10)(11)(12))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . reg2 1 -1)
)
I 000048 55 661           1467576715745 mux1bit
(_unit VHDL (mux1bit2x1 0 25(mux1bit 0 34))
	(_version vd0)
	(_time 1467576715746 2016.07.03 17:11:55)
	(_source (\./../src/mux1bit2x1.vhd\))
	(_parameters tan)
	(_code 25247920257379362571377f7d22212627222d2624)
	(_ent
		(_time 1467568835624)
	)
	(_object
		(_port (_int S -1 0 27(_ent(_in))))
		(_port (_int I0 -1 0 28(_ent(_in))))
		(_port (_int I1 -1 0 29(_ent(_in))))
		(_port (_int O -1 0 30(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 37(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux1bit 1 -1)
)
I 000051 55 743           1467576715776 soma32bits
(_unit VHDL (soma32bits 0 6(soma32bits 0 14))
	(_version vd0)
	(_time 1467576715777 2016.07.03 17:11:55)
	(_source (\./../src/som32bits.vhd\))
	(_parameters tan)
	(_code 44444f46161344524446571b174246424d43404347)
	(_ent
		(_time 1467492697637)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 9(_ent(_in))))
		(_port (_int C 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . soma32bits 1 -1)
)
I 000051 55 625           1467576715808 mux2x1zero
(_unit VHDL (mux2x1zero 0 25(mux2x1zero 0 33))
	(_version vd0)
	(_time 1467576715809 2016.07.03 17:11:55)
	(_source (\./../src/mux2x1zero.vhd\))
	(_parameters tan)
	(_code 63623f6265353f7060357b3c336432656664616535)
	(_ent
		(_time 1467568556000)
	)
	(_object
		(_port (_int S -1 0 27(_ent(_in))))
		(_port (_int In1 -1 0 28(_ent(_in))))
		(_port (_int O -1 0 29(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 36(_prcs (_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux2x1zero 1 -1)
)
I 000044 55 2180          1467576715840 gpr
(_unit VHDL (gpr 0 25(gpr 0 42))
	(_version vd0)
	(_time 1467576715841 2016.07.03 17:11:55)
	(_source (\./../src/gpr.vhd\))
	(_parameters tan)
	(_code 82838d8d80d4d494818092d9d18485858285808485)
	(_ent
		(_time 1467529641026)
	)
	(_object
		(_gen (_int Tread -1 0 27 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen (_int Twrite -1 0 28 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port (_int we -2 0 31(_ent(_in))))
		(_port (_int reset -2 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -2 ((_dto i 4 i 0)))))
		(_port (_int dadoina 0 0 33(_ent(_in))))
		(_port (_int dadoinb 0 0 34(_ent(_in))))
		(_port (_int enda 0 0 35(_ent(_in))))
		(_port (_int endb 0 0 36(_ent(_in))))
		(_port (_int dadoouta 0 0 37(_ent(_out))))
		(_port (_int dadooutb 0 0 38(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -2 ((_dto i 31 i 0)))))
		(_type (_int ram_type 0 45(_array 1 ((_to i 0 i 31)))))
		(_sig (_int ram 2 0 47(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -2 ((_dto i 4 i 0)))))
		(_sig (_int enda_reg 3 0 52(_arch(_uni))))
		(_sig (_int endb_reg 3 0 53(_arch(_uni))))
		(_prcs
			(RegisterMemory(_arch 0 0 59(_prcs (_simple)(_trgt(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))(8)(9)(10))(_sens(0)(1))(_mon)(_read(2)(3)(4)(5)))))
			(line__85(_arch 1 0 85(_assignment (_trgt(6))(_sens(8)(9))(_mon))))
			(line__87(_arch 2 0 87(_assignment (_trgt(7))(_sens(8)(10))(_mon))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686018 33686018 33686018 33686019 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 50529026 50529027 50529027 50529027 50529027)
	)
	(_model . gpr 3 -1)
)
I 000049 55 3500          1467576715878 estagio3
(_unit VHDL (estagio3 0 28(estagio3 0 48))
	(_version vd0)
	(_time 1467576715879 2016.07.03 17:11:55)
	(_source (\./../compile/estagio4.vhd\))
	(_parameters tan)
	(_code a2a3aff4a3f4f2b4a6a1b5f8faa4f4a1a1a4a7a5a1)
	(_ent
		(_time 1467576715876)
	)
	(_comp
		(regestagio4
			(_object
				(_port (_int clock -1 0 54(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 55(_ent (_in))))
				(_port (_int entrada3 1 0 56(_ent (_in))))
				(_port (_int entradaResULA 1 0 57(_ent (_in))))
				(_port (_int entradacache 1 0 58(_ent (_in))))
				(_port (_int wb -1 0 59(_ent (_in))))
				(_port (_int saida3 1 0 60(_ent (_out))))
				(_port (_int saidaResULA 1 0 61(_ent (_out))))
				(_port (_int saidacache 1 0 62(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 63(_ent (_out))))
				(_port (_int wbsaida -1 0 64(_ent (_out))))
			)
		)
	)
	(_inst U1 0 77(_comp regestagio4)
		(_port
			((clock)(clock))
			((ctrlMux5)(ctrlMux5))
			((entrada3)(entrada3))
			((entradaResULA)(entradaResULA))
			((entradacache)(entradacache))
			((wb)(NET269))
			((saida3)(saida3))
			((saidaResULA)(saidaResULA))
			((saidacache)(saidacache))
			((sctrlMux5)(sctrlMux5))
			((wbsaida)(wbsaida))
		)
		(_use (_ent . regestagio4)
			(_port
				((wb)(wb))
				((clock)(clock))
				((ctrlMux5)(ctrlMux5))
				((entradacache)(entradacache))
				((entradaResULA)(entradaResULA))
				((entrada3)(entrada3))
				((saidacache)(saidacache))
				((saidaResULA)(saidaResULA))
				((saida3)(saida3))
				((sctrlMux5)(sctrlMux5))
				((wbsaida)(wbsaida))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 30(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 31(_ent(_in))))
		(_port (_int wb -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaResULA 0 0 33(_ent(_in))))
		(_port (_int entradacache 0 0 34(_ent(_in))))
		(_port (_int resMUX 0 0 35(_ent(_in))))
		(_port (_int sctrlMux5 -1 0 36(_ent(_out))))
		(_port (_int wbFowarding -1 0 37(_ent(_out))))
		(_port (_int wbsaida -1 0 38(_ent(_out))))
		(_port (_int ResULACache 0 0 39(_ent(_out))))
		(_port (_int ResULAEstagio3 0 0 40(_ent(_out))))
		(_port (_int muxFowarding 0 0 41(_ent(_out))))
		(_port (_int saida3 0 0 42(_ent(_out))))
		(_port (_int saidaResULA 0 0 43(_ent(_out))))
		(_port (_int saidacache 0 0 44(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int NET269 -1 0 70(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 71(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int entrada3 2 0 71(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment (_alias((entrada3)(resMUX)))(_trgt(16))(_sens(5)))))
			(line__97(_arch 1 0 97(_assignment (_alias((NET269)(wb)))(_simpleassign BUF)(_trgt(15))(_sens(2)))))
			(line__100(_arch 2 0 100(_assignment (_alias((ResULACache)(entradaResULA)))(_trgt(9))(_sens(3)))))
			(line__101(_arch 3 0 101(_assignment (_alias((ResULAEstagio3)(entradaResULA)))(_trgt(10))(_sens(3)))))
			(line__102(_arch 4 0 102(_assignment (_alias((muxFowarding)(entrada3)))(_trgt(11))(_sens(16)))))
			(line__103(_arch 5 0 103(_assignment (_alias((wbFowarding)(NET269)))(_simpleassign BUF)(_trgt(7))(_sens(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio3 6 -1)
)
I 000045 55 1119          1467576715911 reg4
(_unit VHDL (regestagio4 0 4(reg4 0 20))
	(_version vd0)
	(_time 1467576715912 2016.07.03 17:11:55)
	(_source (\./../src/regestagio4.vhd\))
	(_parameters tan)
	(_code c1c1cb94c59692d7c590d29a94c7c0c7c6c7c8c797)
	(_ent
		(_time 1467531729898)
	)
	(_object
		(_port (_int wb -1 0 6(_ent(_in))))
		(_port (_int clock -1 0 7(_ent(_in)(_event))))
		(_port (_int ctrlMux5 -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradacache 0 0 9(_ent(_in))))
		(_port (_int entradaResULA 0 0 10(_ent(_in))))
		(_port (_int entrada3 0 0 11(_ent(_in))))
		(_port (_int saidacache 0 0 12(_ent(_out))))
		(_port (_int saidaResULA 0 0 13(_ent(_out))))
		(_port (_int saida3 0 0 14(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 15(_ent(_out))))
		(_port (_int wbsaida -1 0 16(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 22(_prcs (_trgt(6)(7)(8)(9)(10))(_sens(1)(0)(2)(3)(4)(5))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg4 1 -1)
)
I 000059 55 828           1467576715943 contadorInstrucoes
(_unit VHDL (contadorinstrucoes 0 6(contadorinstrucoes 0 14))
	(_version vd0)
	(_time 1467576715944 2016.07.03 17:11:55)
	(_source (\./../src/contadorInstrucoes.vhd\))
	(_parameters tan)
	(_code e0e1ebb3b6b7e1f7e5b5f1bab5e6b6e7e2e6e9e6b5)
	(_ent
		(_time 1467516670561)
	)
	(_object
		(_port (_int inst -1 0 8(_ent(_in)(_event))))
		(_port (_int reset -1 0 9(_ent(_in))))
		(_port (_int cont -2 0 10(_ent(_out))))
		(_sig (_int contar -2 0 15(_arch(_uni))))
		(_prcs
			(contagem(_arch 0 0 17(_prcs (_simple)(_trgt(2)(3))(_sens(0)(1))(_read(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . contadorInstrucoes 1 -1)
)
I 000055 55 812           1467576715976 contadorBolhas
(_unit VHDL (contadorbolhas 0 6(contadorbolhas 0 14))
	(_version vd0)
	(_time 1467576715977 2016.07.03 17:11:55)
	(_source (\./../src/contadorBolhas.vhd\))
	(_parameters tan)
	(_code fffef4afffa8fee8faaaeea5aaf9a9f8fdf9fdf9a9)
	(_ent
		(_time 1467516734682)
	)
	(_object
		(_port (_int inst -1 0 8(_ent(_in)(_event))))
		(_port (_int reset -1 0 9(_ent(_in))))
		(_port (_int cont -2 0 10(_ent(_out))))
		(_sig (_int contar -2 0 15(_arch(_uni))))
		(_prcs
			(contagem(_arch 0 0 17(_prcs (_simple)(_trgt(2)(3))(_sens(0)(1))(_read(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . contadorBolhas 1 -1)
)
I 000049 55 3044          1467576716008 estagio5
(_unit VHDL (estagio5 0 28(estagio5 0 41))
	(_version vd0)
	(_time 1467576716009 2016.07.03 17:11:56)
	(_source (\./../compile/estagio5.vhd\))
	(_parameters tan)
	(_code 2e2f222b78787e38292f39747628782d2b282b292d)
	(_ent
		(_time 1467532083798)
	)
	(_comp
		(mux2x1_5bits
			(_object
				(_port (_int In1 1 0 61(_ent (_in))))
				(_port (_int In2 1 0 62(_ent (_in))))
				(_port (_int S -1 0 63(_ent (_in))))
				(_port (_int O 1 0 64(_ent (_out))))
			)
		)
		(contadorBolhas
			(_object
				(_port (_int inst -1 0 47(_ent (_in))))
				(_port (_int reset -1 0 48(_ent (_in))))
				(_port (_int cont -2 0 49(_ent (_out))))
			)
		)
		(contadorInstrucoes
			(_object
				(_port (_int inst -1 0 54(_ent (_in))))
				(_port (_int reset -1 0 55(_ent (_in))))
				(_port (_int cont -2 0 56(_ent (_out))))
			)
		)
	)
	(_inst U2 0 87(_comp mux2x1_5bits)
		(_port
			((In1)(e1))
			((In2)(e2))
			((S)(ctrlMux5))
			((O)(O))
		)
		(_use (_ent . mux2x1_5bits)
			(_port
				((S)(S))
				((In1)(In1))
				((In2)(In2))
				((O)(O))
			)
		)
	)
	(_inst U4 0 95(_comp contadorBolhas)
		(_port
			((inst)(Dangling_Input_Signal))
			((reset)(reset))
			((cont)(contBolha))
		)
		(_use (_ent . contadorBolhas)
		)
	)
	(_inst U5 0 102(_comp contadorInstrucoes)
		(_port
			((inst)(inst))
			((reset)(reset))
			((cont)(contInst))
		)
		(_use (_ent . contadorInstrucoes)
		)
	)
	(_object
		(_port (_int ctrlMux5 -1 0 30(_ent(_in))))
		(_port (_int inst -1 0 31(_ent(_in))))
		(_port (_int reset -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaCache 0 0 33(_ent(_in))))
		(_port (_int entradaULA 0 0 34(_ent(_in))))
		(_port (_int contBolha -2 0 35(_ent(_out))))
		(_port (_int contInst -2 0 36(_ent(_out))))
		(_port (_int saidaEstagio2e3 0 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 61(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 69(_arch((i 4)))))
		(_sig (_int NET77 -1 0 73(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 74(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int e1 2 0 74(_arch(_uni))))
		(_sig (_int e2 2 0 75(_arch(_uni))))
		(_sig (_int O 2 0 76(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 79(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment (_trgt(8))(_sens(1)))))
			(line__113(_arch 1 0 113(_assignment (_alias((e1)(entradaCache)))(_trgt(9))(_sens(3)))))
			(line__114(_arch 2 0 114(_assignment (_alias((e2)(entradaULA)))(_trgt(10))(_sens(4)))))
			(line__117(_arch 3 0 117(_assignment (_alias((saidaEstagio2e3)(O)))(_trgt(7))(_sens(11)))))
			(line__122(_arch 4 0 122(_assignment (_trgt(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio5 5 -1)
)
I 000044 55 759           1467576716043 bev
(_unit VHDL (mux5bits 0 4(bev 0 11))
	(_version vd0)
	(_time 1467576716044 2016.07.03 17:11:56)
	(_source (\./../src/mux5bits.vhd\))
	(_parameters tan)
	(_code 4e4f134d1e18125d4a4c5c1416494a494d481a494b)
	(_ent
		(_time 1467569482675)
	)
	(_object
		(_port (_int op -1 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int e1 0 0 6(_ent(_in))))
		(_port (_int e2 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bev 1 -1)
)
I 000049 55 7194          1467576716076 estagio3
(_unit VHDL (estagio3 0 28(estagio3 0 59))
	(_version vd0)
	(_time 1467576716077 2016.07.03 17:11:56)
	(_source (\./../compile/estagio3.vhd\))
	(_parameters tan)
	(_code 6d6c616c3a3b3d7b3f6f7a37356b3b6e6e6b686a6e)
	(_ent
		(_time 1467576716074)
	)
	(_comp
		(mux2x1zero
			(_object
				(_port (_int In1 -1 0 72(_ent (_in))))
				(_port (_int S -1 0 73(_ent (_in))))
				(_port (_int O -1 0 74(_ent (_out))))
			)
		)
		(mux5bits3op
			(_object
				(_port (_int op 10 0 109(_ent (_in))))
				(_port (_int p1 11 0 110(_ent (_in))))
				(_port (_int p2 11 0 111(_ent (_in))))
				(_port (_int p3 11 0 112(_ent (_in))))
				(_port (_int saida 11 0 113(_ent (_out))))
			)
		)
		(ula
			(_object
				(_port (_int e_2016 9 0 101(_ent (_in))))
				(_port (_int e_2521 9 0 102(_ent (_in))))
				(_port (_int s_op0 -1 0 103(_ent (_in))))
				(_port (_int saida 9 0 104(_ent (_out))))
			)
		)
		(desloc_shamt
			(_object
				(_port (_int entrada 3 0 65(_ent (_in))))
				(_port (_int shamt 4 0 66(_ent (_in))))
				(_port (_int saida 3 0 67(_ent (_out))))
			)
		)
		(mux32bits
			(_object
				(_port (_int e1 6 0 87(_ent (_in))))
				(_port (_int e2 6 0 88(_ent (_in))))
				(_port (_int op 7 0 89(_ent (_in))))
				(_port (_int saida 6 0 90(_ent (_out))))
			)
		)
		(mux2x1_5bits
			(_object
				(_port (_int In1 5 0 79(_ent (_in))))
				(_port (_int In2 5 0 80(_ent (_in))))
				(_port (_int S -1 0 81(_ent (_in))))
				(_port (_int O 5 0 82(_ent (_out))))
			)
		)
		(reg32bitsEPC
			(_object
				(_port (_int entradaepc 8 0 95(_ent (_in))))
				(_port (_int saidaepc 8 0 96(_ent (_out))))
			)
		)
	)
	(_inst U10 0 135(_comp mux2x1zero)
		(_port
			((In1)(wb_in))
			((S)(wb_ctrl))
			((O)(NET2509))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U11 0 142(_comp mux2x1zero)
		(_port
			((In1)(m_in))
			((S)(m_ctrl))
			((O)(NET2501))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U14 0 149(_comp mux5bits3op)
		(_port
			((op)(forwardingCtrl2))
			((p1)(gpr2016))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS3024))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_inst U16 0 158(_comp ula)
		(_port
			((e_2016)(BUS3024))
			((e_2521)(BUS2989))
			((s_op0)(ula_ctrl))
			((saida)(BUS2449))
		)
		(_use (_ent . ula)
			(_port
				((s_op0)(s_op0))
				((e_2521)(e_2521))
				((e_2016)(e_2016))
				((saida)(saida))
			)
		)
	)
	(_inst U21 0 166(_comp desloc_shamt)
		(_port
			((entrada)(entrada))
			((shamt(4))(entrada(10)))
			((shamt(3))(entrada(9)))
			((shamt(2))(entrada(8)))
			((shamt(1))(entrada(7)))
			((shamt(0))(entrada(6)))
			((saida)(BUS2954))
		)
		(_use (_ent . desloc_shamt)
			(_port
				((entrada)(entrada))
				((shamt)(shamt))
				((saida)(saida))
			)
		)
	)
	(_inst U4 0 177(_comp mux32bits)
		(_port
			((e1)(BUS2449))
			((e2)(BUS2954))
			((op)(muxctrl4))
			((saida)(BUS2843))
		)
		(_use (_ent . mux32bits)
			(_port
				((op)(op))
				((e1)(e1))
				((e2)(e2))
				((saida)(saida))
			)
		)
	)
	(_inst U6 0 185(_comp mux2x1_5bits)
		(_port
			((In1)(i2521))
			((In2)(i2016))
			((S)(ctrlMux3))
			((O)(BUS2457))
		)
		(_use (_ent . mux2x1_5bits)
			(_port
				((S)(S))
				((In1)(In1))
				((In2)(In2))
				((O)(O))
			)
		)
	)
	(_inst U7 0 193(_comp reg32bitsEPC)
		(_port
			((entradaepc)(entradaepc))
			((saidaepc)(saidaepc))
		)
		(_use (_ent . reg32bitsEPC)
		)
	)
	(_inst U9 0 199(_comp mux5bits3op)
		(_port
			((op)(forwardingCtrl1))
			((p1)(p1))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS2989))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_object
		(_port (_int UCctrl -1 0 30(_ent(_in))))
		(_port (_int clock -1 0 31(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 32(_ent(_in))))
		(_port (_int hazardctrl -1 0 33(_ent(_in))))
		(_port (_int m_ctrl -1 0 34(_ent(_in))))
		(_port (_int m_in -1 0 35(_ent(_in))))
		(_port (_int ula_ctrl -1 0 36(_ent(_in))))
		(_port (_int wb_ctrl -1 0 37(_ent(_in))))
		(_port (_int wb_in -1 0 38(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 39(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Ulaestagio4 0 0 39(_ent(_in))))
		(_port (_int entrada 0 0 40(_ent(_in))))
		(_port (_int entradaepc 0 0 41(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1 ((_dto i 1 i 0)))))
		(_port (_int forwardingCtrl1 1 0 42(_ent(_in))))
		(_port (_int forwardingCtrl2 1 0 43(_ent(_in))))
		(_port (_int gpr2016 0 0 44(_ent(_in))))
		(_port (_int gpr2521 0 0 45(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 46(_array -1 ((_dto i 4 i 0)))))
		(_port (_int i2016 2 0 46(_ent(_in))))
		(_port (_int i2521 2 0 47(_ent(_in))))
		(_port (_int muxEstagio5 0 0 48(_ent(_in))))
		(_port (_int muxctrl4 1 0 49(_ent(_in))))
		(_port (_int m_out -1 0 50(_ent(_out))))
		(_port (_int wb_out -1 0 51(_ent(_out))))
		(_port (_int saidaImediato 2 0 52(_ent(_out))))
		(_port (_int saidaMux 0 0 53(_ent(_out))))
		(_port (_int saidaULA 0 0 54(_ent(_out))))
		(_port (_int saidaepc 0 0 55(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 65(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 79(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 87(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 89(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 95(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 101(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 109(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 110(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int NET2501 -1 0 119(_arch(_uni))))
		(_sig (_int NET2509 -1 0 120(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 121(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int BUS2449 12 0 121(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 122(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS2457 13 0 122(_arch(_uni))))
		(_sig (_int BUS2843 12 0 123(_arch(_uni))))
		(_sig (_int BUS2954 12 0 124(_arch(_uni))))
		(_sig (_int BUS2989 12 0 125(_arch(_uni))))
		(_sig (_int BUS3024 12 0 126(_arch(_uni))))
		(_sig (_int p1 12 0 127(_arch(_uni))))
		(_sig (_int p2 12 0 128(_arch(_uni))))
		(_sig (_int p3 12 0 129(_arch(_uni))))
		(_prcs
			(line__212(_arch 0 0 212(_assignment (_alias((p2)(Ulaestagio4)))(_trgt(35))(_sens(9)))))
			(line__213(_arch 1 0 213(_assignment (_alias((p1)(gpr2521)))(_trgt(34))(_sens(15)))))
			(line__214(_arch 2 0 214(_assignment (_alias((p3)(muxEstagio5)))(_trgt(36))(_sens(18)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio3 3 -1)
)
I 000053 55 752           1467576716110 mux2x1_5bits
(_unit VHDL (mux2x1_5bits 0 5(mux2x1_5bits 0 13))
	(_version vd0)
	(_time 1467576716111 2016.07.03 17:11:56)
	(_source (\./../src/mux2x1 5bits.vhd\))
	(_parameters tan)
	(_code 8c8dd183dadad09f8fda94d3dc89da8f898a8e8a85)
	(_ent
		(_time 1467568916229)
	)
	(_object
		(_port (_int S -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int In1 0 0 8(_ent(_in))))
		(_port (_int In2 0 0 8(_ent(_in))))
		(_port (_int O 0 0 9(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 16(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux2x1_5bits 1 -1)
)
I 000044 55 913           1467576716142 bev
(_unit VHDL (mux3x1 0 4(bev 0 11))
	(_version vd0)
	(_time 1467576716143 2016.07.03 17:11:56)
	(_source (\./../src/mux3x1.vhd\))
	(_parameters tan)
	(_code abaaf6fdfcfdf7b8a9aab3f4fbadffacaeaca3a8a8)
	(_ent
		(_time 1467556595522)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e1 1 0 6(_ent(_in))))
		(_port (_int e2 1 0 6(_ent(_in))))
		(_port (_int e3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
	)
	(_model . bev 1 -1)
)
I 000045 55 934           1467576716174 mux3
(_unit VHDL (mux5bits3x1 0 4(mux3 0 11))
	(_version vd0)
	(_time 1467576716175 2016.07.03 17:11:56)
	(_source (\./../src/mux5bits(3-1).vhd\))
	(_parameters tan)
	(_code cbca969f9c9d97d8cfcbd99193cccfccc8c8c8ccc3)
	(_ent
		(_time 1467569185022)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int p1 1 0 6(_ent(_in))))
		(_port (_int p2 1 0 6(_ent(_in))))
		(_port (_int p3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . mux3 1 -1)
)
I 000044 55 1337          1467576716205 reg
(_unit VHDL (regestagio3 0 4(reg 0 24))
	(_version vd0)
	(_time 1467576716206 2016.07.03 17:11:56)
	(_source (\./../src/regestagio3.vhd\))
	(_parameters tan)
	(_code eaeae1b9bebdb9fcede8f9b1bfecebecedece3ecbc)
	(_ent
		(_time 1467576716203)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in))))
		(_port (_int UCctrl -1 0 7(_ent(_in))))
		(_port (_int clock -1 0 8(_ent(_in)(_event))))
		(_port (_int ctrlMux5 -1 0 9(_ent(_in))))
		(_port (_int sctrlMux5 -1 0 10(_ent(_out))))
		(_port (_int D1 -1 0 11(_ent(_in))))
		(_port (_int Q1 -1 0 12(_ent(_out))))
		(_port (_int D2 -1 0 13(_ent(_in))))
		(_port (_int Q2 -1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 15(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D3 0 0 15(_ent(_in))))
		(_port (_int Q3 0 0 16(_ent(_out))))
		(_port (_int D4 0 0 17(_ent(_in))))
		(_port (_int Q4 0 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1 ((_dto i 4 i 0)))))
		(_port (_int D5 1 0 19(_ent(_in))))
		(_port (_int Q5 1 0 20(_ent(_out))))
		(_prcs
			(regist(_arch 0 0 26(_prcs (_trgt(6)(8)(10)(12)(14))(_sens(0)(1)(2)(5)(7)(9)(11)(13))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
I 000053 55 1353          1467576716239 desloc_shamt
(_unit VHDL (desloc_shamt 0 5(desloc_shamt 0 12))
	(_version vd0)
	(_time 1467576716240 2016.07.03 17:11:56)
	(_source (\./../src/desloc_shamt.vhd\))
	(_parameters tan)
	(_code 09085c0f055f5e1f5f0e4f535b0c5f0e0a0f010f08)
	(_ent
		(_time 1467558005615)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int shamt 1 0 7(_ent(_in))))
		(_port (_int saida 0 0 8(_ent(_out))))
		(_prcs
			(desloca_shamt(_arch 0 0 14(_prcs (_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(33686275 2)
		(33686275 3)
		(50463491 2)
		(50463491 3)
		(33751811 2)
		(33751811 3)
		(50529027 2)
	)
	(_model . desloc_shamt 1 -1)
)
I 000045 55 962           1467576716276 mux3
(_unit VHDL (mux5bits3op 0 4(mux3 1 11))
	(_version vd0)
	(_time 1467576716277 2016.07.03 17:11:56)
	(_source (\./../src/mux3x15bits.vhd\(\./../src/mux5bits3op.vhd\)))
	(_parameters tan)
	(_code 38393d3c356e642b3c382a62603f3c3f3b3b3b3e6e)
	(_ent
		(_time 1467565257652)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int p1 1 0 6(_ent(_in))))
		(_port (_int p2 1 0 6(_ent(_in))))
		(_port (_int p3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 1 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . mux3 1 -1)
)
I 000044 55 694           1467576716308 bev
(_unit VHDL (reg32bitsepc 0 4(bev 0 11))
	(_version vd0)
	(_time 1467576716309 2016.07.03 17:11:56)
	(_source (\./../src/reg32bitsEPC.vhd\))
	(_parameters tan)
	(_code 57570454550004445402450d04515e505350545152)
	(_ent
		(_time 1467568954764)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaepc 0 0 6(_ent(_in))))
		(_port (_int saidaepc 0 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment (_alias((saidaepc)(entradaepc)))(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . bev 1 -1)
)
V 000049 55 762           1467576753724 behavior
(_unit VHDL (deslocador2 0 5(behavior 0 11))
	(_version vd0)
	(_time 1467576753725 2016.07.03 17:12:33)
	(_source (\./../src/deslocador2.vhd\))
	(_parameters tan)
	(_code 75732274752322632773332f277374737173237277)
	(_ent
		(_time 1467410329320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_alias((saida)(entrada(d_29_0))(entrada(d_31_30))))(_trgt(1))(_sens(0(d_31_30))(0(d_29_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavior 1 -1)
)
V 000044 55 955           1467576753756 bev
(_unit VHDL (mux32bits 0 4(bev 0 11))
	(_version vd0)
	(_time 1467576753757 2016.07.03 17:12:33)
	(_source (\./../src/mux32bits.vhd\))
	(_parameters tan)
	(_code 9593929b95c3c986979087cfc6939c9291929693c1)
	(_ent
		(_time 1467486612961)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e1 1 0 6(_ent(_in))))
		(_port (_int e2 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(33686019 33686018 33686018 33686018 33686018 50463234 33686019 33686018)
	)
	(_model . bev 1 -1)
)
V 000049 55 769           1467576753789 behavior
(_unit VHDL (ula 0 5(behavior 0 13))
	(_version vd0)
	(_time 1467576753790 2016.07.03 17:12:33)
	(_source (\./../src/ula.vhd\))
	(_parameters tan)
	(_code c4c39291939391d3c0c5879e94c3c1c297c2c5c3c1)
	(_ent
		(_time 1467565216361)
	)
	(_object
		(_port (_int s_op0 -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e_2521 0 0 7(_ent(_in))))
		(_port (_int e_2016 0 0 7(_ent(_in))))
		(_port (_int saida 0 0 8(_ent(_out))))
		(_prcs
			(ulas(_arch 0 0 15(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavior 1 -1)
)
V 000049 55 944           1467576753822 behavior
(_unit VHDL (concatena 0 5(behavior 0 10))
	(_version vd0)
	(_time 1467576753823 2016.07.03 17:12:33)
	(_source (\./../src/concatena.vhd\))
	(_parameters tan)
	(_code e3e5b3b0b6b4e2f5e1e6f2b8b6e5e6e5b6e5e2e5e0)
	(_ent
		(_time 1467417575230)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 12(_prcs (_simple)(_trgt(1))(_sens(0(d_31_26)))(_read(0(d_15_0))(0(d_25_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 515)
		(33686018 771)
		(33686018 514)
		(50463234 514)
		(50463234 770)
		(33686019 771)
		(33751555 771)
		(33751554 514)
		(33751554 515)
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavior 1 -1)
)
V 000064 55 1388          1467576753857 deslocador_combinatorio
(_unit VHDL (deslocador_combinatorio 0 25(deslocador_combinatorio 0 37))
	(_version vd0)
	(_time 1467576753858 2016.07.03 17:12:33)
	(_source (\./../src/deslocador_combinatorio.vhd\))
	(_parameters tan)
	(_code 020452040554551450514458500403040604540500)
	(_ent
		(_time 1467417023355)
	)
	(_object
		(_gen (_int Tprop -1 0 27 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -2 ((_dto i 4 i 0)))))
		(_port (_int NBD_v 0 0 30(_ent(_in))))
		(_port (_int DE -2 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -2 ((_dto i 31 i 0)))))
		(_port (_int I 1 0 32(_ent(_in))))
		(_port (_int O 1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -2 ((_dto i 31 i 0)))))
		(_cnst (_int Zer 2 0 40(_arch((_others(i 2))))))
		(_sig (_int NBD -3 0 41(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_trgt(4))(_sens(0))(_mon))))
			(line__46(_arch 1 0 46(_assignment (_trgt(3))(_sens(4)(1)(2)))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . deslocador_combinatorio 2 -1)
)
V 000047 55 4399          1467576753894 testes
(_unit VHDL (testes 0 28(testes 1 43))
	(_version vd0)
	(_time 1467576753895 2016.07.03 17:12:33)
	(_source (\./../compile/testes.vhd\(\./../compile/estagio1.vhd\)))
	(_parameters tan)
	(_code 2126712525777636222e347a732625272426222625)
	(_ent
		(_time 1467486156389)
	)
	(_comp
		(somapc4
			(_object
				(_port (_int A 6 1 78(_ent (_in))))
				(_port (_int C 6 1 79(_ent (_out))))
			)
		)
		(regpc
			(_object
				(_gen (_int NumeroBits -2 1 68(_ent((i 32)))))
				(_port (_int D 5 1 71(_ent (_in))))
				(_port (_int hazardctrl -1 1 72(_ent (_in))))
				(_port (_int Q 5 1 73(_ent (_out))))
			)
		)
		(mux32bits
			(_object
				(_port (_int e1 2 1 49(_ent (_in))))
				(_port (_int e2 2 1 50(_ent (_in))))
				(_port (_int op 3 1 51(_ent (_in))))
				(_port (_int saida 2 1 52(_ent (_out))))
			)
		)
		(regestagio1
			(_object
				(_port (_int D1 4 1 57(_ent (_in))))
				(_port (_int D2 4 1 58(_ent (_in))))
				(_port (_int UCctrl -1 1 59(_ent (_in))))
				(_port (_int clock -1 1 60(_ent (_in))))
				(_port (_int hazardctrl -1 1 61(_ent (_in))))
				(_port (_int Q1 4 1 62(_ent (_out))))
				(_port (_int Q2 4 1 63(_ent (_out))))
			)
		)
	)
	(_inst U1 1 97(_comp somapc4)
		(_port
			((A)(A))
			((C)(BUS332))
		)
		(_use (_ent . somapc4)
		)
	)
	(_inst U2 1 103(_comp regpc)
		(_port
			((D)(BUS269))
			((hazardctrl)(hazardctrlPC))
			((Q)(A))
		)
		(_use (_implicit)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((D)(D))
				((hazardctrl)(hazardctrl))
				((Q)(Q))
			)
		)
	)
	(_inst U3 1 110(_comp mux32bits)
		(_port
			((e1)(BUS332))
			((e2)(e2))
			((op)(op))
			((saida)(BUS269))
		)
		(_use (_ent . mux32bits)
			(_port
				((op)(op))
				((e1)(e1))
				((e2)(e2))
				((saida)(saida))
			)
		)
	)
	(_inst U4 1 118(_comp regestagio1)
		(_port
			((D1)(BUS332))
			((D2)(D2))
			((UCctrl)(UCctrl))
			((clock)(clock))
			((hazardctrl)(hazardctrl))
			((Q1)(Q1))
			((Q2)(Q2))
		)
		(_use (_ent . regestagio1)
			(_port
				((hazardctrl)(hazardctrl))
				((UCctrl)(UCctrl))
				((clock)(clock))
				((D1)(D1))
				((Q1)(Q1))
				((D2)(D2))
				((Q2)(Q2))
			)
		)
	)
	(_object
		(_port (_int UCctrl -1 0 30(_ent(_in))))
		(_port (_int clock -1 0 31(_ent(_in))))
		(_port (_int hazardctrl -1 0 32(_ent(_in))))
		(_port (_int hazardctrlPC -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entEstagio2 0 0 34(_ent(_in))))
		(_port (_int entradaCache 0 0 35(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 1 0 36(_ent(_in))))
		(_port (_int endereco 0 0 37(_ent(_out))))
		(_port (_int instrucao 0 0 38(_ent(_out))))
		(_port (_int saidaCache 0 0 39(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 49(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 51(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 57(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 1 71(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 1 78(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 1 85(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int A 7 1 85(_arch(_uni))))
		(_sig (_int BUS269 7 1 86(_arch(_uni))))
		(_sig (_int BUS332 7 1 87(_arch(_uni))))
		(_sig (_int D2 7 1 88(_arch(_uni))))
		(_sig (_int e2 7 1 89(_arch(_uni))))
		(_sig (_int Q1 7 1 90(_arch(_uni))))
		(_sig (_int Q2 7 1 91(_arch(_uni))))
		(_prcs
			(line__133(_arch 0 1 133(_assignment (_alias((e2)(entEstagio2)))(_trgt(14))(_sens(4)))))
			(line__134(_arch 1 1 134(_assignment (_alias((D2)(entradaCache)))(_trgt(13))(_sens(5)))))
			(line__137(_arch 2 1 137(_assignment (_alias((endereco)(Q1)))(_trgt(7))(_sens(15)))))
			(line__138(_arch 3 1 138(_assignment (_alias((instrucao)(Q2)))(_trgt(8))(_sens(16)))))
			(line__139(_arch 4 1 139(_assignment (_alias((saidaCache)(A)))(_trgt(9))(_sens(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testes 5 -1)
)
V 000048 55 781           1467576753929 somapc4
(_unit VHDL (somapc4 0 6(somapc4 0 13))
	(_version vd0)
	(_time 1467576753930 2016.07.03 17:12:33)
	(_source (\./../src/somapc4.vhd\))
	(_parameters tan)
	(_code 41461643161641574146511b134245464247174715)
	(_ent
		(_time 1467482857223)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int C 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131587)
	)
	(_model . somapc4 1 -1)
)
V 000044 55 706           1467576753960 reg
(_unit VHDL (regpc 0 4(reg 0 12))
	(_version vd0)
	(_time 1467576753961 2016.07.03 17:12:33)
	(_source (\./../src/regpc.vhd\))
	(_parameters tan)
	(_code 60673660653733776165733b336665666767606663)
	(_ent
		(_time 1467483594764)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D 0 0 7(_ent(_in))))
		(_port (_int Q 0 0 8(_ent(_out))))
		(_prcs
			(registrar(_arch 0 0 14(_prcs (_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
V 000064 55 1359          1467576753994 deslocador_combinatorio
(_unit VHDL (desc_comb 0 25(deslocador_combinatorio 0 37))
	(_version vd0)
	(_time 1467576753995 2016.07.03 17:12:33)
	(_source (\./../src/des_comb.vhd\))
	(_parameters tan)
	(_code 8f89df81dcd9d8998ddfc9d5dd89d989db898d898b)
	(_ent
		(_time 1467568803034)
	)
	(_object
		(_gen (_int Tprop -1 0 27 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -2 ((_dto i 4 i 0)))))
		(_port (_int NBD_v 0 0 30(_ent(_in))))
		(_port (_int DE -2 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -2 ((_dto i 31 i 0)))))
		(_port (_int I 1 0 32(_ent(_in))))
		(_port (_int O 1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -2 ((_dto i 31 i 0)))))
		(_cnst (_int Zer 2 0 40(_arch((_others(i 2))))))
		(_sig (_int NBD -3 0 41(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_trgt(4))(_sens(0))(_mon))))
			(line__46(_arch 1 0 46(_assignment (_trgt(3))(_sens(1)(2)(4)))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . deslocador_combinatorio 2 -1)
)
V 000044 55 894           1467576754028 reg
(_unit VHDL (regestagio1 0 4(reg 0 16))
	(_version vd0)
	(_time 1467576754029 2016.07.03 17:12:34)
	(_source (\./../src/regestagio1.vhd\))
	(_parameters tan)
	(_code aea9f8f9fef9fdb8aaf8bdf5fba8afa8a9a8a7a8f8)
	(_ent
		(_time 1467484930528)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in))))
		(_port (_int UCctrl -1 0 7(_ent(_in))))
		(_port (_int clock -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D1 0 0 9(_ent(_in))))
		(_port (_int Q1 0 0 10(_ent(_out))))
		(_port (_int D2 0 0 11(_ent(_in))))
		(_port (_int Q2 0 0 12(_ent(_out))))
		(_prcs
			(regist(_arch 0 0 18(_prcs (_trgt(4)(6))(_sens(0)(1)(2)(3)(5))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
V 000054 55 395           1467576754061 pipelineTotal
(_unit VHDL (pipelinetotal 0 28(pipelinetotal 0 31))
	(_version vd0)
	(_time 1467576754062 2016.07.03 17:12:34)
	(_source (\./../compile/pipelineTotal.vhd\))
	(_parameters tan)
	(_code cdca9998909b99dbc89e8e9795cb98cbc8cac9cb9b)
	(_ent
		(_time 1467485345850)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000049 55 15777         1467576754072 estagio2
(_unit VHDL (estagio2 0 28(estagio2 0 59))
	(_version vd0)
	(_time 1467576754073 2016.07.03 17:12:34)
	(_source (\./../compile/estagio2.vhd\))
	(_parameters tan)
	(_code dddb8c8e8a8b8dcbdcdadf8fc487dadedfdbd8dadedad9)
	(_ent
		(_time 1467566378298)
	)
	(_comp
		(concatena
			(_object
				(_port (_int entrada 2 0 65(_ent (_in))))
				(_port (_int saida 2 0 66(_ent (_out))))
			)
		)
		(gpr
			(_object
				(_gen (_int Tread -2 0 78(_ent((ns 4617315517961601024)))))
				(_gen (_int Twrite -2 0 79(_ent((ns 4617315517961601024)))))
				(_port (_int dadoina 4 0 83(_ent (_in))))
				(_port (_int dadoinb 4 0 84(_ent (_in))))
				(_port (_int enda 4 0 85(_ent (_in))))
				(_port (_int endb 4 0 86(_ent (_in))))
				(_port (_int reset -1 0 87(_ent (_in))))
				(_port (_int we -1 0 88(_ent (_in))))
				(_port (_int dadoouta 4 0 89(_ent (_out))))
				(_port (_int dadooutb 4 0 90(_ent (_out))))
			)
		)
		(regestagio2
			(_object
				(_port (_int clock -1 0 102(_ent (_in))))
				(_port (_int ctrlMux3 -1 0 103(_ent (_in))))
				(_port (_int ctrlMux32 -1 0 104(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 105(_ent (_in))))
				(_port (_int ctrlULA -1 0 106(_ent (_in))))
				(_port (_int entrada32bits 5 0 107(_ent (_in))))
				(_port (_int entradaGPR2016 6 0 108(_ent (_in))))
				(_port (_int entradaGPR2521 6 0 109(_ent (_in))))
				(_port (_int entradaPC 5 0 110(_ent (_in))))
				(_port (_int entradaSignExtend 5 0 111(_ent (_in))))
				(_port (_int ex -1 0 112(_ent (_in))))
				(_port (_int m -1 0 113(_ent (_in))))
				(_port (_int wb -1 0 114(_ent (_in))))
				(_port (_int exsaida -1 0 115(_ent (_out))))
				(_port (_int msaida -1 0 116(_ent (_out))))
				(_port (_int saida2016 6 0 117(_ent (_out))))
				(_port (_int saida2521 6 0 118(_ent (_out))))
				(_port (_int saida32bits 5 0 119(_ent (_out))))
				(_port (_int saidaGPR2016 5 0 120(_ent (_out))))
				(_port (_int saidaGPR2521 5 0 121(_ent (_out))))
				(_port (_int saidaPC 5 0 122(_ent (_out))))
				(_port (_int sctrlMux3 -1 0 123(_ent (_out))))
				(_port (_int sctrlMux32 -1 0 124(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 125(_ent (_out))))
				(_port (_int sctrlULA -1 0 126(_ent (_out))))
				(_port (_int wbsaida -1 0 127(_ent (_out))))
			)
		)
		(mux2x1zero
			(_object
				(_port (_int In1 -1 0 95(_ent (_in))))
				(_port (_int S -1 0 96(_ent (_in))))
				(_port (_int O -1 0 97(_ent (_out))))
			)
		)
		(soma32bits
			(_object
				(_port (_int A 7 0 132(_ent (_in))))
				(_port (_int B 7 0 133(_ent (_in))))
				(_port (_int C 7 0 134(_ent (_out))))
			)
		)
		(deslocador2
			(_object
				(_port (_int entrada 3 0 71(_ent (_in))))
				(_port (_int saida 3 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 216(_comp concatena)
		(_port
			((entrada)(entrada))
			((saida)(BUS439))
		)
		(_use (_ent . concatena)
		)
	)
	(_inst U3 0 224(_comp gpr)
		(_port
			((dadoina(4))(entrada(25)))
			((dadoina(3))(entrada(24)))
			((dadoina(2))(entrada(23)))
			((dadoina(1))(entrada(22)))
			((dadoina(0))(entrada(21)))
			((dadoinb(4))(entrada(20)))
			((dadoinb(3))(entrada(19)))
			((dadoinb(2))(entrada(18)))
			((dadoinb(1))(entrada(17)))
			((dadoinb(0))(entrada(16)))
			((enda)(enda))
			((endb)(endb))
			((reset)(Dangling_Input_Signal))
			((we)(we))
			((dadoouta)(BUS678))
			((dadooutb)(BUS715))
		)
		(_use (_ent . gpr)
			(_port
				((we)(we))
				((reset)(reset))
				((dadoina)(dadoina))
				((dadoinb)(dadoinb))
				((enda)(enda))
				((endb)(endb))
				((dadoouta)(dadoouta))
				((dadooutb)(dadooutb))
			)
		)
	)
	(_inst U4 0 244(_comp regestagio2)
		(_port
			((clock)(clock))
			((ctrlMux3)(ctrlMux3))
			((ctrlMux32)(ctrlMux32))
			((ctrlMux5)(ctrlMux5))
			((ctrlULA)(ctrlULA))
			((entrada32bits)(entrada))
			((entradaGPR2016)(BUS715))
			((entradaGPR2521)(BUS678))
			((entradaPC)(B))
			((entradaSignExtend)(BUS439))
			((ex)(NET71))
			((m)(NET71))
			((wb)(NET71))
			((exsaida)(exsaida))
			((msaida)(msaida))
			((saida2016)(saida2016))
			((saida2521)(saida2521))
			((saidaGPR2016(31))(saidaGPR2016(4)))
			((saidaGPR2016(30))(saidaGPR2016(3)))
			((saidaGPR2016(29))(saidaGPR2016(2)))
			((saidaGPR2016(28))(saidaGPR2016(1)))
			((saidaGPR2016(27))(saidaGPR2016(0)))
			((saidaGPR2016(26))(DANGLING_U4_saidaGPR2016_26))
			((saidaGPR2016(25))(DANGLING_U4_saidaGPR2016_25))
			((saidaGPR2016(24))(DANGLING_U4_saidaGPR2016_24))
			((saidaGPR2016(23))(DANGLING_U4_saidaGPR2016_23))
			((saidaGPR2016(22))(DANGLING_U4_saidaGPR2016_22))
			((saidaGPR2016(21))(DANGLING_U4_saidaGPR2016_21))
			((saidaGPR2016(20))(DANGLING_U4_saidaGPR2016_20))
			((saidaGPR2016(19))(DANGLING_U4_saidaGPR2016_19))
			((saidaGPR2016(18))(DANGLING_U4_saidaGPR2016_18))
			((saidaGPR2016(17))(DANGLING_U4_saidaGPR2016_17))
			((saidaGPR2016(16))(DANGLING_U4_saidaGPR2016_16))
			((saidaGPR2016(15))(DANGLING_U4_saidaGPR2016_15))
			((saidaGPR2016(14))(DANGLING_U4_saidaGPR2016_14))
			((saidaGPR2016(13))(DANGLING_U4_saidaGPR2016_13))
			((saidaGPR2016(12))(DANGLING_U4_saidaGPR2016_12))
			((saidaGPR2016(11))(DANGLING_U4_saidaGPR2016_11))
			((saidaGPR2016(10))(DANGLING_U4_saidaGPR2016_10))
			((saidaGPR2016(9))(DANGLING_U4_saidaGPR2016_9))
			((saidaGPR2016(8))(DANGLING_U4_saidaGPR2016_8))
			((saidaGPR2016(7))(DANGLING_U4_saidaGPR2016_7))
			((saidaGPR2016(6))(DANGLING_U4_saidaGPR2016_6))
			((saidaGPR2016(5))(DANGLING_U4_saidaGPR2016_5))
			((saidaGPR2016(4))(DANGLING_U4_saidaGPR2016_4))
			((saidaGPR2016(3))(DANGLING_U4_saidaGPR2016_3))
			((saidaGPR2016(2))(DANGLING_U4_saidaGPR2016_2))
			((saidaGPR2016(1))(DANGLING_U4_saidaGPR2016_1))
			((saidaGPR2016(0))(DANGLING_U4_saidaGPR2016_0))
			((saidaGPR2521(31))(saidaGPR2521(4)))
			((saidaGPR2521(30))(saidaGPR2521(3)))
			((saidaGPR2521(29))(saidaGPR2521(2)))
			((saidaGPR2521(28))(saidaGPR2521(1)))
			((saidaGPR2521(27))(saidaGPR2521(0)))
			((saidaGPR2521(26))(DANGLING_U4_saidaGPR2521_26))
			((saidaGPR2521(25))(DANGLING_U4_saidaGPR2521_25))
			((saidaGPR2521(24))(DANGLING_U4_saidaGPR2521_24))
			((saidaGPR2521(23))(DANGLING_U4_saidaGPR2521_23))
			((saidaGPR2521(22))(DANGLING_U4_saidaGPR2521_22))
			((saidaGPR2521(21))(DANGLING_U4_saidaGPR2521_21))
			((saidaGPR2521(20))(DANGLING_U4_saidaGPR2521_20))
			((saidaGPR2521(19))(DANGLING_U4_saidaGPR2521_19))
			((saidaGPR2521(18))(DANGLING_U4_saidaGPR2521_18))
			((saidaGPR2521(17))(DANGLING_U4_saidaGPR2521_17))
			((saidaGPR2521(16))(DANGLING_U4_saidaGPR2521_16))
			((saidaGPR2521(15))(DANGLING_U4_saidaGPR2521_15))
			((saidaGPR2521(14))(DANGLING_U4_saidaGPR2521_14))
			((saidaGPR2521(13))(DANGLING_U4_saidaGPR2521_13))
			((saidaGPR2521(12))(DANGLING_U4_saidaGPR2521_12))
			((saidaGPR2521(11))(DANGLING_U4_saidaGPR2521_11))
			((saidaGPR2521(10))(DANGLING_U4_saidaGPR2521_10))
			((saidaGPR2521(9))(DANGLING_U4_saidaGPR2521_9))
			((saidaGPR2521(8))(DANGLING_U4_saidaGPR2521_8))
			((saidaGPR2521(7))(DANGLING_U4_saidaGPR2521_7))
			((saidaGPR2521(6))(DANGLING_U4_saidaGPR2521_6))
			((saidaGPR2521(5))(DANGLING_U4_saidaGPR2521_5))
			((saidaGPR2521(4))(DANGLING_U4_saidaGPR2521_4))
			((saidaGPR2521(3))(DANGLING_U4_saidaGPR2521_3))
			((saidaGPR2521(2))(DANGLING_U4_saidaGPR2521_2))
			((saidaGPR2521(1))(DANGLING_U4_saidaGPR2521_1))
			((saidaGPR2521(0))(DANGLING_U4_saidaGPR2521_0))
			((saidaPC)(saidaPC))
			((sctrlMux3)(sctrlMux3))
			((sctrlMux32)(sctrlMux32))
			((sctrlMux5)(sctrlMux5))
			((sctrlULA)(sctrlULA))
			((wbsaida)(wbsaida))
		)
		(_use (_ent . regestagio2)
			(_port
				((wb)(wb))
				((m)(m))
				((ex)(ex))
				((ctrlMux3)(ctrlMux3))
				((ctrlMux5)(ctrlMux5))
				((ctrlULA)(ctrlULA))
				((ctrlMux32)(ctrlMux32))
				((clock)(clock))
				((entradaPC)(entradaPC))
				((entradaSignExtend)(entradaSignExtend))
				((entradaGPR2521)(entradaGPR2521))
				((entradaGPR2016)(entradaGPR2016))
				((entrada32bits)(entrada32bits))
				((saidaGPR2521)(saidaGPR2521))
				((saidaGPR2016)(saidaGPR2016))
				((saida2521)(saida2521))
				((saida2016)(saida2016))
				((saidaPC)(saidaPC))
				((saida32bits)(saida32bits))
				((sctrlMux3)(sctrlMux3))
				((sctrlMux5)(sctrlMux5))
				((sctrlULA)(sctrlULA))
				((sctrlMux32)(sctrlMux32))
				((wbsaida)(wbsaida))
				((msaida)(msaida))
				((exsaida)(exsaida))
			)
		)
	)
	(_inst U5 0 335(_comp mux2x1zero)
		(_port
			((In1)(Input4))
			((S)(NET51))
			((O)(NET71))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U6 0 342(_comp soma32bits)
		(_port
			((A)(BUS417))
			((B)(B))
			((C)(C))
		)
		(_use (_ent . soma32bits)
		)
	)
	(_inst U7 0 349(_comp deslocador2)
		(_port
			((entrada)(BUS439))
			((saida)(BUS417))
		)
		(_use (_ent . deslocador2)
		)
	)
	(_object
		(_port (_int UCCtrl -1 0 30(_ent(_in))))
		(_port (_int UCCtrl2 -1 0 31(_ent(_in))))
		(_port (_int clock -1 0 32(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 33(_ent(_in))))
		(_port (_int ctrlMux32 -1 0 34(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 35(_ent(_in))))
		(_port (_int ctrlULA -1 0 36(_ent(_in))))
		(_port (_int hazardCtrl -1 0 37(_ent(_in))))
		(_port (_int we -1 0 38(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1 ((_dto i 4 i 0)))))
		(_port (_int enda 0 0 39(_ent(_in))))
		(_port (_int endb 0 0 40(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 41(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 1 0 41(_ent(_in))))
		(_port (_int entradaPC 1 0 42(_ent(_in))))
		(_port (_int exsaida -1 0 43(_ent(_out))))
		(_port (_int msaida -1 0 44(_ent(_out))))
		(_port (_int sctrlMux3 -1 0 45(_ent(_out))))
		(_port (_int sctrlMux32 -1 0 46(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 47(_ent(_out))))
		(_port (_int sctrlULA -1 0 48(_ent(_out))))
		(_port (_int wbsaida -1 0 49(_ent(_out))))
		(_port (_int saida2016 0 0 50(_ent(_out))))
		(_port (_int saida2521 0 0 51(_ent(_out))))
		(_port (_int saidaEstagio2 1 0 52(_ent(_out))))
		(_port (_int saidaGPR2016 0 0 53(_ent(_out))))
		(_port (_int saidaGPR2521 0 0 54(_ent(_out))))
		(_port (_int saidaPC 1 0 55(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 65(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 71(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 83(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 107(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 108(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 132(_array -1 ((_dto i 31 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 139(_arch((i 4)))))
		(_sig (_int Input4 -1 0 143(_arch(_uni))))
		(_sig (_int NET51 -1 0 144(_arch(_uni))))
		(_sig (_int NET71 -1 0 145(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 146(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int B 8 0 146(_arch(_uni))))
		(_sig (_int BUS417 8 0 147(_arch(_uni))))
		(_sig (_int BUS439 8 0 148(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 149(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS678 9 0 149(_arch(_uni))))
		(_sig (_int BUS715 9 0 150(_arch(_uni))))
		(_sig (_int C 8 0 151(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 154(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_26 -1 0 157(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_25 -1 0 158(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_24 -1 0 159(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_23 -1 0 160(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_22 -1 0 161(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_21 -1 0 162(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_20 -1 0 163(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_19 -1 0 164(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_18 -1 0 165(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_17 -1 0 166(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_16 -1 0 167(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_15 -1 0 168(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_14 -1 0 169(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_13 -1 0 170(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_12 -1 0 171(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_11 -1 0 172(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_10 -1 0 173(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_9 -1 0 174(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_8 -1 0 175(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_7 -1 0 176(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_6 -1 0 177(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_5 -1 0 178(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_4 -1 0 179(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_3 -1 0 180(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_2 -1 0 181(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_1 -1 0 182(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_0 -1 0 183(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_26 -1 0 184(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_25 -1 0 185(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_24 -1 0 186(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_23 -1 0 187(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_22 -1 0 188(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_21 -1 0 189(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_20 -1 0 190(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_19 -1 0 191(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_18 -1 0 192(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_17 -1 0 193(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_16 -1 0 194(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_15 -1 0 195(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_14 -1 0 196(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_13 -1 0 197(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_12 -1 0 198(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_11 -1 0 199(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_10 -1 0 200(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_9 -1 0 201(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_8 -1 0 202(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_7 -1 0 203(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_6 -1 0 204(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_5 -1 0 205(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_4 -1 0 206(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_3 -1 0 207(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_2 -1 0 208(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_1 -1 0 209(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_0 -1 0 210(_arch(_uni))))
		(_prcs
			(line__222(_arch 0 0 222(_assignment (_trgt(27))(_sens(0)(7)))))
			(line__359(_arch 1 0 359(_assignment (_alias((Input4)(UCCtrl2)))(_simpleassign BUF)(_trgt(26))(_sens(1)))))
			(line__360(_arch 2 0 360(_assignment (_alias((B)(entradaPC)))(_trgt(29))(_sens(12)))))
			(line__363(_arch 3 0 363(_assignment (_alias((saidaEstagio2)(C)))(_trgt(22))(_sens(34)))))
			(line__368(_arch 4 0 368(_assignment (_trgt(35)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio2 5 -1)
)
V 000045 55 2051          1467576754107 reg2
(_unit VHDL (regestagio2 0 4(reg2 0 35))
	(_version vd0)
	(_time 1467576754108 2016.07.03 17:12:34)
	(_source (\./../src/regestagio2.vhd\))
	(_parameters tan)
	(_code fcfbaaacaaabafeafafdefa7a9fafdfafbfaf5faaa)
	(_ent
		(_time 1467566175002)
	)
	(_object
		(_port (_int wb -1 0 6(_ent(_in))))
		(_port (_int m -1 0 7(_ent(_in))))
		(_port (_int ex -1 0 8(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 9(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 10(_ent(_in))))
		(_port (_int ctrlULA -1 0 11(_ent(_in))))
		(_port (_int ctrlMux32 -1 0 12(_ent(_in))))
		(_port (_int clock -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaPC 0 0 14(_ent(_in))))
		(_port (_int entradaSignExtend 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaGPR2521 1 0 16(_ent(_in))))
		(_port (_int entradaGPR2016 1 0 17(_ent(_in))))
		(_port (_int entrada32bits 0 0 18(_ent(_in))))
		(_port (_int saidaGPR2521 0 0 19(_ent(_out))))
		(_port (_int saidaGPR2016 0 0 20(_ent(_out))))
		(_port (_int saida2521 1 0 21(_ent(_out))))
		(_port (_int saida2016 1 0 22(_ent(_out))))
		(_port (_int saidaPC 0 0 23(_ent(_out))))
		(_port (_int saida32bits 0 0 24(_ent(_out))))
		(_port (_int sctrlMux3 -1 0 25(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 26(_ent(_out))))
		(_port (_int sctrlULA -1 0 27(_ent(_out))))
		(_port (_int sctrlMux32 -1 0 28(_ent(_out))))
		(_port (_int wbsaida -1 0 29(_ent(_out))))
		(_port (_int msaida -1 0 30(_ent(_out))))
		(_port (_int exsaida -1 0 31(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 37(_prcs (_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25))(_sens(7)(0)(1)(2)(3)(4)(5)(6)(8)(10)(11)(12))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . reg2 1 -1)
)
V 000048 55 661           1467576754140 mux1bit
(_unit VHDL (mux1bit2x1 0 25(mux1bit 0 34))
	(_version vd0)
	(_time 1467576754141 2016.07.03 17:12:34)
	(_source (\./../src/mux1bit2x1.vhd\))
	(_parameters tan)
	(_code 1b1d1a1d4c4d47081b4f0941431c1f18191c13181a)
	(_ent
		(_time 1467568835624)
	)
	(_object
		(_port (_int S -1 0 27(_ent(_in))))
		(_port (_int I0 -1 0 28(_ent(_in))))
		(_port (_int I1 -1 0 29(_ent(_in))))
		(_port (_int O -1 0 30(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 37(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux1bit 1 -1)
)
V 000051 55 743           1467576754172 soma32bits
(_unit VHDL (soma32bits 0 6(soma32bits 0 14))
	(_version vd0)
	(_time 1467576754173 2016.07.03 17:12:34)
	(_source (\./../src/som32bits.vhd\))
	(_parameters tan)
	(_code 3b3c6d3e3f6c3b2d3b392864683d393d323c3f3c38)
	(_ent
		(_time 1467492697637)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 9(_ent(_in))))
		(_port (_int C 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . soma32bits 1 -1)
)
V 000051 55 625           1467576754203 mux2x1zero
(_unit VHDL (mux2x1zero 0 25(mux2x1zero 0 33))
	(_version vd0)
	(_time 1467576754204 2016.07.03 17:12:34)
	(_source (\./../src/mux2x1zero.vhd\))
	(_parameters tan)
	(_code 5a5c5b580e0c0649590c42050a5d0b5c5f5d585c0c)
	(_ent
		(_time 1467568556000)
	)
	(_object
		(_port (_int S -1 0 27(_ent(_in))))
		(_port (_int In1 -1 0 28(_ent(_in))))
		(_port (_int O -1 0 29(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 36(_prcs (_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux2x1zero 1 -1)
)
V 000044 55 2180          1467576754236 gpr
(_unit VHDL (gpr 0 25(gpr 0 42))
	(_version vd0)
	(_time 1467576754237 2016.07.03 17:12:34)
	(_source (\./../src/gpr.vhd\))
	(_parameters tan)
	(_code 797f2b79702f2f6f7a7b69222a7f7e7e797e7b7f7e)
	(_ent
		(_time 1467529641026)
	)
	(_object
		(_gen (_int Tread -1 0 27 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen (_int Twrite -1 0 28 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port (_int we -2 0 31(_ent(_in))))
		(_port (_int reset -2 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -2 ((_dto i 4 i 0)))))
		(_port (_int dadoina 0 0 33(_ent(_in))))
		(_port (_int dadoinb 0 0 34(_ent(_in))))
		(_port (_int enda 0 0 35(_ent(_in))))
		(_port (_int endb 0 0 36(_ent(_in))))
		(_port (_int dadoouta 0 0 37(_ent(_out))))
		(_port (_int dadooutb 0 0 38(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -2 ((_dto i 31 i 0)))))
		(_type (_int ram_type 0 45(_array 1 ((_to i 0 i 31)))))
		(_sig (_int ram 2 0 47(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -2 ((_dto i 4 i 0)))))
		(_sig (_int enda_reg 3 0 52(_arch(_uni))))
		(_sig (_int endb_reg 3 0 53(_arch(_uni))))
		(_prcs
			(RegisterMemory(_arch 0 0 59(_prcs (_simple)(_trgt(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))(8)(9)(10))(_sens(0)(1))(_mon)(_read(2)(3)(4)(5)))))
			(line__85(_arch 1 0 85(_assignment (_trgt(6))(_sens(8)(9))(_mon))))
			(line__87(_arch 2 0 87(_assignment (_trgt(7))(_sens(8)(10))(_mon))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686018 33686018 33686018 33686019 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 50529026 50529027 50529027 50529027 50529027)
	)
	(_model . gpr 3 -1)
)
I 000049 55 3500          1467576754273 estagio3
(_unit VHDL (estagio3 0 28(estagio3 0 48))
	(_version vd0)
	(_time 1467576754274 2016.07.03 17:12:34)
	(_source (\./../compile/estagio4.vhd\))
	(_parameters tan)
	(_code 989ec89693cec88e9c9b8fc2c09ece9b9b9e9d9f9b)
	(_ent
		(_time 1467576754271)
	)
	(_comp
		(regestagio4
			(_object
				(_port (_int clock -1 0 54(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 55(_ent (_in))))
				(_port (_int entrada3 1 0 56(_ent (_in))))
				(_port (_int entradaResULA 1 0 57(_ent (_in))))
				(_port (_int entradacache 1 0 58(_ent (_in))))
				(_port (_int wb -1 0 59(_ent (_in))))
				(_port (_int saida3 1 0 60(_ent (_out))))
				(_port (_int saidaResULA 1 0 61(_ent (_out))))
				(_port (_int saidacache 1 0 62(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 63(_ent (_out))))
				(_port (_int wbsaida -1 0 64(_ent (_out))))
			)
		)
	)
	(_inst U1 0 77(_comp regestagio4)
		(_port
			((clock)(clock))
			((ctrlMux5)(ctrlMux5))
			((entrada3)(entrada3))
			((entradaResULA)(entradaResULA))
			((entradacache)(entradacache))
			((wb)(NET269))
			((saida3)(saida3))
			((saidaResULA)(saidaResULA))
			((saidacache)(saidacache))
			((sctrlMux5)(sctrlMux5))
			((wbsaida)(wbsaida))
		)
		(_use (_ent . regestagio4)
			(_port
				((wb)(wb))
				((clock)(clock))
				((ctrlMux5)(ctrlMux5))
				((entradacache)(entradacache))
				((entradaResULA)(entradaResULA))
				((entrada3)(entrada3))
				((saidacache)(saidacache))
				((saidaResULA)(saidaResULA))
				((saida3)(saida3))
				((sctrlMux5)(sctrlMux5))
				((wbsaida)(wbsaida))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 30(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 31(_ent(_in))))
		(_port (_int wb -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaResULA 0 0 33(_ent(_in))))
		(_port (_int entradacache 0 0 34(_ent(_in))))
		(_port (_int resMUX 0 0 35(_ent(_in))))
		(_port (_int sctrlMux5 -1 0 36(_ent(_out))))
		(_port (_int wbFowarding -1 0 37(_ent(_out))))
		(_port (_int wbsaida -1 0 38(_ent(_out))))
		(_port (_int ResULACache 0 0 39(_ent(_out))))
		(_port (_int ResULAEstagio3 0 0 40(_ent(_out))))
		(_port (_int muxFowarding 0 0 41(_ent(_out))))
		(_port (_int saida3 0 0 42(_ent(_out))))
		(_port (_int saidaResULA 0 0 43(_ent(_out))))
		(_port (_int saidacache 0 0 44(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int NET269 -1 0 70(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 71(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int entrada3 2 0 71(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment (_alias((entrada3)(resMUX)))(_trgt(16))(_sens(5)))))
			(line__97(_arch 1 0 97(_assignment (_alias((NET269)(wb)))(_simpleassign BUF)(_trgt(15))(_sens(2)))))
			(line__100(_arch 2 0 100(_assignment (_alias((ResULACache)(entradaResULA)))(_trgt(9))(_sens(3)))))
			(line__101(_arch 3 0 101(_assignment (_alias((ResULAEstagio3)(entradaResULA)))(_trgt(10))(_sens(3)))))
			(line__102(_arch 4 0 102(_assignment (_alias((muxFowarding)(entrada3)))(_trgt(11))(_sens(16)))))
			(line__103(_arch 5 0 103(_assignment (_alias((wbFowarding)(NET269)))(_simpleassign BUF)(_trgt(7))(_sens(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio3 6 -1)
)
V 000045 55 1119          1467576754306 reg4
(_unit VHDL (regestagio4 0 4(reg4 0 20))
	(_version vd0)
	(_time 1467576754307 2016.07.03 17:12:34)
	(_source (\./../src/regestagio4.vhd\))
	(_parameters tan)
	(_code c7c09092c59094d1c396d49c92c1c6c1c0c1cec191)
	(_ent
		(_time 1467531729898)
	)
	(_object
		(_port (_int wb -1 0 6(_ent(_in))))
		(_port (_int clock -1 0 7(_ent(_in)(_event))))
		(_port (_int ctrlMux5 -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradacache 0 0 9(_ent(_in))))
		(_port (_int entradaResULA 0 0 10(_ent(_in))))
		(_port (_int entrada3 0 0 11(_ent(_in))))
		(_port (_int saidacache 0 0 12(_ent(_out))))
		(_port (_int saidaResULA 0 0 13(_ent(_out))))
		(_port (_int saida3 0 0 14(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 15(_ent(_out))))
		(_port (_int wbsaida -1 0 16(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 22(_prcs (_trgt(6)(7)(8)(9)(10))(_sens(1)(0)(2)(3)(4)(5))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg4 1 -1)
)
V 000059 55 828           1467576754339 contadorInstrucoes
(_unit VHDL (contadorinstrucoes 0 6(contadorinstrucoes 0 14))
	(_version vd0)
	(_time 1467576754340 2016.07.03 17:12:34)
	(_source (\./../src/contadorInstrucoes.vhd\))
	(_parameters tan)
	(_code e6e0b0b5b6b1e7f1e3b3f7bcb3e0b0e1e4e0efe0b3)
	(_ent
		(_time 1467516670561)
	)
	(_object
		(_port (_int inst -1 0 8(_ent(_in)(_event))))
		(_port (_int reset -1 0 9(_ent(_in))))
		(_port (_int cont -2 0 10(_ent(_out))))
		(_sig (_int contar -2 0 15(_arch(_uni))))
		(_prcs
			(contagem(_arch 0 0 17(_prcs (_simple)(_trgt(3)(2))(_sens(0)(1))(_read(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . contadorInstrucoes 1 -1)
)
V 000055 55 812           1467576754370 contadorBolhas
(_unit VHDL (contadorbolhas 0 6(contadorbolhas 0 14))
	(_version vd0)
	(_time 1467576754371 2016.07.03 17:12:34)
	(_source (\./../src/contadorBolhas.vhd\))
	(_parameters tan)
	(_code 06005300565107110353175c530050010400040050)
	(_ent
		(_time 1467516734682)
	)
	(_object
		(_port (_int inst -1 0 8(_ent(_in)(_event))))
		(_port (_int reset -1 0 9(_ent(_in))))
		(_port (_int cont -2 0 10(_ent(_out))))
		(_sig (_int contar -2 0 15(_arch(_uni))))
		(_prcs
			(contagem(_arch 0 0 17(_prcs (_simple)(_trgt(3)(2))(_sens(0)(1))(_read(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . contadorBolhas 1 -1)
)
V 000049 55 3044          1467576754402 estagio5
(_unit VHDL (estagio5 0 28(estagio5 0 41))
	(_version vd0)
	(_time 1467576754403 2016.07.03 17:12:34)
	(_source (\./../compile/estagio5.vhd\))
	(_parameters tan)
	(_code 25237620237375332224327f7d2373262023202226)
	(_ent
		(_time 1467532083798)
	)
	(_comp
		(mux2x1_5bits
			(_object
				(_port (_int In1 1 0 61(_ent (_in))))
				(_port (_int In2 1 0 62(_ent (_in))))
				(_port (_int S -1 0 63(_ent (_in))))
				(_port (_int O 1 0 64(_ent (_out))))
			)
		)
		(contadorBolhas
			(_object
				(_port (_int inst -1 0 47(_ent (_in))))
				(_port (_int reset -1 0 48(_ent (_in))))
				(_port (_int cont -2 0 49(_ent (_out))))
			)
		)
		(contadorInstrucoes
			(_object
				(_port (_int inst -1 0 54(_ent (_in))))
				(_port (_int reset -1 0 55(_ent (_in))))
				(_port (_int cont -2 0 56(_ent (_out))))
			)
		)
	)
	(_inst U2 0 87(_comp mux2x1_5bits)
		(_port
			((In1)(e1))
			((In2)(e2))
			((S)(ctrlMux5))
			((O)(O))
		)
		(_use (_ent . mux2x1_5bits)
			(_port
				((S)(S))
				((In1)(In1))
				((In2)(In2))
				((O)(O))
			)
		)
	)
	(_inst U4 0 95(_comp contadorBolhas)
		(_port
			((inst)(Dangling_Input_Signal))
			((reset)(reset))
			((cont)(contBolha))
		)
		(_use (_ent . contadorBolhas)
		)
	)
	(_inst U5 0 102(_comp contadorInstrucoes)
		(_port
			((inst)(inst))
			((reset)(reset))
			((cont)(contInst))
		)
		(_use (_ent . contadorInstrucoes)
		)
	)
	(_object
		(_port (_int ctrlMux5 -1 0 30(_ent(_in))))
		(_port (_int inst -1 0 31(_ent(_in))))
		(_port (_int reset -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaCache 0 0 33(_ent(_in))))
		(_port (_int entradaULA 0 0 34(_ent(_in))))
		(_port (_int contBolha -2 0 35(_ent(_out))))
		(_port (_int contInst -2 0 36(_ent(_out))))
		(_port (_int saidaEstagio2e3 0 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 61(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 69(_arch((i 4)))))
		(_sig (_int NET77 -1 0 73(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 74(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int e1 2 0 74(_arch(_uni))))
		(_sig (_int e2 2 0 75(_arch(_uni))))
		(_sig (_int O 2 0 76(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 79(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment (_trgt(8))(_sens(1)))))
			(line__113(_arch 1 0 113(_assignment (_alias((e1)(entradaCache)))(_trgt(9))(_sens(3)))))
			(line__114(_arch 2 0 114(_assignment (_alias((e2)(entradaULA)))(_trgt(10))(_sens(4)))))
			(line__117(_arch 3 0 117(_assignment (_alias((saidaEstagio2e3)(O)))(_trgt(7))(_sens(11)))))
			(line__122(_arch 4 0 122(_assignment (_trgt(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio5 5 -1)
)
V 000044 55 759           1467576754438 bev
(_unit VHDL (mux5bits 0 4(bev 0 11))
	(_version vd0)
	(_time 1467576754439 2016.07.03 17:12:34)
	(_source (\./../src/mux5bits.vhd\))
	(_parameters tan)
	(_code 44424647451218574046561e1c4340434742104341)
	(_ent
		(_time 1467569482675)
	)
	(_object
		(_port (_int op -1 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int e1 0 0 6(_ent(_in))))
		(_port (_int e2 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bev 1 -1)
)
I 000049 55 7194          1467576754474 estagio3
(_unit VHDL (estagio3 0 28(estagio3 0 59))
	(_version vd0)
	(_time 1467576754475 2016.07.03 17:12:34)
	(_source (\./../compile/estagio3.vhd\))
	(_parameters tan)
	(_code 6365306263353375316174393b6535606065666460)
	(_ent
		(_time 1467576754472)
	)
	(_comp
		(mux2x1zero
			(_object
				(_port (_int In1 -1 0 72(_ent (_in))))
				(_port (_int S -1 0 73(_ent (_in))))
				(_port (_int O -1 0 74(_ent (_out))))
			)
		)
		(mux5bits3op
			(_object
				(_port (_int op 10 0 109(_ent (_in))))
				(_port (_int p1 11 0 110(_ent (_in))))
				(_port (_int p2 11 0 111(_ent (_in))))
				(_port (_int p3 11 0 112(_ent (_in))))
				(_port (_int saida 11 0 113(_ent (_out))))
			)
		)
		(ula
			(_object
				(_port (_int e_2016 9 0 101(_ent (_in))))
				(_port (_int e_2521 9 0 102(_ent (_in))))
				(_port (_int s_op0 -1 0 103(_ent (_in))))
				(_port (_int saida 9 0 104(_ent (_out))))
			)
		)
		(desloc_shamt
			(_object
				(_port (_int entrada 3 0 65(_ent (_in))))
				(_port (_int shamt 4 0 66(_ent (_in))))
				(_port (_int saida 3 0 67(_ent (_out))))
			)
		)
		(mux32bits
			(_object
				(_port (_int e1 6 0 87(_ent (_in))))
				(_port (_int e2 6 0 88(_ent (_in))))
				(_port (_int op 7 0 89(_ent (_in))))
				(_port (_int saida 6 0 90(_ent (_out))))
			)
		)
		(mux2x1_5bits
			(_object
				(_port (_int In1 5 0 79(_ent (_in))))
				(_port (_int In2 5 0 80(_ent (_in))))
				(_port (_int S -1 0 81(_ent (_in))))
				(_port (_int O 5 0 82(_ent (_out))))
			)
		)
		(reg32bitsEPC
			(_object
				(_port (_int entradaepc 8 0 95(_ent (_in))))
				(_port (_int saidaepc 8 0 96(_ent (_out))))
			)
		)
	)
	(_inst U10 0 135(_comp mux2x1zero)
		(_port
			((In1)(wb_in))
			((S)(wb_ctrl))
			((O)(NET2509))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U11 0 142(_comp mux2x1zero)
		(_port
			((In1)(m_in))
			((S)(m_ctrl))
			((O)(NET2501))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U14 0 149(_comp mux5bits3op)
		(_port
			((op)(forwardingCtrl2))
			((p1)(gpr2016))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS3024))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_inst U16 0 158(_comp ula)
		(_port
			((e_2016)(BUS3024))
			((e_2521)(BUS2989))
			((s_op0)(ula_ctrl))
			((saida)(BUS2449))
		)
		(_use (_ent . ula)
			(_port
				((s_op0)(s_op0))
				((e_2521)(e_2521))
				((e_2016)(e_2016))
				((saida)(saida))
			)
		)
	)
	(_inst U21 0 166(_comp desloc_shamt)
		(_port
			((entrada)(entrada))
			((shamt(4))(entrada(10)))
			((shamt(3))(entrada(9)))
			((shamt(2))(entrada(8)))
			((shamt(1))(entrada(7)))
			((shamt(0))(entrada(6)))
			((saida)(BUS2954))
		)
		(_use (_ent . desloc_shamt)
			(_port
				((entrada)(entrada))
				((shamt)(shamt))
				((saida)(saida))
			)
		)
	)
	(_inst U4 0 177(_comp mux32bits)
		(_port
			((e1)(BUS2449))
			((e2)(BUS2954))
			((op)(muxctrl4))
			((saida)(BUS2843))
		)
		(_use (_ent . mux32bits)
			(_port
				((op)(op))
				((e1)(e1))
				((e2)(e2))
				((saida)(saida))
			)
		)
	)
	(_inst U6 0 185(_comp mux2x1_5bits)
		(_port
			((In1)(i2521))
			((In2)(i2016))
			((S)(ctrlMux3))
			((O)(BUS2457))
		)
		(_use (_ent . mux2x1_5bits)
			(_port
				((S)(S))
				((In1)(In1))
				((In2)(In2))
				((O)(O))
			)
		)
	)
	(_inst U7 0 193(_comp reg32bitsEPC)
		(_port
			((entradaepc)(entradaepc))
			((saidaepc)(saidaepc))
		)
		(_use (_ent . reg32bitsEPC)
		)
	)
	(_inst U9 0 199(_comp mux5bits3op)
		(_port
			((op)(forwardingCtrl1))
			((p1)(p1))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS2989))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_object
		(_port (_int UCctrl -1 0 30(_ent(_in))))
		(_port (_int clock -1 0 31(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 32(_ent(_in))))
		(_port (_int hazardctrl -1 0 33(_ent(_in))))
		(_port (_int m_ctrl -1 0 34(_ent(_in))))
		(_port (_int m_in -1 0 35(_ent(_in))))
		(_port (_int ula_ctrl -1 0 36(_ent(_in))))
		(_port (_int wb_ctrl -1 0 37(_ent(_in))))
		(_port (_int wb_in -1 0 38(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 39(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Ulaestagio4 0 0 39(_ent(_in))))
		(_port (_int entrada 0 0 40(_ent(_in))))
		(_port (_int entradaepc 0 0 41(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1 ((_dto i 1 i 0)))))
		(_port (_int forwardingCtrl1 1 0 42(_ent(_in))))
		(_port (_int forwardingCtrl2 1 0 43(_ent(_in))))
		(_port (_int gpr2016 0 0 44(_ent(_in))))
		(_port (_int gpr2521 0 0 45(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 46(_array -1 ((_dto i 4 i 0)))))
		(_port (_int i2016 2 0 46(_ent(_in))))
		(_port (_int i2521 2 0 47(_ent(_in))))
		(_port (_int muxEstagio5 0 0 48(_ent(_in))))
		(_port (_int muxctrl4 1 0 49(_ent(_in))))
		(_port (_int m_out -1 0 50(_ent(_out))))
		(_port (_int wb_out -1 0 51(_ent(_out))))
		(_port (_int saidaImediato 2 0 52(_ent(_out))))
		(_port (_int saidaMux 0 0 53(_ent(_out))))
		(_port (_int saidaULA 0 0 54(_ent(_out))))
		(_port (_int saidaepc 0 0 55(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 65(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 79(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 87(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 89(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 95(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 101(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 109(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 110(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int NET2501 -1 0 119(_arch(_uni))))
		(_sig (_int NET2509 -1 0 120(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 121(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int BUS2449 12 0 121(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 122(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS2457 13 0 122(_arch(_uni))))
		(_sig (_int BUS2843 12 0 123(_arch(_uni))))
		(_sig (_int BUS2954 12 0 124(_arch(_uni))))
		(_sig (_int BUS2989 12 0 125(_arch(_uni))))
		(_sig (_int BUS3024 12 0 126(_arch(_uni))))
		(_sig (_int p1 12 0 127(_arch(_uni))))
		(_sig (_int p2 12 0 128(_arch(_uni))))
		(_sig (_int p3 12 0 129(_arch(_uni))))
		(_prcs
			(line__212(_arch 0 0 212(_assignment (_alias((p2)(Ulaestagio4)))(_trgt(35))(_sens(9)))))
			(line__213(_arch 1 0 213(_assignment (_alias((p1)(gpr2521)))(_trgt(34))(_sens(15)))))
			(line__214(_arch 2 0 214(_assignment (_alias((p3)(muxEstagio5)))(_trgt(36))(_sens(18)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio3 3 -1)
)
V 000053 55 752           1467576754508 mux2x1_5bits
(_unit VHDL (mux2x1_5bits 0 5(mux2x1_5bits 0 13))
	(_version vd0)
	(_time 1467576754509 2016.07.03 17:12:34)
	(_source (\./../src/mux2x1 5bits.vhd\))
	(_parameters tan)
	(_code 9294909c95c4ce8191c48acdc297c491979490949b)
	(_ent
		(_time 1467568916229)
	)
	(_object
		(_port (_int S -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int In1 0 0 8(_ent(_in))))
		(_port (_int In2 0 0 8(_ent(_in))))
		(_port (_int O 0 0 9(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 16(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux2x1_5bits 1 -1)
)
V 000044 55 913           1467576754540 bev
(_unit VHDL (mux3x1 0 4(bev 0 11))
	(_version vd0)
	(_time 1467576754541 2016.07.03 17:12:34)
	(_source (\./../src/mux3x1.vhd\))
	(_parameters tan)
	(_code b2b4b0e7b5e4eea1b0b3aaede2b4e6b5b7b5bab1b1)
	(_ent
		(_time 1467556595522)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e1 1 0 6(_ent(_in))))
		(_port (_int e2 1 0 6(_ent(_in))))
		(_port (_int e3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
	)
	(_model . bev 1 -1)
)
V 000045 55 934           1467576754573 mux3
(_unit VHDL (mux5bits3x1 0 4(mux3 0 11))
	(_version vd0)
	(_time 1467576754574 2016.07.03 17:12:34)
	(_source (\./../src/mux5bits(3-1).vhd\))
	(_parameters tan)
	(_code d1d7d382d5878dc2d5d1c38b89d6d5d6d2d2d2d6d9)
	(_ent
		(_time 1467569185022)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int p1 1 0 6(_ent(_in))))
		(_port (_int p2 1 0 6(_ent(_in))))
		(_port (_int p3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . mux3 1 -1)
)
V 000044 55 1337          1467576754604 reg
(_unit VHDL (regestagio3 0 4(reg 0 24))
	(_version vd0)
	(_time 1467576754605 2016.07.03 17:12:34)
	(_source (\./../src/regestagio3.vhd\))
	(_parameters tan)
	(_code f0f7a4a0f5a7a3e6f7f2e3aba5f6f1f6f7f6f9f6a6)
	(_ent
		(_time 1467576716202)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in))))
		(_port (_int UCctrl -1 0 7(_ent(_in))))
		(_port (_int clock -1 0 8(_ent(_in)(_event))))
		(_port (_int ctrlMux5 -1 0 9(_ent(_in))))
		(_port (_int sctrlMux5 -1 0 10(_ent(_out))))
		(_port (_int D1 -1 0 11(_ent(_in))))
		(_port (_int Q1 -1 0 12(_ent(_out))))
		(_port (_int D2 -1 0 13(_ent(_in))))
		(_port (_int Q2 -1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 15(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D3 0 0 15(_ent(_in))))
		(_port (_int Q3 0 0 16(_ent(_out))))
		(_port (_int D4 0 0 17(_ent(_in))))
		(_port (_int Q4 0 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1 ((_dto i 4 i 0)))))
		(_port (_int D5 1 0 19(_ent(_in))))
		(_port (_int Q5 1 0 20(_ent(_out))))
		(_prcs
			(regist(_arch 0 0 26(_prcs (_trgt(6)(8)(10)(12)(14))(_sens(0)(1)(2)(5)(7)(9)(11)(13))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
V 000053 55 1353          1467576754645 desloc_shamt
(_unit VHDL (desloc_shamt 0 5(desloc_shamt 0 12))
	(_version vd0)
	(_time 1467576754646 2016.07.03 17:12:34)
	(_source (\./../src/desloc_shamt.vhd\))
	(_parameters tan)
	(_code 0f080b095c595819590849555d0a59080c0907090e)
	(_ent
		(_time 1467558005615)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int shamt 1 0 7(_ent(_in))))
		(_port (_int saida 0 0 8(_ent(_out))))
		(_prcs
			(desloca_shamt(_arch 0 0 14(_prcs (_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(33686275 2)
		(33686275 3)
		(50463491 2)
		(50463491 3)
		(33751811 2)
		(33751811 3)
		(50529027 2)
	)
	(_model . desloc_shamt 1 -1)
)
V 000045 55 962           1467576754683 mux3
(_unit VHDL (mux5bits3op 0 4(mux3 1 11))
	(_version vd0)
	(_time 1467576754684 2016.07.03 17:12:34)
	(_source (\./../src/mux3x15bits.vhd\(\./../src/mux5bits3op.vhd\)))
	(_parameters tan)
	(_code 3e396a3a6e68622d3a3e2c6466393a393d3d3d3868)
	(_ent
		(_time 1467565257652)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int p1 1 0 6(_ent(_in))))
		(_port (_int p2 1 0 6(_ent(_in))))
		(_port (_int p3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 1 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . mux3 1 -1)
)
V 000044 55 694           1467576754714 bev
(_unit VHDL (reg32bitsepc 0 4(bev 0 11))
	(_version vd0)
	(_time 1467576754715 2016.07.03 17:12:34)
	(_source (\./../src/reg32bitsEPC.vhd\))
	(_parameters tan)
	(_code 5d5b5f5e0c0a0e4e5e084f070e5b545a595a5e5b58)
	(_ent
		(_time 1467568954764)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaepc 0 0 6(_ent(_in))))
		(_port (_int saidaepc 0 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment (_alias((saidaepc)(entradaepc)))(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . bev 1 -1)
)
I 000049 55 9319          1467576883051 estagio3
(_unit VHDL (estagio3 0 28(estagio3 0 61))
	(_version vd0)
	(_time 1467576883052 2016.07.03 17:14:43)
	(_source (\./../compile/estagio3.vhd\))
	(_parameters tan)
	(_code a6a0a6f0a3f0f6b0f1a4b1fcfea0f0a5a5a0a3a1a5)
	(_ent
		(_time 1467576883049)
	)
	(_comp
		(mux2x1zero
			(_object
				(_port (_int In1 -1 0 74(_ent (_in))))
				(_port (_int S -1 0 75(_ent (_in))))
				(_port (_int O -1 0 76(_ent (_out))))
			)
		)
		(mux5bits3op
			(_object
				(_port (_int op 12 0 130(_ent (_in))))
				(_port (_int p1 13 0 131(_ent (_in))))
				(_port (_int p2 13 0 132(_ent (_in))))
				(_port (_int p3 13 0 133(_ent (_in))))
				(_port (_int saida 13 0 134(_ent (_out))))
			)
		)
		(ula
			(_object
				(_port (_int e_2016 11 0 122(_ent (_in))))
				(_port (_int e_2521 11 0 123(_ent (_in))))
				(_port (_int s_op0 -1 0 124(_ent (_in))))
				(_port (_int saida 11 0 125(_ent (_out))))
			)
		)
		(desloc_shamt
			(_object
				(_port (_int entrada 3 0 67(_ent (_in))))
				(_port (_int shamt 4 0 68(_ent (_in))))
				(_port (_int saida 3 0 69(_ent (_out))))
			)
		)
		(mux32bits
			(_object
				(_port (_int e1 6 0 89(_ent (_in))))
				(_port (_int e2 6 0 90(_ent (_in))))
				(_port (_int op 7 0 91(_ent (_in))))
				(_port (_int saida 6 0 92(_ent (_out))))
			)
		)
		(regestagio3
			(_object
				(_port (_int D1 -1 0 103(_ent (_in))))
				(_port (_int D2 -1 0 104(_ent (_in))))
				(_port (_int D3 9 0 105(_ent (_in))))
				(_port (_int D4 9 0 106(_ent (_in))))
				(_port (_int D5 10 0 107(_ent (_in))))
				(_port (_int UCctrl -1 0 108(_ent (_in))))
				(_port (_int clock -1 0 109(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 110(_ent (_in))))
				(_port (_int hazardctrl -1 0 111(_ent (_in))))
				(_port (_int Q1 -1 0 112(_ent (_out))))
				(_port (_int Q2 -1 0 113(_ent (_out))))
				(_port (_int Q3 9 0 114(_ent (_out))))
				(_port (_int Q4 9 0 115(_ent (_out))))
				(_port (_int Q5 10 0 116(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 117(_ent (_out))))
			)
		)
		(mux2x1_5bits
			(_object
				(_port (_int In1 5 0 81(_ent (_in))))
				(_port (_int In2 5 0 82(_ent (_in))))
				(_port (_int S -1 0 83(_ent (_in))))
				(_port (_int O 5 0 84(_ent (_out))))
			)
		)
		(reg32bitsEPC
			(_object
				(_port (_int entradaepc 8 0 97(_ent (_in))))
				(_port (_int saidaepc 8 0 98(_ent (_out))))
			)
		)
	)
	(_inst U10 0 159(_comp mux2x1zero)
		(_port
			((In1)(wb_in))
			((S)(wb_ctrl))
			((O)(NET2509))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U11 0 166(_comp mux2x1zero)
		(_port
			((In1)(m_in))
			((S)(m_ctrl))
			((O)(NET2501))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U14 0 173(_comp mux5bits3op)
		(_port
			((op)(forwardingCtrl2))
			((p1)(gpr2016))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS3024))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_inst U16 0 182(_comp ula)
		(_port
			((e_2016)(BUS3024))
			((e_2521)(BUS2989))
			((s_op0)(ula_ctrl))
			((saida)(BUS2449))
		)
		(_use (_ent . ula)
			(_port
				((s_op0)(s_op0))
				((e_2521)(e_2521))
				((e_2016)(e_2016))
				((saida)(saida))
			)
		)
	)
	(_inst U21 0 190(_comp desloc_shamt)
		(_port
			((entrada)(entrada))
			((shamt(4))(entrada(10)))
			((shamt(3))(entrada(9)))
			((shamt(2))(entrada(8)))
			((shamt(1))(entrada(7)))
			((shamt(0))(entrada(6)))
			((saida)(BUS2954))
		)
		(_use (_ent . desloc_shamt)
			(_port
				((entrada)(entrada))
				((shamt)(shamt))
				((saida)(saida))
			)
		)
	)
	(_inst U4 0 201(_comp mux32bits)
		(_port
			((e1)(BUS2449))
			((e2)(BUS2954))
			((op)(muxctrl4))
			((saida)(BUS2843))
		)
		(_use (_ent . mux32bits)
			(_port
				((op)(op))
				((e1)(e1))
				((e2)(e2))
				((saida)(saida))
			)
		)
	)
	(_inst U5 0 209(_comp regestagio3)
		(_port
			((D1)(NET2509))
			((D2)(NET2501))
			((D3)(BUS2843))
			((D4)(BUS3024))
			((D5)(BUS2457))
			((UCctrl)(UCctrl))
			((clock)(clock))
			((ctrlMux5)(ctrlMux5))
			((hazardctrl)(hazardctrl))
			((Q1)(wb_out))
			((Q2)(m_out))
			((Q3)(Q3))
			((Q4)(Q4))
			((Q5)(Q5))
			((sctrlMux5)(sctrlMux5))
		)
		(_use (_ent . regestagio3)
			(_port
				((hazardctrl)(hazardctrl))
				((UCctrl)(UCctrl))
				((clock)(clock))
				((ctrlMux5)(ctrlMux5))
				((sctrlMux5)(sctrlMux5))
				((D1)(D1))
				((Q1)(Q1))
				((D2)(D2))
				((Q2)(Q2))
				((D3)(D3))
				((Q3)(Q3))
				((D4)(D4))
				((Q4)(Q4))
				((D5)(D5))
				((Q5)(Q5))
			)
		)
	)
	(_inst U6 0 228(_comp mux2x1_5bits)
		(_port
			((In1)(i2521))
			((In2)(i2016))
			((S)(ctrlMux3))
			((O)(BUS2457))
		)
		(_use (_ent . mux2x1_5bits)
			(_port
				((S)(S))
				((In1)(In1))
				((In2)(In2))
				((O)(O))
			)
		)
	)
	(_inst U7 0 236(_comp reg32bitsEPC)
		(_port
			((entradaepc)(entradaepc))
			((saidaepc)(saidaepc))
		)
		(_use (_ent . reg32bitsEPC)
		)
	)
	(_inst U9 0 242(_comp mux5bits3op)
		(_port
			((op)(forwardingCtrl1))
			((p1)(p1))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS2989))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_object
		(_port (_int UCctrl -1 0 30(_ent(_in))))
		(_port (_int clock -1 0 31(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 32(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 33(_ent(_in))))
		(_port (_int hazardctrl -1 0 34(_ent(_in))))
		(_port (_int m_ctrl -1 0 35(_ent(_in))))
		(_port (_int m_in -1 0 36(_ent(_in))))
		(_port (_int ula_ctrl -1 0 37(_ent(_in))))
		(_port (_int wb_ctrl -1 0 38(_ent(_in))))
		(_port (_int wb_in -1 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 40(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Ulaestagio4 0 0 40(_ent(_in))))
		(_port (_int entrada 0 0 41(_ent(_in))))
		(_port (_int entradaepc 0 0 42(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 43(_array -1 ((_dto i 1 i 0)))))
		(_port (_int forwardingCtrl1 1 0 43(_ent(_in))))
		(_port (_int forwardingCtrl2 1 0 44(_ent(_in))))
		(_port (_int gpr2016 0 0 45(_ent(_in))))
		(_port (_int gpr2521 0 0 46(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 47(_array -1 ((_dto i 4 i 0)))))
		(_port (_int i2016 2 0 47(_ent(_in))))
		(_port (_int i2521 2 0 48(_ent(_in))))
		(_port (_int muxEstagio5 0 0 49(_ent(_in))))
		(_port (_int muxctrl4 1 0 50(_ent(_in))))
		(_port (_int m_out -1 0 51(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 52(_ent(_out))))
		(_port (_int wb_out -1 0 53(_ent(_out))))
		(_port (_int saidaImediato 2 0 54(_ent(_out))))
		(_port (_int saidaMux 0 0 55(_ent(_out))))
		(_port (_int saidaULA 0 0 56(_ent(_out))))
		(_port (_int saidaepc 0 0 57(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 67(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 68(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 81(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 89(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 91(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 97(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 105(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 107(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 122(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 130(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 131(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int NET2501 -1 0 140(_arch(_uni))))
		(_sig (_int NET2509 -1 0 141(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 142(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int BUS2449 14 0 142(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 143(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS2457 15 0 143(_arch(_uni))))
		(_sig (_int BUS2843 14 0 144(_arch(_uni))))
		(_sig (_int BUS2954 14 0 145(_arch(_uni))))
		(_sig (_int BUS2989 14 0 146(_arch(_uni))))
		(_sig (_int BUS3024 14 0 147(_arch(_uni))))
		(_sig (_int p1 14 0 148(_arch(_uni))))
		(_sig (_int p2 14 0 149(_arch(_uni))))
		(_sig (_int p3 14 0 150(_arch(_uni))))
		(_sig (_int Q3 14 0 151(_arch(_uni))))
		(_sig (_int Q4 14 0 152(_arch(_uni))))
		(_sig (_int Q5 15 0 153(_arch(_uni))))
		(_prcs
			(line__255(_arch 0 0 255(_assignment (_alias((p2)(Ulaestagio4)))(_trgt(37))(_sens(10)))))
			(line__256(_arch 1 0 256(_assignment (_alias((p1)(gpr2521)))(_trgt(36))(_sens(16)))))
			(line__257(_arch 2 0 257(_assignment (_alias((p3)(muxEstagio5)))(_trgt(38))(_sens(19)))))
			(line__260(_arch 3 0 260(_assignment (_alias((saidaImediato)(Q5)))(_trgt(24))(_sens(41)))))
			(line__261(_arch 4 0 261(_assignment (_alias((saidaMux)(Q4)))(_trgt(25))(_sens(40)))))
			(line__262(_arch 5 0 262(_assignment (_alias((saidaULA)(Q3)))(_trgt(26))(_sens(39)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio3 6 -1)
)
I 000049 55 9319          1467576954616 estagio3
(_unit VHDL (estagio3 0 28(estagio3 0 61))
	(_version vd0)
	(_time 1467576954617 2016.07.03 17:15:54)
	(_source (\./../compile/estagio3.vhd\))
	(_parameters tan)
	(_code 40471143431610561742571a184616434346454743)
	(_ent
		(_time 1467576883048)
	)
	(_comp
		(mux2x1zero
			(_object
				(_port (_int In1 -1 0 74(_ent (_in))))
				(_port (_int S -1 0 75(_ent (_in))))
				(_port (_int O -1 0 76(_ent (_out))))
			)
		)
		(mux5bits3op
			(_object
				(_port (_int op 12 0 130(_ent (_in))))
				(_port (_int p1 13 0 131(_ent (_in))))
				(_port (_int p2 13 0 132(_ent (_in))))
				(_port (_int p3 13 0 133(_ent (_in))))
				(_port (_int saida 13 0 134(_ent (_out))))
			)
		)
		(ula
			(_object
				(_port (_int e_2016 11 0 122(_ent (_in))))
				(_port (_int e_2521 11 0 123(_ent (_in))))
				(_port (_int s_op0 -1 0 124(_ent (_in))))
				(_port (_int saida 11 0 125(_ent (_out))))
			)
		)
		(desloc_shamt
			(_object
				(_port (_int entrada 3 0 67(_ent (_in))))
				(_port (_int shamt 4 0 68(_ent (_in))))
				(_port (_int saida 3 0 69(_ent (_out))))
			)
		)
		(mux32bits
			(_object
				(_port (_int e1 6 0 89(_ent (_in))))
				(_port (_int e2 6 0 90(_ent (_in))))
				(_port (_int op 7 0 91(_ent (_in))))
				(_port (_int saida 6 0 92(_ent (_out))))
			)
		)
		(regestagio3
			(_object
				(_port (_int D1 -1 0 103(_ent (_in))))
				(_port (_int D2 -1 0 104(_ent (_in))))
				(_port (_int D3 9 0 105(_ent (_in))))
				(_port (_int D4 9 0 106(_ent (_in))))
				(_port (_int D5 10 0 107(_ent (_in))))
				(_port (_int UCctrl -1 0 108(_ent (_in))))
				(_port (_int clock -1 0 109(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 110(_ent (_in))))
				(_port (_int hazardctrl -1 0 111(_ent (_in))))
				(_port (_int Q1 -1 0 112(_ent (_out))))
				(_port (_int Q2 -1 0 113(_ent (_out))))
				(_port (_int Q3 9 0 114(_ent (_out))))
				(_port (_int Q4 9 0 115(_ent (_out))))
				(_port (_int Q5 10 0 116(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 117(_ent (_out))))
			)
		)
		(mux2x1_5bits
			(_object
				(_port (_int In1 5 0 81(_ent (_in))))
				(_port (_int In2 5 0 82(_ent (_in))))
				(_port (_int S -1 0 83(_ent (_in))))
				(_port (_int O 5 0 84(_ent (_out))))
			)
		)
		(reg32bitsEPC
			(_object
				(_port (_int entradaepc 8 0 97(_ent (_in))))
				(_port (_int saidaepc 8 0 98(_ent (_out))))
			)
		)
	)
	(_inst U10 0 159(_comp mux2x1zero)
		(_port
			((In1)(wb_in))
			((S)(wb_ctrl))
			((O)(NET2509))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U11 0 166(_comp mux2x1zero)
		(_port
			((In1)(m_in))
			((S)(m_ctrl))
			((O)(NET2501))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U14 0 173(_comp mux5bits3op)
		(_port
			((op)(forwardingCtrl2))
			((p1)(gpr2016))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS3024))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_inst U16 0 182(_comp ula)
		(_port
			((e_2016)(BUS3024))
			((e_2521)(BUS2989))
			((s_op0)(ula_ctrl))
			((saida)(BUS2449))
		)
		(_use (_ent . ula)
			(_port
				((s_op0)(s_op0))
				((e_2521)(e_2521))
				((e_2016)(e_2016))
				((saida)(saida))
			)
		)
	)
	(_inst U21 0 190(_comp desloc_shamt)
		(_port
			((entrada)(entrada))
			((shamt(4))(entrada(10)))
			((shamt(3))(entrada(9)))
			((shamt(2))(entrada(8)))
			((shamt(1))(entrada(7)))
			((shamt(0))(entrada(6)))
			((saida)(BUS2954))
		)
		(_use (_ent . desloc_shamt)
			(_port
				((entrada)(entrada))
				((shamt)(shamt))
				((saida)(saida))
			)
		)
	)
	(_inst U4 0 201(_comp mux32bits)
		(_port
			((e1)(BUS2449))
			((e2)(BUS2954))
			((op)(muxctrl4))
			((saida)(BUS2843))
		)
		(_use (_ent . mux32bits)
			(_port
				((op)(op))
				((e1)(e1))
				((e2)(e2))
				((saida)(saida))
			)
		)
	)
	(_inst U5 0 209(_comp regestagio3)
		(_port
			((D1)(NET2509))
			((D2)(NET2501))
			((D3)(BUS2843))
			((D4)(BUS3024))
			((D5)(BUS2457))
			((UCctrl)(UCctrl))
			((clock)(clock))
			((ctrlMux5)(ctrlMux5))
			((hazardctrl)(hazardctrl))
			((Q1)(wb_out))
			((Q2)(m_out))
			((Q3)(Q3))
			((Q4)(Q4))
			((Q5)(Q5))
			((sctrlMux5)(sctrlMux5))
		)
		(_use (_ent . regestagio3)
			(_port
				((hazardctrl)(hazardctrl))
				((UCctrl)(UCctrl))
				((clock)(clock))
				((ctrlMux5)(ctrlMux5))
				((sctrlMux5)(sctrlMux5))
				((D1)(D1))
				((Q1)(Q1))
				((D2)(D2))
				((Q2)(Q2))
				((D3)(D3))
				((Q3)(Q3))
				((D4)(D4))
				((Q4)(Q4))
				((D5)(D5))
				((Q5)(Q5))
			)
		)
	)
	(_inst U6 0 228(_comp mux2x1_5bits)
		(_port
			((In1)(i2521))
			((In2)(i2016))
			((S)(ctrlMux3))
			((O)(BUS2457))
		)
		(_use (_ent . mux2x1_5bits)
			(_port
				((S)(S))
				((In1)(In1))
				((In2)(In2))
				((O)(O))
			)
		)
	)
	(_inst U7 0 236(_comp reg32bitsEPC)
		(_port
			((entradaepc)(entradaepc))
			((saidaepc)(saidaepc))
		)
		(_use (_ent . reg32bitsEPC)
		)
	)
	(_inst U9 0 242(_comp mux5bits3op)
		(_port
			((op)(forwardingCtrl1))
			((p1)(p1))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS2989))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_object
		(_port (_int UCctrl -1 0 30(_ent(_in))))
		(_port (_int clock -1 0 31(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 32(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 33(_ent(_in))))
		(_port (_int hazardctrl -1 0 34(_ent(_in))))
		(_port (_int m_ctrl -1 0 35(_ent(_in))))
		(_port (_int m_in -1 0 36(_ent(_in))))
		(_port (_int ula_ctrl -1 0 37(_ent(_in))))
		(_port (_int wb_ctrl -1 0 38(_ent(_in))))
		(_port (_int wb_in -1 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 40(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Ulaestagio4 0 0 40(_ent(_in))))
		(_port (_int entrada 0 0 41(_ent(_in))))
		(_port (_int entradaepc 0 0 42(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 43(_array -1 ((_dto i 1 i 0)))))
		(_port (_int forwardingCtrl1 1 0 43(_ent(_in))))
		(_port (_int forwardingCtrl2 1 0 44(_ent(_in))))
		(_port (_int gpr2016 0 0 45(_ent(_in))))
		(_port (_int gpr2521 0 0 46(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 47(_array -1 ((_dto i 4 i 0)))))
		(_port (_int i2016 2 0 47(_ent(_in))))
		(_port (_int i2521 2 0 48(_ent(_in))))
		(_port (_int muxEstagio5 0 0 49(_ent(_in))))
		(_port (_int muxctrl4 1 0 50(_ent(_in))))
		(_port (_int m_out -1 0 51(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 52(_ent(_out))))
		(_port (_int wb_out -1 0 53(_ent(_out))))
		(_port (_int saidaImediato 2 0 54(_ent(_out))))
		(_port (_int saidaMux 0 0 55(_ent(_out))))
		(_port (_int saidaULA 0 0 56(_ent(_out))))
		(_port (_int saidaepc 0 0 57(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 67(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 68(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 81(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 89(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 91(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 97(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 105(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 107(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 122(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 130(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 131(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int NET2501 -1 0 140(_arch(_uni))))
		(_sig (_int NET2509 -1 0 141(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 142(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int BUS2449 14 0 142(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 143(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS2457 15 0 143(_arch(_uni))))
		(_sig (_int BUS2843 14 0 144(_arch(_uni))))
		(_sig (_int BUS2954 14 0 145(_arch(_uni))))
		(_sig (_int BUS2989 14 0 146(_arch(_uni))))
		(_sig (_int BUS3024 14 0 147(_arch(_uni))))
		(_sig (_int p1 14 0 148(_arch(_uni))))
		(_sig (_int p2 14 0 149(_arch(_uni))))
		(_sig (_int p3 14 0 150(_arch(_uni))))
		(_sig (_int Q3 14 0 151(_arch(_uni))))
		(_sig (_int Q4 14 0 152(_arch(_uni))))
		(_sig (_int Q5 15 0 153(_arch(_uni))))
		(_prcs
			(line__255(_arch 0 0 255(_assignment (_alias((p2)(Ulaestagio4)))(_trgt(37))(_sens(10)))))
			(line__256(_arch 1 0 256(_assignment (_alias((p1)(gpr2521)))(_trgt(36))(_sens(16)))))
			(line__257(_arch 2 0 257(_assignment (_alias((p3)(muxEstagio5)))(_trgt(38))(_sens(19)))))
			(line__260(_arch 3 0 260(_assignment (_alias((saidaImediato)(Q5)))(_trgt(24))(_sens(41)))))
			(line__261(_arch 4 0 261(_assignment (_alias((saidaMux)(Q4)))(_trgt(25))(_sens(40)))))
			(line__262(_arch 5 0 262(_assignment (_alias((saidaULA)(Q3)))(_trgt(26))(_sens(39)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio3 6 -1)
)
V 000049 55 9319          1467576987277 estagio3
(_unit VHDL (estagio3 0 28(estagio3 0 61))
	(_version vd0)
	(_time 1467576987278 2016.07.03 17:16:27)
	(_source (\./../compile/estagio3.vhd\))
	(_parameters tan)
	(_code d0df8683d38680c687d2c78a88d686d3d3d6d5d7d3)
	(_ent
		(_time 1467576883048)
	)
	(_comp
		(mux2x1zero
			(_object
				(_port (_int In1 -1 0 74(_ent (_in))))
				(_port (_int S -1 0 75(_ent (_in))))
				(_port (_int O -1 0 76(_ent (_out))))
			)
		)
		(mux5bits3op
			(_object
				(_port (_int op 12 0 130(_ent (_in))))
				(_port (_int p1 13 0 131(_ent (_in))))
				(_port (_int p2 13 0 132(_ent (_in))))
				(_port (_int p3 13 0 133(_ent (_in))))
				(_port (_int saida 13 0 134(_ent (_out))))
			)
		)
		(ula
			(_object
				(_port (_int e_2016 11 0 122(_ent (_in))))
				(_port (_int e_2521 11 0 123(_ent (_in))))
				(_port (_int s_op0 -1 0 124(_ent (_in))))
				(_port (_int saida 11 0 125(_ent (_out))))
			)
		)
		(desloc_shamt
			(_object
				(_port (_int entrada 3 0 67(_ent (_in))))
				(_port (_int shamt 4 0 68(_ent (_in))))
				(_port (_int saida 3 0 69(_ent (_out))))
			)
		)
		(mux32bits
			(_object
				(_port (_int e1 6 0 89(_ent (_in))))
				(_port (_int e2 6 0 90(_ent (_in))))
				(_port (_int op 7 0 91(_ent (_in))))
				(_port (_int saida 6 0 92(_ent (_out))))
			)
		)
		(regestagio3
			(_object
				(_port (_int D1 -1 0 103(_ent (_in))))
				(_port (_int D2 -1 0 104(_ent (_in))))
				(_port (_int D3 9 0 105(_ent (_in))))
				(_port (_int D4 9 0 106(_ent (_in))))
				(_port (_int D5 10 0 107(_ent (_in))))
				(_port (_int UCctrl -1 0 108(_ent (_in))))
				(_port (_int clock -1 0 109(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 110(_ent (_in))))
				(_port (_int hazardctrl -1 0 111(_ent (_in))))
				(_port (_int Q1 -1 0 112(_ent (_out))))
				(_port (_int Q2 -1 0 113(_ent (_out))))
				(_port (_int Q3 9 0 114(_ent (_out))))
				(_port (_int Q4 9 0 115(_ent (_out))))
				(_port (_int Q5 10 0 116(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 117(_ent (_out))))
			)
		)
		(mux2x1_5bits
			(_object
				(_port (_int In1 5 0 81(_ent (_in))))
				(_port (_int In2 5 0 82(_ent (_in))))
				(_port (_int S -1 0 83(_ent (_in))))
				(_port (_int O 5 0 84(_ent (_out))))
			)
		)
		(reg32bitsEPC
			(_object
				(_port (_int entradaepc 8 0 97(_ent (_in))))
				(_port (_int saidaepc 8 0 98(_ent (_out))))
			)
		)
	)
	(_inst U10 0 159(_comp mux2x1zero)
		(_port
			((In1)(wb_in))
			((S)(wb_ctrl))
			((O)(NET2509))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U11 0 166(_comp mux2x1zero)
		(_port
			((In1)(m_in))
			((S)(m_ctrl))
			((O)(NET2501))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U14 0 173(_comp mux5bits3op)
		(_port
			((op)(forwardingCtrl2))
			((p1)(gpr2016))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS3024))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_inst U16 0 182(_comp ula)
		(_port
			((e_2016)(BUS3024))
			((e_2521)(BUS2989))
			((s_op0)(ula_ctrl))
			((saida)(BUS2449))
		)
		(_use (_ent . ula)
			(_port
				((s_op0)(s_op0))
				((e_2521)(e_2521))
				((e_2016)(e_2016))
				((saida)(saida))
			)
		)
	)
	(_inst U21 0 190(_comp desloc_shamt)
		(_port
			((entrada)(entrada))
			((shamt(4))(entrada(10)))
			((shamt(3))(entrada(9)))
			((shamt(2))(entrada(8)))
			((shamt(1))(entrada(7)))
			((shamt(0))(entrada(6)))
			((saida)(BUS2954))
		)
		(_use (_ent . desloc_shamt)
			(_port
				((entrada)(entrada))
				((shamt)(shamt))
				((saida)(saida))
			)
		)
	)
	(_inst U4 0 201(_comp mux32bits)
		(_port
			((e1)(BUS2449))
			((e2)(BUS2954))
			((op)(muxctrl4))
			((saida)(BUS2843))
		)
		(_use (_ent . mux32bits)
			(_port
				((op)(op))
				((e1)(e1))
				((e2)(e2))
				((saida)(saida))
			)
		)
	)
	(_inst U5 0 209(_comp regestagio3)
		(_port
			((D1)(NET2509))
			((D2)(NET2501))
			((D3)(BUS2843))
			((D4)(BUS3024))
			((D5)(BUS2457))
			((UCctrl)(UCctrl))
			((clock)(clock))
			((ctrlMux5)(ctrlMux5))
			((hazardctrl)(hazardctrl))
			((Q1)(wb_out))
			((Q2)(m_out))
			((Q3)(Q3))
			((Q4)(Q4))
			((Q5)(Q5))
			((sctrlMux5)(sctrlMux5))
		)
		(_use (_ent . regestagio3)
			(_port
				((hazardctrl)(hazardctrl))
				((UCctrl)(UCctrl))
				((clock)(clock))
				((ctrlMux5)(ctrlMux5))
				((sctrlMux5)(sctrlMux5))
				((D1)(D1))
				((Q1)(Q1))
				((D2)(D2))
				((Q2)(Q2))
				((D3)(D3))
				((Q3)(Q3))
				((D4)(D4))
				((Q4)(Q4))
				((D5)(D5))
				((Q5)(Q5))
			)
		)
	)
	(_inst U6 0 228(_comp mux2x1_5bits)
		(_port
			((In1)(i2521))
			((In2)(i2016))
			((S)(ctrlMux3))
			((O)(BUS2457))
		)
		(_use (_ent . mux2x1_5bits)
			(_port
				((S)(S))
				((In1)(In1))
				((In2)(In2))
				((O)(O))
			)
		)
	)
	(_inst U7 0 236(_comp reg32bitsEPC)
		(_port
			((entradaepc)(entradaepc))
			((saidaepc)(saidaepc))
		)
		(_use (_ent . reg32bitsEPC)
		)
	)
	(_inst U9 0 242(_comp mux5bits3op)
		(_port
			((op)(forwardingCtrl1))
			((p1)(p1))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS2989))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_object
		(_port (_int UCctrl -1 0 30(_ent(_in))))
		(_port (_int clock -1 0 31(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 32(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 33(_ent(_in))))
		(_port (_int hazardctrl -1 0 34(_ent(_in))))
		(_port (_int m_ctrl -1 0 35(_ent(_in))))
		(_port (_int m_in -1 0 36(_ent(_in))))
		(_port (_int ula_ctrl -1 0 37(_ent(_in))))
		(_port (_int wb_ctrl -1 0 38(_ent(_in))))
		(_port (_int wb_in -1 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 40(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Ulaestagio4 0 0 40(_ent(_in))))
		(_port (_int entrada 0 0 41(_ent(_in))))
		(_port (_int entradaepc 0 0 42(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 43(_array -1 ((_dto i 1 i 0)))))
		(_port (_int forwardingCtrl1 1 0 43(_ent(_in))))
		(_port (_int forwardingCtrl2 1 0 44(_ent(_in))))
		(_port (_int gpr2016 0 0 45(_ent(_in))))
		(_port (_int gpr2521 0 0 46(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 47(_array -1 ((_dto i 4 i 0)))))
		(_port (_int i2016 2 0 47(_ent(_in))))
		(_port (_int i2521 2 0 48(_ent(_in))))
		(_port (_int muxEstagio5 0 0 49(_ent(_in))))
		(_port (_int muxctrl4 1 0 50(_ent(_in))))
		(_port (_int m_out -1 0 51(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 52(_ent(_out))))
		(_port (_int wb_out -1 0 53(_ent(_out))))
		(_port (_int saidaImediato 2 0 54(_ent(_out))))
		(_port (_int saidaMux 0 0 55(_ent(_out))))
		(_port (_int saidaULA 0 0 56(_ent(_out))))
		(_port (_int saidaepc 0 0 57(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 67(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 68(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 81(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 89(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 91(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 97(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 105(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 107(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 122(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 130(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 131(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int NET2501 -1 0 140(_arch(_uni))))
		(_sig (_int NET2509 -1 0 141(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 142(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int BUS2449 14 0 142(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 143(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS2457 15 0 143(_arch(_uni))))
		(_sig (_int BUS2843 14 0 144(_arch(_uni))))
		(_sig (_int BUS2954 14 0 145(_arch(_uni))))
		(_sig (_int BUS2989 14 0 146(_arch(_uni))))
		(_sig (_int BUS3024 14 0 147(_arch(_uni))))
		(_sig (_int p1 14 0 148(_arch(_uni))))
		(_sig (_int p2 14 0 149(_arch(_uni))))
		(_sig (_int p3 14 0 150(_arch(_uni))))
		(_sig (_int Q3 14 0 151(_arch(_uni))))
		(_sig (_int Q4 14 0 152(_arch(_uni))))
		(_sig (_int Q5 15 0 153(_arch(_uni))))
		(_prcs
			(line__255(_arch 0 0 255(_assignment (_alias((p2)(Ulaestagio4)))(_trgt(37))(_sens(10)))))
			(line__256(_arch 1 0 256(_assignment (_alias((p1)(gpr2521)))(_trgt(36))(_sens(16)))))
			(line__257(_arch 2 0 257(_assignment (_alias((p3)(muxEstagio5)))(_trgt(38))(_sens(19)))))
			(line__260(_arch 3 0 260(_assignment (_alias((saidaImediato)(Q5)))(_trgt(24))(_sens(41)))))
			(line__261(_arch 4 0 261(_assignment (_alias((saidaMux)(Q4)))(_trgt(25))(_sens(40)))))
			(line__262(_arch 5 0 262(_assignment (_alias((saidaULA)(Q3)))(_trgt(26))(_sens(39)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio3 6 -1)
)
