/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [8:0] _03_;
  reg [7:0] _04_;
  wire [2:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire [8:0] celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [5:0] celloutsig_0_2z;
  wire [7:0] celloutsig_0_30z;
  wire [7:0] celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire [2:0] celloutsig_0_36z;
  wire [13:0] celloutsig_0_37z;
  wire [2:0] celloutsig_0_39z;
  wire [7:0] celloutsig_0_3z;
  wire [6:0] celloutsig_0_42z;
  wire [5:0] celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_52z;
  wire [3:0] celloutsig_0_53z;
  wire celloutsig_0_59z;
  wire [7:0] celloutsig_0_6z;
  wire [33:0] celloutsig_0_72z;
  wire celloutsig_0_79z;
  wire [6:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_81z;
  wire [10:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [20:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [6:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [18:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~celloutsig_0_1z[2];
  assign celloutsig_0_12z = ~celloutsig_0_3z[6];
  assign celloutsig_0_14z = ~celloutsig_0_8z[10];
  assign celloutsig_0_34z = ~((celloutsig_0_3z[6] | celloutsig_0_32z[6]) & celloutsig_0_15z[1]);
  assign celloutsig_0_59z = ~((celloutsig_0_42z[3] | celloutsig_0_52z[1]) & celloutsig_0_3z[2]);
  assign celloutsig_1_9z = ~((celloutsig_1_5z[7] | celloutsig_1_5z[4]) & celloutsig_1_6z[1]);
  assign celloutsig_1_17z = ~((celloutsig_1_6z[2] | celloutsig_1_1z[1]) & celloutsig_1_15z);
  assign celloutsig_0_27z = ~((celloutsig_0_17z[3] | celloutsig_0_10z) & celloutsig_0_3z[1]);
  reg [2:0] _14_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _14_ <= 3'h0;
    else _14_ <= celloutsig_0_1z[4:2];
  assign { _02_, _01_, _05_[0] } = _14_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _04_ <= 8'h00;
    else _04_ <= { celloutsig_0_37z[12:6], celloutsig_0_18z };
  reg [14:0] _16_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _16_ <= 15'h0000;
    else _16_ <= { _04_[6:1], celloutsig_0_3z, celloutsig_0_79z };
  assign out_data[46:32] = _16_;
  reg [2:0] _17_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _17_ <= 3'h0;
    else _17_ <= celloutsig_0_11z[4:2];
  assign { _00_, _03_[1:0] } = _17_;
  assign celloutsig_1_0z = in_data[168:161] === in_data[105:98];
  assign celloutsig_1_4z = { celloutsig_1_2z[7:6], celloutsig_1_0z, celloutsig_1_1z } === in_data[168:163];
  assign celloutsig_0_26z = celloutsig_0_1z[4:1] === celloutsig_0_1z[3:0];
  assign celloutsig_0_0z = in_data[77] & ~(in_data[27]);
  assign celloutsig_0_79z = celloutsig_0_14z & ~(celloutsig_0_45z[3]);
  assign celloutsig_1_15z = celloutsig_1_5z[5] & ~(celloutsig_1_3z[1]);
  assign celloutsig_0_9z = celloutsig_0_7z[2] & ~(celloutsig_0_2z[2]);
  assign celloutsig_0_10z = celloutsig_0_8z[9] & ~(celloutsig_0_2z[1]);
  assign celloutsig_0_18z = celloutsig_0_17z[0] & ~(celloutsig_0_17z[4]);
  assign celloutsig_0_20z = _05_[0] & ~(celloutsig_0_3z[6]);
  assign celloutsig_0_25z = celloutsig_0_3z[6] & ~(celloutsig_0_18z);
  assign celloutsig_0_28z = in_data[58] & ~(celloutsig_0_27z);
  assign celloutsig_0_6z = { in_data[35:29], celloutsig_0_0z } % { 1'h1, in_data[35], celloutsig_0_1z };
  assign celloutsig_0_7z = { celloutsig_0_2z[5:2], _02_, _01_, _05_[0] } % { 1'h1, celloutsig_0_1z };
  assign celloutsig_0_81z = celloutsig_0_30z[7:2] % { 1'h1, celloutsig_0_72z[12:9], celloutsig_0_12z };
  assign celloutsig_0_11z = { celloutsig_0_1z[5:2], celloutsig_0_4z, celloutsig_0_9z } % { 1'h1, celloutsig_0_6z[2:1], _02_, _01_, _05_[0] };
  assign celloutsig_0_1z = { in_data[94:93], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[81:78], in_data[0] };
  assign celloutsig_0_15z = celloutsig_0_1z % { 1'h1, in_data[18:14] };
  assign celloutsig_0_39z = ~ { _02_, _01_, _05_[0] };
  assign celloutsig_0_53z = ~ celloutsig_0_21z[3:0];
  assign celloutsig_0_72z = ~ { celloutsig_0_17z[2:0], celloutsig_0_59z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_39z, celloutsig_0_4z, celloutsig_0_53z, celloutsig_0_34z, celloutsig_0_28z, celloutsig_0_42z };
  assign celloutsig_0_17z = ~ { celloutsig_0_9z, _02_, _01_, _05_[0], celloutsig_0_4z };
  assign celloutsig_0_21z = ~ celloutsig_0_15z[4:0];
  assign celloutsig_0_3z = in_data[14:7] << { in_data[93:87], celloutsig_0_0z };
  assign celloutsig_0_42z = celloutsig_0_22z[8:2] << { celloutsig_0_1z, celloutsig_0_20z };
  assign celloutsig_0_45z = { celloutsig_0_3z[7:4], celloutsig_0_26z, celloutsig_0_28z } << celloutsig_0_8z[10:5];
  assign celloutsig_0_52z = in_data[55:53] << celloutsig_0_36z;
  assign celloutsig_1_1z = in_data[149:147] << { in_data[189:188], celloutsig_1_0z };
  assign celloutsig_0_8z = { celloutsig_0_2z[4:3], celloutsig_0_0z, celloutsig_0_3z } << { _02_, _01_, _05_[0], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_6z = in_data[120:118] << { celloutsig_1_3z[2:1], celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_2z[7:4], celloutsig_1_2z[7:5], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z[9:4], celloutsig_1_2z[7:4] } << { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z[9:4], celloutsig_1_2z[7:4], celloutsig_1_6z };
  assign celloutsig_1_18z = { celloutsig_1_5z[7:4], celloutsig_1_5z[7:5] } << { celloutsig_1_14z[12:11], celloutsig_1_17z, celloutsig_1_17z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_9z };
  assign celloutsig_0_22z = { celloutsig_0_3z[5:0], _02_, _01_, _05_[0] } << { celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_20z };
  assign celloutsig_0_2z = { celloutsig_0_1z[4:0], celloutsig_0_0z } << celloutsig_0_1z;
  assign celloutsig_0_36z = celloutsig_0_15z[2:0] ~^ celloutsig_0_22z[5:3];
  assign celloutsig_0_37z = { _00_, _03_[1], celloutsig_0_17z, _02_, _01_, _05_[0], celloutsig_0_0z, _02_, _01_, _05_[0] } ~^ { celloutsig_0_6z[6:0], celloutsig_0_17z, celloutsig_0_25z, celloutsig_0_10z };
  assign celloutsig_1_19z = { celloutsig_1_2z[4], celloutsig_1_2z[7:5] } ~^ { celloutsig_1_5z[4], celloutsig_1_1z };
  assign celloutsig_0_30z = celloutsig_0_6z ~^ { celloutsig_0_11z[4:3], celloutsig_0_28z, celloutsig_0_9z, celloutsig_0_0z, _02_, _01_, _05_[0] };
  assign celloutsig_0_32z = celloutsig_0_6z ~^ { celloutsig_0_15z[2], celloutsig_0_15z, celloutsig_0_10z };
  assign { celloutsig_1_2z[7:4], celloutsig_1_2z[9:8] } = ~ { celloutsig_1_1z, celloutsig_1_0z, in_data[190:189] };
  assign celloutsig_1_3z[2:1] = { celloutsig_1_2z[4], celloutsig_1_2z[7] } ~^ in_data[182:181];
  assign { celloutsig_1_5z[7:4], celloutsig_1_5z[9:8] } = ~ { celloutsig_1_2z[7:4], celloutsig_1_2z[9:8] };
  assign { celloutsig_1_14z[7:4], celloutsig_1_14z[9:8], celloutsig_1_14z[20:10] } = ~ { celloutsig_1_5z[7:4], celloutsig_1_5z[9:8], celloutsig_1_8z[17:7] };
  assign _03_[8:2] = { celloutsig_0_37z[4:1], celloutsig_0_12z, celloutsig_0_20z, _00_ };
  assign _05_[2:1] = { _02_, _01_ };
  assign celloutsig_1_14z[3:0] = celloutsig_1_14z[7:4];
  assign celloutsig_1_2z[3:0] = celloutsig_1_2z[7:4];
  assign celloutsig_1_3z[0] = 1'h1;
  assign celloutsig_1_5z[3:0] = celloutsig_1_5z[7:4];
  assign { out_data[134:128], out_data[99:96], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_81z };
endmodule
