initSidebarItems({"enum":[["CDMEIF4_AW","Stream x clear direct mode error interrupt flag (x = 7..4)"],["CFEIF4_AW","Stream x clear FIFO error interrupt flag (x = 7..4)"],["CHTIF4_AW","Stream x clear half transfer interrupt flag (x = 7..4)"],["CTCIF4_AW","Stream x clear transfer complete interrupt flag (x = 7..4)"],["CTEIF4_AW","Stream x clear transfer error interrupt flag (x = 7..4)"]],"struct":[["CDMEIF4_W","Field `CDMEIF4` writer - Stream x clear direct mode error interrupt flag (x = 7..4)"],["CDMEIF5_W","Field `CDMEIF5` writer - Stream x clear direct mode error interrupt flag (x = 7..4)"],["CDMEIF6_W","Field `CDMEIF6` writer - Stream x clear direct mode error interrupt flag (x = 7..4)"],["CDMEIF7_W","Field `CDMEIF7` writer - Stream x clear direct mode error interrupt flag (x = 7..4)"],["CFEIF4_W","Field `CFEIF4` writer - Stream x clear FIFO error interrupt flag (x = 7..4)"],["CFEIF5_W","Field `CFEIF5` writer - Stream x clear FIFO error interrupt flag (x = 7..4)"],["CFEIF6_W","Field `CFEIF6` writer - Stream x clear FIFO error interrupt flag (x = 7..4)"],["CFEIF7_W","Field `CFEIF7` writer - Stream x clear FIFO error interrupt flag (x = 7..4)"],["CHTIF4_W","Field `CHTIF4` writer - Stream x clear half transfer interrupt flag (x = 7..4)"],["CHTIF5_W","Field `CHTIF5` writer - Stream x clear half transfer interrupt flag (x = 7..4)"],["CHTIF6_W","Field `CHTIF6` writer - Stream x clear half transfer interrupt flag (x = 7..4)"],["CHTIF7_W","Field `CHTIF7` writer - Stream x clear half transfer interrupt flag (x = 7..4)"],["CTCIF4_W","Field `CTCIF4` writer - Stream x clear transfer complete interrupt flag (x = 7..4)"],["CTCIF5_W","Field `CTCIF5` writer - Stream x clear transfer complete interrupt flag (x = 7..4)"],["CTCIF6_W","Field `CTCIF6` writer - Stream x clear transfer complete interrupt flag (x = 7..4)"],["CTCIF7_W","Field `CTCIF7` writer - Stream x clear transfer complete interrupt flag (x = 7..4)"],["CTEIF4_W","Field `CTEIF4` writer - Stream x clear transfer error interrupt flag (x = 7..4)"],["CTEIF5_W","Field `CTEIF5` writer - Stream x clear transfer error interrupt flag (x = 7..4)"],["CTEIF6_W","Field `CTEIF6` writer - Stream x clear transfer error interrupt flag (x = 7..4)"],["CTEIF7_W","Field `CTEIF7` writer - Stream x clear transfer error interrupt flag (x = 7..4)"],["HIFCR_SPEC","high interrupt flag clear register"],["W","Register `HIFCR` writer"]],"type":[["CDMEIF5_AW","Stream x clear direct mode error interrupt flag (x = 7..4)"],["CDMEIF6_AW","Stream x clear direct mode error interrupt flag (x = 7..4)"],["CDMEIF7_AW","Stream x clear direct mode error interrupt flag (x = 7..4)"],["CFEIF5_AW","Stream x clear FIFO error interrupt flag (x = 7..4)"],["CFEIF6_AW","Stream x clear FIFO error interrupt flag (x = 7..4)"],["CFEIF7_AW","Stream x clear FIFO error interrupt flag (x = 7..4)"],["CHTIF5_AW","Stream x clear half transfer interrupt flag (x = 7..4)"],["CHTIF6_AW","Stream x clear half transfer interrupt flag (x = 7..4)"],["CHTIF7_AW","Stream x clear half transfer interrupt flag (x = 7..4)"],["CTCIF5_AW","Stream x clear transfer complete interrupt flag (x = 7..4)"],["CTCIF6_AW","Stream x clear transfer complete interrupt flag (x = 7..4)"],["CTCIF7_AW","Stream x clear transfer complete interrupt flag (x = 7..4)"],["CTEIF5_AW","Stream x clear transfer error interrupt flag (x = 7..4)"],["CTEIF6_AW","Stream x clear transfer error interrupt flag (x = 7..4)"],["CTEIF7_AW","Stream x clear transfer error interrupt flag (x = 7..4)"]]});