#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Dec  5 13:32:30 2018
# Process ID: 3028
# Current directory: /home/user/Downloads/embeddedLabs/lab_5/lab_5/lab_5.runs/design_1_framebuffer_0_0_synth_1
# Command line: vivado -log design_1_framebuffer_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_framebuffer_0_0.tcl
# Log file: /home/user/Downloads/embeddedLabs/lab_5/lab_5/lab_5.runs/design_1_framebuffer_0_0_synth_1/design_1_framebuffer_0_0.vds
# Journal file: /home/user/Downloads/embeddedLabs/lab_5/lab_5/lab_5.runs/design_1_framebuffer_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_framebuffer_0_0.tcl -notrace
Command: synth_design -top design_1_framebuffer_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3256 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1286.898 ; gain = 87.891 ; free physical = 8275 ; free virtual = 26218
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_framebuffer_0_0' [/home/user/Downloads/embeddedLabs/lab_5/lab_5/lab_5.srcs/sources_1/bd/design_1/ip/design_1_framebuffer_0_0/synth/design_1_framebuffer_0_0.vhd:71]
INFO: [Synth 8-3491] module 'framebuffer' declared at '/home/user/Downloads/embeddedLabs/lab_5/framebuffer.vhd:7' bound to instance 'U0' of component 'framebuffer' [/home/user/Downloads/embeddedLabs/lab_5/lab_5/lab_5.srcs/sources_1/bd/design_1/ip/design_1_framebuffer_0_0/synth/design_1_framebuffer_0_0.vhd:103]
INFO: [Synth 8-638] synthesizing module 'framebuffer' [/home/user/Downloads/embeddedLabs/lab_5/framebuffer.vhd:21]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [/home/user/Downloads/embeddedLabs/lab_5/framebuffer.vhd:25]
WARNING: [Synth 8-614] signal 'en2' is read in the process but is not in the sensitivity list [/home/user/Downloads/embeddedLabs/lab_5/framebuffer.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'framebuffer' (1#1) [/home/user/Downloads/embeddedLabs/lab_5/framebuffer.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'design_1_framebuffer_0_0' (2#1) [/home/user/Downloads/embeddedLabs/lab_5/lab_5/lab_5.srcs/sources_1/bd/design_1/ip/design_1_framebuffer_0_0/synth/design_1_framebuffer_0_0.vhd:71]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1660.406 ; gain = 461.398 ; free physical = 7870 ; free virtual = 25814
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1660.406 ; gain = 461.398 ; free physical = 7887 ; free virtual = 25831
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1660.406 ; gain = 461.398 ; free physical = 7887 ; free virtual = 25831
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2231.277 ; gain = 44.000 ; free physical = 7752 ; free virtual = 25696
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:47 ; elapsed = 00:01:03 . Memory (MB): peak = 2231.277 ; gain = 1032.270 ; free physical = 8099 ; free virtual = 26043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:47 ; elapsed = 00:01:03 . Memory (MB): peak = 2231.277 ; gain = 1032.270 ; free physical = 8099 ; free virtual = 26043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:01:03 . Memory (MB): peak = 2231.277 ; gain = 1032.270 ; free physical = 8101 ; free virtual = 26045
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:32 ; elapsed = 00:02:56 . Memory (MB): peak = 2231.277 ; gain = 1032.270 ; free physical = 7839 ; free virtual = 25783
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |muxpart__4096     |           1|     65520|
|2     |framebuffer__GB1  |           1|        17|
|3     |framebuffer__GB2  |           1|     15194|
|4     |framebuffer__GB3  |           1|     26429|
|5     |framebuffer__GB4  |           1|     33063|
|6     |framebuffer__GB5  |           1|     41409|
|7     |muxpart__4097     |           1|     65520|
|8     |reg__4097         |           1|        16|
|9     |framebuffer__GB8  |           1|     37343|
|10    |framebuffer__GB9  |           1|     36915|
|11    |framebuffer__GB10 |           1|     31351|
|12    |framebuffer__GB11 |           1|     30923|
|13    |framebuffer__GB12 |           1|     31137|
|14    |framebuffer__GB13 |           1|     30602|
|15    |framebuffer__GB14 |           1|     31458|
|16    |framebuffer__GB15 |           1|     30923|
|17    |framebuffer__GB16 |           1|     30923|
|18    |framebuffer__GB17 |           1|     30602|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4098  
+---Muxes : 
	   2 Input     16 Bit        Muxes := 12288 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module framebuffer 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4098  
+---Muxes : 
	   2 Input     16 Bit        Muxes := 12288 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
