{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 05 10:28:53 2020 " "Info: Processing started: Sat Sep 05 10:28:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off registre_nbits -c registre_nbits " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off registre_nbits -c registre_nbits" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/registre_nbits.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/registre_nbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registre_nbits-RTL " "Info: Found design unit 1: registre_nbits-RTL" {  } { { "../src/registre_nbits.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Registre_nbits/src/registre_nbits.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 registre_nbits " "Info: Found entity 1: registre_nbits" {  } { { "../src/registre_nbits.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Registre_nbits/src/registre_nbits.vhd" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "registre_nbits " "Info: Elaborating entity \"registre_nbits\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Enable registre_nbits.vhd(50) " "Warning (10492): VHDL Process Statement warning at registre_nbits.vhd(50): signal \"Enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/registre_nbits.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Registre_nbits/src/registre_nbits.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Data_in registre_nbits.vhd(51) " "Warning (10492): VHDL Process Statement warning at registre_nbits.vhd(51): signal \"Data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/registre_nbits.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Registre_nbits/src/registre_nbits.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "Data_out\[0\] registre_nbits.vhd(49) " "Error (10818): Can't infer register for \"Data_out\[0\]\" at registre_nbits.vhd(49) because it does not hold its value outside the clock edge" {  } { { "../src/registre_nbits.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Registre_nbits/src/registre_nbits.vhd" 49 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[0\] registre_nbits.vhd(42) " "Info (10041): Inferred latch for \"Data_out\[0\]\" at registre_nbits.vhd(42)" {  } { { "../src/registre_nbits.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Registre_nbits/src/registre_nbits.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "Data_out\[1\] registre_nbits.vhd(49) " "Error (10818): Can't infer register for \"Data_out\[1\]\" at registre_nbits.vhd(49) because it does not hold its value outside the clock edge" {  } { { "../src/registre_nbits.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Registre_nbits/src/registre_nbits.vhd" 49 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[1\] registre_nbits.vhd(42) " "Info (10041): Inferred latch for \"Data_out\[1\]\" at registre_nbits.vhd(42)" {  } { { "../src/registre_nbits.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Registre_nbits/src/registre_nbits.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "Data_out\[2\] registre_nbits.vhd(49) " "Error (10818): Can't infer register for \"Data_out\[2\]\" at registre_nbits.vhd(49) because it does not hold its value outside the clock edge" {  } { { "../src/registre_nbits.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Registre_nbits/src/registre_nbits.vhd" 49 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[2\] registre_nbits.vhd(42) " "Info (10041): Inferred latch for \"Data_out\[2\]\" at registre_nbits.vhd(42)" {  } { { "../src/registre_nbits.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Registre_nbits/src/registre_nbits.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "registre_nbits.vhd(49) " "Error (10822): HDL error at registre_nbits.vhd(49): couldn't implement registers for assignments on this clock edge" {  } { { "../src/registre_nbits.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Registre_nbits/src/registre_nbits.vhd" 49 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 2 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 5 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "247 " "Error: Peak virtual memory: 247 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sat Sep 05 10:28:54 2020 " "Error: Processing ended: Sat Sep 05 10:28:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
