Timing Analyzer report for top
Tue Apr 25 23:37:19 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Setup: 'sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'clk'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'clk'
 24. Slow 1200mV 0C Model Setup: 'sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Hold: 'sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Hold: 'clk'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'clk'
 34. Fast 1200mV 0C Model Setup: 'sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 35. Fast 1200mV 0C Model Hold: 'sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 36. Fast 1200mV 0C Model Hold: 'clk'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Output Ports
 51. Unconstrained Output Ports
 52. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; top                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE10F17C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.26        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   5.2%      ;
;     Processors 3-10        ;   2.5%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------+------------------------------------------------------------+
; Clock Name                                             ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                   ; Targets                                                    ;
+--------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------+------------------------------------------------------------+
; clk                                                    ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                          ; { clk }                                                    ;
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 111.111 ; 9.0 MHz   ; 0.000 ; 55.555 ; 50.00      ; 50        ; 9           ;       ;        ;           ;            ; false    ; clk    ; sys_pll_m0|altpll_component|auto_generated|pll1|inclk[0] ; { sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] } ;
+--------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                          ;
+-----------+-----------------+--------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                             ; Note ;
+-----------+-----------------+--------------------------------------------------------+------+
; 70.58 MHz ; 70.58 MHz       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 90.67 MHz ; 90.67 MHz       ; clk                                                    ;      ;
+-----------+-----------------+--------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                             ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; clk                                                    ; -5.062 ; -37.559       ;
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 96.943 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                             ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.369 ; 0.000         ;
; clk                                                    ; 0.453 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                               ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; clk                                                    ; 9.784  ; 0.000         ;
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 55.256 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                     ;
+--------+-------------------------------------------+-----------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                           ; Launch Clock                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; -5.062 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.109      ; 9.315      ;
; -5.053 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.109      ; 9.306      ;
; -5.052 ; thres_scan:thres_scan_m0|scan_data[1][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.110      ; 9.306      ;
; -4.941 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.108      ; 9.193      ;
; -4.916 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.109      ; 9.169      ;
; -4.907 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.109      ; 9.160      ;
; -4.906 ; thres_scan:thres_scan_m0|scan_data[1][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.110      ; 9.160      ;
; -4.902 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.108      ; 9.154      ;
; -4.886 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.109      ; 9.139      ;
; -4.877 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.109      ; 9.130      ;
; -4.876 ; thres_scan:thres_scan_m0|scan_data[1][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.110      ; 9.130      ;
; -4.800 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.111      ; 9.055      ;
; -4.795 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.108      ; 9.047      ;
; -4.770 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.109      ; 9.023      ;
; -4.765 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.108      ; 9.017      ;
; -4.761 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.109      ; 9.014      ;
; -4.760 ; thres_scan:thres_scan_m0|scan_data[1][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.110      ; 9.014      ;
; -4.756 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.108      ; 9.008      ;
; -4.740 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.109      ; 8.993      ;
; -4.731 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.109      ; 8.984      ;
; -4.730 ; thres_scan:thres_scan_m0|scan_data[1][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.110      ; 8.984      ;
; -4.726 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.108      ; 8.978      ;
; -4.716 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.109      ; 8.969      ;
; -4.690 ; thres_scan:thres_scan_m0|scan_data[9][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.098      ; 8.932      ;
; -4.654 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.111      ; 8.909      ;
; -4.649 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.108      ; 8.901      ;
; -4.634 ; thres_scan:thres_scan_m0|scan_data[2][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.111      ; 8.889      ;
; -4.624 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.109      ; 8.877      ;
; -4.624 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.111      ; 8.879      ;
; -4.619 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.108      ; 8.871      ;
; -4.615 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.109      ; 8.868      ;
; -4.614 ; thres_scan:thres_scan_m0|scan_data[1][0]  ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.110      ; 8.868      ;
; -4.610 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.108      ; 8.862      ;
; -4.594 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.109      ; 8.847      ;
; -4.585 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.109      ; 8.838      ;
; -4.584 ; thres_scan:thres_scan_m0|scan_data[1][0]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.110      ; 8.838      ;
; -4.580 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.108      ; 8.832      ;
; -4.570 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.109      ; 8.823      ;
; -4.562 ; thres_scan:thres_scan_m0|scan_data[7][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.108      ; 8.814      ;
; -4.544 ; thres_scan:thres_scan_m0|scan_data[9][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.098      ; 8.786      ;
; -4.540 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.109      ; 8.793      ;
; -4.516 ; thres_scan:thres_scan_m0|scan_data[11][2] ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.109      ; 8.769      ;
; -4.514 ; thres_scan:thres_scan_m0|scan_data[9][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.098      ; 8.756      ;
; -4.510 ; thres_scan:thres_scan_m0|scan_data[10][2] ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.109      ; 8.763      ;
; -4.508 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.111      ; 8.763      ;
; -4.503 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.108      ; 8.755      ;
; -4.489 ; thres_scan:thres_scan_m0|scan_data[5][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.108      ; 8.741      ;
; -4.488 ; thres_scan:thres_scan_m0|scan_data[2][2]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.111      ; 8.743      ;
; -4.478 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.111      ; 8.733      ;
; -4.473 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.108      ; 8.725      ;
; -4.464 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.108      ; 8.716      ;
; -4.458 ; thres_scan:thres_scan_m0|scan_data[2][2]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.111      ; 8.713      ;
; -4.437 ; thres_scan:thres_scan_m0|scan_data[9][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.098      ; 8.679      ;
; -4.434 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.108      ; 8.686      ;
; -4.424 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.109      ; 8.677      ;
; -4.418 ; thres_scan:thres_scan_m0|scan_data[3][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.110      ; 8.672      ;
; -4.416 ; thres_scan:thres_scan_m0|scan_data[7][2]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.108      ; 8.668      ;
; -4.398 ; thres_scan:thres_scan_m0|scan_data[9][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.098      ; 8.640      ;
; -4.394 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.109      ; 8.647      ;
; -4.386 ; thres_scan:thres_scan_m0|scan_data[7][2]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.108      ; 8.638      ;
; -4.385 ; thres_scan:thres_scan_m0|scan_data[2][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.111      ; 8.640      ;
; -4.370 ; thres_scan:thres_scan_m0|scan_data[11][2] ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.109      ; 8.623      ;
; -4.368 ; thres_scan:thres_scan_m0|scan_data[9][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.098      ; 8.610      ;
; -4.364 ; thres_scan:thres_scan_m0|scan_data[10][2] ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.109      ; 8.617      ;
; -4.362 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.111      ; 8.617      ;
; -4.343 ; thres_scan:thres_scan_m0|scan_data[5][2]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.108      ; 8.595      ;
; -4.342 ; thres_scan:thres_scan_m0|scan_data[2][2]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.111      ; 8.597      ;
; -4.340 ; thres_scan:thres_scan_m0|scan_data[11][2] ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.109      ; 8.593      ;
; -4.334 ; thres_scan:thres_scan_m0|scan_data[10][2] ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.109      ; 8.587      ;
; -4.332 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.111      ; 8.587      ;
; -4.313 ; thres_scan:thres_scan_m0|scan_data[5][2]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.108      ; 8.565      ;
; -4.312 ; thres_scan:thres_scan_m0|scan_data[2][2]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.111      ; 8.567      ;
; -4.309 ; thres_scan:thres_scan_m0|scan_data[6][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.109      ; 8.562      ;
; -4.302 ; thres_scan:thres_scan_m0|scan_data[4][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.109      ; 8.555      ;
; -4.291 ; thres_scan:thres_scan_m0|scan_data[9][2]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.098      ; 8.533      ;
; -4.278 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.109      ; 8.531      ;
; -4.272 ; thres_scan:thres_scan_m0|scan_data[3][2]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.110      ; 8.526      ;
; -4.270 ; thres_scan:thres_scan_m0|scan_data[7][2]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.108      ; 8.522      ;
; -4.261 ; thres_scan:thres_scan_m0|scan_data[9][2]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.098      ; 8.503      ;
; -4.252 ; thres_scan:thres_scan_m0|scan_data[9][0]  ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.098      ; 8.494      ;
; -4.248 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.109      ; 8.501      ;
; -4.242 ; thres_scan:thres_scan_m0|scan_data[3][2]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.110      ; 8.496      ;
; -4.240 ; thres_scan:thres_scan_m0|scan_data[7][2]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.108      ; 8.492      ;
; -4.239 ; thres_scan:thres_scan_m0|scan_data[2][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.111      ; 8.494      ;
; -4.224 ; thres_scan:thres_scan_m0|scan_data[11][2] ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.109      ; 8.477      ;
; -4.222 ; thres_scan:thres_scan_m0|scan_data[9][0]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.098      ; 8.464      ;
; -4.218 ; thres_scan:thres_scan_m0|scan_data[10][2] ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.109      ; 8.471      ;
; -4.209 ; thres_scan:thres_scan_m0|scan_data[2][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.111      ; 8.464      ;
; -4.200 ; thres_scan:thres_scan_m0|scan_data[8][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.646      ; 7.990      ;
; -4.197 ; thres_scan:thres_scan_m0|scan_data[5][2]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.108      ; 8.449      ;
; -4.194 ; thres_scan:thres_scan_m0|scan_data[11][2] ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.109      ; 8.447      ;
; -4.188 ; thres_scan:thres_scan_m0|scan_data[10][2] ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.109      ; 8.441      ;
; -4.167 ; thres_scan:thres_scan_m0|scan_data[5][2]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.108      ; 8.419      ;
; -4.163 ; thres_scan:thres_scan_m0|scan_data[6][2]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.109      ; 8.416      ;
; -4.156 ; thres_scan:thres_scan_m0|scan_data[4][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.109      ; 8.409      ;
; -4.145 ; thres_scan:thres_scan_m0|scan_data[9][2]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.098      ; 8.387      ;
; -4.133 ; thres_scan:thres_scan_m0|scan_data[6][2]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.109      ; 8.386      ;
; -4.126 ; thres_scan:thres_scan_m0|scan_data[4][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.109      ; 8.379      ;
; -4.126 ; thres_scan:thres_scan_m0|scan_data[3][2]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.110      ; 8.380      ;
; -4.115 ; thres_scan:thres_scan_m0|scan_data[9][2]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.098      ; 8.357      ;
+--------+-------------------------------------------+-----------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                   ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 96.943 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[51]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.509     ; 13.660     ;
; 96.945 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[29]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.509     ; 13.658     ;
; 96.945 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[28]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.509     ; 13.658     ;
; 96.948 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[41]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.509     ; 13.655     ;
; 96.948 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[62]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.509     ; 13.655     ;
; 96.949 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[67]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.509     ; 13.654     ;
; 96.978 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[51]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.510     ; 13.624     ;
; 96.980 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[29]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.510     ; 13.622     ;
; 96.980 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[28]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.510     ; 13.622     ;
; 96.983 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[41]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.510     ; 13.619     ;
; 96.983 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[62]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.510     ; 13.619     ;
; 96.984 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[67]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.510     ; 13.618     ;
; 97.201 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a14~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[51]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.516     ; 13.395     ;
; 97.203 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a14~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[29]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.516     ; 13.393     ;
; 97.203 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a14~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[28]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.516     ; 13.393     ;
; 97.206 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a14~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[41]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.516     ; 13.390     ;
; 97.206 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a14~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[62]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.516     ; 13.390     ;
; 97.207 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a14~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[67]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.516     ; 13.389     ;
; 97.218 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_bit_witdh[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.468     ; 13.426     ;
; 97.218 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_bit_witdh[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.468     ; 13.426     ;
; 97.218 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_bit_witdh[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.468     ; 13.426     ;
; 97.218 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_bit_witdh[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.468     ; 13.426     ;
; 97.218 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_bit_witdh[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.468     ; 13.426     ;
; 97.218 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_bit_witdh[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.468     ; 13.426     ;
; 97.218 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_bit_witdh[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.468     ; 13.426     ;
; 97.247 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[2][0]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.099     ; 13.766     ;
; 97.247 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[2][1]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.099     ; 13.766     ;
; 97.247 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[2][2]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.099     ; 13.766     ;
; 97.247 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[2][3]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.099     ; 13.766     ;
; 97.254 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[1][0]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.098     ; 13.760     ;
; 97.254 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[1][1]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.098     ; 13.760     ;
; 97.254 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[1][2]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.098     ; 13.760     ;
; 97.254 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[1][3]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.098     ; 13.760     ;
; 97.254 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_bit_witdh[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.469     ; 13.389     ;
; 97.254 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_bit_witdh[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.469     ; 13.389     ;
; 97.254 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_bit_witdh[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.469     ; 13.389     ;
; 97.254 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_bit_witdh[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.469     ; 13.389     ;
; 97.254 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_bit_witdh[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.469     ; 13.389     ;
; 97.254 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_bit_witdh[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.469     ; 13.389     ;
; 97.254 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_bit_witdh[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.469     ; 13.389     ;
; 97.274 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a4~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[51]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.511     ; 13.327     ;
; 97.276 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a4~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[29]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.511     ; 13.325     ;
; 97.276 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a4~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[28]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.511     ; 13.325     ;
; 97.279 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a4~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[41]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.511     ; 13.322     ;
; 97.279 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a4~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[62]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.511     ; 13.322     ;
; 97.280 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a4~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[67]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.511     ; 13.321     ;
; 97.297 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[3]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.480     ; 13.335     ;
; 97.298 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[53]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.480     ; 13.334     ;
; 97.298 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[7]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.480     ; 13.334     ;
; 97.299 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[13]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.480     ; 13.333     ;
; 97.300 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[79]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.480     ; 13.332     ;
; 97.302 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[21]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.480     ; 13.330     ;
; 97.303 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[19]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.480     ; 13.329     ;
; 97.304 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[20]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.480     ; 13.328     ;
; 97.308 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[50]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.485     ; 13.319     ;
; 97.317 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[82]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.512     ; 13.283     ;
; 97.318 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[84]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.512     ; 13.282     ;
; 97.319 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[66]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.512     ; 13.281     ;
; 97.319 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[64]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.512     ; 13.281     ;
; 97.320 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[68]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.512     ; 13.280     ;
; 97.320 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[51]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.521     ; 13.271     ;
; 97.322 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[29]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.521     ; 13.269     ;
; 97.322 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[28]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.521     ; 13.269     ;
; 97.324 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[78]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.512     ; 13.276     ;
; 97.325 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[65]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.512     ; 13.275     ;
; 97.325 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[41]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.521     ; 13.266     ;
; 97.325 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[62]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.521     ; 13.266     ;
; 97.326 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[67]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.521     ; 13.265     ;
; 97.332 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[3]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.481     ; 13.299     ;
; 97.333 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[53]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.481     ; 13.298     ;
; 97.333 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[7]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.481     ; 13.298     ;
; 97.334 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[13]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.481     ; 13.297     ;
; 97.335 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[79]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.481     ; 13.296     ;
; 97.337 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[21]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.481     ; 13.294     ;
; 97.338 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[19]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.481     ; 13.293     ;
; 97.339 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[20]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.481     ; 13.292     ;
; 97.343 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[50]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.486     ; 13.283     ;
; 97.352 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[82]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.513     ; 13.247     ;
; 97.353 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[84]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.513     ; 13.246     ;
; 97.354 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[66]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.513     ; 13.245     ;
; 97.354 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[64]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.513     ; 13.245     ;
; 97.355 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[68]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.513     ; 13.244     ;
; 97.359 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[78]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.513     ; 13.240     ;
; 97.360 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[65]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.513     ; 13.239     ;
; 97.396 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[70]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.512     ; 13.204     ;
; 97.403 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[69]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.512     ; 13.197     ;
; 97.416 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[10]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.486     ; 13.210     ;
; 97.417 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[15]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.486     ; 13.209     ;
; 97.417 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[16]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.486     ; 13.209     ;
; 97.423 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[25]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.474     ; 13.215     ;
; 97.425 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[32]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.477     ; 13.210     ;
; 97.426 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[26]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.477     ; 13.209     ;
; 97.431 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[70]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.513     ; 13.168     ;
; 97.438 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[69]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.513     ; 13.161     ;
; 97.451 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[10]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.487     ; 13.174     ;
; 97.452 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[15]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.487     ; 13.173     ;
; 97.452 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[16]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.487     ; 13.173     ;
; 97.458 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[25]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.475     ; 13.179     ;
; 97.460 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[32]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.478     ; 13.174     ;
; 97.461 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[26]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.478     ; 13.173     ;
+--------+------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                     ;
+-------+------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                                                    ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.369 ; rgb_timing:rgb_timing_m0|rgb_x[2]        ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a6~porta_address_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.103      ;
; 0.430 ; rgb_timing:rgb_timing_m0|rgb_x[3]        ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a6~porta_address_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.164      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[17]    ; thres_scan:thres_scan_m0|bar_data[17]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[3]     ; thres_scan:thres_scan_m0|bar_data[3]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[77]    ; thres_scan:thres_scan_m0|bar_data[77]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[44]    ; thres_scan:thres_scan_m0|bar_data[44]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[50]    ; thres_scan:thres_scan_m0|bar_data[50]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[89]    ; thres_scan:thres_scan_m0|bar_data[89]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[5]     ; thres_scan:thres_scan_m0|bar_data[5]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[19]    ; thres_scan:thres_scan_m0|bar_data[19]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[80]    ; thres_scan:thres_scan_m0|bar_data[80]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[21]    ; thres_scan:thres_scan_m0|bar_data[21]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[7]     ; thres_scan:thres_scan_m0|bar_data[7]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[87]    ; thres_scan:thres_scan_m0|bar_data[87]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[83]    ; thres_scan:thres_scan_m0|bar_data[83]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[6]     ; thres_scan:thres_scan_m0|bar_data[6]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[20]    ; thres_scan:thres_scan_m0|bar_data[20]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[13]    ; thres_scan:thres_scan_m0|bar_data[13]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[27]    ; thres_scan:thres_scan_m0|bar_data[27]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[53]    ; thres_scan:thres_scan_m0|bar_data[53]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[90]    ; thres_scan:thres_scan_m0|bar_data[90]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[11]    ; thres_scan:thres_scan_m0|bar_data[11]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[79]    ; thres_scan:thres_scan_m0|bar_data[79]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data_cnt[1] ; thres_scan:thres_scan_m0|bar_data_cnt[1]                                                                   ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rgb_timing:rgb_timing_m0|v_active        ; rgb_timing:rgb_timing_m0|v_active                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rgb_timing:rgb_timing_m0|rgb_vs          ; rgb_timing:rgb_timing_m0|rgb_vs                                                                            ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[38]    ; thres_scan:thres_scan_m0|bar_data[38]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[40]    ; thres_scan:thres_scan_m0|bar_data[40]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[26]    ; thres_scan:thres_scan_m0|bar_data[26]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[32]    ; thres_scan:thres_scan_m0|bar_data[32]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[39]    ; thres_scan:thres_scan_m0|bar_data[39]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[25]    ; thres_scan:thres_scan_m0|bar_data[25]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[64]    ; thres_scan:thres_scan_m0|bar_data[64]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[78]    ; thres_scan:thres_scan_m0|bar_data[78]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[10]    ; thres_scan:thres_scan_m0|bar_data[10]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[24]    ; thres_scan:thres_scan_m0|bar_data[24]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[70]    ; thres_scan:thres_scan_m0|bar_data[70]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[84]    ; thres_scan:thres_scan_m0|bar_data[84]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[9]     ; thres_scan:thres_scan_m0|bar_data[9]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[23]    ; thres_scan:thres_scan_m0|bar_data[23]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[16]    ; thres_scan:thres_scan_m0|bar_data[16]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[37]    ; thres_scan:thres_scan_m0|bar_data[37]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[59]    ; thres_scan:thres_scan_m0|bar_data[59]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[75]    ; thres_scan:thres_scan_m0|bar_data[75]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[66]    ; thres_scan:thres_scan_m0|bar_data[66]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[12]    ; thres_scan:thres_scan_m0|bar_data[12]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[82]    ; thres_scan:thres_scan_m0|bar_data[82]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[68]    ; thres_scan:thres_scan_m0|bar_data[68]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[42]    ; thres_scan:thres_scan_m0|bar_data[42]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[28]    ; thres_scan:thres_scan_m0|bar_data[28]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[61]    ; thres_scan:thres_scan_m0|bar_data[61]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[35]    ; thres_scan:thres_scan_m0|bar_data[35]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[52]    ; thres_scan:thres_scan_m0|bar_data[52]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[14]    ; thres_scan:thres_scan_m0|bar_data[14]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[43]    ; thres_scan:thres_scan_m0|bar_data[43]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[29]    ; thres_scan:thres_scan_m0|bar_data[29]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[69]    ; thres_scan:thres_scan_m0|bar_data[69]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[51]    ; thres_scan:thres_scan_m0|bar_data[51]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[36]    ; thres_scan:thres_scan_m0|bar_data[36]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[62]    ; thres_scan:thres_scan_m0|bar_data[62]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[86]    ; thres_scan:thres_scan_m0|bar_data[86]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[72]    ; thres_scan:thres_scan_m0|bar_data[72]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[15]    ; thres_scan:thres_scan_m0|bar_data[15]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[22]    ; thres_scan:thres_scan_m0|bar_data[22]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[8]     ; thres_scan:thres_scan_m0|bar_data[8]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[60]    ; thres_scan:thres_scan_m0|bar_data[60]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[67]    ; thres_scan:thres_scan_m0|bar_data[67]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[41]    ; thres_scan:thres_scan_m0|bar_data[41]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[34]    ; thres_scan:thres_scan_m0|bar_data[34]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[58]    ; thres_scan:thres_scan_m0|bar_data[58]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[76]    ; thres_scan:thres_scan_m0|bar_data[76]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[65]    ; thres_scan:thres_scan_m0|bar_data[65]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[18]    ; thres_scan:thres_scan_m0|bar_data[18]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[4]     ; thres_scan:thres_scan_m0|bar_data[4]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|scan_state[1]   ; thres_scan:thres_scan_m0|scan_state[1]                                                                     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|scan_en         ; thres_scan:thres_scan_m0|scan_en                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rgb_timing:rgb_timing_m0|rgb_x[0]        ; rgb_timing:rgb_timing_m0|rgb_x[0]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; thres_scan:thres_scan_m0|bar_data[56]    ; thres_scan:thres_scan_m0|bar_data[56]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; thres_scan:thres_scan_m0|bar_data[91]    ; thres_scan:thres_scan_m0|bar_data[91]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; thres_scan:thres_scan_m0|bar_data[71]    ; thres_scan:thres_scan_m0|bar_data[71]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; thres_scan:thres_scan_m0|bar_data[85]    ; thres_scan:thres_scan_m0|bar_data[85]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; thres_scan:thres_scan_m0|bar_data[63]    ; thres_scan:thres_scan_m0|bar_data[63]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; thres_scan:thres_scan_m0|bar_data[73]    ; thres_scan:thres_scan_m0|bar_data[73]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; thres_scan:thres_scan_m0|bar_data[88]    ; thres_scan:thres_scan_m0|bar_data[88]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; thres_scan:thres_scan_m0|bar_data[74]    ; thres_scan:thres_scan_m0|bar_data[74]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; thres_scan:thres_scan_m0|bar_data[81]    ; thres_scan:thres_scan_m0|bar_data[81]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; thres_scan:thres_scan_m0|bar_data[55]    ; thres_scan:thres_scan_m0|bar_data[55]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rgb_timing:rgb_timing_m0|h_active        ; rgb_timing:rgb_timing_m0|h_active                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rgb_timing:rgb_timing_m0|rgb_hs          ; rgb_timing:rgb_timing_m0|rgb_hs                                                                            ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; thres_scan:thres_scan_m0|bar_data[31]    ; thres_scan:thres_scan_m0|bar_data[31]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; thres_scan:thres_scan_m0|bar_data[57]    ; thres_scan:thres_scan_m0|bar_data[57]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; thres_scan:thres_scan_m0|bar_data[30]    ; thres_scan:thres_scan_m0|bar_data[30]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; thres_scan:thres_scan_m0|bar_data[33]    ; thres_scan:thres_scan_m0|bar_data[33]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; thres_scan:thres_scan_m0|bar_data[54]    ; thres_scan:thres_scan_m0|bar_data[54]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.502 ; thres_scan:thres_scan_m0|bar_data[12]    ; thres_scan:thres_scan_m0|dec_data[2]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.531 ; rgb_timing:rgb_timing_m0|h_cnt[0]        ; rgb_timing:rgb_timing_m0|rgb_x[0]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.824      ;
; 0.718 ; rgb_timing:rgb_timing_m0|rgb_x[2]        ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a13~porta_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.465      ; 1.437      ;
; 0.720 ; rgb_timing:rgb_timing_m0|rgb_x[2]        ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a7~porta_address_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 1.440      ;
; 0.723 ; rgb_timing:rgb_timing_m0|rgb_x[0]        ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a8~porta_address_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.452      ;
; 0.733 ; rgb_timing:rgb_timing_m0|rgb_x[2]        ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a5~porta_address_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.461      ;
+-------+------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                       ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.453 ; uart_top:uart_top_m0|send_cnt[1]                    ; uart_top:uart_top_m0|send_cnt[1]                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_top:uart_top_m0|send_cnt[2]                    ; uart_top:uart_top_m0|send_cnt[2]                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin      ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.START ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.START ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_top:uart_top_m0|send_en                        ; uart_top:uart_top_m0|send_en                        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_top:uart_top_m0|send_cnt[4]                    ; uart_top:uart_top_m0|send_cnt[4]                    ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1] ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2] ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_top:uart_top_m0|state.WAIT                     ; uart_top:uart_top_m0|state.WAIT                     ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.466 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; clk          ; clk         ; 0.000        ; 0.080      ; 0.758      ;
; 0.494 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.786      ;
; 0.502 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.START ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.794      ;
; 0.517 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20] ; clk          ; clk         ; 0.000        ; 0.081      ; 0.810      ;
; 0.521 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1] ; clk          ; clk         ; 0.000        ; 0.080      ; 0.813      ;
; 0.521 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2] ; clk          ; clk         ; 0.000        ; 0.080      ; 0.813      ;
; 0.540 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; clk          ; clk         ; 0.000        ; 0.080      ; 0.832      ;
; 0.542 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.834      ;
; 0.744 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[13] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[13] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[11] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[11] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[3]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[3]  ; clk          ; clk         ; 0.000        ; 0.082      ; 1.038      ;
; 0.745 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[15] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[15] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[10] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[10] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[6]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[6]  ; clk          ; clk         ; 0.000        ; 0.082      ; 1.039      ;
; 0.747 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[17] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[17] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[16] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[16] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[14] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[14] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[12] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[12] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[19] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[19] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[2]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[2]  ; clk          ; clk         ; 0.000        ; 0.082      ; 1.041      ;
; 0.749 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[18] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[18] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.042      ;
; 0.751 ; uart_top:uart_top_m0|send_cnt[5]                    ; uart_top:uart_top_m0|send_cnt[5]                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.044      ;
; 0.752 ; uart_top:uart_top_m0|send_cnt[7]                    ; uart_top:uart_top_m0|send_cnt[7]                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.045      ;
; 0.754 ; uart_top:uart_top_m0|send_cnt[6]                    ; uart_top:uart_top_m0|send_cnt[6]                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.047      ;
; 0.759 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[9]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[9]  ; clk          ; clk         ; 0.000        ; 0.082      ; 1.053      ;
; 0.761 ; uart_top:uart_top_m0|wait_cnt[3]                    ; uart_top:uart_top_m0|wait_cnt[3]                    ; clk          ; clk         ; 0.000        ; 0.080      ; 1.053      ;
; 0.761 ; uart_top:uart_top_m0|wait_cnt[15]                   ; uart_top:uart_top_m0|wait_cnt[15]                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.053      ;
; 0.762 ; uart_top:uart_top_m0|wait_cnt[11]                   ; uart_top:uart_top_m0|wait_cnt[11]                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; uart_top:uart_top_m0|wait_cnt[1]                    ; uart_top:uart_top_m0|wait_cnt[1]                    ; clk          ; clk         ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; uart_top:uart_top_m0|wait_cnt[5]                    ; uart_top:uart_top_m0|wait_cnt[5]                    ; clk          ; clk         ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; uart_top:uart_top_m0|wait_cnt[13]                   ; uart_top:uart_top_m0|wait_cnt[13]                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; uart_top:uart_top_m0|wait_cnt[19]                   ; uart_top:uart_top_m0|wait_cnt[19]                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0]  ; clk          ; clk         ; 0.000        ; 0.082      ; 1.056      ;
; 0.763 ; uart_top:uart_top_m0|wait_cnt[17]                   ; uart_top:uart_top_m0|wait_cnt[17]                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; uart_top:uart_top_m0|wait_cnt[21]                   ; uart_top:uart_top_m0|wait_cnt[21]                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; uart_top:uart_top_m0|wait_cnt[27]                   ; uart_top:uart_top_m0|wait_cnt[27]                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; uart_top:uart_top_m0|wait_cnt[29]                   ; uart_top:uart_top_m0|wait_cnt[29]                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; uart_top:uart_top_m0|wait_cnt[31]                   ; uart_top:uart_top_m0|wait_cnt[31]                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; uart_top:uart_top_m0|wait_cnt[2]                    ; uart_top:uart_top_m0|wait_cnt[2]                    ; clk          ; clk         ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; uart_top:uart_top_m0|wait_cnt[6]                    ; uart_top:uart_top_m0|wait_cnt[6]                    ; clk          ; clk         ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; uart_top:uart_top_m0|wait_cnt[7]                    ; uart_top:uart_top_m0|wait_cnt[7]                    ; clk          ; clk         ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; uart_top:uart_top_m0|wait_cnt[9]                    ; uart_top:uart_top_m0|wait_cnt[9]                    ; clk          ; clk         ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; uart_top:uart_top_m0|wait_cnt[16]                   ; uart_top:uart_top_m0|wait_cnt[16]                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; uart_top:uart_top_m0|wait_cnt[4]                    ; uart_top:uart_top_m0|wait_cnt[4]                    ; clk          ; clk         ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; uart_top:uart_top_m0|wait_cnt[12]                   ; uart_top:uart_top_m0|wait_cnt[12]                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; uart_top:uart_top_m0|wait_cnt[14]                   ; uart_top:uart_top_m0|wait_cnt[14]                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; uart_top:uart_top_m0|wait_cnt[22]                   ; uart_top:uart_top_m0|wait_cnt[22]                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; uart_top:uart_top_m0|wait_cnt[18]                   ; uart_top:uart_top_m0|wait_cnt[18]                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; uart_top:uart_top_m0|wait_cnt[23]                   ; uart_top:uart_top_m0|wait_cnt[23]                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; uart_top:uart_top_m0|wait_cnt[25]                   ; uart_top:uart_top_m0|wait_cnt[25]                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; uart_top:uart_top_m0|wait_cnt[8]                    ; uart_top:uart_top_m0|wait_cnt[8]                    ; clk          ; clk         ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; uart_top:uart_top_m0|wait_cnt[10]                   ; uart_top:uart_top_m0|wait_cnt[10]                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; uart_top:uart_top_m0|wait_cnt[20]                   ; uart_top:uart_top_m0|wait_cnt[20]                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; uart_top:uart_top_m0|wait_cnt[30]                   ; uart_top:uart_top_m0|wait_cnt[30]                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.058      ;
; 0.767 ; uart_top:uart_top_m0|wait_cnt[24]                   ; uart_top:uart_top_m0|wait_cnt[24]                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; uart_top:uart_top_m0|wait_cnt[26]                   ; uart_top:uart_top_m0|wait_cnt[26]                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; uart_top:uart_top_m0|wait_cnt[28]                   ; uart_top:uart_top_m0|wait_cnt[28]                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.059      ;
; 0.776 ; uart_top:uart_top_m0|send_cnt[3]                    ; uart_top:uart_top_m0|send_cnt[3]                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.069      ;
; 0.777 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[8]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.070      ;
; 0.781 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.073      ;
; 0.786 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.078      ;
; 0.787 ; uart_top:uart_top_m0|wait_cnt[0]                    ; uart_top:uart_top_m0|wait_cnt[0]                    ; clk          ; clk         ; 0.000        ; 0.080      ; 1.079      ;
; 0.799 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin      ; clk          ; clk         ; 0.000        ; 0.080      ; 1.091      ;
; 0.805 ; uart_top:uart_top_m0|send_cnt[0]                    ; uart_top:uart_top_m0|send_cnt[0]                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.098      ;
; 1.011 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin      ; clk          ; clk         ; 0.000        ; 0.080      ; 1.303      ;
; 1.045 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[18] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[8]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.338      ;
; 1.058 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.350      ;
; 1.098 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[11] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[12] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.391      ;
; 1.098 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[1]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[2]  ; clk          ; clk         ; 0.000        ; 0.082      ; 1.392      ;
; 1.099 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[13] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[14] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.392      ;
; 1.100 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[5]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[6]  ; clk          ; clk         ; 0.000        ; 0.082      ; 1.394      ;
; 1.100 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[15] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[16] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.393      ;
; 1.101 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[19] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.394      ;
; 1.101 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[17] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[18] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.394      ;
; 1.106 ; uart_top:uart_top_m0|send_cnt[5]                    ; uart_top:uart_top_m0|send_cnt[6]                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.399      ;
; 1.106 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[10] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[11] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.399      ;
; 1.108 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[12] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[13] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.401      ;
; 1.108 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[14] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[15] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.401      ;
; 1.108 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[2]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[3]  ; clk          ; clk         ; 0.000        ; 0.082      ; 1.402      ;
; 1.108 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[16] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[17] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.401      ;
; 1.110 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[18] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[19] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.403      ;
; 1.115 ; uart_top:uart_top_m0|send_cnt[6]                    ; uart_top:uart_top_m0|send_cnt[7]                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.408      ;
; 1.115 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[10] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[12] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.408      ;
; 1.115 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[2]  ; clk          ; clk         ; 0.000        ; 0.082      ; 1.409      ;
; 1.116 ; uart_top:uart_top_m0|wait_cnt[1]                    ; uart_top:uart_top_m0|wait_cnt[2]                    ; clk          ; clk         ; 0.000        ; 0.080      ; 1.408      ;
; 1.116 ; uart_top:uart_top_m0|wait_cnt[15]                   ; uart_top:uart_top_m0|wait_cnt[16]                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.408      ;
; 1.116 ; uart_top:uart_top_m0|wait_cnt[3]                    ; uart_top:uart_top_m0|wait_cnt[4]                    ; clk          ; clk         ; 0.000        ; 0.080      ; 1.408      ;
; 1.117 ; uart_top:uart_top_m0|wait_cnt[5]                    ; uart_top:uart_top_m0|wait_cnt[6]                    ; clk          ; clk         ; 0.000        ; 0.080      ; 1.409      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                           ;
+-----------+-----------------+--------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                             ; Note ;
+-----------+-----------------+--------------------------------------------------------+------+
; 74.97 MHz ; 74.97 MHz       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 95.28 MHz ; 95.28 MHz       ; clk                                                    ;      ;
+-----------+-----------------+--------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                              ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; clk                                                    ; -4.901 ; -36.621       ;
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 97.773 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                              ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.351 ; 0.000         ;
; clk                                                    ; 0.401 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; clk                                                    ; 9.774  ; 0.000         ;
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 55.234 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                      ;
+--------+-------------------------------------------+-----------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                           ; Launch Clock                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; -4.901 ; thres_scan:thres_scan_m0|scan_data[1][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.829      ; 8.875      ;
; -4.894 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.828      ; 8.867      ;
; -4.866 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.828      ; 8.839      ;
; -4.781 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.827      ; 8.753      ;
; -4.775 ; thres_scan:thres_scan_m0|scan_data[1][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.829      ; 8.749      ;
; -4.768 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.828      ; 8.741      ;
; -4.740 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.828      ; 8.713      ;
; -4.736 ; thres_scan:thres_scan_m0|scan_data[1][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.829      ; 8.710      ;
; -4.733 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.827      ; 8.705      ;
; -4.729 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.828      ; 8.702      ;
; -4.701 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.828      ; 8.674      ;
; -4.655 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.827      ; 8.627      ;
; -4.649 ; thres_scan:thres_scan_m0|scan_data[1][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.829      ; 8.623      ;
; -4.642 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.828      ; 8.615      ;
; -4.625 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.830      ; 8.600      ;
; -4.616 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.827      ; 8.588      ;
; -4.614 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.828      ; 8.587      ;
; -4.610 ; thres_scan:thres_scan_m0|scan_data[1][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.829      ; 8.584      ;
; -4.607 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.827      ; 8.579      ;
; -4.603 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.828      ; 8.576      ;
; -4.575 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.828      ; 8.548      ;
; -4.568 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.827      ; 8.540      ;
; -4.535 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.828      ; 8.508      ;
; -4.529 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.827      ; 8.501      ;
; -4.523 ; thres_scan:thres_scan_m0|scan_data[1][0]  ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.829      ; 8.497      ;
; -4.516 ; thres_scan:thres_scan_m0|scan_data[9][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.821      ; 8.482      ;
; -4.516 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.828      ; 8.489      ;
; -4.510 ; thres_scan:thres_scan_m0|scan_data[2][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.830      ; 8.485      ;
; -4.499 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.830      ; 8.474      ;
; -4.490 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.827      ; 8.462      ;
; -4.488 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.828      ; 8.461      ;
; -4.484 ; thres_scan:thres_scan_m0|scan_data[1][0]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.829      ; 8.458      ;
; -4.481 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.827      ; 8.453      ;
; -4.477 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.828      ; 8.450      ;
; -4.460 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.830      ; 8.435      ;
; -4.454 ; thres_scan:thres_scan_m0|scan_data[7][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.827      ; 8.426      ;
; -4.449 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.828      ; 8.422      ;
; -4.442 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.827      ; 8.414      ;
; -4.409 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.828      ; 8.382      ;
; -4.403 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.827      ; 8.375      ;
; -4.391 ; thres_scan:thres_scan_m0|scan_data[11][2] ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.828      ; 8.364      ;
; -4.390 ; thres_scan:thres_scan_m0|scan_data[9][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.821      ; 8.356      ;
; -4.384 ; thres_scan:thres_scan_m0|scan_data[2][2]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.830      ; 8.359      ;
; -4.373 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.830      ; 8.348      ;
; -4.373 ; thres_scan:thres_scan_m0|scan_data[5][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.827      ; 8.345      ;
; -4.370 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.828      ; 8.343      ;
; -4.365 ; thres_scan:thres_scan_m0|scan_data[10][2] ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.828      ; 8.338      ;
; -4.364 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.827      ; 8.336      ;
; -4.355 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.827      ; 8.327      ;
; -4.351 ; thres_scan:thres_scan_m0|scan_data[9][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.821      ; 8.317      ;
; -4.345 ; thres_scan:thres_scan_m0|scan_data[2][2]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.830      ; 8.320      ;
; -4.334 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.830      ; 8.309      ;
; -4.328 ; thres_scan:thres_scan_m0|scan_data[7][2]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.827      ; 8.300      ;
; -4.316 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.827      ; 8.288      ;
; -4.303 ; thres_scan:thres_scan_m0|scan_data[9][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.821      ; 8.269      ;
; -4.289 ; thres_scan:thres_scan_m0|scan_data[7][2]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.827      ; 8.261      ;
; -4.283 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.828      ; 8.256      ;
; -4.272 ; thres_scan:thres_scan_m0|scan_data[3][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.829      ; 8.246      ;
; -4.265 ; thres_scan:thres_scan_m0|scan_data[11][2] ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.828      ; 8.238      ;
; -4.264 ; thres_scan:thres_scan_m0|scan_data[9][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.821      ; 8.230      ;
; -4.258 ; thres_scan:thres_scan_m0|scan_data[2][2]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.830      ; 8.233      ;
; -4.247 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.830      ; 8.222      ;
; -4.247 ; thres_scan:thres_scan_m0|scan_data[5][2]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.827      ; 8.219      ;
; -4.244 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.828      ; 8.217      ;
; -4.239 ; thres_scan:thres_scan_m0|scan_data[10][2] ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.828      ; 8.212      ;
; -4.230 ; thres_scan:thres_scan_m0|scan_data[2][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.830      ; 8.205      ;
; -4.226 ; thres_scan:thres_scan_m0|scan_data[11][2] ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.828      ; 8.199      ;
; -4.225 ; thres_scan:thres_scan_m0|scan_data[9][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.821      ; 8.191      ;
; -4.219 ; thres_scan:thres_scan_m0|scan_data[2][2]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.830      ; 8.194      ;
; -4.208 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.830      ; 8.183      ;
; -4.208 ; thres_scan:thres_scan_m0|scan_data[5][2]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.827      ; 8.180      ;
; -4.202 ; thres_scan:thres_scan_m0|scan_data[7][2]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.827      ; 8.174      ;
; -4.200 ; thres_scan:thres_scan_m0|scan_data[10][2] ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.828      ; 8.173      ;
; -4.177 ; thres_scan:thres_scan_m0|scan_data[6][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.828      ; 8.150      ;
; -4.177 ; thres_scan:thres_scan_m0|scan_data[9][2]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.821      ; 8.143      ;
; -4.163 ; thres_scan:thres_scan_m0|scan_data[7][2]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.827      ; 8.135      ;
; -4.157 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.828      ; 8.130      ;
; -4.146 ; thres_scan:thres_scan_m0|scan_data[3][2]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.829      ; 8.120      ;
; -4.142 ; thres_scan:thres_scan_m0|scan_data[4][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.828      ; 8.115      ;
; -4.139 ; thres_scan:thres_scan_m0|scan_data[11][2] ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.828      ; 8.112      ;
; -4.138 ; thres_scan:thres_scan_m0|scan_data[9][0]  ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.821      ; 8.104      ;
; -4.138 ; thres_scan:thres_scan_m0|scan_data[9][2]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.821      ; 8.104      ;
; -4.121 ; thres_scan:thres_scan_m0|scan_data[5][2]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.827      ; 8.093      ;
; -4.118 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.828      ; 8.091      ;
; -4.113 ; thres_scan:thres_scan_m0|scan_data[10][2] ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.828      ; 8.086      ;
; -4.107 ; thres_scan:thres_scan_m0|scan_data[3][2]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.829      ; 8.081      ;
; -4.104 ; thres_scan:thres_scan_m0|scan_data[2][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.830      ; 8.079      ;
; -4.100 ; thres_scan:thres_scan_m0|scan_data[11][2] ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.828      ; 8.073      ;
; -4.099 ; thres_scan:thres_scan_m0|scan_data[9][0]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.821      ; 8.065      ;
; -4.082 ; thres_scan:thres_scan_m0|scan_data[5][2]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.827      ; 8.054      ;
; -4.074 ; thres_scan:thres_scan_m0|scan_data[10][2] ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.828      ; 8.047      ;
; -4.065 ; thres_scan:thres_scan_m0|scan_data[2][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.830      ; 8.040      ;
; -4.051 ; thres_scan:thres_scan_m0|scan_data[6][2]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.828      ; 8.024      ;
; -4.051 ; thres_scan:thres_scan_m0|scan_data[9][2]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.821      ; 8.017      ;
; -4.020 ; thres_scan:thres_scan_m0|scan_data[3][2]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.829      ; 7.994      ;
; -4.016 ; thres_scan:thres_scan_m0|scan_data[4][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.828      ; 7.989      ;
; -4.012 ; thres_scan:thres_scan_m0|scan_data[8][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.400      ; 7.557      ;
; -4.012 ; thres_scan:thres_scan_m0|scan_data[6][2]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.828      ; 7.985      ;
; -4.012 ; thres_scan:thres_scan_m0|scan_data[9][2]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.821      ; 7.978      ;
; -3.981 ; thres_scan:thres_scan_m0|scan_data[3][2]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.829      ; 7.955      ;
+--------+-------------------------------------------+-----------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                   ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 97.773 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[51]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.450     ; 12.890     ;
; 97.774 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[28]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.450     ; 12.889     ;
; 97.775 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[29]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.450     ; 12.888     ;
; 97.778 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[41]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.450     ; 12.885     ;
; 97.778 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[62]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.450     ; 12.885     ;
; 97.779 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[67]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.450     ; 12.884     ;
; 97.808 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[51]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.451     ; 12.854     ;
; 97.809 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[28]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.451     ; 12.853     ;
; 97.810 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[29]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.451     ; 12.852     ;
; 97.813 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[41]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.451     ; 12.849     ;
; 97.813 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[62]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.451     ; 12.849     ;
; 97.814 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[67]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.451     ; 12.848     ;
; 97.919 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[2][0]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 13.107     ;
; 97.919 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[2][1]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 13.107     ;
; 97.919 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[2][2]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 13.107     ;
; 97.919 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[2][3]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 13.107     ;
; 97.921 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[1][0]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 13.105     ;
; 97.921 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[1][1]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 13.105     ;
; 97.921 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[1][2]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 13.105     ;
; 97.921 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[1][3]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 13.105     ;
; 98.014 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_bit_witdh[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.413     ; 12.686     ;
; 98.014 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_bit_witdh[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.413     ; 12.686     ;
; 98.014 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_bit_witdh[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.413     ; 12.686     ;
; 98.014 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_bit_witdh[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.413     ; 12.686     ;
; 98.014 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_bit_witdh[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.413     ; 12.686     ;
; 98.014 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_bit_witdh[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.413     ; 12.686     ;
; 98.014 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_bit_witdh[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.413     ; 12.686     ;
; 98.031 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a14~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[51]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.455     ; 12.627     ;
; 98.032 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a14~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[28]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.455     ; 12.626     ;
; 98.033 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a14~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[29]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.455     ; 12.625     ;
; 98.036 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a14~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[41]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.455     ; 12.622     ;
; 98.036 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a14~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[62]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.455     ; 12.622     ;
; 98.037 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a14~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[67]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.455     ; 12.621     ;
; 98.050 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_bit_witdh[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.414     ; 12.649     ;
; 98.050 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_bit_witdh[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.414     ; 12.649     ;
; 98.050 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_bit_witdh[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.414     ; 12.649     ;
; 98.050 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_bit_witdh[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.414     ; 12.649     ;
; 98.050 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_bit_witdh[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.414     ; 12.649     ;
; 98.050 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_bit_witdh[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.414     ; 12.649     ;
; 98.050 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_bit_witdh[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.414     ; 12.649     ;
; 98.085 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a4~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[51]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.452     ; 12.576     ;
; 98.086 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a4~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[28]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.452     ; 12.575     ;
; 98.087 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a4~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[29]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.452     ; 12.574     ;
; 98.090 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a4~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[41]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.452     ; 12.571     ;
; 98.090 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a4~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[62]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.452     ; 12.571     ;
; 98.091 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[50]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.430     ; 12.592     ;
; 98.091 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a4~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[67]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.452     ; 12.570     ;
; 98.105 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[3]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.425     ; 12.583     ;
; 98.106 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[53]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.425     ; 12.582     ;
; 98.106 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[7]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.425     ; 12.582     ;
; 98.107 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[79]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.425     ; 12.581     ;
; 98.107 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[13]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.425     ; 12.581     ;
; 98.110 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[21]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.425     ; 12.578     ;
; 98.110 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[19]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.425     ; 12.578     ;
; 98.112 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[20]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.425     ; 12.576     ;
; 98.122 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[82]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.454     ; 12.537     ;
; 98.123 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[66]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.454     ; 12.536     ;
; 98.123 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[84]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.454     ; 12.536     ;
; 98.124 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[64]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.454     ; 12.535     ;
; 98.125 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[68]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.454     ; 12.534     ;
; 98.126 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[50]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.431     ; 12.556     ;
; 98.129 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[78]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.454     ; 12.530     ;
; 98.130 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[65]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.454     ; 12.529     ;
; 98.140 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[51]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.460     ; 12.513     ;
; 98.140 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[3]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.426     ; 12.547     ;
; 98.141 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[28]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.460     ; 12.512     ;
; 98.141 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[53]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.426     ; 12.546     ;
; 98.141 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[7]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.426     ; 12.546     ;
; 98.142 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[29]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.460     ; 12.511     ;
; 98.142 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[79]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.426     ; 12.545     ;
; 98.142 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[13]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.426     ; 12.545     ;
; 98.145 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[41]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.460     ; 12.508     ;
; 98.145 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[62]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.460     ; 12.508     ;
; 98.145 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[21]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.426     ; 12.542     ;
; 98.145 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[19]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.426     ; 12.542     ;
; 98.146 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[67]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.460     ; 12.507     ;
; 98.147 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[20]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.426     ; 12.540     ;
; 98.157 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[82]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.455     ; 12.501     ;
; 98.158 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[66]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.455     ; 12.500     ;
; 98.158 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[84]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.455     ; 12.500     ;
; 98.159 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[64]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.455     ; 12.499     ;
; 98.160 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[68]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.455     ; 12.498     ;
; 98.164 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[78]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.455     ; 12.494     ;
; 98.165 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[65]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.455     ; 12.493     ;
; 98.193 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[70]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.454     ; 12.466     ;
; 98.200 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[69]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.454     ; 12.459     ;
; 98.204 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[10]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.430     ; 12.479     ;
; 98.206 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[15]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.430     ; 12.477     ;
; 98.206 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[16]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.430     ; 12.477     ;
; 98.208 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[25]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.422     ; 12.483     ;
; 98.212 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[32]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.423     ; 12.478     ;
; 98.213 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[26]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.423     ; 12.477     ;
; 98.228 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[70]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.455     ; 12.430     ;
; 98.235 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[69]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.455     ; 12.423     ;
; 98.239 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[10]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.431     ; 12.443     ;
; 98.241 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[15]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.431     ; 12.441     ;
; 98.241 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[16]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.431     ; 12.441     ;
; 98.243 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[25]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.423     ; 12.447     ;
; 98.247 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[32]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.424     ; 12.442     ;
; 98.248 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[10][0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.085     ; 12.780     ;
+--------+------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                      ;
+-------+------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                                                    ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.351 ; rgb_timing:rgb_timing_m0|rgb_x[2]        ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a6~porta_address_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.006      ;
; 0.400 ; thres_scan:thres_scan_m0|bar_data[9]     ; thres_scan:thres_scan_m0|bar_data[9]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; thres_scan:thres_scan_m0|bar_data[23]    ; thres_scan:thres_scan_m0|bar_data[23]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; thres_scan:thres_scan_m0|bar_data[80]    ; thres_scan:thres_scan_m0|bar_data[80]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; thres_scan:thres_scan_m0|bar_data[83]    ; thres_scan:thres_scan_m0|bar_data[83]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; thres_scan:thres_scan_m0|bar_data[22]    ; thres_scan:thres_scan_m0|bar_data[22]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; thres_scan:thres_scan_m0|bar_data[8]     ; thres_scan:thres_scan_m0|bar_data[8]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; thres_scan:thres_scan_m0|bar_data[18]    ; thres_scan:thres_scan_m0|bar_data[18]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; thres_scan:thres_scan_m0|bar_data[4]     ; thres_scan:thres_scan_m0|bar_data[4]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[17]    ; thres_scan:thres_scan_m0|bar_data[17]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[3]     ; thres_scan:thres_scan_m0|bar_data[3]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[10]    ; thres_scan:thres_scan_m0|bar_data[10]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[24]    ; thres_scan:thres_scan_m0|bar_data[24]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[77]    ; thres_scan:thres_scan_m0|bar_data[77]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[16]    ; thres_scan:thres_scan_m0|bar_data[16]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[44]    ; thres_scan:thres_scan_m0|bar_data[44]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[50]    ; thres_scan:thres_scan_m0|bar_data[50]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[37]    ; thres_scan:thres_scan_m0|bar_data[37]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[89]    ; thres_scan:thres_scan_m0|bar_data[89]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[5]     ; thres_scan:thres_scan_m0|bar_data[5]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[19]    ; thres_scan:thres_scan_m0|bar_data[19]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[21]    ; thres_scan:thres_scan_m0|bar_data[21]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[7]     ; thres_scan:thres_scan_m0|bar_data[7]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[42]    ; thres_scan:thres_scan_m0|bar_data[42]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[28]    ; thres_scan:thres_scan_m0|bar_data[28]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[35]    ; thres_scan:thres_scan_m0|bar_data[35]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[52]    ; thres_scan:thres_scan_m0|bar_data[52]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[87]    ; thres_scan:thres_scan_m0|bar_data[87]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[43]    ; thres_scan:thres_scan_m0|bar_data[43]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[29]    ; thres_scan:thres_scan_m0|bar_data[29]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[51]    ; thres_scan:thres_scan_m0|bar_data[51]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[36]    ; thres_scan:thres_scan_m0|bar_data[36]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[62]    ; thres_scan:thres_scan_m0|bar_data[62]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[15]    ; thres_scan:thres_scan_m0|bar_data[15]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[6]     ; thres_scan:thres_scan_m0|bar_data[6]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[20]    ; thres_scan:thres_scan_m0|bar_data[20]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[13]    ; thres_scan:thres_scan_m0|bar_data[13]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[67]    ; thres_scan:thres_scan_m0|bar_data[67]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[41]    ; thres_scan:thres_scan_m0|bar_data[41]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[27]    ; thres_scan:thres_scan_m0|bar_data[27]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[34]    ; thres_scan:thres_scan_m0|bar_data[34]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[53]    ; thres_scan:thres_scan_m0|bar_data[53]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[90]    ; thres_scan:thres_scan_m0|bar_data[90]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[11]    ; thres_scan:thres_scan_m0|bar_data[11]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[79]    ; thres_scan:thres_scan_m0|bar_data[79]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data_cnt[1] ; thres_scan:thres_scan_m0|bar_data_cnt[1]                                                                   ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rgb_timing:rgb_timing_m0|v_active        ; rgb_timing:rgb_timing_m0|v_active                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rgb_timing:rgb_timing_m0|rgb_vs          ; rgb_timing:rgb_timing_m0|rgb_vs                                                                            ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[38]    ; thres_scan:thres_scan_m0|bar_data[38]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[40]    ; thres_scan:thres_scan_m0|bar_data[40]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[54]    ; thres_scan:thres_scan_m0|bar_data[54]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[26]    ; thres_scan:thres_scan_m0|bar_data[26]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[32]    ; thres_scan:thres_scan_m0|bar_data[32]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[39]    ; thres_scan:thres_scan_m0|bar_data[39]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[25]    ; thres_scan:thres_scan_m0|bar_data[25]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|scan_state[1]   ; thres_scan:thres_scan_m0|scan_state[1]                                                                     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|scan_en         ; thres_scan:thres_scan_m0|scan_en                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rgb_timing:rgb_timing_m0|rgb_x[0]        ; rgb_timing:rgb_timing_m0|rgb_x[0]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[64]    ; thres_scan:thres_scan_m0|bar_data[64]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[78]    ; thres_scan:thres_scan_m0|bar_data[78]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[56]    ; thres_scan:thres_scan_m0|bar_data[56]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[91]    ; thres_scan:thres_scan_m0|bar_data[91]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[70]    ; thres_scan:thres_scan_m0|bar_data[70]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[84]    ; thres_scan:thres_scan_m0|bar_data[84]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[71]    ; thres_scan:thres_scan_m0|bar_data[71]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[85]    ; thres_scan:thres_scan_m0|bar_data[85]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[63]    ; thres_scan:thres_scan_m0|bar_data[63]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[59]    ; thres_scan:thres_scan_m0|bar_data[59]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[75]    ; thres_scan:thres_scan_m0|bar_data[75]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[66]    ; thres_scan:thres_scan_m0|bar_data[66]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[12]    ; thres_scan:thres_scan_m0|bar_data[12]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[82]    ; thres_scan:thres_scan_m0|bar_data[82]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[68]    ; thres_scan:thres_scan_m0|bar_data[68]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[61]    ; thres_scan:thres_scan_m0|bar_data[61]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[14]    ; thres_scan:thres_scan_m0|bar_data[14]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[73]    ; thres_scan:thres_scan_m0|bar_data[73]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[69]    ; thres_scan:thres_scan_m0|bar_data[69]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[86]    ; thres_scan:thres_scan_m0|bar_data[86]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[72]    ; thres_scan:thres_scan_m0|bar_data[72]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[88]    ; thres_scan:thres_scan_m0|bar_data[88]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[74]    ; thres_scan:thres_scan_m0|bar_data[74]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[60]    ; thres_scan:thres_scan_m0|bar_data[60]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[81]    ; thres_scan:thres_scan_m0|bar_data[81]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[58]    ; thres_scan:thres_scan_m0|bar_data[58]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[55]    ; thres_scan:thres_scan_m0|bar_data[55]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[76]    ; thres_scan:thres_scan_m0|bar_data[76]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[65]    ; thres_scan:thres_scan_m0|bar_data[65]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rgb_timing:rgb_timing_m0|h_active        ; rgb_timing:rgb_timing_m0|h_active                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rgb_timing:rgb_timing_m0|rgb_hs          ; rgb_timing:rgb_timing_m0|rgb_hs                                                                            ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[31]    ; thres_scan:thres_scan_m0|bar_data[31]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[57]    ; thres_scan:thres_scan_m0|bar_data[57]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[30]    ; thres_scan:thres_scan_m0|bar_data[30]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[33]    ; thres_scan:thres_scan_m0|bar_data[33]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.407 ; rgb_timing:rgb_timing_m0|rgb_x[3]        ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a6~porta_address_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.062      ;
; 0.471 ; thres_scan:thres_scan_m0|bar_data[12]    ; thres_scan:thres_scan_m0|dec_data[2]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.490 ; rgb_timing:rgb_timing_m0|h_cnt[0]        ; rgb_timing:rgb_timing_m0|rgb_x[0]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.758      ;
; 0.660 ; rgb_timing:rgb_timing_m0|rgb_x[2]        ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a13~porta_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.304      ;
; 0.661 ; rgb_timing:rgb_timing_m0|rgb_x[2]        ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a7~porta_address_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.308      ;
; 0.668 ; rgb_timing:rgb_timing_m0|rgb_x[0]        ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a8~porta_address_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.321      ;
; 0.677 ; rgb_timing:rgb_timing_m0|rgb_x[2]        ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a5~porta_address_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.329      ;
+-------+------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                        ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; uart_top:uart_top_m0|send_cnt[1]                    ; uart_top:uart_top_m0|send_cnt[1]                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_top:uart_top_m0|send_cnt[2]                    ; uart_top:uart_top_m0|send_cnt[2]                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin      ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.START ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.START ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_top:uart_top_m0|send_en                        ; uart_top:uart_top_m0|send_en                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_top:uart_top_m0|send_cnt[4]                    ; uart_top:uart_top_m0|send_cnt[4]                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_top:uart_top_m0|state.WAIT                     ; uart_top:uart_top_m0|state.WAIT                     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.684      ;
; 0.458 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.725      ;
; 0.471 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.START ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.738      ;
; 0.478 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.746      ;
; 0.479 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.746      ;
; 0.481 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.748      ;
; 0.507 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.774      ;
; 0.509 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.776      ;
; 0.691 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[15] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[15] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.959      ;
; 0.692 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[13] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[13] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.960      ;
; 0.692 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[11] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[11] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.960      ;
; 0.694 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[3]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[3]  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.962      ;
; 0.695 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[17] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[17] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[16] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[16] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[10] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[10] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.963      ;
; 0.696 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[12] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[12] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[6]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[6]  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[19] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[19] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[2]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[2]  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.964      ;
; 0.697 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[14] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[14] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.965      ;
; 0.698 ; uart_top:uart_top_m0|send_cnt[5]                    ; uart_top:uart_top_m0|send_cnt[5]                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.966      ;
; 0.698 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[18] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[18] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.966      ;
; 0.701 ; uart_top:uart_top_m0|send_cnt[7]                    ; uart_top:uart_top_m0|send_cnt[7]                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.969      ;
; 0.704 ; uart_top:uart_top_m0|send_cnt[6]                    ; uart_top:uart_top_m0|send_cnt[6]                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[9]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[9]  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; uart_top:uart_top_m0|wait_cnt[3]                    ; uart_top:uart_top_m0|wait_cnt[3]                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; uart_top:uart_top_m0|wait_cnt[5]                    ; uart_top:uart_top_m0|wait_cnt[5]                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; uart_top:uart_top_m0|wait_cnt[13]                   ; uart_top:uart_top_m0|wait_cnt[13]                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; uart_top:uart_top_m0|wait_cnt[15]                   ; uart_top:uart_top_m0|wait_cnt[15]                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; uart_top:uart_top_m0|wait_cnt[11]                   ; uart_top:uart_top_m0|wait_cnt[11]                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; uart_top:uart_top_m0|wait_cnt[19]                   ; uart_top:uart_top_m0|wait_cnt[19]                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; uart_top:uart_top_m0|wait_cnt[21]                   ; uart_top:uart_top_m0|wait_cnt[21]                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; uart_top:uart_top_m0|wait_cnt[29]                   ; uart_top:uart_top_m0|wait_cnt[29]                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; uart_top:uart_top_m0|wait_cnt[1]                    ; uart_top:uart_top_m0|wait_cnt[1]                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; uart_top:uart_top_m0|wait_cnt[17]                   ; uart_top:uart_top_m0|wait_cnt[17]                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; uart_top:uart_top_m0|wait_cnt[27]                   ; uart_top:uart_top_m0|wait_cnt[27]                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; uart_top:uart_top_m0|wait_cnt[31]                   ; uart_top:uart_top_m0|wait_cnt[31]                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; uart_top:uart_top_m0|wait_cnt[6]                    ; uart_top:uart_top_m0|wait_cnt[6]                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; uart_top:uart_top_m0|wait_cnt[9]                    ; uart_top:uart_top_m0|wait_cnt[9]                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; uart_top:uart_top_m0|wait_cnt[22]                   ; uart_top:uart_top_m0|wait_cnt[22]                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; uart_top:uart_top_m0|wait_cnt[7]                    ; uart_top:uart_top_m0|wait_cnt[7]                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; uart_top:uart_top_m0|wait_cnt[23]                   ; uart_top:uart_top_m0|wait_cnt[23]                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; uart_top:uart_top_m0|wait_cnt[25]                   ; uart_top:uart_top_m0|wait_cnt[25]                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; uart_top:uart_top_m0|wait_cnt[2]                    ; uart_top:uart_top_m0|wait_cnt[2]                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; uart_top:uart_top_m0|wait_cnt[14]                   ; uart_top:uart_top_m0|wait_cnt[14]                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; uart_top:uart_top_m0|wait_cnt[16]                   ; uart_top:uart_top_m0|wait_cnt[16]                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.977      ;
; 0.711 ; uart_top:uart_top_m0|wait_cnt[4]                    ; uart_top:uart_top_m0|wait_cnt[4]                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; uart_top:uart_top_m0|wait_cnt[10]                   ; uart_top:uart_top_m0|wait_cnt[10]                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; uart_top:uart_top_m0|wait_cnt[12]                   ; uart_top:uart_top_m0|wait_cnt[12]                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; uart_top:uart_top_m0|wait_cnt[18]                   ; uart_top:uart_top_m0|wait_cnt[18]                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.978      ;
; 0.712 ; uart_top:uart_top_m0|wait_cnt[8]                    ; uart_top:uart_top_m0|wait_cnt[8]                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; uart_top:uart_top_m0|wait_cnt[20]                   ; uart_top:uart_top_m0|wait_cnt[20]                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; uart_top:uart_top_m0|wait_cnt[26]                   ; uart_top:uart_top_m0|wait_cnt[26]                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; uart_top:uart_top_m0|wait_cnt[28]                   ; uart_top:uart_top_m0|wait_cnt[28]                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; uart_top:uart_top_m0|wait_cnt[30]                   ; uart_top:uart_top_m0|wait_cnt[30]                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; uart_top:uart_top_m0|wait_cnt[24]                   ; uart_top:uart_top_m0|wait_cnt[24]                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.980      ;
; 0.715 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0]  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.983      ;
; 0.719 ; uart_top:uart_top_m0|send_cnt[3]                    ; uart_top:uart_top_m0|send_cnt[3]                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.987      ;
; 0.721 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[8]  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.989      ;
; 0.727 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.994      ;
; 0.732 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.999      ;
; 0.733 ; uart_top:uart_top_m0|wait_cnt[0]                    ; uart_top:uart_top_m0|wait_cnt[0]                    ; clk          ; clk         ; 0.000        ; 0.072      ; 1.000      ;
; 0.742 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.009      ;
; 0.749 ; uart_top:uart_top_m0|send_cnt[0]                    ; uart_top:uart_top_m0|send_cnt[0]                    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.017      ;
; 0.928 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.195      ;
; 0.964 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[18] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[8]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.232      ;
; 0.992 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.259      ;
; 1.013 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[15] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[16] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.281      ;
; 1.014 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[1]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[2]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.282      ;
; 1.014 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[13] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[14] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.282      ;
; 1.014 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[10] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[11] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.282      ;
; 1.014 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[16] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[17] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.282      ;
; 1.015 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[12] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[13] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.283      ;
; 1.015 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[2]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[3]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.283      ;
; 1.016 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[11] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[12] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.284      ;
; 1.016 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[14] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[15] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.284      ;
; 1.017 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[18] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[19] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.285      ;
; 1.018 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[5]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[6]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.286      ;
; 1.019 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[17] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[18] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.287      ;
; 1.020 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[19] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.288      ;
; 1.020 ; uart_top:uart_top_m0|send_cnt[5]                    ; uart_top:uart_top_m0|send_cnt[6]                    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.288      ;
; 1.023 ; uart_top:uart_top_m0|send_cnt[6]                    ; uart_top:uart_top_m0|send_cnt[7]                    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.291      ;
; 1.026 ; uart_top:uart_top_m0|wait_cnt[15]                   ; uart_top:uart_top_m0|wait_cnt[16]                   ; clk          ; clk         ; 0.000        ; 0.073      ; 1.294      ;
; 1.027 ; uart_top:uart_top_m0|wait_cnt[0]                    ; uart_top:uart_top_m0|wait_cnt[1]                    ; clk          ; clk         ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; uart_top:uart_top_m0|wait_cnt[5]                    ; uart_top:uart_top_m0|wait_cnt[6]                    ; clk          ; clk         ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; uart_top:uart_top_m0|wait_cnt[13]                   ; uart_top:uart_top_m0|wait_cnt[14]                   ; clk          ; clk         ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; uart_top:uart_top_m0|wait_cnt[3]                    ; uart_top:uart_top_m0|wait_cnt[4]                    ; clk          ; clk         ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; uart_top:uart_top_m0|wait_cnt[6]                    ; uart_top:uart_top_m0|wait_cnt[7]                    ; clk          ; clk         ; 0.000        ; 0.072      ; 1.294      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                               ;
+--------------------------------------------------------+---------+---------------+
; Clock                                                  ; Slack   ; End Point TNS ;
+--------------------------------------------------------+---------+---------------+
; clk                                                    ; -0.888  ; -6.094        ;
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 104.871 ; 0.000         ;
+--------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                              ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.114 ; 0.000         ;
; clk                                                    ; 0.186 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; clk                                                    ; 9.434  ; 0.000         ;
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 55.288 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                      ;
+--------+-------------------------------------------+-----------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                           ; Launch Clock                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; -0.888 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.065      ; 4.083      ;
; -0.884 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.065      ; 4.079      ;
; -0.865 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.065      ; 4.060      ;
; -0.861 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.065      ; 4.056      ;
; -0.820 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.065      ; 4.015      ;
; -0.820 ; thres_scan:thres_scan_m0|scan_data[1][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.066      ; 4.016      ;
; -0.816 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.065      ; 4.011      ;
; -0.816 ; thres_scan:thres_scan_m0|scan_data[1][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.066      ; 4.012      ;
; -0.802 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.064      ; 3.996      ;
; -0.798 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.064      ; 3.992      ;
; -0.797 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.065      ; 3.992      ;
; -0.793 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.065      ; 3.988      ;
; -0.791 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.064      ; 3.985      ;
; -0.787 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.064      ; 3.981      ;
; -0.773 ; thres_scan:thres_scan_m0|scan_data[9][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.062      ; 3.965      ;
; -0.769 ; thres_scan:thres_scan_m0|scan_data[9][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.062      ; 3.961      ;
; -0.752 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.065      ; 3.947      ;
; -0.752 ; thres_scan:thres_scan_m0|scan_data[1][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.066      ; 3.948      ;
; -0.748 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.065      ; 3.943      ;
; -0.748 ; thres_scan:thres_scan_m0|scan_data[1][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.066      ; 3.944      ;
; -0.734 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.064      ; 3.928      ;
; -0.730 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.064      ; 3.924      ;
; -0.729 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.065      ; 3.924      ;
; -0.725 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.065      ; 3.920      ;
; -0.723 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.064      ; 3.917      ;
; -0.719 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.064      ; 3.913      ;
; -0.705 ; thres_scan:thres_scan_m0|scan_data[9][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.062      ; 3.897      ;
; -0.704 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.067      ; 3.901      ;
; -0.701 ; thres_scan:thres_scan_m0|scan_data[9][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.062      ; 3.893      ;
; -0.700 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.067      ; 3.897      ;
; -0.684 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.065      ; 3.879      ;
; -0.684 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.065      ; 3.879      ;
; -0.684 ; thres_scan:thres_scan_m0|scan_data[1][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.066      ; 3.880      ;
; -0.680 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.065      ; 3.875      ;
; -0.680 ; thres_scan:thres_scan_m0|scan_data[1][0]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.066      ; 3.876      ;
; -0.666 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.064      ; 3.860      ;
; -0.662 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.064      ; 3.856      ;
; -0.661 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.065      ; 3.856      ;
; -0.655 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.064      ; 3.849      ;
; -0.651 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.064      ; 3.845      ;
; -0.650 ; thres_scan:thres_scan_m0|scan_data[11][2] ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.065      ; 3.845      ;
; -0.646 ; thres_scan:thres_scan_m0|scan_data[11][2] ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.065      ; 3.841      ;
; -0.646 ; thres_scan:thres_scan_m0|scan_data[9][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.062      ; 3.838      ;
; -0.642 ; thres_scan:thres_scan_m0|scan_data[9][2]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.062      ; 3.834      ;
; -0.639 ; thres_scan:thres_scan_m0|scan_data[2][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.067      ; 3.836      ;
; -0.637 ; thres_scan:thres_scan_m0|scan_data[9][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.062      ; 3.829      ;
; -0.636 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.067      ; 3.833      ;
; -0.635 ; thres_scan:thres_scan_m0|scan_data[2][2]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.067      ; 3.832      ;
; -0.633 ; thres_scan:thres_scan_m0|scan_data[9][0]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.062      ; 3.825      ;
; -0.632 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.067      ; 3.829      ;
; -0.630 ; thres_scan:thres_scan_m0|scan_data[10][2] ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.065      ; 3.825      ;
; -0.626 ; thres_scan:thres_scan_m0|scan_data[10][2] ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.065      ; 3.821      ;
; -0.616 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.065      ; 3.811      ;
; -0.616 ; thres_scan:thres_scan_m0|scan_data[1][0]  ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.066      ; 3.812      ;
; -0.612 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.065      ; 3.807      ;
; -0.610 ; thres_scan:thres_scan_m0|scan_data[5][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.064      ; 3.804      ;
; -0.610 ; thres_scan:thres_scan_m0|scan_data[7][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.064      ; 3.804      ;
; -0.606 ; thres_scan:thres_scan_m0|scan_data[5][2]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.064      ; 3.800      ;
; -0.606 ; thres_scan:thres_scan_m0|scan_data[7][2]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.064      ; 3.800      ;
; -0.598 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.064      ; 3.792      ;
; -0.587 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.064      ; 3.781      ;
; -0.582 ; thres_scan:thres_scan_m0|scan_data[11][2] ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.065      ; 3.777      ;
; -0.578 ; thres_scan:thres_scan_m0|scan_data[11][2] ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.065      ; 3.773      ;
; -0.578 ; thres_scan:thres_scan_m0|scan_data[9][2]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.062      ; 3.770      ;
; -0.574 ; thres_scan:thres_scan_m0|scan_data[9][2]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.062      ; 3.766      ;
; -0.571 ; thres_scan:thres_scan_m0|scan_data[2][2]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.067      ; 3.768      ;
; -0.569 ; thres_scan:thres_scan_m0|scan_data[9][0]  ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.062      ; 3.761      ;
; -0.568 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.067      ; 3.765      ;
; -0.567 ; thres_scan:thres_scan_m0|scan_data[2][2]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.067      ; 3.764      ;
; -0.564 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.067      ; 3.761      ;
; -0.562 ; thres_scan:thres_scan_m0|scan_data[10][2] ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.065      ; 3.757      ;
; -0.558 ; thres_scan:thres_scan_m0|scan_data[10][2] ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.065      ; 3.753      ;
; -0.548 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.065      ; 3.743      ;
; -0.544 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.065      ; 3.739      ;
; -0.543 ; thres_scan:thres_scan_m0|scan_data[3][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.066      ; 3.739      ;
; -0.542 ; thres_scan:thres_scan_m0|scan_data[5][2]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.064      ; 3.736      ;
; -0.542 ; thres_scan:thres_scan_m0|scan_data[7][2]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.064      ; 3.736      ;
; -0.539 ; thres_scan:thres_scan_m0|scan_data[3][2]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.066      ; 3.735      ;
; -0.538 ; thres_scan:thres_scan_m0|scan_data[5][2]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.064      ; 3.732      ;
; -0.538 ; thres_scan:thres_scan_m0|scan_data[7][2]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.064      ; 3.732      ;
; -0.532 ; thres_scan:thres_scan_m0|scan_data[2][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.067      ; 3.729      ;
; -0.528 ; thres_scan:thres_scan_m0|scan_data[2][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.067      ; 3.725      ;
; -0.514 ; thres_scan:thres_scan_m0|scan_data[4][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.065      ; 3.709      ;
; -0.514 ; thres_scan:thres_scan_m0|scan_data[11][2] ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.065      ; 3.709      ;
; -0.510 ; thres_scan:thres_scan_m0|scan_data[4][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.065      ; 3.705      ;
; -0.510 ; thres_scan:thres_scan_m0|scan_data[9][2]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.062      ; 3.702      ;
; -0.503 ; thres_scan:thres_scan_m0|scan_data[2][2]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.067      ; 3.700      ;
; -0.502 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.065      ; 3.697      ;
; -0.500 ; thres_scan:thres_scan_m0|scan_data[8][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 0.876      ; 3.506      ;
; -0.500 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.067      ; 3.697      ;
; -0.496 ; thres_scan:thres_scan_m0|scan_data[8][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 0.876      ; 3.502      ;
; -0.494 ; thres_scan:thres_scan_m0|scan_data[10][2] ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.065      ; 3.689      ;
; -0.493 ; thres_scan:thres_scan_m0|scan_data[6][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.065      ; 3.688      ;
; -0.489 ; thres_scan:thres_scan_m0|scan_data[6][2]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.065      ; 3.684      ;
; -0.480 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.065      ; 3.675      ;
; -0.479 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.065      ; 3.674      ;
; -0.475 ; thres_scan:thres_scan_m0|scan_data[3][2]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.066      ; 3.671      ;
; -0.474 ; thres_scan:thres_scan_m0|scan_data[5][2]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.064      ; 3.668      ;
; -0.474 ; thres_scan:thres_scan_m0|scan_data[7][2]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.064      ; 3.668      ;
; -0.471 ; thres_scan:thres_scan_m0|scan_data[3][2]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.066      ; 3.667      ;
+--------+-------------------------------------------+-----------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                       ;
+---------+------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                  ; To Node                                  ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 104.871 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[51]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.241     ; 5.986      ;
; 104.873 ; rgb_timing:rgb_timing_m0|rgb_x[3]                                                                          ; thres_scan:thres_scan_m0|bar_data[51]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.050     ; 6.175      ;
; 104.873 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[29]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.241     ; 5.984      ;
; 104.873 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[28]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.241     ; 5.984      ;
; 104.874 ; rgb_timing:rgb_timing_m0|rgb_x[3]                                                                          ; thres_scan:thres_scan_m0|bar_data[28]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.050     ; 6.174      ;
; 104.875 ; rgb_timing:rgb_timing_m0|rgb_x[3]                                                                          ; thres_scan:thres_scan_m0|bar_data[29]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.050     ; 6.173      ;
; 104.877 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[41]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.241     ; 5.980      ;
; 104.878 ; rgb_timing:rgb_timing_m0|rgb_x[3]                                                                          ; thres_scan:thres_scan_m0|bar_data[41]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.050     ; 6.170      ;
; 104.878 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[62]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.241     ; 5.979      ;
; 104.879 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[67]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.241     ; 5.978      ;
; 104.879 ; rgb_timing:rgb_timing_m0|rgb_x[3]                                                                          ; thres_scan:thres_scan_m0|bar_data[62]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.050     ; 6.169      ;
; 104.880 ; rgb_timing:rgb_timing_m0|rgb_x[3]                                                                          ; thres_scan:thres_scan_m0|bar_data[67]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.050     ; 6.168      ;
; 104.901 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[51]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.242     ; 5.955      ;
; 104.903 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[29]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.242     ; 5.953      ;
; 104.903 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[28]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.242     ; 5.953      ;
; 104.907 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[41]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.242     ; 5.949      ;
; 104.908 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[62]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.242     ; 5.948      ;
; 104.909 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[67]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.242     ; 5.947      ;
; 104.983 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a14~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[51]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.242     ; 5.873      ;
; 104.985 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a14~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[29]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.242     ; 5.871      ;
; 104.985 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a14~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[28]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.242     ; 5.871      ;
; 104.989 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a14~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[41]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.242     ; 5.867      ;
; 104.990 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a14~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[62]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.242     ; 5.866      ;
; 104.991 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a14~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[67]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.242     ; 5.865      ;
; 104.993 ; rgb_timing:rgb_timing_m0|rgb_x[3]                                                                          ; thres_scan:thres_scan_m0|bar_data[7]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 6.072      ;
; 104.993 ; rgb_timing:rgb_timing_m0|rgb_x[3]                                                                          ; thres_scan:thres_scan_m0|bar_data[3]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 6.072      ;
; 104.993 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[3]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.224     ; 5.881      ;
; 104.994 ; rgb_timing:rgb_timing_m0|rgb_x[3]                                                                          ; thres_scan:thres_scan_m0|bar_data[53]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 6.071      ;
; 104.994 ; rgb_timing:rgb_timing_m0|rgb_x[3]                                                                          ; thres_scan:thres_scan_m0|bar_data[13]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 6.071      ;
; 104.994 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[7]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.224     ; 5.880      ;
; 104.994 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[53]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.224     ; 5.880      ;
; 104.995 ; rgb_timing:rgb_timing_m0|rgb_x[3]                                                                          ; thres_scan:thres_scan_m0|bar_data[79]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 6.070      ;
; 104.995 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[13]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.224     ; 5.879      ;
; 104.996 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[2][0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.044     ; 6.058      ;
; 104.996 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[2][1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.044     ; 6.058      ;
; 104.996 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[2][2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.044     ; 6.058      ;
; 104.996 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[2][3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.044     ; 6.058      ;
; 104.996 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[79]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.224     ; 5.878      ;
; 104.997 ; rgb_timing:rgb_timing_m0|rgb_x[3]                                                                          ; thres_scan:thres_scan_m0|bar_data[21]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 6.068      ;
; 104.998 ; rgb_timing:rgb_timing_m0|rgb_x[3]                                                                          ; thres_scan:thres_scan_m0|bar_data[19]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 6.067      ;
; 104.998 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[21]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.224     ; 5.876      ;
; 104.999 ; rgb_timing:rgb_timing_m0|rgb_x[3]                                                                          ; thres_scan:thres_scan_m0|bar_data[20]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 6.066      ;
; 104.999 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[19]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.224     ; 5.875      ;
; 105.001 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[20]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.224     ; 5.873      ;
; 105.010 ; rgb_timing:rgb_timing_m0|rgb_x[3]                                                                          ; thres_scan:thres_scan_m0|bar_data[82]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.053     ; 6.035      ;
; 105.011 ; rgb_timing:rgb_timing_m0|rgb_x[3]                                                                          ; thres_scan:thres_scan_m0|bar_data[66]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.053     ; 6.034      ;
; 105.011 ; rgb_timing:rgb_timing_m0|rgb_x[3]                                                                          ; thres_scan:thres_scan_m0|bar_data[84]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.053     ; 6.034      ;
; 105.012 ; rgb_timing:rgb_timing_m0|rgb_x[3]                                                                          ; thres_scan:thres_scan_m0|bar_data[64]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.053     ; 6.033      ;
; 105.013 ; rgb_timing:rgb_timing_m0|rgb_x[3]                                                                          ; thres_scan:thres_scan_m0|bar_data[68]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.053     ; 6.032      ;
; 105.017 ; rgb_timing:rgb_timing_m0|rgb_x[3]                                                                          ; thres_scan:thres_scan_m0|bar_data[78]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.053     ; 6.028      ;
; 105.018 ; rgb_timing:rgb_timing_m0|rgb_x[3]                                                                          ; thres_scan:thres_scan_m0|bar_data[65]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.053     ; 6.027      ;
; 105.023 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[3]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.225     ; 5.850      ;
; 105.024 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[7]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.225     ; 5.849      ;
; 105.024 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[53]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.225     ; 5.849      ;
; 105.025 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[13]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.225     ; 5.848      ;
; 105.026 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[79]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.225     ; 5.847      ;
; 105.027 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[51]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.247     ; 5.824      ;
; 105.028 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[21]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.225     ; 5.845      ;
; 105.029 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[29]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.247     ; 5.822      ;
; 105.029 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[28]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.247     ; 5.822      ;
; 105.029 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[19]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.225     ; 5.844      ;
; 105.030 ; rgb_timing:rgb_timing_m0|rgb_x[3]                                                                          ; thres_scan:thres_scan_m0|bar_data[50]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.039     ; 6.029      ;
; 105.031 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[82]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.244     ; 5.823      ;
; 105.031 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[20]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.225     ; 5.842      ;
; 105.032 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[84]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.244     ; 5.822      ;
; 105.033 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[66]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.244     ; 5.821      ;
; 105.033 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[64]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.244     ; 5.821      ;
; 105.033 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[41]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.247     ; 5.818      ;
; 105.034 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[68]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.244     ; 5.820      ;
; 105.034 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[62]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.247     ; 5.817      ;
; 105.035 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[67]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.247     ; 5.816      ;
; 105.036 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[1][0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.043     ; 6.019      ;
; 105.036 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[1][1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.043     ; 6.019      ;
; 105.036 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[1][2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.043     ; 6.019      ;
; 105.036 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[1][3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.043     ; 6.019      ;
; 105.039 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[78]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.244     ; 5.815      ;
; 105.040 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[65]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.244     ; 5.814      ;
; 105.045 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a4~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[51]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.242     ; 5.811      ;
; 105.047 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a4~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[29]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.242     ; 5.809      ;
; 105.047 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a4~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[28]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.242     ; 5.809      ;
; 105.049 ; rgb_timing:rgb_timing_m0|rgb_x[3]                                                                          ; thres_scan:thres_scan_m0|bar_data[70]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.053     ; 5.996      ;
; 105.051 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a4~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[41]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.242     ; 5.805      ;
; 105.052 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a4~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[62]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.242     ; 5.804      ;
; 105.053 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a4~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[67]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.242     ; 5.803      ;
; 105.054 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[70]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.244     ; 5.800      ;
; 105.055 ; rgb_timing:rgb_timing_m0|rgb_x[3]                                                                          ; thres_scan:thres_scan_m0|bar_data[69]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.053     ; 5.990      ;
; 105.055 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[50]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.230     ; 5.813      ;
; 105.061 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[82]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.245     ; 5.792      ;
; 105.062 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[84]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.245     ; 5.791      ;
; 105.062 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a12~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[69]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.244     ; 5.792      ;
; 105.063 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[66]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.245     ; 5.790      ;
; 105.063 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[64]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.245     ; 5.790      ;
; 105.064 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[68]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.245     ; 5.789      ;
; 105.069 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[78]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.245     ; 5.784      ;
; 105.070 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[65]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.245     ; 5.783      ;
; 105.083 ; rgb_timing:rgb_timing_m0|rgb_x[3]                                                                          ; thres_scan:thres_scan_m0|bar_data[25]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.032     ; 5.983      ;
; 105.084 ; rgb_timing:rgb_timing_m0|rgb_x[3]                                                                          ; thres_scan:thres_scan_m0|bar_data[32]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 5.981      ;
; 105.084 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[70]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.245     ; 5.769      ;
; 105.085 ; rgb_timing:rgb_timing_m0|rgb_x[3]                                                                          ; thres_scan:thres_scan_m0|bar_data[26]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 5.980      ;
; 105.085 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[50]    ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.231     ; 5.782      ;
+---------+------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                      ;
+-------+------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                                                    ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.114 ; rgb_timing:rgb_timing_m0|rgb_x[2]        ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a6~porta_address_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.444      ;
; 0.152 ; rgb_timing:rgb_timing_m0|rgb_x[3]        ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a6~porta_address_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.482      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[17]    ; thres_scan:thres_scan_m0|bar_data[17]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[3]     ; thres_scan:thres_scan_m0|bar_data[3]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[77]    ; thres_scan:thres_scan_m0|bar_data[77]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[9]     ; thres_scan:thres_scan_m0|bar_data[9]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[23]    ; thres_scan:thres_scan_m0|bar_data[23]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[37]    ; thres_scan:thres_scan_m0|bar_data[37]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[5]     ; thres_scan:thres_scan_m0|bar_data[5]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[19]    ; thres_scan:thres_scan_m0|bar_data[19]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[80]    ; thres_scan:thres_scan_m0|bar_data[80]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[21]    ; thres_scan:thres_scan_m0|bar_data[21]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[7]     ; thres_scan:thres_scan_m0|bar_data[7]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[35]    ; thres_scan:thres_scan_m0|bar_data[35]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[52]    ; thres_scan:thres_scan_m0|bar_data[52]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[83]    ; thres_scan:thres_scan_m0|bar_data[83]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[36]    ; thres_scan:thres_scan_m0|bar_data[36]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[22]    ; thres_scan:thres_scan_m0|bar_data[22]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[8]     ; thres_scan:thres_scan_m0|bar_data[8]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[6]     ; thres_scan:thres_scan_m0|bar_data[6]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[20]    ; thres_scan:thres_scan_m0|bar_data[20]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[13]    ; thres_scan:thres_scan_m0|bar_data[13]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[27]    ; thres_scan:thres_scan_m0|bar_data[27]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[34]    ; thres_scan:thres_scan_m0|bar_data[34]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[53]    ; thres_scan:thres_scan_m0|bar_data[53]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[79]    ; thres_scan:thres_scan_m0|bar_data[79]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[18]    ; thres_scan:thres_scan_m0|bar_data[18]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[4]     ; thres_scan:thres_scan_m0|bar_data[4]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rgb_timing:rgb_timing_m0|v_active        ; rgb_timing:rgb_timing_m0|v_active                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rgb_timing:rgb_timing_m0|h_active        ; rgb_timing:rgb_timing_m0|h_active                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rgb_timing:rgb_timing_m0|rgb_vs          ; rgb_timing:rgb_timing_m0|rgb_vs                                                                            ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rgb_timing:rgb_timing_m0|rgb_hs          ; rgb_timing:rgb_timing_m0|rgb_hs                                                                            ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[31]    ; thres_scan:thres_scan_m0|bar_data[31]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[38]    ; thres_scan:thres_scan_m0|bar_data[38]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[57]    ; thres_scan:thres_scan_m0|bar_data[57]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[30]    ; thres_scan:thres_scan_m0|bar_data[30]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[40]    ; thres_scan:thres_scan_m0|bar_data[40]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[33]    ; thres_scan:thres_scan_m0|bar_data[33]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[39]    ; thres_scan:thres_scan_m0|bar_data[39]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|scan_state[1]   ; thres_scan:thres_scan_m0|scan_state[1]                                                                     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|scan_en         ; thres_scan:thres_scan_m0|scan_en                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[64]    ; thres_scan:thres_scan_m0|bar_data[64]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[78]    ; thres_scan:thres_scan_m0|bar_data[78]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[10]    ; thres_scan:thres_scan_m0|bar_data[10]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[56]    ; thres_scan:thres_scan_m0|bar_data[56]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[24]    ; thres_scan:thres_scan_m0|bar_data[24]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[91]    ; thres_scan:thres_scan_m0|bar_data[91]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[70]    ; thres_scan:thres_scan_m0|bar_data[70]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[84]    ; thres_scan:thres_scan_m0|bar_data[84]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[16]    ; thres_scan:thres_scan_m0|bar_data[16]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[71]    ; thres_scan:thres_scan_m0|bar_data[71]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[85]    ; thres_scan:thres_scan_m0|bar_data[85]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[63]    ; thres_scan:thres_scan_m0|bar_data[63]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[44]    ; thres_scan:thres_scan_m0|bar_data[44]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[50]    ; thres_scan:thres_scan_m0|bar_data[50]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[59]    ; thres_scan:thres_scan_m0|bar_data[59]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[89]    ; thres_scan:thres_scan_m0|bar_data[89]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[75]    ; thres_scan:thres_scan_m0|bar_data[75]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[66]    ; thres_scan:thres_scan_m0|bar_data[66]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[12]    ; thres_scan:thres_scan_m0|bar_data[12]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[82]    ; thres_scan:thres_scan_m0|bar_data[82]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[68]    ; thres_scan:thres_scan_m0|bar_data[68]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[42]    ; thres_scan:thres_scan_m0|bar_data[42]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[28]    ; thres_scan:thres_scan_m0|bar_data[28]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[61]    ; thres_scan:thres_scan_m0|bar_data[61]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[14]    ; thres_scan:thres_scan_m0|bar_data[14]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[87]    ; thres_scan:thres_scan_m0|bar_data[87]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[73]    ; thres_scan:thres_scan_m0|bar_data[73]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[43]    ; thres_scan:thres_scan_m0|bar_data[43]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[29]    ; thres_scan:thres_scan_m0|bar_data[29]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[69]    ; thres_scan:thres_scan_m0|bar_data[69]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[51]    ; thres_scan:thres_scan_m0|bar_data[51]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[62]    ; thres_scan:thres_scan_m0|bar_data[62]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[86]    ; thres_scan:thres_scan_m0|bar_data[86]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[72]    ; thres_scan:thres_scan_m0|bar_data[72]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[15]    ; thres_scan:thres_scan_m0|bar_data[15]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[88]    ; thres_scan:thres_scan_m0|bar_data[88]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[74]    ; thres_scan:thres_scan_m0|bar_data[74]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[60]    ; thres_scan:thres_scan_m0|bar_data[60]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[81]    ; thres_scan:thres_scan_m0|bar_data[81]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[67]    ; thres_scan:thres_scan_m0|bar_data[67]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[41]    ; thres_scan:thres_scan_m0|bar_data[41]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[58]    ; thres_scan:thres_scan_m0|bar_data[58]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[55]    ; thres_scan:thres_scan_m0|bar_data[55]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[76]    ; thres_scan:thres_scan_m0|bar_data[76]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[90]    ; thres_scan:thres_scan_m0|bar_data[90]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[11]    ; thres_scan:thres_scan_m0|bar_data[11]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[65]    ; thres_scan:thres_scan_m0|bar_data[65]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data_cnt[1] ; thres_scan:thres_scan_m0|bar_data_cnt[1]                                                                   ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[54]    ; thres_scan:thres_scan_m0|bar_data[54]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[26]    ; thres_scan:thres_scan_m0|bar_data[26]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[32]    ; thres_scan:thres_scan_m0|bar_data[32]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[25]    ; thres_scan:thres_scan_m0|bar_data[25]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rgb_timing:rgb_timing_m0|rgb_x[0]        ; rgb_timing:rgb_timing_m0|rgb_x[0]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.195 ; thres_scan:thres_scan_m0|bar_data[12]    ; thres_scan:thres_scan_m0|dec_data[2]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.219 ; rgb_timing:rgb_timing_m0|h_cnt[0]        ; rgb_timing:rgb_timing_m0|rgb_x[0]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.339      ;
; 0.267 ; rgb_timing:rgb_timing_m0|rgb_x[2]        ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a13~porta_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.592      ;
; 0.272 ; rgb_timing:rgb_timing_m0|rgb_x[2]        ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a7~porta_address_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.598      ;
; 0.275 ; rgb_timing:rgb_timing_m0|rgb_x[2]        ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a8~porta_address_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.603      ;
; 0.282 ; rgb_timing:rgb_timing_m0|rgb_x[2]        ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a5~porta_address_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.609      ;
+-------+------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                        ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; uart_top:uart_top_m0|send_cnt[1]                    ; uart_top:uart_top_m0|send_cnt[1]                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_top:uart_top_m0|send_cnt[2]                    ; uart_top:uart_top_m0|send_cnt[2]                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin      ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.START ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.START ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_top:uart_top_m0|send_en                        ; uart_top:uart_top_m0|send_en                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_top:uart_top_m0|send_cnt[4]                    ; uart_top:uart_top_m0|send_cnt[4]                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_top:uart_top_m0|state.WAIT                     ; uart_top:uart_top_m0|state.WAIT                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.START ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.204 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.324      ;
; 0.209 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.330      ;
; 0.212 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.332      ;
; 0.213 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.333      ;
; 0.213 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.333      ;
; 0.215 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.335      ;
; 0.296 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[11] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[11] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[15] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[15] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[13] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[13] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[10] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[10] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[17] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[17] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[16] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[16] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[14] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[14] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[12] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[12] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[19] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[19] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[3]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[3]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[18] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[18] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[2]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[2]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; uart_top:uart_top_m0|send_cnt[7]                    ; uart_top:uart_top_m0|send_cnt[7]                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[6]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[6]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; uart_top:uart_top_m0|send_cnt[5]                    ; uart_top:uart_top_m0|send_cnt[5]                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.422      ;
; 0.302 ; uart_top:uart_top_m0|send_cnt[6]                    ; uart_top:uart_top_m0|send_cnt[6]                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; uart_top:uart_top_m0|wait_cnt[15]                   ; uart_top:uart_top_m0|wait_cnt[15]                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; uart_top:uart_top_m0|wait_cnt[31]                   ; uart_top:uart_top_m0|wait_cnt[31]                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; uart_top:uart_top_m0|wait_cnt[3]                    ; uart_top:uart_top_m0|wait_cnt[3]                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; uart_top:uart_top_m0|wait_cnt[5]                    ; uart_top:uart_top_m0|wait_cnt[5]                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; uart_top:uart_top_m0|wait_cnt[13]                   ; uart_top:uart_top_m0|wait_cnt[13]                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[9]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[9]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; uart_top:uart_top_m0|wait_cnt[11]                   ; uart_top:uart_top_m0|wait_cnt[11]                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_top:uart_top_m0|wait_cnt[1]                    ; uart_top:uart_top_m0|wait_cnt[1]                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_top:uart_top_m0|wait_cnt[6]                    ; uart_top:uart_top_m0|wait_cnt[6]                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_top:uart_top_m0|wait_cnt[7]                    ; uart_top:uart_top_m0|wait_cnt[7]                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_top:uart_top_m0|wait_cnt[17]                   ; uart_top:uart_top_m0|wait_cnt[17]                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_top:uart_top_m0|wait_cnt[19]                   ; uart_top:uart_top_m0|wait_cnt[19]                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_top:uart_top_m0|wait_cnt[21]                   ; uart_top:uart_top_m0|wait_cnt[21]                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_top:uart_top_m0|wait_cnt[27]                   ; uart_top:uart_top_m0|wait_cnt[27]                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_top:uart_top_m0|wait_cnt[29]                   ; uart_top:uart_top_m0|wait_cnt[29]                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; uart_top:uart_top_m0|wait_cnt[2]                    ; uart_top:uart_top_m0|wait_cnt[2]                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; uart_top:uart_top_m0|wait_cnt[8]                    ; uart_top:uart_top_m0|wait_cnt[8]                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; uart_top:uart_top_m0|wait_cnt[9]                    ; uart_top:uart_top_m0|wait_cnt[9]                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; uart_top:uart_top_m0|wait_cnt[14]                   ; uart_top:uart_top_m0|wait_cnt[14]                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; uart_top:uart_top_m0|wait_cnt[16]                   ; uart_top:uart_top_m0|wait_cnt[16]                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; uart_top:uart_top_m0|wait_cnt[22]                   ; uart_top:uart_top_m0|wait_cnt[22]                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; uart_top:uart_top_m0|wait_cnt[23]                   ; uart_top:uart_top_m0|wait_cnt[23]                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; uart_top:uart_top_m0|wait_cnt[25]                   ; uart_top:uart_top_m0|wait_cnt[25]                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; uart_top:uart_top_m0|wait_cnt[4]                    ; uart_top:uart_top_m0|wait_cnt[4]                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; uart_top:uart_top_m0|wait_cnt[10]                   ; uart_top:uart_top_m0|wait_cnt[10]                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; uart_top:uart_top_m0|wait_cnt[12]                   ; uart_top:uart_top_m0|wait_cnt[12]                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; uart_top:uart_top_m0|wait_cnt[18]                   ; uart_top:uart_top_m0|wait_cnt[18]                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; uart_top:uart_top_m0|wait_cnt[20]                   ; uart_top:uart_top_m0|wait_cnt[20]                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; uart_top:uart_top_m0|wait_cnt[24]                   ; uart_top:uart_top_m0|wait_cnt[24]                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; uart_top:uart_top_m0|wait_cnt[30]                   ; uart_top:uart_top_m0|wait_cnt[30]                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; uart_top:uart_top_m0|wait_cnt[26]                   ; uart_top:uart_top_m0|wait_cnt[26]                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; uart_top:uart_top_m0|wait_cnt[28]                   ; uart_top:uart_top_m0|wait_cnt[28]                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.428      ;
; 0.311 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[8]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.432      ;
; 0.313 ; uart_top:uart_top_m0|send_cnt[3]                    ; uart_top:uart_top_m0|send_cnt[3]                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.434      ;
; 0.316 ; uart_top:uart_top_m0|wait_cnt[0]                    ; uart_top:uart_top_m0|wait_cnt[0]                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.436      ;
; 0.321 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.441      ;
; 0.321 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.441      ;
; 0.325 ; uart_top:uart_top_m0|send_cnt[0]                    ; uart_top:uart_top_m0|send_cnt[0]                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.446      ;
; 0.410 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.530      ;
; 0.429 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.549      ;
; 0.429 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[18] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[8]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.550      ;
; 0.445 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[11] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[12] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.566      ;
; 0.446 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[15] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[16] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[13] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[14] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.567      ;
; 0.447 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[17] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[18] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.568      ;
; 0.448 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[19] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.569      ;
; 0.448 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[1]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[2]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.568      ;
; 0.450 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[5]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[6]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.570      ;
; 0.450 ; uart_top:uart_top_m0|send_cnt[5]                    ; uart_top:uart_top_m0|send_cnt[6]                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.571      ;
; 0.452 ; uart_top:uart_top_m0|wait_cnt[15]                   ; uart_top:uart_top_m0|wait_cnt[16]                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.572      ;
; 0.453 ; uart_top:uart_top_m0|wait_cnt[5]                    ; uart_top:uart_top_m0|wait_cnt[6]                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; uart_top:uart_top_m0|wait_cnt[13]                   ; uart_top:uart_top_m0|wait_cnt[14]                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; uart_top:uart_top_m0|wait_cnt[3]                    ; uart_top:uart_top_m0|wait_cnt[4]                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; uart_top:uart_top_m0|wait_cnt[1]                    ; uart_top:uart_top_m0|wait_cnt[2]                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; uart_top:uart_top_m0|wait_cnt[7]                    ; uart_top:uart_top_m0|wait_cnt[8]                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; uart_top:uart_top_m0|wait_cnt[21]                   ; uart_top:uart_top_m0|wait_cnt[22]                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; uart_top:uart_top_m0|wait_cnt[11]                   ; uart_top:uart_top_m0|wait_cnt[12]                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; uart_top:uart_top_m0|wait_cnt[17]                   ; uart_top:uart_top_m0|wait_cnt[18]                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; uart_top:uart_top_m0|wait_cnt[19]                   ; uart_top:uart_top_m0|wait_cnt[20]                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; uart_top:uart_top_m0|wait_cnt[29]                   ; uart_top:uart_top_m0|wait_cnt[30]                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; uart_top:uart_top_m0|wait_cnt[27]                   ; uart_top:uart_top_m0|wait_cnt[28]                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; uart_top:uart_top_m0|wait_cnt[9]                    ; uart_top:uart_top_m0|wait_cnt[10]                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.575      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                  ;
+---------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                   ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                        ; -5.062  ; 0.114 ; N/A      ; N/A     ; 9.434               ;
;  clk                                                    ; -5.062  ; 0.186 ; N/A      ; N/A     ; 9.434               ;
;  sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 96.943  ; 0.114 ; N/A      ; N/A     ; 55.234              ;
; Design-wide TNS                                         ; -37.559 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                                    ; -37.559 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; uart_tx       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_clk       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_hs        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_vs        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_de        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[16]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[17]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[18]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[19]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[20]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[21]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[22]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[23]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lcd_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; lcd_de        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lcd_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; lcd_de        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; lcd_de        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_rgb[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                             ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; clk                                                    ; clk                                                    ; 3514     ; 0        ; 0        ; 0        ;
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk                                                    ; 312      ; 0        ; 0        ; 0        ;
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 77590    ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                              ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; clk                                                    ; clk                                                    ; 3514     ; 0        ; 0        ; 0        ;
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk                                                    ; 312      ; 0        ; 0        ; 0        ;
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 77590    ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 29    ; 29   ;
; Unconstrained Output Port Paths ; 790   ; 790  ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                      ;
+--------------------------------------------------------+--------------------------------------------------------+-----------+-------------+
; Target                                                 ; Clock                                                  ; Type      ; Status      ;
+--------------------------------------------------------+--------------------------------------------------------+-----------+-------------+
; clk                                                    ; clk                                                    ; Base      ; Constrained ;
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+--------------------------------------------------------+--------------------------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; lcd_clk     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_de      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_hs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_vs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_tx     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; lcd_clk     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_de      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_hs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_vs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_tx     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Apr 25 23:37:18 2023
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {sys_pll_m0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 9 -duty_cycle 50.00 -name {sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]} {sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.062
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.062             -37.559 clk 
    Info (332119):    96.943               0.000 sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.369
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.369               0.000 sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.453               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.784
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.784               0.000 clk 
    Info (332119):    55.256               0.000 sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.901
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.901             -36.621 clk 
    Info (332119):    97.773               0.000 sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.351
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.351               0.000 sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.401               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.774
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.774               0.000 clk 
    Info (332119):    55.234               0.000 sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.888
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.888              -6.094 clk 
    Info (332119):   104.871               0.000 sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.114
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.114               0.000 sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.434
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.434               0.000 clk 
    Info (332119):    55.288               0.000 sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4843 megabytes
    Info: Processing ended: Tue Apr 25 23:37:19 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


