{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543968853346 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543968853366 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 18:14:13 2018 " "Processing started: Tue Dec 04 18:14:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543968853366 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543968853366 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off registerfile -c registerfile " "Command: quartus_map --read_settings_files=on --write_settings_files=off registerfile -c registerfile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543968853366 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543968855066 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543968855066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "registerfile.bdf" "" { Schematic "U:/CPRE281/final project/registerfile/registerfile.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543968863247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543968863247 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "registerfile " "Elaborating entity \"registerfile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543968863897 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register.bdf 1 1 " "Using design file register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.bdf" "" { Schematic "U:/CPRE281/final project/registerfile/register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543968864217 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543968864217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:inst10 " "Elaborating entity \"register\" for hierarchy \"register:inst10\"" {  } { { "registerfile.bdf" "inst10" { Schematic "U:/CPRE281/final project/registerfile/registerfile.bdf" { { 832 984 1080 960 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543968864217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux register:inst10\|21mux:inst2 " "Elaborating entity \"21mux\" for hierarchy \"register:inst10\|21mux:inst2\"" {  } { { "register.bdf" "inst2" { Schematic "U:/CPRE281/final project/registerfile/register.bdf" { { 72 144 264 152 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543968864327 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "register:inst10\|21mux:inst2 " "Elaborated megafunction instantiation \"register:inst10\|21mux:inst2\"" {  } { { "register.bdf" "" { Schematic "U:/CPRE281/final project/registerfile/register.bdf" { { 72 144 264 152 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543968864537 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder2to4.v 1 1 " "Using design file decoder2to4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2to4 " "Found entity 1: decoder2to4" {  } { { "decoder2to4.v" "" { Text "U:/CPRE281/final project/registerfile/decoder2to4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543968864677 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543968864677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2to4 decoder2to4:inst14 " "Elaborating entity \"decoder2to4\" for hierarchy \"decoder2to4:inst14\"" {  } { { "registerfile.bdf" "inst14" { Schematic "U:/CPRE281/final project/registerfile/registerfile.bdf" { { 240 280 408 352 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543968864677 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8bitregister.bdf 1 1 " "Using design file 8bitregister.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8bitregister " "Found entity 1: 8bitregister" {  } { { "8bitregister.bdf" "" { Schematic "U:/CPRE281/final project/registerfile/8bitregister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543968864977 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543968864977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8bitregister 8bitregister:inst7 " "Elaborating entity \"8bitregister\" for hierarchy \"8bitregister:inst7\"" {  } { { "registerfile.bdf" "inst7" { Schematic "U:/CPRE281/final project/registerfile/registerfile.bdf" { { 576 1024 1176 704 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543968864977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst19 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst19\"" {  } { { "registerfile.bdf" "inst19" { Schematic "U:/CPRE281/final project/registerfile/registerfile.bdf" { { 696 552 664 784 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543968865167 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst19 " "Elaborated megafunction instantiation \"BUSMUX:inst19\"" {  } { { "registerfile.bdf" "" { Schematic "U:/CPRE281/final project/registerfile/registerfile.bdf" { { 696 552 664 784 "inst19" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543968865237 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst19 " "Instantiated megafunction \"BUSMUX:inst19\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543968865247 ""}  } { { "registerfile.bdf" "" { Schematic "U:/CPRE281/final project/registerfile/registerfile.bdf" { { 696 552 664 784 "inst19" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543968865247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst19\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst19\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543968865297 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst19\|lpm_mux:\$00000 BUSMUX:inst19 " "Elaborated megafunction instantiation \"BUSMUX:inst19\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst19\"" {  } { { "busmux.tdf" "" { Text "c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "registerfile.bdf" "" { Schematic "U:/CPRE281/final project/registerfile/registerfile.bdf" { { 696 552 664 784 "inst19" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543968865337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_erc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_erc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_erc " "Found entity 1: mux_erc" {  } { { "db/mux_erc.tdf" "" { Text "U:/CPRE281/final project/registerfile/db/mux_erc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543968865427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543968865427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_erc BUSMUX:inst19\|lpm_mux:\$00000\|mux_erc:auto_generated " "Elaborating entity \"mux_erc\" for hierarchy \"BUSMUX:inst19\|lpm_mux:\$00000\|mux_erc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543968865437 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux4to1withen.v 1 1 " "Using design file mux4to1withen.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1withEN " "Found entity 1: mux4to1withEN" {  } { { "mux4to1withen.v" "" { Text "U:/CPRE281/final project/registerfile/mux4to1withen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543968865657 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543968865657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1withEN mux4to1withEN:inst3 " "Elaborating entity \"mux4to1withEN\" for hierarchy \"mux4to1withEN:inst3\"" {  } { { "registerfile.bdf" "inst3" { Schematic "U:/CPRE281/final project/registerfile/registerfile.bdf" { { 184 1456 1616 360 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543968865657 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543968868117 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543968870699 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543968870699 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "177 " "Implemented 177 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Implemented 44 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543968871909 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543968871909 ""} { "Info" "ICUT_CUT_TM_LCELLS" "99 " "Implemented 99 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543968871909 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543968871909 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "661 " "Peak virtual memory: 661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543968872329 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 18:14:32 2018 " "Processing ended: Tue Dec 04 18:14:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543968872329 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543968872329 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543968872329 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543968872329 ""}
