$comment
	File created using the following command:
		vcd file mic1.msim.vcd -direction
$end
$date
	Thu Sep 12 00:45:38 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module MAR_vlg_vec_tst $end
$var reg 1 ! CLOCK $end
$var reg 32 " INPUT [31:0] $end
$var reg 1 # LOAD $end
$var reg 36 $ MIR [35:0] $end
$var wire 1 % DATA_ADDR [31] $end
$var wire 1 & DATA_ADDR [30] $end
$var wire 1 ' DATA_ADDR [29] $end
$var wire 1 ( DATA_ADDR [28] $end
$var wire 1 ) DATA_ADDR [27] $end
$var wire 1 * DATA_ADDR [26] $end
$var wire 1 + DATA_ADDR [25] $end
$var wire 1 , DATA_ADDR [24] $end
$var wire 1 - DATA_ADDR [23] $end
$var wire 1 . DATA_ADDR [22] $end
$var wire 1 / DATA_ADDR [21] $end
$var wire 1 0 DATA_ADDR [20] $end
$var wire 1 1 DATA_ADDR [19] $end
$var wire 1 2 DATA_ADDR [18] $end
$var wire 1 3 DATA_ADDR [17] $end
$var wire 1 4 DATA_ADDR [16] $end
$var wire 1 5 DATA_ADDR [15] $end
$var wire 1 6 DATA_ADDR [14] $end
$var wire 1 7 DATA_ADDR [13] $end
$var wire 1 8 DATA_ADDR [12] $end
$var wire 1 9 DATA_ADDR [11] $end
$var wire 1 : DATA_ADDR [10] $end
$var wire 1 ; DATA_ADDR [9] $end
$var wire 1 < DATA_ADDR [8] $end
$var wire 1 = DATA_ADDR [7] $end
$var wire 1 > DATA_ADDR [6] $end
$var wire 1 ? DATA_ADDR [5] $end
$var wire 1 @ DATA_ADDR [4] $end
$var wire 1 A DATA_ADDR [3] $end
$var wire 1 B DATA_ADDR [2] $end
$var wire 1 C DATA_ADDR [1] $end
$var wire 1 D DATA_ADDR [0] $end
$var wire 1 E sampler $end
$scope module i1 $end
$var wire 1 F gnd $end
$var wire 1 G vcc $end
$var wire 1 H unknown $end
$var tri1 1 I devclrn $end
$var tri1 1 J devpor $end
$var tri1 1 K devoe $end
$var wire 1 L CLOCK~combout $end
$var wire 1 M inst|inst12~combout $end
$var wire 1 N inst|inst12~clkctrl_outclk $end
$var wire 1 O inst|inst16|inst~feeder_combout $end
$var wire 1 P LOAD~combout $end
$var wire 1 Q LOAD~clkctrl_outclk $end
$var wire 1 R inst|inst16|inst~regout $end
$var wire 1 S inst|inst16|inst5~regout $end
$var wire 1 T inst|inst16|inst16~regout $end
$var wire 1 U inst|inst16|inst20~feeder_combout $end
$var wire 1 V inst|inst16|inst20~regout $end
$var wire 1 W inst|inst15|inst~feeder_combout $end
$var wire 1 X inst|inst15|inst~regout $end
$var wire 1 Y inst|inst15|inst5~feeder_combout $end
$var wire 1 Z inst|inst15|inst5~regout $end
$var wire 1 [ inst|inst15|inst16~feeder_combout $end
$var wire 1 \ inst|inst15|inst16~regout $end
$var wire 1 ] inst|inst15|inst20~regout $end
$var wire 1 ^ inst|inst14|inst~feeder_combout $end
$var wire 1 _ inst|inst14|inst~regout $end
$var wire 1 ` inst|inst14|inst5~regout $end
$var wire 1 a inst|inst14|inst16~feeder_combout $end
$var wire 1 b inst|inst14|inst16~regout $end
$var wire 1 c inst|inst14|inst20~feeder_combout $end
$var wire 1 d inst|inst14|inst20~regout $end
$var wire 1 e inst|inst11|inst~feeder_combout $end
$var wire 1 f inst|inst11|inst~regout $end
$var wire 1 g inst|inst11|inst5~feeder_combout $end
$var wire 1 h inst|inst11|inst5~regout $end
$var wire 1 i inst|inst11|inst16~feeder_combout $end
$var wire 1 j inst|inst11|inst16~regout $end
$var wire 1 k inst|inst11|inst20~feeder_combout $end
$var wire 1 l inst|inst11|inst20~regout $end
$var wire 1 m inst|inst3|inst~feeder_combout $end
$var wire 1 n inst|inst3|inst~regout $end
$var wire 1 o inst|inst3|inst5~feeder_combout $end
$var wire 1 p inst|inst3|inst5~regout $end
$var wire 1 q inst|inst3|inst16~feeder_combout $end
$var wire 1 r inst|inst3|inst16~regout $end
$var wire 1 s inst|inst3|inst20~feeder_combout $end
$var wire 1 t inst|inst3|inst20~regout $end
$var wire 1 u inst|inst2|inst~feeder_combout $end
$var wire 1 v inst|inst2|inst~regout $end
$var wire 1 w inst|inst2|inst5~feeder_combout $end
$var wire 1 x inst|inst2|inst5~regout $end
$var wire 1 y inst|inst2|inst16~feeder_combout $end
$var wire 1 z inst|inst2|inst16~regout $end
$var wire 1 { inst|inst2|inst20~feeder_combout $end
$var wire 1 | inst|inst2|inst20~regout $end
$var wire 1 } inst|inst|inst20~regout $end
$var wire 1 ~ inst|inst|inst16~regout $end
$var wire 1 !! inst|inst|inst5~feeder_combout $end
$var wire 1 "! inst|inst|inst5~regout $end
$var wire 1 #! inst|inst|inst~feeder_combout $end
$var wire 1 $! inst|inst|inst~regout $end
$var wire 1 %! MIR~combout [35] $end
$var wire 1 &! MIR~combout [34] $end
$var wire 1 '! MIR~combout [33] $end
$var wire 1 (! MIR~combout [32] $end
$var wire 1 )! MIR~combout [31] $end
$var wire 1 *! MIR~combout [30] $end
$var wire 1 +! MIR~combout [29] $end
$var wire 1 ,! MIR~combout [28] $end
$var wire 1 -! MIR~combout [27] $end
$var wire 1 .! MIR~combout [26] $end
$var wire 1 /! MIR~combout [25] $end
$var wire 1 0! MIR~combout [24] $end
$var wire 1 1! MIR~combout [23] $end
$var wire 1 2! MIR~combout [22] $end
$var wire 1 3! MIR~combout [21] $end
$var wire 1 4! MIR~combout [20] $end
$var wire 1 5! MIR~combout [19] $end
$var wire 1 6! MIR~combout [18] $end
$var wire 1 7! MIR~combout [17] $end
$var wire 1 8! MIR~combout [16] $end
$var wire 1 9! MIR~combout [15] $end
$var wire 1 :! MIR~combout [14] $end
$var wire 1 ;! MIR~combout [13] $end
$var wire 1 <! MIR~combout [12] $end
$var wire 1 =! MIR~combout [11] $end
$var wire 1 >! MIR~combout [10] $end
$var wire 1 ?! MIR~combout [9] $end
$var wire 1 @! MIR~combout [8] $end
$var wire 1 A! MIR~combout [7] $end
$var wire 1 B! MIR~combout [6] $end
$var wire 1 C! MIR~combout [5] $end
$var wire 1 D! MIR~combout [4] $end
$var wire 1 E! MIR~combout [3] $end
$var wire 1 F! MIR~combout [2] $end
$var wire 1 G! MIR~combout [1] $end
$var wire 1 H! MIR~combout [0] $end
$var wire 1 I! INPUT~combout [31] $end
$var wire 1 J! INPUT~combout [30] $end
$var wire 1 K! INPUT~combout [29] $end
$var wire 1 L! INPUT~combout [28] $end
$var wire 1 M! INPUT~combout [27] $end
$var wire 1 N! INPUT~combout [26] $end
$var wire 1 O! INPUT~combout [25] $end
$var wire 1 P! INPUT~combout [24] $end
$var wire 1 Q! INPUT~combout [23] $end
$var wire 1 R! INPUT~combout [22] $end
$var wire 1 S! INPUT~combout [21] $end
$var wire 1 T! INPUT~combout [20] $end
$var wire 1 U! INPUT~combout [19] $end
$var wire 1 V! INPUT~combout [18] $end
$var wire 1 W! INPUT~combout [17] $end
$var wire 1 X! INPUT~combout [16] $end
$var wire 1 Y! INPUT~combout [15] $end
$var wire 1 Z! INPUT~combout [14] $end
$var wire 1 [! INPUT~combout [13] $end
$var wire 1 \! INPUT~combout [12] $end
$var wire 1 ]! INPUT~combout [11] $end
$var wire 1 ^! INPUT~combout [10] $end
$var wire 1 _! INPUT~combout [9] $end
$var wire 1 `! INPUT~combout [8] $end
$var wire 1 a! INPUT~combout [7] $end
$var wire 1 b! INPUT~combout [6] $end
$var wire 1 c! INPUT~combout [5] $end
$var wire 1 d! INPUT~combout [4] $end
$var wire 1 e! INPUT~combout [3] $end
$var wire 1 f! INPUT~combout [2] $end
$var wire 1 g! INPUT~combout [1] $end
$var wire 1 h! INPUT~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
bx "
1#
b10000000 $
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
xE
0F
1G
xH
1I
1J
1K
0L
0M
0N
xO
1P
1Q
0R
0S
0T
xU
0V
xW
0X
xY
0Z
x[
0\
0]
x^
0_
0`
xa
0b
xc
0d
xe
0f
xg
0h
xi
0j
xk
0l
xm
0n
xo
0p
xq
0r
xs
0t
xu
0v
xw
0x
xy
0z
x{
0|
0}
0~
x!!
0"!
x#!
0$!
zH!
zG!
zF!
zE!
zD!
zC!
zB!
1A!
z@!
z?!
z>!
z=!
z<!
z;!
z:!
z9!
z8!
z7!
z6!
z5!
z4!
z3!
z2!
z1!
z0!
z/!
z.!
z-!
z,!
z+!
z*!
z)!
z(!
z'!
z&!
z%!
xh!
xg!
xf!
xe!
zd!
zc!
zb!
za!
x`!
x_!
x^!
x]!
x\!
x[!
xZ!
xY!
xX!
xW!
xV!
xU!
xT!
xS!
xR!
xQ!
xP!
xO!
xN!
xM!
xL!
xK!
xJ!
xI!
$end
#10000
0#
0P
0Q
0E
#32000
1!
1L
1E
1M
1N
x$!
x"!
x~
x}
x|
xz
xx
xv
xt
xr
xp
xn
xl
xj
xh
xf
xd
xb
x`
x_
x]
x\
xZ
xX
xV
xT
xS
xR
xD
xC
xB
xA
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
#40000
0!
0L
0E
0M
0N
#60000
b0 $
0A!
1E
#72000
1!
1L
0E
#80000
0!
0L
1E
#100000
