

================================================================
== Vitis HLS Report for 'butterworth_double'
================================================================
* Date:           Mon Jun 10 10:01:07 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        butter_double
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.465 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    21560|    21560|  0.216 ms|  0.216 ms|  21561|  21561|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_stream  |    21558|    21558|        76|         21|         21|  1024|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     38|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   17|    1602|   2868|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    469|    -|
|Register         |        -|    -|    1778|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   17|    3380|   3407|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    7|       3|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |dadddsub_64ns_64ns_64_7_full_dsp_1_U3  |dadddsub_64ns_64ns_64_7_full_dsp_1  |        0|   3|  630|  1141|    0|
    |dadddsub_64ns_64ns_64_7_full_dsp_1_U4  |dadddsub_64ns_64ns_64_7_full_dsp_1  |        0|   3|  630|  1141|    0|
    |dmul_64ns_64ns_64_7_max_dsp_1_U5       |dmul_64ns_64ns_64_7_max_dsp_1       |        0|  11|  342|   586|    0|
    |fpext_32ns_64_2_no_dsp_1_U2            |fpext_32ns_64_2_no_dsp_1            |        0|   0|    0|     0|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U1          |fptrunc_64ns_32_2_no_dsp_1          |        0|   0|    0|     0|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |Total                                  |                                    |        0|  17| 1602|  2868|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |j_1_fu_221_p2                     |         +|   0|  0|  12|          11|           1|
    |ap_block_pp0_stage11_01001        |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_11001        |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage12_11001        |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state76_io               |       and|   0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage5_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln21_fu_210_p2               |      icmp|   0|  0|  12|          11|          12|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  38|          29|          21|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                         |  113|         24|    1|         24|
    |ap_enable_reg_pp0_iter2           |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3           |    9|          2|    1|          2|
    |ap_phi_mux_j_phi_fu_97_p4         |    9|          2|   11|         22|
    |ap_phi_mux_sub1078_phi_fu_119_p4  |    9|          2|   64|        128|
    |ap_phi_mux_sub107_phi_fu_130_p4   |    9|          2|   64|        128|
    |ap_phi_mux_sub245_phi_fu_108_p4   |    9|          2|   64|        128|
    |ap_phi_mux_sub24_phi_fu_86_p4     |    9|          2|   64|        128|
    |grp_fu_143_opcode                 |   14|          3|    2|          6|
    |grp_fu_143_p0                     |   25|          5|   64|        320|
    |grp_fu_143_p1                     |   31|          6|   64|        384|
    |grp_fu_147_opcode                 |   14|          3|    2|          6|
    |grp_fu_147_p0                     |   20|          4|   64|        256|
    |grp_fu_147_p1                     |   20|          4|   64|        256|
    |grp_fu_151_p0                     |   53|         10|   64|        640|
    |grp_fu_151_p1                     |   53|         10|   64|        640|
    |in_amplitude_data_V_TDATA_blk_n   |    9|          2|    1|          2|
    |j_reg_93                          |    9|          2|   11|         22|
    |out_iir_data_V_TDATA_blk_n        |    9|          2|    1|          2|
    |sub1078_reg_116                   |    9|          2|   64|        128|
    |sub107_reg_126                    |    9|          2|   64|        128|
    |sub245_reg_105                    |    9|          2|   64|        128|
    |sub24_reg_83                      |    9|          2|   64|        128|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  469|         97|  927|       3608|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |  23|   0|   23|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3       |   1|   0|    1|          0|
    |conv_reg_285                  |  64|   0|   64|          0|
    |icmp_ln21_reg_276             |   1|   0|    1|          0|
    |j_1_reg_310                   |  11|   0|   11|          0|
    |j_reg_93                      |  11|   0|   11|          0|
    |mul1_reg_295                  |  64|   0|   64|          0|
    |mul2_reg_326                  |  64|   0|   64|          0|
    |mul4_reg_300                  |  64|   0|   64|          0|
    |mul4_reg_300_pp0_iter1_reg    |  64|   0|   64|          0|
    |mul5_reg_305                  |  64|   0|   64|          0|
    |mul5_reg_305_pp0_iter1_reg    |  64|   0|   64|          0|
    |mul6_reg_331                  |  64|   0|   64|          0|
    |mul9_reg_321                  |  64|   0|   64|          0|
    |mul_reg_290                   |  64|   0|   64|          0|
    |reg_171                       |  64|   0|   64|          0|
    |reg_176                       |  64|   0|   64|          0|
    |reg_182                       |  64|   0|   64|          0|
    |reg_188                       |  64|   0|   64|          0|
    |sub1078_reg_116               |  64|   0|   64|          0|
    |sub107_reg_126                |  64|   0|   64|          0|
    |sub107_reg_126_pp0_iter2_reg  |  64|   0|   64|          0|
    |sub1_reg_336                  |  64|   0|   64|          0|
    |sub245_reg_105                |  64|   0|   64|          0|
    |sub24_reg_83                  |  64|   0|   64|          0|
    |sub24_reg_83_pp0_iter1_reg    |  64|   0|   64|          0|
    |sub2_reg_315                  |  64|   0|   64|          0|
    |w01                           |  64|   0|   64|          0|
    |w02                           |  64|   0|   64|          0|
    |w11                           |  64|   0|   64|          0|
    |w12                           |  64|   0|   64|          0|
    |icmp_ln21_reg_276             |  64|  32|    1|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |1778|  32| 1715|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|   butterworth_double|  return value|
|ap_rst_n                    |   in|    1|  ap_ctrl_hs|   butterworth_double|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|   butterworth_double|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|   butterworth_double|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|   butterworth_double|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|   butterworth_double|  return value|
|in_amplitude_data_V_TDATA   |   in|   32|        axis|  in_amplitude_data_V|       pointer|
|in_amplitude_data_V_TVALID  |   in|    1|        axis|  in_amplitude_data_V|       pointer|
|in_amplitude_data_V_TREADY  |  out|    1|        axis|  in_amplitude_data_V|       pointer|
|out_iir_data_V_TDATA        |  out|   32|        axis|       out_iir_data_V|       pointer|
|out_iir_data_V_TVALID       |  out|    1|        axis|       out_iir_data_V|       pointer|
|out_iir_data_V_TREADY       |   in|    1|        axis|       out_iir_data_V|       pointer|
+----------------------------+-----+-----+------------+---------------------+--------------+

