# Purpose

<!-- Not sure if we need to add any more to this. -->

This document describes the preliminary design for the reduced instruction set
computer v5, (RISC-V) field programmable gate array (FPGA)-based central
processing unit (CPU) and Language [@pp].
