GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\ipcore\RAMBasedShiftRegister\data\RAM_based_shift_reg_top.v'
Analyzing included file 'shift_reg_name.v'("C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\ipcore\RAMBasedShiftRegister\data\RAM_based_shift_reg_top.v":2)
Back to file 'C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\ipcore\RAMBasedShiftRegister\data\RAM_based_shift_reg_top.v'("C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\ipcore\RAMBasedShiftRegister\data\RAM_based_shift_reg_top.v":2)
Analyzing included file 'shift_reg_define.v'("C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\ipcore\RAMBasedShiftRegister\data\RAM_based_shift_reg_top.v":3)
Back to file 'C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\ipcore\RAMBasedShiftRegister\data\RAM_based_shift_reg_top.v'("C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\ipcore\RAMBasedShiftRegister\data\RAM_based_shift_reg_top.v":3)
Analyzing included file 'shift_reg_parameter.v'("C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\ipcore\RAMBasedShiftRegister\data\RAM_based_shift_reg_top.v":25)
Back to file 'C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\ipcore\RAMBasedShiftRegister\data\RAM_based_shift_reg_top.v'("C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\ipcore\RAMBasedShiftRegister\data\RAM_based_shift_reg_top.v":25)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\ipcore\RAMBasedShiftRegister\data\RAM_based_shift_reg.v'
Analyzing included file '**'("C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\ipcore\RAMBasedShiftRegister\data\RAM_based_shift_reg.v":144)
Back to file '**'("C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\ipcore\RAMBasedShiftRegister\data\RAM_based_shift_reg.v":144)
Compiling module 'RAM_based_shift_reg_top'("C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\ipcore\RAMBasedShiftRegister\data\RAM_based_shift_reg_top.v":6)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\ipcore\RAMBasedShiftRegister\data\RAM_based_shift_reg.v":144)
Extracting RAM for identifier '**'("C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\ipcore\RAMBasedShiftRegister\data\RAM_based_shift_reg.v":144)
WARN  (EX2932) : Unknown system task '**' ignored for synthesis("C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\ipcore\RAMBasedShiftRegister\data\RAM_based_shift_reg.v":144)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\ipcore\RAMBasedShiftRegister\data\RAM_based_shift_reg.v":144)
NOTE  (EX0101) : Current top module is "RAM_based_shift_reg_top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\GIT\FPGA_Stuff\Tang_Nano\TEst\src\RAM_based_shift_reg_top\temp\RAM_Based_Shift_Register\RAM_based_shift_reg_top.vg" completed
Generate template file "C:\GIT\FPGA_Stuff\Tang_Nano\TEst\src\RAM_based_shift_reg_top\temp\RAM_Based_Shift_Register\RAM_based_shift_reg_top_tmp.v" completed
[100%] Generate report file "C:\GIT\FPGA_Stuff\Tang_Nano\TEst\src\RAM_based_shift_reg_top\temp\RAM_Based_Shift_Register\RAM_based_shift_reg_top_syn.rpt.html" completed
GowinSynthesis finish
