

================================================================
== Vitis HLS Report for 'compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1'
================================================================
* Date:           Mon Dec 20 19:04:38 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.515 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      125|      125|  0.500 us|  0.500 us|  125|  125|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_423_1  |      123|      123|         7|          3|          3|    40|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      132|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      101|    -|
|Register             |        -|     -|      172|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      172|      233|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-------------------------------------+--------------------------------+--------------+
    |               Instance              |             Module             |  Expression  |
    +-------------------------------------+--------------------------------+--------------+
    |mac_muladd_14s_7ns_14ns_14_4_1_U673  |mac_muladd_14s_7ns_14ns_14_4_1  |  i0 * i1 + i2|
    +-------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln423_fu_124_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln425_fu_195_p2     |         +|   0|  0|  39|          32|           1|
    |addr_cmp_fu_174_p2      |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln423_fu_118_p2    |      icmp|   0|  0|  10|           6|           6|
    |or_ln425_fu_143_p2      |        or|   0|  0|   7|           7|           1|
    |reuse_select_fu_188_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 132|         117|         107|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  20|          4|    1|          4|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_8              |   9|          2|    6|         12|
    |i_fu_54                           |   9|          2|    6|         12|
    |reuse_addr_reg_fu_46              |   9|          2|   64|        128|
    |reuse_reg_fu_50                   |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 101|         22|  114|        230|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln425_reg_270                 |  32|   0|   32|          0|
    |addr_cmp_reg_265                  |   1|   0|    1|          0|
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |connectivity_mask_addr_reg_259    |  14|   0|   14|          0|
    |i_fu_54                           |   6|   0|    6|          0|
    |icmp_ln423_reg_235                |   1|   0|    1|          0|
    |reuse_addr_reg_fu_46              |  64|   0|   64|          0|
    |reuse_reg_fu_50                   |  32|   0|   32|          0|
    |trunc_ln425_1_reg_254             |  14|   0|   14|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 172|   0|  172|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+----------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1|  return value|
|edge_list_address0          |  out|   10|   ap_memory|                                            edge_list|         array|
|edge_list_ce0               |  out|    1|   ap_memory|                                            edge_list|         array|
|edge_list_q0                |   in|   32|   ap_memory|                                            edge_list|         array|
|edge_list_address1          |  out|   10|   ap_memory|                                            edge_list|         array|
|edge_list_ce1               |  out|    1|   ap_memory|                                            edge_list|         array|
|edge_list_q1                |   in|   32|   ap_memory|                                            edge_list|         array|
|connectivity_mask_address0  |  out|   14|   ap_memory|                                    connectivity_mask|         array|
|connectivity_mask_ce0       |  out|    1|   ap_memory|                                    connectivity_mask|         array|
|connectivity_mask_q0        |   in|   32|   ap_memory|                                    connectivity_mask|         array|
|connectivity_mask_address1  |  out|   14|   ap_memory|                                    connectivity_mask|         array|
|connectivity_mask_ce1       |  out|    1|   ap_memory|                                    connectivity_mask|         array|
|connectivity_mask_we1       |  out|    1|   ap_memory|                                    connectivity_mask|         array|
|connectivity_mask_d1        |  out|   32|   ap_memory|                                    connectivity_mask|         array|
+----------------------------+-----+-----+------------+-----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 3, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 10 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 11 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_list, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %split"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_8 = load i6 %i" [GAT_compute.cpp:423]   --->   Operation 19 'load' 'i_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.61ns)   --->   "%icmp_ln423 = icmp_eq  i6 %i_8, i6 40" [GAT_compute.cpp:423]   --->   Operation 20 'icmp' 'icmp_ln423' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 40, i64 40, i64 40"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.70ns)   --->   "%add_ln423 = add i6 %i_8, i6 1" [GAT_compute.cpp:423]   --->   Operation 22 'add' 'add_ln423' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln423 = br i1 %icmp_ln423, void %.split6, void %.preheader1.preheader.exitStub" [GAT_compute.cpp:423]   --->   Operation 23 'br' 'br_ln423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %i_8, i1 0" [GAT_compute.cpp:425]   --->   Operation 24 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln425 = zext i7 %shl_ln" [GAT_compute.cpp:425]   --->   Operation 25 'zext' 'zext_ln425' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%edge_list_addr = getelementptr i32 %edge_list, i64 0, i64 %zext_ln425" [GAT_compute.cpp:425]   --->   Operation 26 'getelementptr' 'edge_list_addr' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.20ns)   --->   "%edge_list_load = load i10 %edge_list_addr" [GAT_compute.cpp:425]   --->   Operation 27 'load' 'edge_list_load' <Predicate = (!icmp_ln423)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%or_ln425 = or i7 %shl_ln, i7 1" [GAT_compute.cpp:425]   --->   Operation 28 'or' 'or_ln425' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln425_1 = zext i7 %or_ln425" [GAT_compute.cpp:425]   --->   Operation 29 'zext' 'zext_ln425_1' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%edge_list_addr_1 = getelementptr i32 %edge_list, i64 0, i64 %zext_ln425_1" [GAT_compute.cpp:425]   --->   Operation 30 'getelementptr' 'edge_list_addr_1' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.20ns)   --->   "%edge_list_load_1 = load i10 %edge_list_addr_1" [GAT_compute.cpp:425]   --->   Operation 31 'load' 'edge_list_load_1' <Predicate = (!icmp_ln423)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln423 = store i6 %add_ln423, i6 %i" [GAT_compute.cpp:423]   --->   Operation 32 'store' 'store_ln423' <Predicate = (!icmp_ln423)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.19>
ST_2 : Operation 33 [1/2] (1.20ns)   --->   "%edge_list_load = load i10 %edge_list_addr" [GAT_compute.cpp:425]   --->   Operation 33 'load' 'edge_list_load' <Predicate = (!icmp_ln423)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln425 = trunc i32 %edge_list_load" [GAT_compute.cpp:425]   --->   Operation 34 'trunc' 'trunc_ln425' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_2 : Operation 35 [3/3] (0.99ns) (grouped into DSP with root node add_ln425_1)   --->   "%mul_ln425 = mul i14 %trunc_ln425, i14 100" [GAT_compute.cpp:425]   --->   Operation 35 'mul' 'mul_ln425' <Predicate = (!icmp_ln423)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 36 [1/2] (1.20ns)   --->   "%edge_list_load_1 = load i10 %edge_list_addr_1" [GAT_compute.cpp:425]   --->   Operation 36 'load' 'edge_list_load_1' <Predicate = (!icmp_ln423)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln425_1 = trunc i32 %edge_list_load_1" [GAT_compute.cpp:425]   --->   Operation 37 'trunc' 'trunc_ln425_1' <Predicate = (!icmp_ln423)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 38 [2/3] (0.99ns) (grouped into DSP with root node add_ln425_1)   --->   "%mul_ln425 = mul i14 %trunc_ln425, i14 100" [GAT_compute.cpp:425]   --->   Operation 38 'mul' 'mul_ln425' <Predicate = (!icmp_ln423)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.64>
ST_4 : Operation 39 [1/3] (0.00ns) (grouped into DSP with root node add_ln425_1)   --->   "%mul_ln425 = mul i14 %trunc_ln425, i14 100" [GAT_compute.cpp:425]   --->   Operation 39 'mul' 'mul_ln425' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 40 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln425_1 = add i14 %mul_ln425, i14 %trunc_ln425_1" [GAT_compute.cpp:425]   --->   Operation 40 'add' 'add_ln425_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 57 'ret' 'ret_ln0' <Predicate = (icmp_ln423)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.89>
ST_5 : Operation 41 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln425_1 = add i14 %mul_ln425, i14 %trunc_ln425_1" [GAT_compute.cpp:425]   --->   Operation 41 'add' 'add_ln425_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln425_2 = zext i14 %add_ln425_1" [GAT_compute.cpp:425]   --->   Operation 42 'zext' 'zext_ln425_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%connectivity_mask_addr = getelementptr i32 %connectivity_mask, i64 0, i64 %zext_ln425_2" [GAT_compute.cpp:425]   --->   Operation 43 'getelementptr' 'connectivity_mask_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 44 'load' 'reuse_addr_reg_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [2/2] (1.24ns)   --->   "%connectivity_mask_load = load i14 %connectivity_mask_addr" [GAT_compute.cpp:425]   --->   Operation 45 'load' 'connectivity_mask_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 46 [1/1] (1.06ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln425_2" [GAT_compute.cpp:425]   --->   Operation 46 'icmp' 'addr_cmp' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.38ns)   --->   "%store_ln425 = store i64 %zext_ln425_2, i64 %reuse_addr_reg" [GAT_compute.cpp:425]   --->   Operation 47 'store' 'store_ln425' <Predicate = true> <Delay = 0.38>

State 6 <SV = 5> <Delay = 2.51>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 48 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_6 : Operation 49 [1/2] (1.24ns)   --->   "%connectivity_mask_load = load i14 %connectivity_mask_addr" [GAT_compute.cpp:425]   --->   Operation 49 'load' 'connectivity_mask_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln425)   --->   "%reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %connectivity_mask_load" [GAT_compute.cpp:425]   --->   Operation 50 'select' 'reuse_select' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln425 = add i32 %reuse_select, i32 1" [GAT_compute.cpp:425]   --->   Operation 51 'add' 'add_ln425' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.38ns)   --->   "%store_ln425 = store i32 %add_ln425, i32 %reuse_reg" [GAT_compute.cpp:425]   --->   Operation 52 'store' 'store_ln425' <Predicate = true> <Delay = 0.38>

State 7 <SV = 6> <Delay = 1.24>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln423 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_24" [GAT_compute.cpp:423]   --->   Operation 53 'specpipeline' 'specpipeline_ln423' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln423 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [GAT_compute.cpp:423]   --->   Operation 54 'specloopname' 'specloopname_ln423' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (1.24ns)   --->   "%store_ln425 = store i32 %add_ln425, i14 %connectivity_mask_addr" [GAT_compute.cpp:425]   --->   Operation 55 'store' 'store_ln425' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %split"   --->   Operation 56 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ edge_list]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ connectivity_mask]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg         (alloca           ) [ 01111100]
reuse_reg              (alloca           ) [ 01111110]
i                      (alloca           ) [ 01000000]
specmemcore_ln0        (specmemcore      ) [ 00000000]
specmemcore_ln0        (specmemcore      ) [ 00000000]
store_ln0              (store            ) [ 00000000]
store_ln0              (store            ) [ 00000000]
store_ln0              (store            ) [ 00000000]
br_ln0                 (br               ) [ 00000000]
i_8                    (load             ) [ 00000000]
icmp_ln423             (icmp             ) [ 01111000]
empty                  (speclooptripcount) [ 00000000]
add_ln423              (add              ) [ 00000000]
br_ln423               (br               ) [ 00000000]
shl_ln                 (bitconcatenate   ) [ 00000000]
zext_ln425             (zext             ) [ 00000000]
edge_list_addr         (getelementptr    ) [ 00100000]
or_ln425               (or               ) [ 00000000]
zext_ln425_1           (zext             ) [ 00000000]
edge_list_addr_1       (getelementptr    ) [ 00100000]
store_ln423            (store            ) [ 00000000]
edge_list_load         (load             ) [ 00000000]
trunc_ln425            (trunc            ) [ 01011000]
edge_list_load_1       (load             ) [ 00000000]
trunc_ln425_1          (trunc            ) [ 01111100]
mul_ln425              (mul              ) [ 00100100]
add_ln425_1            (add              ) [ 00000000]
zext_ln425_2           (zext             ) [ 00000000]
connectivity_mask_addr (getelementptr    ) [ 01010011]
reuse_addr_reg_load    (load             ) [ 00000000]
addr_cmp               (icmp             ) [ 00010010]
store_ln425            (store            ) [ 00000000]
reuse_reg_load         (load             ) [ 00000000]
connectivity_mask_load (load             ) [ 00000000]
reuse_select           (select           ) [ 00000000]
add_ln425              (add              ) [ 01000001]
store_ln425            (store            ) [ 00000000]
specpipeline_ln423     (specpipeline     ) [ 00000000]
specloopname_ln423     (specloopname     ) [ 00000000]
store_ln425            (store            ) [ 00000000]
br_ln0                 (br               ) [ 00000000]
ret_ln0                (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="edge_list">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_list"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="connectivity_mask">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connectivity_mask"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="reuse_addr_reg_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="reuse_reg_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="i_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="edge_list_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="7" slack="0"/>
<pin id="62" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edge_list_addr/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="10" slack="0"/>
<pin id="67" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="0" slack="0"/>
<pin id="70" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="71" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="72" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="32" slack="0"/>
<pin id="73" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="edge_list_load/1 edge_list_load_1/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="edge_list_addr_1_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="7" slack="0"/>
<pin id="79" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edge_list_addr_1/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="connectivity_mask_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="14" slack="0"/>
<pin id="87" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="connectivity_mask_addr/5 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="14" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="0" slack="2"/>
<pin id="96" dir="0" index="4" bw="14" slack="1"/>
<pin id="97" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="98" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="32" slack="0"/>
<pin id="99" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="connectivity_mask_load/5 store_ln425/7 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln0_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="6" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln0_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln0_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="i_8_load_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="6" slack="0"/>
<pin id="117" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_8/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="icmp_ln423_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="6" slack="0"/>
<pin id="120" dir="0" index="1" bw="6" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln423/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="add_ln423_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="6" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln423/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="shl_ln_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="7" slack="0"/>
<pin id="132" dir="0" index="1" bw="6" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="zext_ln425_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="7" slack="0"/>
<pin id="140" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln425/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="or_ln425_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="7" slack="0"/>
<pin id="145" dir="0" index="1" bw="7" slack="0"/>
<pin id="146" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln425/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="zext_ln425_1_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="7" slack="0"/>
<pin id="151" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln425_1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln423_store_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="6" slack="0"/>
<pin id="156" dir="0" index="1" bw="6" slack="0"/>
<pin id="157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln423/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="trunc_ln425_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln425/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="trunc_ln425_1_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln425_1/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="zext_ln425_2_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="14" slack="0"/>
<pin id="169" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln425_2/5 "/>
</bind>
</comp>

<comp id="171" class="1004" name="reuse_addr_reg_load_load_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="4"/>
<pin id="173" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/5 "/>
</bind>
</comp>

<comp id="174" class="1004" name="addr_cmp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="0"/>
<pin id="176" dir="0" index="1" bw="64" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln425_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="14" slack="0"/>
<pin id="182" dir="0" index="1" bw="64" slack="4"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln425/5 "/>
</bind>
</comp>

<comp id="185" class="1004" name="reuse_reg_load_load_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="5"/>
<pin id="187" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/6 "/>
</bind>
</comp>

<comp id="188" class="1004" name="reuse_select_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="1"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="0" index="2" bw="32" slack="0"/>
<pin id="192" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="reuse_select/6 "/>
</bind>
</comp>

<comp id="195" class="1004" name="add_ln425_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln425/6 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln425_store_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="5"/>
<pin id="204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln425/6 "/>
</bind>
</comp>

<comp id="206" class="1007" name="grp_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="14" slack="0"/>
<pin id="208" dir="0" index="1" bw="7" slack="0"/>
<pin id="209" dir="0" index="2" bw="14" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln425/2 add_ln425_1/4 "/>
</bind>
</comp>

<comp id="214" class="1005" name="reuse_addr_reg_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="0"/>
<pin id="216" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="221" class="1005" name="reuse_reg_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="228" class="1005" name="i_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="6" slack="0"/>
<pin id="230" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="235" class="1005" name="icmp_ln423_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="1"/>
<pin id="237" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln423 "/>
</bind>
</comp>

<comp id="239" class="1005" name="edge_list_addr_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="10" slack="1"/>
<pin id="241" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="edge_list_addr "/>
</bind>
</comp>

<comp id="244" class="1005" name="edge_list_addr_1_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="10" slack="1"/>
<pin id="246" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="edge_list_addr_1 "/>
</bind>
</comp>

<comp id="249" class="1005" name="trunc_ln425_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="14" slack="1"/>
<pin id="251" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln425 "/>
</bind>
</comp>

<comp id="254" class="1005" name="trunc_ln425_1_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="14" slack="2"/>
<pin id="256" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln425_1 "/>
</bind>
</comp>

<comp id="259" class="1005" name="connectivity_mask_addr_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="14" slack="1"/>
<pin id="261" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="connectivity_mask_addr "/>
</bind>
</comp>

<comp id="265" class="1005" name="addr_cmp_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="addr_cmp "/>
</bind>
</comp>

<comp id="270" class="1005" name="add_ln425_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="1"/>
<pin id="272" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln425 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="30" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="74"><net_src comp="58" pin="3"/><net_sink comp="65" pin=2"/></net>

<net id="80"><net_src comp="0" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="30" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="82"><net_src comp="75" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="30" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="104"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="122"><net_src comp="115" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="115" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="24" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="26" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="115" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="28" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="141"><net_src comp="130" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="147"><net_src comp="130" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="32" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="152"><net_src comp="143" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="158"><net_src comp="124" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="65" pin="7"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="65" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="167" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="178"><net_src comp="171" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="167" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="167" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="193"><net_src comp="185" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="194"><net_src comp="90" pin="3"/><net_sink comp="188" pin=2"/></net>

<net id="199"><net_src comp="188" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="4" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="195" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="159" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="34" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="206" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="217"><net_src comp="46" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="219"><net_src comp="214" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="220"><net_src comp="214" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="224"><net_src comp="50" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="226"><net_src comp="221" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="227"><net_src comp="221" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="231"><net_src comp="54" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="233"><net_src comp="228" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="234"><net_src comp="228" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="238"><net_src comp="118" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="58" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="247"><net_src comp="75" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="252"><net_src comp="159" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="257"><net_src comp="163" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="262"><net_src comp="83" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="264"><net_src comp="259" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="268"><net_src comp="174" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="273"><net_src comp="195" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="90" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: edge_list | {}
	Port: connectivity_mask | {7 }
 - Input state : 
	Port: compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1 : edge_list | {1 2 }
	Port: compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1 : connectivity_mask | {5 6 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		i_8 : 1
		icmp_ln423 : 2
		add_ln423 : 2
		br_ln423 : 3
		shl_ln : 2
		zext_ln425 : 3
		edge_list_addr : 4
		edge_list_load : 5
		or_ln425 : 3
		zext_ln425_1 : 3
		edge_list_addr_1 : 4
		edge_list_load_1 : 5
		store_ln423 : 3
	State 2
		trunc_ln425 : 1
		mul_ln425 : 2
		trunc_ln425_1 : 1
	State 3
	State 4
		add_ln425_1 : 1
	State 5
		zext_ln425_2 : 1
		connectivity_mask_addr : 2
		connectivity_mask_load : 3
		addr_cmp : 2
		store_ln425 : 2
	State 6
		reuse_select : 1
		add_ln425 : 2
		store_ln425 : 3
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|    add   |   add_ln423_fu_124   |    0    |    0    |    13   |
|          |   add_ln425_fu_195   |    0    |    0    |    39   |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln423_fu_118  |    0    |    0    |    10   |
|          |    addr_cmp_fu_174   |    0    |    0    |    29   |
|----------|----------------------|---------|---------|---------|
|  select  |  reuse_select_fu_188 |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_206      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|     shl_ln_fu_130    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln425_fu_138  |    0    |    0    |    0    |
|   zext   |  zext_ln425_1_fu_149 |    0    |    0    |    0    |
|          |  zext_ln425_2_fu_167 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln425_fu_143   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |  trunc_ln425_fu_159  |    0    |    0    |    0    |
|          | trunc_ln425_1_fu_163 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |    0    |   123   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       add_ln425_reg_270      |   32   |
|       addr_cmp_reg_265       |    1   |
|connectivity_mask_addr_reg_259|   14   |
|   edge_list_addr_1_reg_244   |   10   |
|    edge_list_addr_reg_239    |   10   |
|           i_reg_228          |    6   |
|      icmp_ln423_reg_235      |    1   |
|    reuse_addr_reg_reg_214    |   64   |
|       reuse_reg_reg_221      |   32   |
|     trunc_ln425_1_reg_254    |   14   |
|      trunc_ln425_reg_249     |   14   |
+------------------------------+--------+
|             Total            |   198  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_65 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_65 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_90 |  p0  |   2  |  14  |   28   ||    9    |
|    grp_fu_206    |  p0  |   2  |  14  |   28   ||    9    |
|    grp_fu_206    |  p1  |   2  |   7  |   14   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   90   ||  1.935  ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   123  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   45   |
|  Register |    -   |    -   |   198  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   198  |   168  |
+-----------+--------+--------+--------+--------+
