Protel Design System Design Rule Check
PCB File : D:\Stupid Home\Hardware\Stupid_Home\PCB1.PcbDoc
Date     : 8/2/2022
Time     : 1:33:17 AM

Processing Rule : Clearance Constraint (Gap=15mil) (All),(All)
   Violation between Clearance Constraint: (Collision < 15mil) Between Area Fill (4241.299mil,4451.26mil) (4528.701mil,4608.74mil) on Top Layer And Pad L2-1(4266.89mil,4530mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 15mil) Between Area Fill (4241.299mil,4451.26mil) (4528.701mil,4608.74mil) on Top Layer And Pad L2-2(4503.11mil,4530mil) on Top Layer 
Rule Violations :2

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=12mil) (Max=100mil) (Preferred=15mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1965.63mil,4472.205mil) on Bottom Overlay And Pad L1-3(1906.575mil,4472.205mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1965.63mil,4747.795mil) on Bottom Overlay And Pad L1-1(1906.575mil,4747.795mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2044.37mil,4472.205mil) on Bottom Overlay And Pad L1-4(2103.425mil,4472.205mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2044.37mil,4747.795mil) on Bottom Overlay And Pad L1-2(2103.425mil,4747.795mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.748mil < 10mil) Between Arc (2427mil,2073mil) on Top Overlay And Pad Q1-1(2427.598mil,2035.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.748mil < 10mil) Between Arc (2432mil,2698mil) on Top Overlay And Pad Q3-1(2432.598mil,2660.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.748mil < 10mil) Between Arc (2432mil,3362.213mil) on Top Overlay And Pad Q2-1(2432.598mil,3325mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.748mil < 10mil) Between Arc (2432mil,4008.787mil) on Top Overlay And Pad Q4-1(2432.598mil,3971.574mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.033mil < 10mil) Between Arc (3039mil,4565mil) on Top Overlay And Pad C1-1(3040mil,4565mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.033mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.046mil < 10mil) Between Arc (3140mil,4565mil) on Top Overlay And Pad C1-2(3140mil,4565mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.046mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3171mil,2744mil) on Top Overlay And Pad BT1-2(3171mil,3083mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.966mil < 10mil) Between Arc (3320mil,4540mil) on Top Overlay And Pad D1-1(3320mil,4540mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.966mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (4049.031mil,4227.425mil) on Top Overlay And Pad IC3-1(4150mil,4215mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (4049.031mil,4227.425mil) on Top Overlay And Pad IC3-3(3950mil,4215mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.76mil < 10mil) Between Pad BT1-1(3171mil,2389mil) on Top Layer And Track (2978mil,2475mil)(3348mil,2475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.76mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C10-1(4244mil,4240mil) on Top Layer And Track (4209mil,4204.441mil)(4209mil,4270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C10-1(4244mil,4240mil) on Top Layer And Track (4209mil,4270mil)(4279mil,4270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C10-1(4244mil,4240mil) on Top Layer And Track (4279mil,4110mil)(4279mil,4205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C10-1(4244mil,4240mil) on Top Layer And Track (4279mil,4204.441mil)(4279mil,4270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C10-2(4244mil,4140mil) on Top Layer And Track (4209mil,4110mil)(4209mil,4203mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C10-2(4244mil,4140mil) on Top Layer And Track (4209mil,4110mil)(4279mil,4110mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C10-2(4244mil,4140mil) on Top Layer And Track (4279mil,4110mil)(4279mil,4205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.459mil < 10mil) Between Pad C1-1(3040mil,4565mil) on Multi-Layer And Track (3040mil,4603mil)(3140mil,4603mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.459mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.485mil < 10mil) Between Pad C1-1(3040mil,4565mil) on Multi-Layer And Track (3041mil,4527mil)(3137mil,4527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C11-1(3180mil,3815mil) on Top Layer And Track (3150mil,3780mil)(3150mil,3850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C11-1(3180mil,3815mil) on Top Layer And Track (3150mil,3780mil)(3215.559mil,3780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C11-1(3180mil,3815mil) on Top Layer And Track (3150mil,3850mil)(3215.559mil,3850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C11-1(3180mil,3815mil) on Top Layer And Track (3215mil,3850mil)(3310mil,3850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C11-2(3280mil,3815mil) on Top Layer And Track (3215mil,3850mil)(3310mil,3850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C11-2(3280mil,3815mil) on Top Layer And Track (3217mil,3780mil)(3310mil,3780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C11-2(3280mil,3815mil) on Top Layer And Track (3310mil,3780mil)(3310mil,3850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.459mil < 10mil) Between Pad C1-2(3140mil,4565mil) on Multi-Layer And Track (3040mil,4603mil)(3140mil,4603mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.459mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.588mil < 10mil) Between Pad C1-2(3140mil,4565mil) on Multi-Layer And Track (3041mil,4527mil)(3137mil,4527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.588mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C12-1(4675mil,1786mil) on Top Layer And Track (4545mil,1751mil)(4640mil,1751mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C12-1(4675mil,1786mil) on Top Layer And Track (4639.441mil,1751mil)(4705mil,1751mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C12-1(4675mil,1786mil) on Top Layer And Track (4639.441mil,1821mil)(4705mil,1821mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C12-1(4675mil,1786mil) on Top Layer And Track (4705mil,1751mil)(4705mil,1821mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C12-2(4575mil,1786mil) on Top Layer And Track (4545mil,1751mil)(4545mil,1821mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C12-2(4575mil,1786mil) on Top Layer And Track (4545mil,1751mil)(4640mil,1751mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C12-2(4575mil,1786mil) on Top Layer And Track (4545mil,1821mil)(4638mil,1821mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C13-1(2875mil,2003mil) on Top Layer And Track (2852mil,1978mil)(2852mil,2102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.315mil < 10mil) Between Pad C13-1(2875mil,2003mil) on Top Layer And Track (2852mil,1978mil)(2898mil,1978mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C13-1(2875mil,2003mil) on Top Layer And Track (2855mil,1820mil)(2855mil,2120mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C13-1(2875mil,2003mil) on Top Layer And Track (2898mil,1978mil)(2898mil,2102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C13-2(2875mil,2077mil) on Top Layer And Track (2852mil,1978mil)(2852mil,2102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.315mil < 10mil) Between Pad C13-2(2875mil,2077mil) on Top Layer And Track (2852mil,2102mil)(2898mil,2102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C13-2(2875mil,2077mil) on Top Layer And Track (2855mil,1820mil)(2855mil,2120mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C13-2(2875mil,2077mil) on Top Layer And Track (2898mil,1978mil)(2898mil,2102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C14-1(2945mil,2003mil) on Top Layer And Track (2922mil,1978mil)(2922mil,2102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.315mil < 10mil) Between Pad C14-1(2945mil,2003mil) on Top Layer And Track (2922mil,1978mil)(2968mil,1978mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C14-1(2945mil,2003mil) on Top Layer And Track (2955mil,1820mil)(2955mil,2120mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C14-1(2945mil,2003mil) on Top Layer And Track (2968mil,1978mil)(2968mil,2102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C14-2(2945mil,2077mil) on Top Layer And Track (2922mil,1978mil)(2922mil,2102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.315mil < 10mil) Between Pad C14-2(2945mil,2077mil) on Top Layer And Track (2922mil,2102mil)(2968mil,2102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C14-2(2945mil,2077mil) on Top Layer And Track (2955mil,1820mil)(2955mil,2120mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C14-2(2945mil,2077mil) on Top Layer And Track (2968mil,1978mil)(2968mil,2102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C15-1(4565mil,3584mil) on Top Layer And Track (4535mil,3549mil)(4535mil,3619mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C15-1(4565mil,3584mil) on Top Layer And Track (4535mil,3549mil)(4600.559mil,3549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C15-1(4565mil,3584mil) on Top Layer And Track (4535mil,3619mil)(4600.559mil,3619mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C15-1(4565mil,3584mil) on Top Layer And Track (4600mil,3619mil)(4695mil,3619mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C15-2(4665mil,3584mil) on Top Layer And Track (4600mil,3619mil)(4695mil,3619mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C15-2(4665mil,3584mil) on Top Layer And Track (4602mil,3549mil)(4695mil,3549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C15-2(4665mil,3584mil) on Top Layer And Track (4695mil,3549mil)(4695mil,3619mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C3-1(1440mil,4660mil) on Multi-Layer And Track (1475mil,4625mil)(1705mil,4625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C3-1(1440mil,4660mil) on Multi-Layer And Track (1475mil,4695mil)(1705mil,4695mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C3-2(1740mil,4660mil) on Multi-Layer And Track (1475mil,4625mil)(1705mil,4625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C3-2(1740mil,4660mil) on Multi-Layer And Track (1475mil,4695mil)(1705mil,4695mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C5-1(4811mil,4015mil) on Top Layer And Track (4776mil,3985mil)(4776mil,4050.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C5-1(4811mil,4015mil) on Top Layer And Track (4776mil,3985mil)(4846mil,3985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C5-1(4811mil,4015mil) on Top Layer And Track (4776mil,4050mil)(4776mil,4145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C5-1(4811mil,4015mil) on Top Layer And Track (4846mil,3985mil)(4846mil,4050.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C5-2(4811mil,4115mil) on Top Layer And Track (4776mil,4050mil)(4776mil,4145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C5-2(4811mil,4115mil) on Top Layer And Track (4776mil,4145mil)(4846mil,4145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C5-2(4811mil,4115mil) on Top Layer And Track (4846mil,4052mil)(4846mil,4145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C8-1(4570mil,2384mil) on Top Layer And Track (4540mil,2349mil)(4540mil,2419mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C8-1(4570mil,2384mil) on Top Layer And Track (4540mil,2349mil)(4605.559mil,2349mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C8-1(4570mil,2384mil) on Top Layer And Track (4540mil,2419mil)(4605.559mil,2419mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C8-1(4570mil,2384mil) on Top Layer And Track (4605mil,2419mil)(4700mil,2419mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C8-2(4670mil,2384mil) on Top Layer And Track (4605mil,2419mil)(4700mil,2419mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C8-2(4670mil,2384mil) on Top Layer And Track (4607mil,2349mil)(4700mil,2349mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C8-2(4670mil,2384mil) on Top Layer And Track (4700mil,2349mil)(4700mil,2419mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C9-1(4590mil,3895mil) on Top Layer And Track (4555mil,3859.441mil)(4555mil,3925mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C9-1(4590mil,3895mil) on Top Layer And Track (4555mil,3925mil)(4625mil,3925mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C9-1(4590mil,3895mil) on Top Layer And Track (4625mil,3765mil)(4625mil,3860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C9-1(4590mil,3895mil) on Top Layer And Track (4625mil,3859.441mil)(4625mil,3925mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C9-2(4590mil,3795mil) on Top Layer And Track (4555mil,3765mil)(4555mil,3858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C9-2(4590mil,3795mil) on Top Layer And Track (4555mil,3765mil)(4625mil,3765mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C9-2(4590mil,3795mil) on Top Layer And Track (4625mil,3765mil)(4625mil,3860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.966mil < 10mil) Between Pad D1-1(3320mil,4540mil) on Multi-Layer And Track (3247mil,4629mil)(3392mil,4629mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.966mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.966mil < 10mil) Between Pad D1-1(3320mil,4540mil) on Multi-Layer And Track (3320mil,4627mil)(3320mil,4658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.966mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad D1-2(3320mil,4740mil) on Multi-Layer And Track (3246mil,4628mil)(3318mil,4657mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad D1-2(3320mil,4740mil) on Multi-Layer And Track (3248mil,4659mil)(3393mil,4659mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad D1-2(3320mil,4740mil) on Multi-Layer And Track (3320mil,4627mil)(3320mil,4658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D1-2(3320mil,4740mil) on Multi-Layer And Track (3320mil,4658mil)(3392mil,4629mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D2-1(4040mil,4451.26mil) on Top Layer And Track (4040mil,4510.315mil)(4040mil,4518.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D2-2(4040mil,4608.74mil) on Top Layer And Track (3975mil,4670mil)(4030mil,4670mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D2-2(4040mil,4608.74mil) on Top Layer And Track (4020.315mil,4545.748mil)(4059.685mil,4545.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D2-2(4040mil,4608.74mil) on Top Layer And Track (4024.252mil,4518.189mil)(4040mil,4545.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D2-2(4040mil,4608.74mil) on Top Layer And Track (4030mil,4670mil)(4030mil,4677.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D2-2(4040mil,4608.74mil) on Top Layer And Track (4040mil,4545.748mil)(4040mil,4549.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D2-2(4040mil,4608.74mil) on Top Layer And Track (4040mil,4545.748mil)(4059.685mil,4518.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D2-2(4040mil,4608.74mil) on Top Layer And Track (4050mil,4670mil)(4050mil,4677.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D2-2(4040mil,4608.74mil) on Top Layer And Track (4050mil,4670mil)(4105mil,4670mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D3-1(2295mil,2083.74mil) on Top Layer And Track (2295mil,2016.811mil)(2295mil,2024.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D3-2(2295mil,1926.26mil) on Top Layer And Track (2230mil,1865mil)(2285mil,1865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D3-2(2295mil,1926.26mil) on Top Layer And Track (2275.315mil,1989.252mil)(2314.685mil,1989.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D3-2(2295mil,1926.26mil) on Top Layer And Track (2275.315mil,2016.811mil)(2295mil,1989.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D3-2(2295mil,1926.26mil) on Top Layer And Track (2285mil,1857.362mil)(2285mil,1865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D3-2(2295mil,1926.26mil) on Top Layer And Track (2295mil,1985.315mil)(2295mil,1989.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D3-2(2295mil,1926.26mil) on Top Layer And Track (2295mil,1989.252mil)(2310.748mil,2016.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D3-2(2295mil,1926.26mil) on Top Layer And Track (2305mil,1857.362mil)(2305mil,1865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D3-2(2295mil,1926.26mil) on Top Layer And Track (2305mil,1865mil)(2360mil,1865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D4-1(2300mil,3372.48mil) on Top Layer And Track (2300mil,3305.551mil)(2300mil,3313.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D4-2(2300mil,3215mil) on Top Layer And Track (2235mil,3153.74mil)(2290mil,3153.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D4-2(2300mil,3215mil) on Top Layer And Track (2280.315mil,3277.992mil)(2319.685mil,3277.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D4-2(2300mil,3215mil) on Top Layer And Track (2280.315mil,3305.551mil)(2300mil,3277.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D4-2(2300mil,3215mil) on Top Layer And Track (2290mil,3146.102mil)(2290mil,3153.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D4-2(2300mil,3215mil) on Top Layer And Track (2300mil,3274.055mil)(2300mil,3277.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D4-2(2300mil,3215mil) on Top Layer And Track (2300mil,3277.992mil)(2315.748mil,3305.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D4-2(2300mil,3215mil) on Top Layer And Track (2310mil,3146.102mil)(2310mil,3153.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D4-2(2300mil,3215mil) on Top Layer And Track (2310mil,3153.74mil)(2365mil,3153.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D5-1(2300mil,2693.74mil) on Top Layer And Track (2300mil,2626.811mil)(2300mil,2634.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D5-2(2300mil,2536.26mil) on Top Layer And Track (2235mil,2475mil)(2290mil,2475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D5-2(2300mil,2536.26mil) on Top Layer And Track (2280.315mil,2599.252mil)(2319.685mil,2599.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D5-2(2300mil,2536.26mil) on Top Layer And Track (2280.315mil,2626.811mil)(2300mil,2599.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D5-2(2300mil,2536.26mil) on Top Layer And Track (2290mil,2467.362mil)(2290mil,2475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D5-2(2300mil,2536.26mil) on Top Layer And Track (2300mil,2595.315mil)(2300mil,2599.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D5-2(2300mil,2536.26mil) on Top Layer And Track (2300mil,2599.252mil)(2315.748mil,2626.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D5-2(2300mil,2536.26mil) on Top Layer And Track (2310mil,2467.362mil)(2310mil,2475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D5-2(2300mil,2536.26mil) on Top Layer And Track (2310mil,2475mil)(2365mil,2475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D6-1(2300mil,4040mil) on Top Layer And Track (2300mil,3973.071mil)(2300mil,3980.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D6-2(2300mil,3882.52mil) on Top Layer And Track (2235mil,3821.26mil)(2290mil,3821.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D6-2(2300mil,3882.52mil) on Top Layer And Track (2280.315mil,3945.512mil)(2319.685mil,3945.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D6-2(2300mil,3882.52mil) on Top Layer And Track (2280.315mil,3973.071mil)(2300mil,3945.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D6-2(2300mil,3882.52mil) on Top Layer And Track (2290mil,3813.622mil)(2290mil,3821.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D6-2(2300mil,3882.52mil) on Top Layer And Track (2300mil,3941.575mil)(2300mil,3945.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D6-2(2300mil,3882.52mil) on Top Layer And Track (2300mil,3945.512mil)(2315.748mil,3973.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D6-2(2300mil,3882.52mil) on Top Layer And Track (2310mil,3813.622mil)(2310mil,3821.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D6-2(2300mil,3882.52mil) on Top Layer And Track (2310mil,3821.26mil)(2365mil,3821.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-1(3390mil,3940mil) on Multi-Layer And Track (3355mil,3890mil)(3355mil,4290mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-2(3390mil,4040mil) on Multi-Layer And Track (3355mil,3890mil)(3355mil,4290mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-3(3390mil,4140mil) on Multi-Layer And Track (3355mil,3890mil)(3355mil,4290mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-4(3390mil,4240mil) on Multi-Layer And Track (3355mil,3890mil)(3355mil,4290mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-5(3090mil,4240mil) on Multi-Layer And Track (3125mil,3890mil)(3125mil,4290mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-7(3090mil,4040mil) on Multi-Layer And Track (3125mil,3890mil)(3125mil,4290mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-8(3090mil,3940mil) on Multi-Layer And Track (3125mil,3890mil)(3125mil,4290mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC3-1(4150mil,4215mil) on Multi-Layer And Track (4147.998mil,4280mil)(4165.337mil,4255.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC3-3(3950mil,4215mil) on Multi-Layer And Track (3932mil,4254mil)(3945mil,4280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L1-1(1906.575mil,4747.795mil) on Multi-Layer And Track (1906.575mil,4747.795mil)(1926.655mil,4747.795mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L1-2(2103.425mil,4747.795mil) on Multi-Layer And Track (2084.904mil,4747.795mil)(2103.425mil,4747.795mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L1-3(1906.575mil,4472.205mil) on Multi-Layer And Track (1906.575mil,4472.205mil)(1925.096mil,4472.205mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L1-4(2103.425mil,4472.205mil) on Multi-Layer And Track (2083.345mil,4472.205mil)(2103.425mil,4472.205mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad L2-1(4266.89mil,4530mil) on Top Layer And Track (4241.299mil,4386.299mil)(4241.299mil,4490.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad L2-1(4266.89mil,4530mil) on Top Layer And Track (4241.299mil,4569.37mil)(4241.299mil,4673.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad L2-2(4503.11mil,4530mil) on Top Layer And Track (4528.701mil,4386.299mil)(4528.701mil,4490.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad L2-2(4503.11mil,4530mil) on Top Layer And Track (4528.701mil,4569.37mil)(4528.701mil,4673.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED1-1(4300mil,4735mil) on Top Layer And Track (4265mil,4735mil)(4265mil,4825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED1-1(4300mil,4735mil) on Top Layer And Track (4265mil,4735mil)(4270mil,4735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED1-1(4300mil,4735mil) on Top Layer And Track (4330mil,4735mil)(4335mil,4735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED1-1(4300mil,4735mil) on Top Layer And Track (4335mil,4735mil)(4335mil,4825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED1-2(4300mil,4825mil) on Top Layer And Track (4265mil,4735mil)(4265mil,4825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED1-2(4300mil,4825mil) on Top Layer And Track (4265mil,4825mil)(4270mil,4825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED1-2(4300mil,4825mil) on Top Layer And Track (4330mil,4825mil)(4335mil,4825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED1-2(4300mil,4825mil) on Top Layer And Track (4335mil,4735mil)(4335mil,4825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED2-1(3930mil,3810mil) on Top Layer And Track (3930mil,3775mil)(3930mil,3780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED2-1(3930mil,3810mil) on Top Layer And Track (3930mil,3775mil)(4020mil,3775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED2-1(3930mil,3810mil) on Top Layer And Track (3930mil,3840mil)(3930mil,3845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED2-1(3930mil,3810mil) on Top Layer And Track (3930mil,3845mil)(4020mil,3845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED2-2(4020mil,3810mil) on Top Layer And Track (3930mil,3775mil)(4020mil,3775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED2-2(4020mil,3810mil) on Top Layer And Track (3930mil,3845mil)(4020mil,3845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED2-2(4020mil,3810mil) on Top Layer And Track (4020mil,3775mil)(4020mil,3780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED2-2(4020mil,3810mil) on Top Layer And Track (4020mil,3840mil)(4020mil,3845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED3-1(2545mil,1840mil) on Top Layer And Track (2545mil,1805mil)(2545mil,1810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED3-1(2545mil,1840mil) on Top Layer And Track (2545mil,1805mil)(2635mil,1805mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED3-1(2545mil,1840mil) on Top Layer And Track (2545mil,1870mil)(2545mil,1875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED3-1(2545mil,1840mil) on Top Layer And Track (2545mil,1875mil)(2635mil,1875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED3-2(2635mil,1840mil) on Top Layer And Track (2545mil,1805mil)(2635mil,1805mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED3-2(2635mil,1840mil) on Top Layer And Track (2545mil,1875mil)(2635mil,1875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED3-2(2635mil,1840mil) on Top Layer And Track (2635mil,1805mil)(2635mil,1810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED3-2(2635mil,1840mil) on Top Layer And Track (2635mil,1870mil)(2635mil,1875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED4-1(2555mil,3125mil) on Top Layer And Track (2555mil,3090mil)(2555mil,3095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED4-1(2555mil,3125mil) on Top Layer And Track (2555mil,3090mil)(2645mil,3090mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED4-1(2555mil,3125mil) on Top Layer And Track (2555mil,3155mil)(2555mil,3160mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED4-1(2555mil,3125mil) on Top Layer And Track (2555mil,3160mil)(2645mil,3160mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED4-2(2645mil,3125mil) on Top Layer And Track (2555mil,3090mil)(2645mil,3090mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED4-2(2645mil,3125mil) on Top Layer And Track (2555mil,3160mil)(2645mil,3160mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED4-2(2645mil,3125mil) on Top Layer And Track (2645mil,3090mil)(2645mil,3095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED4-2(2645mil,3125mil) on Top Layer And Track (2645mil,3155mil)(2645mil,3160mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED5-1(2550mil,2490mil) on Top Layer And Track (2550mil,2455mil)(2550mil,2460mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED5-1(2550mil,2490mil) on Top Layer And Track (2550mil,2455mil)(2640mil,2455mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED5-1(2550mil,2490mil) on Top Layer And Track (2550mil,2520mil)(2550mil,2525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED5-1(2550mil,2490mil) on Top Layer And Track (2550mil,2525mil)(2640mil,2525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED5-2(2640mil,2490mil) on Top Layer And Track (2550mil,2455mil)(2640mil,2455mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED5-2(2640mil,2490mil) on Top Layer And Track (2550mil,2525mil)(2640mil,2525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED5-2(2640mil,2490mil) on Top Layer And Track (2640mil,2455mil)(2640mil,2460mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED5-2(2640mil,2490mil) on Top Layer And Track (2640mil,2520mil)(2640mil,2525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED6-1(2550mil,3785mil) on Top Layer And Track (2550mil,3750mil)(2550mil,3755mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED6-1(2550mil,3785mil) on Top Layer And Track (2550mil,3750mil)(2640mil,3750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED6-1(2550mil,3785mil) on Top Layer And Track (2550mil,3815mil)(2550mil,3820mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED6-1(2550mil,3785mil) on Top Layer And Track (2550mil,3820mil)(2640mil,3820mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED6-2(2640mil,3785mil) on Top Layer And Track (2550mil,3750mil)(2640mil,3750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED6-2(2640mil,3785mil) on Top Layer And Track (2550mil,3820mil)(2640mil,3820mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED6-2(2640mil,3785mil) on Top Layer And Track (2640mil,3750mil)(2640mil,3755mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED6-2(2640mil,3785mil) on Top Layer And Track (2640mil,3815mil)(2640mil,3820mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.366mil < 10mil) Between Pad Q1-1(2427.598mil,2035.787mil) on Top Layer And Track (2406mil,2040mil)(2406mil,2137mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.366mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1-1(2427.598mil,2035.787mil) on Top Layer And Track (2406mil,2040mil)(2524mil,2040mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1-2(2502mil,2036mil) on Top Layer And Track (2406mil,2040mil)(2524mil,2040mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.768mil < 10mil) Between Pad Q1-2(2502mil,2036mil) on Top Layer And Track (2524mil,2040mil)(2524mil,2137mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1-3(2465mil,2134.213mil) on Top Layer And Track (2406mil,2137mil)(2524mil,2137mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.366mil < 10mil) Between Pad Q2-1(2432.598mil,3325mil) on Top Layer And Track (2411mil,3329.213mil)(2411mil,3426.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.366mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q2-1(2432.598mil,3325mil) on Top Layer And Track (2411mil,3329.213mil)(2529mil,3329.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q2-2(2507mil,3325.213mil) on Top Layer And Track (2411mil,3329.213mil)(2529mil,3329.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.768mil < 10mil) Between Pad Q2-2(2507mil,3325.213mil) on Top Layer And Track (2529mil,3329.213mil)(2529mil,3426.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q2-3(2470mil,3423.426mil) on Top Layer And Track (2411mil,3426.213mil)(2529mil,3426.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.366mil < 10mil) Between Pad Q3-1(2432.598mil,2660.787mil) on Top Layer And Track (2411mil,2665mil)(2411mil,2762mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.366mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q3-1(2432.598mil,2660.787mil) on Top Layer And Track (2411mil,2665mil)(2529mil,2665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q3-2(2507mil,2661mil) on Top Layer And Track (2411mil,2665mil)(2529mil,2665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.768mil < 10mil) Between Pad Q3-2(2507mil,2661mil) on Top Layer And Track (2529mil,2665mil)(2529mil,2762mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q3-3(2470mil,2759.213mil) on Top Layer And Track (2411mil,2762mil)(2529mil,2762mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.366mil < 10mil) Between Pad Q4-1(2432.598mil,3971.574mil) on Top Layer And Track (2411mil,3975.787mil)(2411mil,4072.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.366mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q4-1(2432.598mil,3971.574mil) on Top Layer And Track (2411mil,3975.787mil)(2529mil,3975.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q4-2(2507mil,3971.787mil) on Top Layer And Track (2411mil,3975.787mil)(2529mil,3975.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.768mil < 10mil) Between Pad Q4-2(2507mil,3971.787mil) on Top Layer And Track (2529mil,3975.787mil)(2529mil,4072.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q4-3(2470mil,4070mil) on Top Layer And Track (2411mil,4072.787mil)(2529mil,4072.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R10-1(4584.998mil,2510mil) on Top Layer And Track (4560mil,2476mil)(4560mil,2543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R10-1(4584.998mil,2510mil) on Top Layer And Track (4560mil,2476mil)(4700mil,2476mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R10-1(4584.998mil,2510mil) on Top Layer And Track (4560mil,2543mil)(4700mil,2543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R10-1(4584.998mil,2510mil) on Top Layer And Track (4612.998mil,2485mil)(4646.998mil,2485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R10-1(4584.998mil,2510mil) on Top Layer And Track (4612.998mil,2535mil)(4646.998mil,2535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R10-2(4674.998mil,2510mil) on Top Layer And Track (4560mil,2476mil)(4700mil,2476mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R10-2(4674.998mil,2510mil) on Top Layer And Track (4560mil,2543mil)(4700mil,2543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R10-2(4674.998mil,2510mil) on Top Layer And Track (4612.998mil,2485mil)(4646.998mil,2485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R10-2(4674.998mil,2510mil) on Top Layer And Track (4612.998mil,2535mil)(4646.998mil,2535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R10-2(4674.998mil,2510mil) on Top Layer And Track (4700mil,2476mil)(4700mil,2543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.983mil < 10mil) Between Pad R1-1(1640mil,4815mil) on Multi-Layer And Track (1535mil,4815mil)(1590mil,4815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.983mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R11-1(4290mil,4905mil) on Top Layer And Track (4265.002mil,4871mil)(4265.002mil,4938mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R11-1(4290mil,4905mil) on Top Layer And Track (4265.002mil,4871mil)(4405.002mil,4871mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R11-1(4290mil,4905mil) on Top Layer And Track (4265.002mil,4938mil)(4405.002mil,4938mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R11-1(4290mil,4905mil) on Top Layer And Track (4318mil,4880mil)(4352mil,4880mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R11-1(4290mil,4905mil) on Top Layer And Track (4318mil,4930mil)(4352mil,4930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R11-2(4380mil,4905mil) on Top Layer And Track (4265.002mil,4871mil)(4405.002mil,4871mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R11-2(4380mil,4905mil) on Top Layer And Track (4265.002mil,4938mil)(4405.002mil,4938mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R11-2(4380mil,4905mil) on Top Layer And Track (4318mil,4880mil)(4352mil,4880mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R11-2(4380mil,4905mil) on Top Layer And Track (4318mil,4930mil)(4352mil,4930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R11-2(4380mil,4905mil) on Top Layer And Track (4405.002mil,4871mil)(4405.002mil,4938mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.983mil < 10mil) Between Pad R1-2(1490mil,4815mil) on Multi-Layer And Track (1535mil,4815mil)(1590mil,4815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.983mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R12-1(3924.998mil,3900mil) on Top Layer And Track (3900mil,3866mil)(3900mil,3933mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R12-1(3924.998mil,3900mil) on Top Layer And Track (3900mil,3866mil)(4040mil,3866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R12-1(3924.998mil,3900mil) on Top Layer And Track (3900mil,3933mil)(4040mil,3933mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R12-1(3924.998mil,3900mil) on Top Layer And Track (3952.998mil,3875mil)(3986.998mil,3875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R12-1(3924.998mil,3900mil) on Top Layer And Track (3952.998mil,3925mil)(3986.998mil,3925mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R12-2(4014.998mil,3900mil) on Top Layer And Track (3900mil,3866mil)(4040mil,3866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R12-2(4014.998mil,3900mil) on Top Layer And Track (3900mil,3933mil)(4040mil,3933mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R12-2(4014.998mil,3900mil) on Top Layer And Track (3952.998mil,3875mil)(3986.998mil,3875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R12-2(4014.998mil,3900mil) on Top Layer And Track (3952.998mil,3925mil)(3986.998mil,3925mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R12-2(4014.998mil,3900mil) on Top Layer And Track (4040mil,3866mil)(4040mil,3933mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R13-1(3385mil,1995mil) on Top Layer And Track (3352mil,1970.002mil)(3352mil,2110.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R13-1(3385mil,1995mil) on Top Layer And Track (3352mil,1970.002mil)(3419mil,1970.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R13-1(3385mil,1995mil) on Top Layer And Track (3360mil,2023mil)(3360mil,2057mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R13-1(3385mil,1995mil) on Top Layer And Track (3410mil,2023mil)(3410mil,2057mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R13-1(3385mil,1995mil) on Top Layer And Track (3419mil,1970.002mil)(3419mil,2110.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R13-2(3385mil,2085mil) on Top Layer And Track (3352mil,1970.002mil)(3352mil,2110.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R13-2(3385mil,2085mil) on Top Layer And Track (3352mil,2110.002mil)(3419mil,2110.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R13-2(3385mil,2085mil) on Top Layer And Track (3360mil,2023mil)(3360mil,2057mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R13-2(3385mil,2085mil) on Top Layer And Track (3410mil,2023mil)(3410mil,2057mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R13-2(3385mil,2085mil) on Top Layer And Track (3419mil,1970.002mil)(3419mil,2110.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R14-1(3385mil,2245.002mil) on Top Layer And Track (3351mil,2130mil)(3351mil,2270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R14-1(3385mil,2245.002mil) on Top Layer And Track (3351mil,2270mil)(3418mil,2270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R14-1(3385mil,2245.002mil) on Top Layer And Track (3360mil,2183.002mil)(3360mil,2217.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R14-1(3385mil,2245.002mil) on Top Layer And Track (3410mil,2183.002mil)(3410mil,2217.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R14-1(3385mil,2245.002mil) on Top Layer And Track (3418mil,2130mil)(3418mil,2270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R14-2(3385mil,2155.002mil) on Top Layer And Track (3351mil,2130mil)(3351mil,2270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R14-2(3385mil,2155.002mil) on Top Layer And Track (3351mil,2130mil)(3418mil,2130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R14-2(3385mil,2155.002mil) on Top Layer And Track (3360mil,2183.002mil)(3360mil,2217.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R14-2(3385mil,2155.002mil) on Top Layer And Track (3410mil,2183.002mil)(3410mil,2217.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R14-2(3385mil,2155.002mil) on Top Layer And Track (3418mil,2130mil)(3418mil,2270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R15-1(2633.502mil,1925mil) on Top Layer And Track (2518.5mil,1892mil)(2658.5mil,1892mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R15-1(2633.502mil,1925mil) on Top Layer And Track (2518.5mil,1959mil)(2658.5mil,1959mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R15-1(2633.502mil,1925mil) on Top Layer And Track (2571.502mil,1900mil)(2605.502mil,1900mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R15-1(2633.502mil,1925mil) on Top Layer And Track (2571.502mil,1950mil)(2605.502mil,1950mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R15-1(2633.502mil,1925mil) on Top Layer And Track (2658.5mil,1892mil)(2658.5mil,1959mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R15-2(2543.502mil,1925mil) on Top Layer And Track (2518.5mil,1892mil)(2518.5mil,1959mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R15-2(2543.502mil,1925mil) on Top Layer And Track (2518.5mil,1892mil)(2658.5mil,1892mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R15-2(2543.502mil,1925mil) on Top Layer And Track (2518.5mil,1959mil)(2658.5mil,1959mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R15-2(2543.502mil,1925mil) on Top Layer And Track (2571.502mil,1900mil)(2605.502mil,1900mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R15-2(2543.502mil,1925mil) on Top Layer And Track (2571.502mil,1950mil)(2605.502mil,1950mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R16-1(2640.002mil,3205mil) on Top Layer And Track (2525mil,3172mil)(2665mil,3172mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R16-1(2640.002mil,3205mil) on Top Layer And Track (2525mil,3239mil)(2665mil,3239mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R16-1(2640.002mil,3205mil) on Top Layer And Track (2578.002mil,3180mil)(2612.002mil,3180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R16-1(2640.002mil,3205mil) on Top Layer And Track (2578.002mil,3230mil)(2612.002mil,3230mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R16-1(2640.002mil,3205mil) on Top Layer And Track (2665mil,3172mil)(2665mil,3239mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R16-2(2550.002mil,3205mil) on Top Layer And Track (2525mil,3172mil)(2525mil,3239mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R16-2(2550.002mil,3205mil) on Top Layer And Track (2525mil,3172mil)(2665mil,3172mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R16-2(2550.002mil,3205mil) on Top Layer And Track (2525mil,3239mil)(2665mil,3239mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R16-2(2550.002mil,3205mil) on Top Layer And Track (2578.002mil,3180mil)(2612.002mil,3180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R16-2(2550.002mil,3205mil) on Top Layer And Track (2578.002mil,3230mil)(2612.002mil,3230mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R17-1(2410mil,1870mil) on Top Layer And Track (2377mil,1845.002mil)(2377mil,1985.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R17-1(2410mil,1870mil) on Top Layer And Track (2377mil,1845.002mil)(2444mil,1845.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R17-1(2410mil,1870mil) on Top Layer And Track (2385mil,1898mil)(2385mil,1932mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R17-1(2410mil,1870mil) on Top Layer And Track (2435mil,1898mil)(2435mil,1932mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R17-1(2410mil,1870mil) on Top Layer And Track (2444mil,1845.002mil)(2444mil,1985.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R17-2(2410mil,1960mil) on Top Layer And Track (2377mil,1845.002mil)(2377mil,1985.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R17-2(2410mil,1960mil) on Top Layer And Track (2377mil,1985.002mil)(2444mil,1985.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R17-2(2410mil,1960mil) on Top Layer And Track (2385mil,1898mil)(2385mil,1932mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R17-2(2410mil,1960mil) on Top Layer And Track (2435mil,1898mil)(2435mil,1932mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R17-2(2410mil,1960mil) on Top Layer And Track (2444mil,1845.002mil)(2444mil,1985.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R18-1(2415mil,3155mil) on Top Layer And Track (2382mil,3130.002mil)(2382mil,3270.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R18-1(2415mil,3155mil) on Top Layer And Track (2382mil,3130.002mil)(2449mil,3130.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R18-1(2415mil,3155mil) on Top Layer And Track (2390mil,3183mil)(2390mil,3217mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R18-1(2415mil,3155mil) on Top Layer And Track (2440mil,3183mil)(2440mil,3217mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R18-1(2415mil,3155mil) on Top Layer And Track (2449mil,3130.002mil)(2449mil,3270.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R18-2(2415mil,3245mil) on Top Layer And Track (2382mil,3130.002mil)(2382mil,3270.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R18-2(2415mil,3245mil) on Top Layer And Track (2382mil,3270.002mil)(2449mil,3270.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R18-2(2415mil,3245mil) on Top Layer And Track (2390mil,3183mil)(2390mil,3217mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R18-2(2415mil,3245mil) on Top Layer And Track (2440mil,3183mil)(2440mil,3217mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R18-2(2415mil,3245mil) on Top Layer And Track (2449mil,3130.002mil)(2449mil,3270.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R19-1(2638.502mil,2570mil) on Top Layer And Track (2523.5mil,2537mil)(2663.5mil,2537mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R19-1(2638.502mil,2570mil) on Top Layer And Track (2523.5mil,2604mil)(2663.5mil,2604mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R19-1(2638.502mil,2570mil) on Top Layer And Track (2576.502mil,2545mil)(2610.502mil,2545mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R19-1(2638.502mil,2570mil) on Top Layer And Track (2576.502mil,2595mil)(2610.502mil,2595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R19-1(2638.502mil,2570mil) on Top Layer And Track (2663.5mil,2537mil)(2663.5mil,2604mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R19-2(2548.502mil,2570mil) on Top Layer And Track (2523.5mil,2537mil)(2523.5mil,2604mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R19-2(2548.502mil,2570mil) on Top Layer And Track (2523.5mil,2537mil)(2663.5mil,2537mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R19-2(2548.502mil,2570mil) on Top Layer And Track (2523.5mil,2604mil)(2663.5mil,2604mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R19-2(2548.502mil,2570mil) on Top Layer And Track (2576.502mil,2545mil)(2610.502mil,2545mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R19-2(2548.502mil,2570mil) on Top Layer And Track (2576.502mil,2595mil)(2610.502mil,2595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R20-1(2640.002mil,3865mil) on Top Layer And Track (2525mil,3832mil)(2665mil,3832mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R20-1(2640.002mil,3865mil) on Top Layer And Track (2525mil,3899mil)(2665mil,3899mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R20-1(2640.002mil,3865mil) on Top Layer And Track (2578.002mil,3840mil)(2612.002mil,3840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R20-1(2640.002mil,3865mil) on Top Layer And Track (2578.002mil,3890mil)(2612.002mil,3890mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R20-1(2640.002mil,3865mil) on Top Layer And Track (2665mil,3832mil)(2665mil,3899mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R20-2(2550.002mil,3865mil) on Top Layer And Track (2525mil,3832mil)(2525mil,3899mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R20-2(2550.002mil,3865mil) on Top Layer And Track (2525mil,3832mil)(2665mil,3832mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R20-2(2550.002mil,3865mil) on Top Layer And Track (2525mil,3899mil)(2665mil,3899mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R20-2(2550.002mil,3865mil) on Top Layer And Track (2578.002mil,3840mil)(2612.002mil,3840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R20-2(2550.002mil,3865mil) on Top Layer And Track (2578.002mil,3890mil)(2612.002mil,3890mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R2-1(1634.998mil,4335.003mil) on Top Layer And Track (1600.998mil,4297.003mil)(1600.998mil,4374.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R2-1(1634.998mil,4335.003mil) on Top Layer And Track (1600.998mil,4297.003mil)(1798.998mil,4297.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R2-1(1634.998mil,4335.003mil) on Top Layer And Track (1600.998mil,4374.003mil)(1798.998mil,4374.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R2-1(1634.998mil,4335.003mil) on Top Layer And Track (1668.998mil,4305.003mil)(1730.998mil,4305.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R2-1(1634.998mil,4335.003mil) on Top Layer And Track (1668.998mil,4365.003mil)(1730.998mil,4365.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R21-1(2415mil,2484.998mil) on Top Layer And Track (2382mil,2460mil)(2382mil,2600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R21-1(2415mil,2484.998mil) on Top Layer And Track (2382mil,2460mil)(2449mil,2460mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R21-1(2415mil,2484.998mil) on Top Layer And Track (2390mil,2512.998mil)(2390mil,2546.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R21-1(2415mil,2484.998mil) on Top Layer And Track (2440mil,2512.998mil)(2440mil,2546.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R21-1(2415mil,2484.998mil) on Top Layer And Track (2449mil,2460mil)(2449mil,2600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R21-2(2415mil,2574.998mil) on Top Layer And Track (2382mil,2460mil)(2382mil,2600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R21-2(2415mil,2574.998mil) on Top Layer And Track (2382mil,2600mil)(2449mil,2600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R21-2(2415mil,2574.998mil) on Top Layer And Track (2390mil,2512.998mil)(2390mil,2546.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R21-2(2415mil,2574.998mil) on Top Layer And Track (2440mil,2512.998mil)(2440mil,2546.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R21-2(2415mil,2574.998mil) on Top Layer And Track (2449mil,2460mil)(2449mil,2600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R2-2(1764.998mil,4335.003mil) on Top Layer And Track (1600.998mil,4297.003mil)(1798.998mil,4297.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R2-2(1764.998mil,4335.003mil) on Top Layer And Track (1600.998mil,4374.003mil)(1798.998mil,4374.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R2-2(1764.998mil,4335.003mil) on Top Layer And Track (1668.998mil,4305.003mil)(1730.998mil,4305.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R2-2(1764.998mil,4335.003mil) on Top Layer And Track (1668.998mil,4365.003mil)(1730.998mil,4365.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R2-2(1764.998mil,4335.003mil) on Top Layer And Track (1798.998mil,4297.003mil)(1798.998mil,4374.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R22-1(2415mil,3804.998mil) on Top Layer And Track (2382mil,3780mil)(2382mil,3920mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R22-1(2415mil,3804.998mil) on Top Layer And Track (2382mil,3780mil)(2449mil,3780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R22-1(2415mil,3804.998mil) on Top Layer And Track (2390mil,3832.998mil)(2390mil,3866.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R22-1(2415mil,3804.998mil) on Top Layer And Track (2440mil,3832.998mil)(2440mil,3866.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R22-1(2415mil,3804.998mil) on Top Layer And Track (2449mil,3780mil)(2449mil,3920mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R22-2(2415mil,3894.998mil) on Top Layer And Track (2382mil,3780mil)(2382mil,3920mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R22-2(2415mil,3894.998mil) on Top Layer And Track (2382mil,3920mil)(2449mil,3920mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R22-2(2415mil,3894.998mil) on Top Layer And Track (2390mil,3832.998mil)(2390mil,3866.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R22-2(2415mil,3894.998mil) on Top Layer And Track (2440mil,3832.998mil)(2440mil,3866.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R22-2(2415mil,3894.998mil) on Top Layer And Track (2449mil,3780mil)(2449mil,3920mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.983mil < 10mil) Between Pad R3-1(3140mil,4700mil) on Multi-Layer And Track (3035mil,4700mil)(3090mil,4700mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.983mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.983mil < 10mil) Between Pad R3-2(2990mil,4700mil) on Multi-Layer And Track (3035mil,4700mil)(3090mil,4700mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.983mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R4-1(1394.998mil,4335.003mil) on Top Layer And Track (1360.998mil,4297.003mil)(1360.998mil,4374.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R4-1(1394.998mil,4335.003mil) on Top Layer And Track (1360.998mil,4297.003mil)(1558.998mil,4297.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R4-1(1394.998mil,4335.003mil) on Top Layer And Track (1360.998mil,4374.003mil)(1558.998mil,4374.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R4-1(1394.998mil,4335.003mil) on Top Layer And Track (1428.998mil,4305.003mil)(1490.998mil,4305.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R4-1(1394.998mil,4335.003mil) on Top Layer And Track (1428.998mil,4365.003mil)(1490.998mil,4365.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R4-2(1524.998mil,4335.003mil) on Top Layer And Track (1360.998mil,4297.003mil)(1558.998mil,4297.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R4-2(1524.998mil,4335.003mil) on Top Layer And Track (1360.998mil,4374.003mil)(1558.998mil,4374.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R4-2(1524.998mil,4335.003mil) on Top Layer And Track (1428.998mil,4305.003mil)(1490.998mil,4305.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R4-2(1524.998mil,4335.003mil) on Top Layer And Track (1428.998mil,4365.003mil)(1490.998mil,4365.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R4-2(1524.998mil,4335.003mil) on Top Layer And Track (1558.998mil,4297.003mil)(1558.998mil,4374.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R5-1(4395mil,4734.998mil) on Top Layer And Track (4362mil,4710mil)(4362mil,4850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R5-1(4395mil,4734.998mil) on Top Layer And Track (4362mil,4710mil)(4429mil,4710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R5-1(4395mil,4734.998mil) on Top Layer And Track (4370mil,4762.998mil)(4370mil,4796.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R5-1(4395mil,4734.998mil) on Top Layer And Track (4420mil,4762.998mil)(4420mil,4796.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R5-1(4395mil,4734.998mil) on Top Layer And Track (4429mil,4710mil)(4429mil,4850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R5-2(4395mil,4824.998mil) on Top Layer And Track (4362mil,4710mil)(4362mil,4850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R5-2(4395mil,4824.998mil) on Top Layer And Track (4362mil,4850mil)(4429mil,4850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R5-2(4395mil,4824.998mil) on Top Layer And Track (4370mil,4762.998mil)(4370mil,4796.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R5-2(4395mil,4824.998mil) on Top Layer And Track (4420mil,4762.998mil)(4420mil,4796.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R5-2(4395mil,4824.998mil) on Top Layer And Track (4429mil,4710mil)(4429mil,4850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R6-1(4170mil,4404.998mil) on Top Layer And Track (4137mil,4380mil)(4137mil,4520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R6-1(4170mil,4404.998mil) on Top Layer And Track (4137mil,4380mil)(4204mil,4380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R6-1(4170mil,4404.998mil) on Top Layer And Track (4145mil,4432.998mil)(4145mil,4466.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R6-1(4170mil,4404.998mil) on Top Layer And Track (4195mil,4432.998mil)(4195mil,4466.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R6-1(4170mil,4404.998mil) on Top Layer And Track (4204mil,4380mil)(4204mil,4520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R6-2(4170mil,4494.998mil) on Top Layer And Track (4137mil,4380mil)(4137mil,4520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R6-2(4170mil,4494.998mil) on Top Layer And Track (4137mil,4520mil)(4204mil,4520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R6-2(4170mil,4494.998mil) on Top Layer And Track (4145mil,4432.998mil)(4145mil,4466.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R6-2(4170mil,4494.998mil) on Top Layer And Track (4195mil,4432.998mil)(4195mil,4466.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R6-2(4170mil,4494.998mil) on Top Layer And Track (4204mil,4380mil)(4204mil,4520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R7-1(4035.002mil,4045mil) on Top Layer And Track (3920mil,4012mil)(4060mil,4012mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R7-1(4035.002mil,4045mil) on Top Layer And Track (3920mil,4079mil)(4060mil,4079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R7-1(4035.002mil,4045mil) on Top Layer And Track (3973.002mil,4020mil)(4007.002mil,4020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R7-1(4035.002mil,4045mil) on Top Layer And Track (3973.002mil,4070mil)(4007.002mil,4070mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R7-1(4035.002mil,4045mil) on Top Layer And Track (4060mil,4012mil)(4060mil,4079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R7-2(3945.002mil,4045mil) on Top Layer And Track (3920mil,4012mil)(3920mil,4079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R7-2(3945.002mil,4045mil) on Top Layer And Track (3920mil,4012mil)(4060mil,4012mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R7-2(3945.002mil,4045mil) on Top Layer And Track (3920mil,4079mil)(4060mil,4079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R7-2(3945.002mil,4045mil) on Top Layer And Track (3973.002mil,4020mil)(4007.002mil,4020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R7-2(3945.002mil,4045mil) on Top Layer And Track (3973.002mil,4070mil)(4007.002mil,4070mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R8-1(4584.998mil,2595mil) on Top Layer And Track (4560mil,2561mil)(4560mil,2628mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R8-1(4584.998mil,2595mil) on Top Layer And Track (4560mil,2561mil)(4700mil,2561mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R8-1(4584.998mil,2595mil) on Top Layer And Track (4560mil,2628mil)(4700mil,2628mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R8-1(4584.998mil,2595mil) on Top Layer And Track (4612.998mil,2570mil)(4646.998mil,2570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R8-1(4584.998mil,2595mil) on Top Layer And Track (4612.998mil,2620mil)(4646.998mil,2620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R8-2(4674.998mil,2595mil) on Top Layer And Track (4560mil,2561mil)(4700mil,2561mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R8-2(4674.998mil,2595mil) on Top Layer And Track (4560mil,2628mil)(4700mil,2628mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R8-2(4674.998mil,2595mil) on Top Layer And Track (4612.998mil,2570mil)(4646.998mil,2570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R8-2(4674.998mil,2595mil) on Top Layer And Track (4612.998mil,2620mil)(4646.998mil,2620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R8-2(4674.998mil,2595mil) on Top Layer And Track (4700mil,2561mil)(4700mil,2628mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R9-1(4490mil,4734.998mil) on Top Layer And Track (4457mil,4710mil)(4457mil,4850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R9-1(4490mil,4734.998mil) on Top Layer And Track (4457mil,4710mil)(4524mil,4710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R9-1(4490mil,4734.998mil) on Top Layer And Track (4465mil,4762.998mil)(4465mil,4796.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R9-1(4490mil,4734.998mil) on Top Layer And Track (4515mil,4762.998mil)(4515mil,4796.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R9-1(4490mil,4734.998mil) on Top Layer And Track (4524mil,4710mil)(4524mil,4850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R9-2(4490mil,4824.998mil) on Top Layer And Track (4457mil,4710mil)(4457mil,4850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R9-2(4490mil,4824.998mil) on Top Layer And Track (4457mil,4850mil)(4524mil,4850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R9-2(4490mil,4824.998mil) on Top Layer And Track (4465mil,4762.998mil)(4465mil,4796.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R9-2(4490mil,4824.998mil) on Top Layer And Track (4515mil,4762.998mil)(4515mil,4796.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R9-2(4490mil,4824.998mil) on Top Layer And Track (4524mil,4710mil)(4524mil,4850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.498mil < 10mil) Between Pad RL1-1(2070mil,1876.167mil) on Multi-Layer And Track (1766mil,1877.167mil)(1999mil,1877.167mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.498mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.473mil < 10mil) Between Pad RL1-1(2070mil,1876.167mil) on Multi-Layer And Track (2140mil,1566.167mil)(2140mil,2186.167mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.473mil < 10mil) Between Pad RL1-2(1490mil,1636.167mil) on Multi-Layer And Track (1360mil,1566.167mil)(2140mil,1566.167mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad RL1-2(1490mil,1636.167mil) on Multi-Layer And Track (1491mil,1702.167mil)(1491mil,1778.167mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.473mil < 10mil) Between Pad RL1-3(1490mil,2116.167mil) on Multi-Layer And Track (1360mil,2186.167mil)(2140mil,2186.167mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad RL1-3(1490mil,2116.167mil) on Multi-Layer And Track (1491mil,1988.167mil)(1491mil,2054.167mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.473mil < 10mil) Between Pad RL1-4(1970mil,2116.167mil) on Multi-Layer And Track (1360mil,2186.167mil)(2140mil,2186.167mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.115mil < 10mil) Between Pad RL1-4(1970mil,2116.167mil) on Multi-Layer And Track (1942mil,1936.167mil)(1942mil,2049.167mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.115mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.473mil < 10mil) Between Pad RL1-5(1970mil,1636.167mil) on Multi-Layer And Track (1360mil,1566.167mil)(2140mil,1566.167mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.498mil < 10mil) Between Pad RL2-1(2070mil,3184.389mil) on Multi-Layer And Track (1766mil,3185.389mil)(1999mil,3185.389mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.498mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.473mil < 10mil) Between Pad RL2-1(2070mil,3184.389mil) on Multi-Layer And Track (2140mil,2874.389mil)(2140mil,3494.389mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.473mil < 10mil) Between Pad RL2-2(1490mil,2944.389mil) on Multi-Layer And Track (1360mil,2874.389mil)(2140mil,2874.389mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad RL2-2(1490mil,2944.389mil) on Multi-Layer And Track (1491mil,3010.389mil)(1491mil,3086.389mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.473mil < 10mil) Between Pad RL2-3(1490mil,3424.389mil) on Multi-Layer And Track (1360mil,3494.389mil)(2140mil,3494.389mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad RL2-3(1490mil,3424.389mil) on Multi-Layer And Track (1491mil,3296.389mil)(1491mil,3362.389mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.473mil < 10mil) Between Pad RL2-4(1970mil,3424.389mil) on Multi-Layer And Track (1360mil,3494.389mil)(2140mil,3494.389mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.115mil < 10mil) Between Pad RL2-4(1970mil,3424.389mil) on Multi-Layer And Track (1942mil,3244.389mil)(1942mil,3357.389mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.115mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.473mil < 10mil) Between Pad RL2-5(1970mil,2944.389mil) on Multi-Layer And Track (1360mil,2874.389mil)(2140mil,2874.389mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.498mil < 10mil) Between Pad RL3-1(2070mil,2530.278mil) on Multi-Layer And Track (1766mil,2531.278mil)(1999mil,2531.278mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.498mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.473mil < 10mil) Between Pad RL3-1(2070mil,2530.278mil) on Multi-Layer And Track (2140mil,2220.278mil)(2140mil,2840.278mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.473mil < 10mil) Between Pad RL3-2(1490mil,2290.278mil) on Multi-Layer And Track (1360mil,2220.278mil)(2140mil,2220.278mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad RL3-2(1490mil,2290.278mil) on Multi-Layer And Track (1491mil,2356.278mil)(1491mil,2432.278mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.473mil < 10mil) Between Pad RL3-3(1490mil,2770.278mil) on Multi-Layer And Track (1360mil,2840.278mil)(2140mil,2840.278mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad RL3-3(1490mil,2770.278mil) on Multi-Layer And Track (1491mil,2642.278mil)(1491mil,2708.278mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.473mil < 10mil) Between Pad RL3-4(1970mil,2770.278mil) on Multi-Layer And Track (1360mil,2840.278mil)(2140mil,2840.278mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.115mil < 10mil) Between Pad RL3-4(1970mil,2770.278mil) on Multi-Layer And Track (1942mil,2590.278mil)(1942mil,2703.278mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.115mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.473mil < 10mil) Between Pad RL3-5(1970mil,2290.278mil) on Multi-Layer And Track (1360mil,2220.278mil)(2140mil,2220.278mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.498mil < 10mil) Between Pad RL4-1(2070mil,3838.5mil) on Multi-Layer And Track (1766mil,3839.5mil)(1999mil,3839.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.498mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.473mil < 10mil) Between Pad RL4-1(2070mil,3838.5mil) on Multi-Layer And Track (2140mil,3528.5mil)(2140mil,4148.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.473mil < 10mil) Between Pad RL4-2(1490mil,3598.5mil) on Multi-Layer And Track (1360mil,3528.5mil)(2140mil,3528.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad RL4-2(1490mil,3598.5mil) on Multi-Layer And Track (1491mil,3664.5mil)(1491mil,3740.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.473mil < 10mil) Between Pad RL4-3(1490mil,4078.5mil) on Multi-Layer And Track (1360mil,4148.5mil)(2140mil,4148.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad RL4-3(1490mil,4078.5mil) on Multi-Layer And Track (1491mil,3950.5mil)(1491mil,4016.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.473mil < 10mil) Between Pad RL4-4(1970mil,4078.5mil) on Multi-Layer And Track (1360mil,4148.5mil)(2140mil,4148.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.115mil < 10mil) Between Pad RL4-4(1970mil,4078.5mil) on Multi-Layer And Track (1942mil,3898.5mil)(1942mil,4011.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.115mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.473mil < 10mil) Between Pad RL4-5(1970mil,3598.5mil) on Multi-Layer And Track (1360mil,3528.5mil)(2140mil,3528.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-1(2525mil,4525mil) on Top Layer And Track (2505mil,4455mil)(2505mil,4805mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-2(2226mil,4525mil) on Top Layer And Track (2255mil,4455mil)(2255mil,4805mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-3(2226mil,4730mil) on Top Layer And Track (2255mil,4455mil)(2255mil,4805mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-4(2525mil,4730mil) on Top Layer And Track (2505mil,4455mil)(2505mil,4805mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U2-1(3635mil,4252.323mil) on Top Layer And Track (3494.449mil,4197.205mil)(3675.551mil,4197.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U2-2(3535mil,4252.323mil) on Top Layer And Track (3494.449mil,4197.205mil)(3675.551mil,4197.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U2-3(3535mil,3917.677mil) on Top Layer And Track (3494.449mil,3972.795mil)(3675.551mil,3972.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U2-4(3635mil,3917.677mil) on Top Layer And Track (3494.449mil,3972.795mil)(3675.551mil,3972.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U4-1(2612.323mil,1645mil) on Top Layer And Track (2557.205mil,1604.449mil)(2557.205mil,1785.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U4-2(2612.323mil,1745mil) on Top Layer And Track (2557.205mil,1604.449mil)(2557.205mil,1785.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U4-3(2277.677mil,1745mil) on Top Layer And Track (2332.795mil,1604.449mil)(2332.795mil,1785.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U4-4(2277.677mil,1645mil) on Top Layer And Track (2332.795mil,1604.449mil)(2332.795mil,1785.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U5-1(2612.323mil,2940mil) on Top Layer And Track (2557.205mil,2899.449mil)(2557.205mil,3080.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U5-2(2612.323mil,3040mil) on Top Layer And Track (2557.205mil,2899.449mil)(2557.205mil,3080.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U5-3(2277.677mil,3040mil) on Top Layer And Track (2332.795mil,2899.449mil)(2332.795mil,3080.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U5-4(2277.677mil,2940mil) on Top Layer And Track (2332.795mil,2899.449mil)(2332.795mil,3080.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U6-1(2602.323mil,2290mil) on Top Layer And Track (2547.205mil,2249.449mil)(2547.205mil,2430.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U6-2(2602.323mil,2390mil) on Top Layer And Track (2547.205mil,2249.449mil)(2547.205mil,2430.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U6-3(2267.677mil,2390mil) on Top Layer And Track (2322.795mil,2249.449mil)(2322.795mil,2430.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U6-4(2267.677mil,2290mil) on Top Layer And Track (2322.795mil,2249.449mil)(2322.795mil,2430.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U7-1(2602.323mil,3590mil) on Top Layer And Track (2547.205mil,3549.449mil)(2547.205mil,3730.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U7-2(2602.323mil,3690mil) on Top Layer And Track (2547.205mil,3549.449mil)(2547.205mil,3730.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U7-3(2267.677mil,3690mil) on Top Layer And Track (2322.795mil,3549.449mil)(2322.795mil,3730.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U7-4(2267.677mil,3590mil) on Top Layer And Track (2322.795mil,3549.449mil)(2322.795mil,3730.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Y1-1(2955mil,2170mil) on Multi-Layer And Track (2955mil,2120mil)(2955mil,2170mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Y1-2(2855mil,2170mil) on Multi-Layer And Track (2855mil,2120mil)(2855mil,2170mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
Rule Violations :490

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (7.809mil < 10mil) Between Arc (2760mil,4640mil) on Top Overlay And Text "+" (2789.016mil,4430.354mil) on Top Overlay Silk Text to Silk Clearance [7.809mil]
Rule Violations :1

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 493
Waived Violations : 0
Time Elapsed        : 00:00:01