Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 3274c6a92f2b4873b690f3bba7ac0cd6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Sim_Instruction_Decoder_behav xil_defaultlib.Sim_Instruction_Decoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecoder [instructiondecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_instruction_decoder
Built simulation snapshot Sim_Instruction_Decoder_behav
