Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri Aug 16 20:16:01 2024
| Host         : archlinux running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file open_list_queue_timing_summary_routed.rpt -pb open_list_queue_timing_summary_routed.pb -rpx open_list_queue_timing_summary_routed.rpx -warn_on_violation
| Design       : open_list_queue
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          249         
TIMING-18  Warning   Missing input or output delay  72          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (35)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (35)
-------------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.200     -574.740                    554                  691        0.206        0.000                      0                  691        2.000        0.000                       0                   305  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
sys_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            -2.200     -574.740                    554                  691        0.206        0.000                      0                  691        2.000        0.000                       0                   305  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :          554  Failing Endpoints,  Worst Slack       -2.200ns,  Total Violation     -574.740ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.200ns  (required time - arrival time)
  Source:                 outQueue_reg[2][6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            outQueue_reg[2][0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.055ns  (logic 1.819ns (25.782%)  route 5.236ns (74.218%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns = ( 9.275 - 5.000 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.633     4.639    CLK_IBUF_BUFG
    SLICE_X1Y14          FDSE                                         r  outQueue_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDSE (Prop_fdse_C_Q)         0.456     5.095 r  outQueue_reg[2][6]/Q
                         net (fo=8, routed)           1.174     6.269    outQueue_reg[2][6]
    SLICE_X5Y14          LUT4 (Prop_lut4_I0_O)        0.124     6.393 r  outQueue[3][31]_i_111/O
                         net (fo=1, routed)           0.000     6.393    outQueue[3][31]_i_111_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.794 r  outQueue_reg[3][31]_i_82/CO[3]
                         net (fo=1, routed)           0.000     6.794    outQueue_reg[3][31]_i_82_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.908 r  outQueue_reg[3][31]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.908    outQueue_reg[3][31]_i_55_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.022 r  outQueue_reg[3][31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.022    outQueue_reg[3][31]_i_28_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.136 r  outQueue_reg[3][31]_i_7/CO[3]
                         net (fo=3, routed)           1.219     8.356    p_1_in23_in
    SLICE_X3Y20          LUT3 (Prop_lut3_I0_O)        0.124     8.480 r  inQueue[3][31]_i_4/O
                         net (fo=37, routed)          1.036     9.516    nextInQueueValid124_out
    SLICE_X0Y15          LUT6 (Prop_lut6_I1_O)        0.124     9.640 f  outQueue[3][31]_i_9/O
                         net (fo=1, routed)           0.299     9.939    outQueue[3][31]_i_9_n_0
    SLICE_X0Y16          LUT6 (Prop_lut6_I1_O)        0.124    10.063 r  outQueue[3][31]_i_4_comp/O
                         net (fo=36, routed)          0.723    10.786    nextOutQueueValid17_out
    SLICE_X4Y15          LUT5 (Prop_lut5_I1_O)        0.124    10.910 r  outQueue[2][0]_i_1/O
                         net (fo=1, routed)           0.784    11.694    nextOutQueue[2][0]
    SLICE_X5Y15          FDSE                                         r  outQueue_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    M18                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.511     9.275    CLK_IBUF_BUFG
    SLICE_X5Y15          FDSE                                         r  outQueue_reg[2][0]/C
                         clock pessimism              0.322     9.597    
                         clock uncertainty           -0.035     9.562    
    SLICE_X5Y15          FDSE (Setup_fdse_C_D)       -0.067     9.495    outQueue_reg[2][0]
  -------------------------------------------------------------------
                         required time                          9.495    
                         arrival time                         -11.694    
  -------------------------------------------------------------------
                         slack                                 -2.200    

Slack (VIOLATED) :        -2.190ns  (required time - arrival time)
  Source:                 outQueue_reg[2][6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            outQueue_reg[3][4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.589ns  (logic 1.819ns (27.606%)  route 4.770ns (72.394%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns = ( 9.275 - 5.000 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.633     4.639    CLK_IBUF_BUFG
    SLICE_X1Y14          FDSE                                         r  outQueue_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDSE (Prop_fdse_C_Q)         0.456     5.095 r  outQueue_reg[2][6]/Q
                         net (fo=8, routed)           1.174     6.269    outQueue_reg[2][6]
    SLICE_X5Y14          LUT4 (Prop_lut4_I0_O)        0.124     6.393 r  outQueue[3][31]_i_111/O
                         net (fo=1, routed)           0.000     6.393    outQueue[3][31]_i_111_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.794 r  outQueue_reg[3][31]_i_82/CO[3]
                         net (fo=1, routed)           0.000     6.794    outQueue_reg[3][31]_i_82_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.908 r  outQueue_reg[3][31]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.908    outQueue_reg[3][31]_i_55_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.022 r  outQueue_reg[3][31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.022    outQueue_reg[3][31]_i_28_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.136 r  outQueue_reg[3][31]_i_7/CO[3]
                         net (fo=3, routed)           1.219     8.356    p_1_in23_in
    SLICE_X3Y20          LUT3 (Prop_lut3_I0_O)        0.124     8.480 r  inQueue[3][31]_i_4/O
                         net (fo=37, routed)          1.036     9.516    nextInQueueValid124_out
    SLICE_X0Y15          LUT6 (Prop_lut6_I1_O)        0.124     9.640 f  outQueue[3][31]_i_9/O
                         net (fo=1, routed)           0.299     9.939    outQueue[3][31]_i_9_n_0
    SLICE_X0Y16          LUT6 (Prop_lut6_I1_O)        0.124    10.063 r  outQueue[3][31]_i_4_comp/O
                         net (fo=36, routed)          0.232    10.295    nextOutQueueValid17_out
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.124    10.419 r  outQueue[3][31]_i_1/O
                         net (fo=32, routed)          0.809    11.228    outQueue[3][31]_i_1_n_0
    SLICE_X6Y15          FDSE                                         r  outQueue_reg[3][4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    M18                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.511     9.275    CLK_IBUF_BUFG
    SLICE_X6Y15          FDSE                                         r  outQueue_reg[3][4]/C
                         clock pessimism              0.322     9.597    
                         clock uncertainty           -0.035     9.562    
    SLICE_X6Y15          FDSE (Setup_fdse_C_S)       -0.524     9.038    outQueue_reg[3][4]
  -------------------------------------------------------------------
                         required time                          9.038    
                         arrival time                         -11.228    
  -------------------------------------------------------------------
                         slack                                 -2.190    

Slack (VIOLATED) :        -2.190ns  (required time - arrival time)
  Source:                 outQueue_reg[2][6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            outQueue_reg[3][5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.589ns  (logic 1.819ns (27.606%)  route 4.770ns (72.394%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns = ( 9.275 - 5.000 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.633     4.639    CLK_IBUF_BUFG
    SLICE_X1Y14          FDSE                                         r  outQueue_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDSE (Prop_fdse_C_Q)         0.456     5.095 r  outQueue_reg[2][6]/Q
                         net (fo=8, routed)           1.174     6.269    outQueue_reg[2][6]
    SLICE_X5Y14          LUT4 (Prop_lut4_I0_O)        0.124     6.393 r  outQueue[3][31]_i_111/O
                         net (fo=1, routed)           0.000     6.393    outQueue[3][31]_i_111_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.794 r  outQueue_reg[3][31]_i_82/CO[3]
                         net (fo=1, routed)           0.000     6.794    outQueue_reg[3][31]_i_82_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.908 r  outQueue_reg[3][31]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.908    outQueue_reg[3][31]_i_55_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.022 r  outQueue_reg[3][31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.022    outQueue_reg[3][31]_i_28_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.136 r  outQueue_reg[3][31]_i_7/CO[3]
                         net (fo=3, routed)           1.219     8.356    p_1_in23_in
    SLICE_X3Y20          LUT3 (Prop_lut3_I0_O)        0.124     8.480 r  inQueue[3][31]_i_4/O
                         net (fo=37, routed)          1.036     9.516    nextInQueueValid124_out
    SLICE_X0Y15          LUT6 (Prop_lut6_I1_O)        0.124     9.640 f  outQueue[3][31]_i_9/O
                         net (fo=1, routed)           0.299     9.939    outQueue[3][31]_i_9_n_0
    SLICE_X0Y16          LUT6 (Prop_lut6_I1_O)        0.124    10.063 r  outQueue[3][31]_i_4_comp/O
                         net (fo=36, routed)          0.232    10.295    nextOutQueueValid17_out
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.124    10.419 r  outQueue[3][31]_i_1/O
                         net (fo=32, routed)          0.809    11.228    outQueue[3][31]_i_1_n_0
    SLICE_X6Y15          FDSE                                         r  outQueue_reg[3][5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    M18                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.511     9.275    CLK_IBUF_BUFG
    SLICE_X6Y15          FDSE                                         r  outQueue_reg[3][5]/C
                         clock pessimism              0.322     9.597    
                         clock uncertainty           -0.035     9.562    
    SLICE_X6Y15          FDSE (Setup_fdse_C_S)       -0.524     9.038    outQueue_reg[3][5]
  -------------------------------------------------------------------
                         required time                          9.038    
                         arrival time                         -11.228    
  -------------------------------------------------------------------
                         slack                                 -2.190    

Slack (VIOLATED) :        -2.190ns  (required time - arrival time)
  Source:                 outQueue_reg[2][6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            outQueue_reg[3][6]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.589ns  (logic 1.819ns (27.606%)  route 4.770ns (72.394%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns = ( 9.275 - 5.000 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.633     4.639    CLK_IBUF_BUFG
    SLICE_X1Y14          FDSE                                         r  outQueue_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDSE (Prop_fdse_C_Q)         0.456     5.095 r  outQueue_reg[2][6]/Q
                         net (fo=8, routed)           1.174     6.269    outQueue_reg[2][6]
    SLICE_X5Y14          LUT4 (Prop_lut4_I0_O)        0.124     6.393 r  outQueue[3][31]_i_111/O
                         net (fo=1, routed)           0.000     6.393    outQueue[3][31]_i_111_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.794 r  outQueue_reg[3][31]_i_82/CO[3]
                         net (fo=1, routed)           0.000     6.794    outQueue_reg[3][31]_i_82_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.908 r  outQueue_reg[3][31]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.908    outQueue_reg[3][31]_i_55_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.022 r  outQueue_reg[3][31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.022    outQueue_reg[3][31]_i_28_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.136 r  outQueue_reg[3][31]_i_7/CO[3]
                         net (fo=3, routed)           1.219     8.356    p_1_in23_in
    SLICE_X3Y20          LUT3 (Prop_lut3_I0_O)        0.124     8.480 r  inQueue[3][31]_i_4/O
                         net (fo=37, routed)          1.036     9.516    nextInQueueValid124_out
    SLICE_X0Y15          LUT6 (Prop_lut6_I1_O)        0.124     9.640 f  outQueue[3][31]_i_9/O
                         net (fo=1, routed)           0.299     9.939    outQueue[3][31]_i_9_n_0
    SLICE_X0Y16          LUT6 (Prop_lut6_I1_O)        0.124    10.063 r  outQueue[3][31]_i_4_comp/O
                         net (fo=36, routed)          0.232    10.295    nextOutQueueValid17_out
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.124    10.419 r  outQueue[3][31]_i_1/O
                         net (fo=32, routed)          0.809    11.228    outQueue[3][31]_i_1_n_0
    SLICE_X6Y15          FDSE                                         r  outQueue_reg[3][6]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    M18                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.511     9.275    CLK_IBUF_BUFG
    SLICE_X6Y15          FDSE                                         r  outQueue_reg[3][6]/C
                         clock pessimism              0.322     9.597    
                         clock uncertainty           -0.035     9.562    
    SLICE_X6Y15          FDSE (Setup_fdse_C_S)       -0.524     9.038    outQueue_reg[3][6]
  -------------------------------------------------------------------
                         required time                          9.038    
                         arrival time                         -11.228    
  -------------------------------------------------------------------
                         slack                                 -2.190    

Slack (VIOLATED) :        -2.190ns  (required time - arrival time)
  Source:                 outQueue_reg[2][6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            outQueue_reg[3][7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.589ns  (logic 1.819ns (27.606%)  route 4.770ns (72.394%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns = ( 9.275 - 5.000 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.633     4.639    CLK_IBUF_BUFG
    SLICE_X1Y14          FDSE                                         r  outQueue_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDSE (Prop_fdse_C_Q)         0.456     5.095 r  outQueue_reg[2][6]/Q
                         net (fo=8, routed)           1.174     6.269    outQueue_reg[2][6]
    SLICE_X5Y14          LUT4 (Prop_lut4_I0_O)        0.124     6.393 r  outQueue[3][31]_i_111/O
                         net (fo=1, routed)           0.000     6.393    outQueue[3][31]_i_111_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.794 r  outQueue_reg[3][31]_i_82/CO[3]
                         net (fo=1, routed)           0.000     6.794    outQueue_reg[3][31]_i_82_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.908 r  outQueue_reg[3][31]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.908    outQueue_reg[3][31]_i_55_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.022 r  outQueue_reg[3][31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.022    outQueue_reg[3][31]_i_28_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.136 r  outQueue_reg[3][31]_i_7/CO[3]
                         net (fo=3, routed)           1.219     8.356    p_1_in23_in
    SLICE_X3Y20          LUT3 (Prop_lut3_I0_O)        0.124     8.480 r  inQueue[3][31]_i_4/O
                         net (fo=37, routed)          1.036     9.516    nextInQueueValid124_out
    SLICE_X0Y15          LUT6 (Prop_lut6_I1_O)        0.124     9.640 f  outQueue[3][31]_i_9/O
                         net (fo=1, routed)           0.299     9.939    outQueue[3][31]_i_9_n_0
    SLICE_X0Y16          LUT6 (Prop_lut6_I1_O)        0.124    10.063 r  outQueue[3][31]_i_4_comp/O
                         net (fo=36, routed)          0.232    10.295    nextOutQueueValid17_out
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.124    10.419 r  outQueue[3][31]_i_1/O
                         net (fo=32, routed)          0.809    11.228    outQueue[3][31]_i_1_n_0
    SLICE_X6Y15          FDSE                                         r  outQueue_reg[3][7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    M18                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.511     9.275    CLK_IBUF_BUFG
    SLICE_X6Y15          FDSE                                         r  outQueue_reg[3][7]/C
                         clock pessimism              0.322     9.597    
                         clock uncertainty           -0.035     9.562    
    SLICE_X6Y15          FDSE (Setup_fdse_C_S)       -0.524     9.038    outQueue_reg[3][7]
  -------------------------------------------------------------------
                         required time                          9.038    
                         arrival time                         -11.228    
  -------------------------------------------------------------------
                         slack                                 -2.190    

Slack (VIOLATED) :        -2.190ns  (required time - arrival time)
  Source:                 outQueue_reg[2][6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            outQueue_reg[3][8]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.589ns  (logic 1.819ns (27.606%)  route 4.770ns (72.394%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns = ( 9.275 - 5.000 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.633     4.639    CLK_IBUF_BUFG
    SLICE_X1Y14          FDSE                                         r  outQueue_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDSE (Prop_fdse_C_Q)         0.456     5.095 r  outQueue_reg[2][6]/Q
                         net (fo=8, routed)           1.174     6.269    outQueue_reg[2][6]
    SLICE_X5Y14          LUT4 (Prop_lut4_I0_O)        0.124     6.393 r  outQueue[3][31]_i_111/O
                         net (fo=1, routed)           0.000     6.393    outQueue[3][31]_i_111_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.794 r  outQueue_reg[3][31]_i_82/CO[3]
                         net (fo=1, routed)           0.000     6.794    outQueue_reg[3][31]_i_82_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.908 r  outQueue_reg[3][31]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.908    outQueue_reg[3][31]_i_55_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.022 r  outQueue_reg[3][31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.022    outQueue_reg[3][31]_i_28_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.136 r  outQueue_reg[3][31]_i_7/CO[3]
                         net (fo=3, routed)           1.219     8.356    p_1_in23_in
    SLICE_X3Y20          LUT3 (Prop_lut3_I0_O)        0.124     8.480 r  inQueue[3][31]_i_4/O
                         net (fo=37, routed)          1.036     9.516    nextInQueueValid124_out
    SLICE_X0Y15          LUT6 (Prop_lut6_I1_O)        0.124     9.640 f  outQueue[3][31]_i_9/O
                         net (fo=1, routed)           0.299     9.939    outQueue[3][31]_i_9_n_0
    SLICE_X0Y16          LUT6 (Prop_lut6_I1_O)        0.124    10.063 r  outQueue[3][31]_i_4_comp/O
                         net (fo=36, routed)          0.232    10.295    nextOutQueueValid17_out
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.124    10.419 r  outQueue[3][31]_i_1/O
                         net (fo=32, routed)          0.809    11.228    outQueue[3][31]_i_1_n_0
    SLICE_X6Y15          FDSE                                         r  outQueue_reg[3][8]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    M18                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.511     9.275    CLK_IBUF_BUFG
    SLICE_X6Y15          FDSE                                         r  outQueue_reg[3][8]/C
                         clock pessimism              0.322     9.597    
                         clock uncertainty           -0.035     9.562    
    SLICE_X6Y15          FDSE (Setup_fdse_C_S)       -0.524     9.038    outQueue_reg[3][8]
  -------------------------------------------------------------------
                         required time                          9.038    
                         arrival time                         -11.228    
  -------------------------------------------------------------------
                         slack                                 -2.190    

Slack (VIOLATED) :        -2.190ns  (required time - arrival time)
  Source:                 outQueue_reg[2][6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            outQueue_reg[3][9]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.589ns  (logic 1.819ns (27.606%)  route 4.770ns (72.394%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns = ( 9.275 - 5.000 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.633     4.639    CLK_IBUF_BUFG
    SLICE_X1Y14          FDSE                                         r  outQueue_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDSE (Prop_fdse_C_Q)         0.456     5.095 r  outQueue_reg[2][6]/Q
                         net (fo=8, routed)           1.174     6.269    outQueue_reg[2][6]
    SLICE_X5Y14          LUT4 (Prop_lut4_I0_O)        0.124     6.393 r  outQueue[3][31]_i_111/O
                         net (fo=1, routed)           0.000     6.393    outQueue[3][31]_i_111_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.794 r  outQueue_reg[3][31]_i_82/CO[3]
                         net (fo=1, routed)           0.000     6.794    outQueue_reg[3][31]_i_82_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.908 r  outQueue_reg[3][31]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.908    outQueue_reg[3][31]_i_55_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.022 r  outQueue_reg[3][31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.022    outQueue_reg[3][31]_i_28_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.136 r  outQueue_reg[3][31]_i_7/CO[3]
                         net (fo=3, routed)           1.219     8.356    p_1_in23_in
    SLICE_X3Y20          LUT3 (Prop_lut3_I0_O)        0.124     8.480 r  inQueue[3][31]_i_4/O
                         net (fo=37, routed)          1.036     9.516    nextInQueueValid124_out
    SLICE_X0Y15          LUT6 (Prop_lut6_I1_O)        0.124     9.640 f  outQueue[3][31]_i_9/O
                         net (fo=1, routed)           0.299     9.939    outQueue[3][31]_i_9_n_0
    SLICE_X0Y16          LUT6 (Prop_lut6_I1_O)        0.124    10.063 r  outQueue[3][31]_i_4_comp/O
                         net (fo=36, routed)          0.232    10.295    nextOutQueueValid17_out
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.124    10.419 r  outQueue[3][31]_i_1/O
                         net (fo=32, routed)          0.809    11.228    outQueue[3][31]_i_1_n_0
    SLICE_X6Y15          FDSE                                         r  outQueue_reg[3][9]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    M18                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.511     9.275    CLK_IBUF_BUFG
    SLICE_X6Y15          FDSE                                         r  outQueue_reg[3][9]/C
                         clock pessimism              0.322     9.597    
                         clock uncertainty           -0.035     9.562    
    SLICE_X6Y15          FDSE (Setup_fdse_C_S)       -0.524     9.038    outQueue_reg[3][9]
  -------------------------------------------------------------------
                         required time                          9.038    
                         arrival time                         -11.228    
  -------------------------------------------------------------------
                         slack                                 -2.190    

Slack (VIOLATED) :        -2.131ns  (required time - arrival time)
  Source:                 outQueue_reg[2][6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            outQueue_reg[2][13]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.869ns  (logic 1.819ns (26.482%)  route 5.050ns (73.518%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 9.278 - 5.000 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.633     4.639    CLK_IBUF_BUFG
    SLICE_X1Y14          FDSE                                         r  outQueue_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDSE (Prop_fdse_C_Q)         0.456     5.095 r  outQueue_reg[2][6]/Q
                         net (fo=8, routed)           1.174     6.269    outQueue_reg[2][6]
    SLICE_X5Y14          LUT4 (Prop_lut4_I0_O)        0.124     6.393 r  outQueue[3][31]_i_111/O
                         net (fo=1, routed)           0.000     6.393    outQueue[3][31]_i_111_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.794 r  outQueue_reg[3][31]_i_82/CO[3]
                         net (fo=1, routed)           0.000     6.794    outQueue_reg[3][31]_i_82_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.908 r  outQueue_reg[3][31]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.908    outQueue_reg[3][31]_i_55_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.022 r  outQueue_reg[3][31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.022    outQueue_reg[3][31]_i_28_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.136 r  outQueue_reg[3][31]_i_7/CO[3]
                         net (fo=3, routed)           1.219     8.356    p_1_in23_in
    SLICE_X3Y20          LUT3 (Prop_lut3_I0_O)        0.124     8.480 r  inQueue[3][31]_i_4/O
                         net (fo=37, routed)          1.036     9.516    nextInQueueValid124_out
    SLICE_X0Y15          LUT6 (Prop_lut6_I1_O)        0.124     9.640 f  outQueue[3][31]_i_9/O
                         net (fo=1, routed)           0.299     9.939    outQueue[3][31]_i_9_n_0
    SLICE_X0Y16          LUT6 (Prop_lut6_I1_O)        0.124    10.063 r  outQueue[3][31]_i_4_comp/O
                         net (fo=36, routed)          0.545    10.608    nextOutQueueValid17_out
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.124    10.732 r  outQueue[2][31]_i_2/O
                         net (fo=32, routed)          0.776    11.508    outQueue[2][31]_i_2_n_0
    SLICE_X0Y14          FDSE                                         r  outQueue_reg[2][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    M18                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.514     9.278    CLK_IBUF_BUFG
    SLICE_X0Y14          FDSE                                         r  outQueue_reg[2][13]/C
                         clock pessimism              0.339     9.617    
                         clock uncertainty           -0.035     9.582    
    SLICE_X0Y14          FDSE (Setup_fdse_C_CE)      -0.205     9.377    outQueue_reg[2][13]
  -------------------------------------------------------------------
                         required time                          9.377    
                         arrival time                         -11.508    
  -------------------------------------------------------------------
                         slack                                 -2.131    

Slack (VIOLATED) :        -2.131ns  (required time - arrival time)
  Source:                 outQueue_reg[2][6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            outQueue_reg[2][18]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.869ns  (logic 1.819ns (26.482%)  route 5.050ns (73.518%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 9.278 - 5.000 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.633     4.639    CLK_IBUF_BUFG
    SLICE_X1Y14          FDSE                                         r  outQueue_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDSE (Prop_fdse_C_Q)         0.456     5.095 r  outQueue_reg[2][6]/Q
                         net (fo=8, routed)           1.174     6.269    outQueue_reg[2][6]
    SLICE_X5Y14          LUT4 (Prop_lut4_I0_O)        0.124     6.393 r  outQueue[3][31]_i_111/O
                         net (fo=1, routed)           0.000     6.393    outQueue[3][31]_i_111_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.794 r  outQueue_reg[3][31]_i_82/CO[3]
                         net (fo=1, routed)           0.000     6.794    outQueue_reg[3][31]_i_82_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.908 r  outQueue_reg[3][31]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.908    outQueue_reg[3][31]_i_55_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.022 r  outQueue_reg[3][31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.022    outQueue_reg[3][31]_i_28_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.136 r  outQueue_reg[3][31]_i_7/CO[3]
                         net (fo=3, routed)           1.219     8.356    p_1_in23_in
    SLICE_X3Y20          LUT3 (Prop_lut3_I0_O)        0.124     8.480 r  inQueue[3][31]_i_4/O
                         net (fo=37, routed)          1.036     9.516    nextInQueueValid124_out
    SLICE_X0Y15          LUT6 (Prop_lut6_I1_O)        0.124     9.640 f  outQueue[3][31]_i_9/O
                         net (fo=1, routed)           0.299     9.939    outQueue[3][31]_i_9_n_0
    SLICE_X0Y16          LUT6 (Prop_lut6_I1_O)        0.124    10.063 r  outQueue[3][31]_i_4_comp/O
                         net (fo=36, routed)          0.545    10.608    nextOutQueueValid17_out
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.124    10.732 r  outQueue[2][31]_i_2/O
                         net (fo=32, routed)          0.776    11.508    outQueue[2][31]_i_2_n_0
    SLICE_X0Y14          FDSE                                         r  outQueue_reg[2][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    M18                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.514     9.278    CLK_IBUF_BUFG
    SLICE_X0Y14          FDSE                                         r  outQueue_reg[2][18]/C
                         clock pessimism              0.339     9.617    
                         clock uncertainty           -0.035     9.582    
    SLICE_X0Y14          FDSE (Setup_fdse_C_CE)      -0.205     9.377    outQueue_reg[2][18]
  -------------------------------------------------------------------
                         required time                          9.377    
                         arrival time                         -11.508    
  -------------------------------------------------------------------
                         slack                                 -2.131    

Slack (VIOLATED) :        -2.131ns  (required time - arrival time)
  Source:                 outQueue_reg[2][6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            outQueue_reg[2][5]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.869ns  (logic 1.819ns (26.482%)  route 5.050ns (73.518%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 9.278 - 5.000 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.633     4.639    CLK_IBUF_BUFG
    SLICE_X1Y14          FDSE                                         r  outQueue_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDSE (Prop_fdse_C_Q)         0.456     5.095 r  outQueue_reg[2][6]/Q
                         net (fo=8, routed)           1.174     6.269    outQueue_reg[2][6]
    SLICE_X5Y14          LUT4 (Prop_lut4_I0_O)        0.124     6.393 r  outQueue[3][31]_i_111/O
                         net (fo=1, routed)           0.000     6.393    outQueue[3][31]_i_111_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.794 r  outQueue_reg[3][31]_i_82/CO[3]
                         net (fo=1, routed)           0.000     6.794    outQueue_reg[3][31]_i_82_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.908 r  outQueue_reg[3][31]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.908    outQueue_reg[3][31]_i_55_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.022 r  outQueue_reg[3][31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.022    outQueue_reg[3][31]_i_28_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.136 r  outQueue_reg[3][31]_i_7/CO[3]
                         net (fo=3, routed)           1.219     8.356    p_1_in23_in
    SLICE_X3Y20          LUT3 (Prop_lut3_I0_O)        0.124     8.480 r  inQueue[3][31]_i_4/O
                         net (fo=37, routed)          1.036     9.516    nextInQueueValid124_out
    SLICE_X0Y15          LUT6 (Prop_lut6_I1_O)        0.124     9.640 f  outQueue[3][31]_i_9/O
                         net (fo=1, routed)           0.299     9.939    outQueue[3][31]_i_9_n_0
    SLICE_X0Y16          LUT6 (Prop_lut6_I1_O)        0.124    10.063 r  outQueue[3][31]_i_4_comp/O
                         net (fo=36, routed)          0.545    10.608    nextOutQueueValid17_out
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.124    10.732 r  outQueue[2][31]_i_2/O
                         net (fo=32, routed)          0.776    11.508    outQueue[2][31]_i_2_n_0
    SLICE_X0Y14          FDSE                                         r  outQueue_reg[2][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    M18                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.514     9.278    CLK_IBUF_BUFG
    SLICE_X0Y14          FDSE                                         r  outQueue_reg[2][5]/C
                         clock pessimism              0.339     9.617    
                         clock uncertainty           -0.035     9.582    
    SLICE_X0Y14          FDSE (Setup_fdse_C_CE)      -0.205     9.377    outQueue_reg[2][5]
  -------------------------------------------------------------------
                         required time                          9.377    
                         arrival time                         -11.508    
  -------------------------------------------------------------------
                         slack                                 -2.131    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 outQueue_reg[3][30]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            outQueue_reg[2][30]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.754%)  route 0.125ns (40.246%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.589     1.416    CLK_IBUF_BUFG
    SLICE_X1Y17          FDSE                                         r  outQueue_reg[3][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDSE (Prop_fdse_C_Q)         0.141     1.557 r  outQueue_reg[3][30]/Q
                         net (fo=6, routed)           0.125     1.682    outQueue_reg[3][30]
    SLICE_X0Y17          LUT5 (Prop_lut5_I0_O)        0.045     1.727 r  outQueue[2][30]_i_1/O
                         net (fo=1, routed)           0.000     1.727    nextOutQueue[2][30]
    SLICE_X0Y17          FDSE                                         r  outQueue_reg[2][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.858     1.931    CLK_IBUF_BUFG
    SLICE_X0Y17          FDSE                                         r  outQueue_reg[2][30]/C
                         clock pessimism             -0.502     1.429    
    SLICE_X0Y17          FDSE (Hold_fdse_C_D)         0.092     1.521    outQueue_reg[2][30]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 curr_size_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            curr_size_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.246ns (71.147%)  route 0.100ns (28.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.557     1.384    CLK_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  curr_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.148     1.532 r  curr_size_reg[2]/Q
                         net (fo=4, routed)           0.100     1.632    curr_size_reg[2]
    SLICE_X8Y29          LUT6 (Prop_lut6_I5_O)        0.098     1.730 r  curr_size[3]_i_1/O
                         net (fo=1, routed)           0.000     1.730    next_size[3]
    SLICE_X8Y29          FDRE                                         r  curr_size_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.825     1.898    CLK_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  curr_size_reg[3]/C
                         clock pessimism             -0.514     1.384    
    SLICE_X8Y29          FDRE (Hold_fdre_C_D)         0.121     1.505    curr_size_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 outQueue_reg[0][1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inQueue_reg[0][1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.399%)  route 0.150ns (44.601%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.593     1.420    CLK_IBUF_BUFG
    SLICE_X3Y10          FDSE                                         r  outQueue_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDSE (Prop_fdse_C_Q)         0.141     1.561 r  outQueue_reg[0][1]/Q
                         net (fo=5, routed)           0.150     1.711    o_node_f_OBUF[1]
    SLICE_X1Y9           LUT5 (Prop_lut5_I4_O)        0.045     1.756 r  inQueue[0][1]_i_1/O
                         net (fo=1, routed)           0.000     1.756    nextInQueue[0][1]
    SLICE_X1Y9           FDSE                                         r  inQueue_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.865     1.938    CLK_IBUF_BUFG
    SLICE_X1Y9           FDSE                                         r  inQueue_reg[0][1]/C
                         clock pessimism             -0.501     1.437    
    SLICE_X1Y9           FDSE (Hold_fdse_C_D)         0.091     1.528    inQueue_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 outQueue_reg[0][31]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inQueue_reg[0][31]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.979%)  route 0.152ns (45.021%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.592     1.419    CLK_IBUF_BUFG
    SLICE_X3Y12          FDSE                                         r  outQueue_reg[0][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDSE (Prop_fdse_C_Q)         0.141     1.560 r  outQueue_reg[0][31]/Q
                         net (fo=5, routed)           0.152     1.712    o_node_f_OBUF[31]
    SLICE_X0Y13          LUT5 (Prop_lut5_I4_O)        0.045     1.757 r  inQueue[0][31]_i_2/O
                         net (fo=1, routed)           0.000     1.757    nextInQueue[0][31]
    SLICE_X0Y13          FDSE                                         r  inQueue_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.861     1.934    CLK_IBUF_BUFG
    SLICE_X0Y13          FDSE                                         r  inQueue_reg[0][31]/C
                         clock pessimism             -0.501     1.433    
    SLICE_X0Y13          FDSE (Hold_fdse_C_D)         0.091     1.524    inQueue_reg[0][31]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 outQueue_reg[0][2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inQueue_reg[0][2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.112%)  route 0.185ns (49.889%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.592     1.419    CLK_IBUF_BUFG
    SLICE_X5Y9           FDSE                                         r  outQueue_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDSE (Prop_fdse_C_Q)         0.141     1.560 r  outQueue_reg[0][2]/Q
                         net (fo=1, routed)           0.185     1.745    o_node_f_OBUF[2]
    SLICE_X6Y9           LUT5 (Prop_lut5_I4_O)        0.045     1.790 r  inQueue[0][2]_i_1/O
                         net (fo=2, routed)           0.000     1.790    nextInQueue[0][2]
    SLICE_X6Y9           FDSE                                         r  inQueue_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.863     1.936    CLK_IBUF_BUFG
    SLICE_X6Y9           FDSE                                         r  inQueue_reg[0][2]/C
                         clock pessimism             -0.501     1.435    
    SLICE_X6Y9           FDSE (Hold_fdse_C_D)         0.121     1.556    inQueue_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 FSM_sequential_curr_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FSM_sequential_curr_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.900ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.559     1.386    CLK_IBUF_BUFG
    SLICE_X12Y18         FDRE                                         r  FSM_sequential_curr_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.164     1.550 f  FSM_sequential_curr_state_reg/Q
                         net (fo=2, routed)           0.163     1.713    curr_state
    SLICE_X12Y18         LUT2 (Prop_lut2_I1_O)        0.043     1.756 r  FSM_sequential_curr_state_i_2/O
                         net (fo=1, routed)           0.000     1.756    next_state
    SLICE_X12Y18         FDRE                                         r  FSM_sequential_curr_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.827     1.900    CLK_IBUF_BUFG
    SLICE_X12Y18         FDRE                                         r  FSM_sequential_curr_state_reg/C
                         clock pessimism             -0.514     1.386    
    SLICE_X12Y18         FDRE (Hold_fdre_C_D)         0.133     1.519    FSM_sequential_curr_state_reg
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 inQueue_reg[0][9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            outQueue_reg[1][9]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.408%)  route 0.198ns (51.592%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.592     1.419    CLK_IBUF_BUFG
    SLICE_X7Y8           FDSE                                         r  inQueue_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDSE (Prop_fdse_C_Q)         0.141     1.560 r  inQueue_reg[0][9]/Q
                         net (fo=17, routed)          0.198     1.758    inQueue_reg[0][9]
    SLICE_X6Y7           LUT5 (Prop_lut5_I4_O)        0.045     1.803 r  outQueue[1][9]_i_1/O
                         net (fo=1, routed)           0.000     1.803    nextOutQueue[1][9]
    SLICE_X6Y7           FDSE                                         r  outQueue_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.863     1.936    CLK_IBUF_BUFG
    SLICE_X6Y7           FDSE                                         r  outQueue_reg[1][9]/C
                         clock pessimism             -0.501     1.435    
    SLICE_X6Y7           FDSE (Hold_fdse_C_D)         0.121     1.556    outQueue_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 outQueue_reg[0][16]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inQueue_reg[0][16]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.433%)  route 0.149ns (41.567%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.591     1.418    CLK_IBUF_BUFG
    SLICE_X6Y11          FDSE                                         r  outQueue_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDSE (Prop_fdse_C_Q)         0.164     1.582 r  outQueue_reg[0][16]/Q
                         net (fo=5, routed)           0.149     1.731    o_node_f_OBUF[16]
    SLICE_X5Y12          LUT5 (Prop_lut5_I4_O)        0.045     1.776 r  inQueue[0][16]_i_1/O
                         net (fo=1, routed)           0.000     1.776    nextInQueue[0][16]
    SLICE_X5Y12          FDSE                                         r  inQueue_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.860     1.933    CLK_IBUF_BUFG
    SLICE_X5Y12          FDSE                                         r  inQueue_reg[0][16]/C
                         clock pessimism             -0.501     1.432    
    SLICE_X5Y12          FDSE (Hold_fdse_C_D)         0.092     1.524    inQueue_reg[0][16]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 inQueue_reg[0][2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            outQueue_reg[1][2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.303%)  route 0.149ns (41.697%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.592     1.419    CLK_IBUF_BUFG
    SLICE_X6Y9           FDSE                                         r  inQueue_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDSE (Prop_fdse_C_Q)         0.164     1.583 r  inQueue_reg[0][2]/Q
                         net (fo=3, routed)           0.149     1.732    inQueue_reg[0][2]
    SLICE_X7Y9           LUT5 (Prop_lut5_I4_O)        0.045     1.777 r  outQueue[1][2]_i_1/O
                         net (fo=1, routed)           0.000     1.777    nextOutQueue[1][2]
    SLICE_X7Y9           FDSE                                         r  outQueue_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.863     1.936    CLK_IBUF_BUFG
    SLICE_X7Y9           FDSE                                         r  outQueue_reg[1][2]/C
                         clock pessimism             -0.504     1.432    
    SLICE_X7Y9           FDSE (Hold_fdse_C_D)         0.092     1.524    outQueue_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 curr_size_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            curr_size_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.557     1.384    CLK_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  curr_size_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164     1.548 r  curr_size_reg[1]/Q
                         net (fo=5, routed)           0.186     1.734    curr_size_reg[1]
    SLICE_X8Y29          LUT5 (Prop_lut5_I1_O)        0.043     1.777 r  curr_size[2]_i_1/O
                         net (fo=1, routed)           0.000     1.777    next_size[2]
    SLICE_X8Y29          FDRE                                         r  curr_size_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.825     1.898    CLK_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  curr_size_reg[2]/C
                         clock pessimism             -0.514     1.384    
    SLICE_X8Y29          FDRE (Hold_fdre_C_D)         0.131     1.515    curr_size_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X12Y18   FSM_sequential_curr_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X6Y22    curr_size_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X8Y29    curr_size_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X8Y29    curr_size_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X8Y29    curr_size_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X6Y22    inQueueValid_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X4Y22    inQueueValid_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y20    inQueueValid_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X0Y21    inQueueValid_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X12Y18   FSM_sequential_curr_state_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X12Y18   FSM_sequential_curr_state_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X6Y22    curr_size_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X6Y22    curr_size_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X8Y29    curr_size_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X8Y29    curr_size_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X8Y29    curr_size_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X8Y29    curr_size_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X8Y29    curr_size_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X8Y29    curr_size_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X12Y18   FSM_sequential_curr_state_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X12Y18   FSM_sequential_curr_state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X6Y22    curr_size_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X6Y22    curr_size_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X8Y29    curr_size_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X8Y29    curr_size_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X8Y29    curr_size_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X8Y29    curr_size_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X8Y29    curr_size_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X8Y29    curr_size_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_read
                            (input port)
  Destination:            o_full
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.546ns  (logic 3.674ns (48.695%)  route 3.871ns (51.305%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  i_read (IN)
                         net (fo=0)                   0.000     0.000    i_read
    L18                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  i_read_IBUF_inst/O
                         net (fo=75, routed)          1.722     2.656    i_read_IBUF
    SLICE_X8Y29          LUT6 (Prop_lut6_I4_O)        0.124     2.780 r  o_full_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.149     4.929    o_full_OBUF
    J19                  OBUF (Prop_obuf_I_O)         2.617     7.546 r  o_full_OBUF_inst/O
                         net (fo=0)                   0.000     7.546    o_full
    J19                                                               r  o_full (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_read
                            (input port)
  Destination:            o_empty
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.403ns  (logic 3.671ns (49.591%)  route 3.732ns (50.409%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  i_read (IN)
                         net (fo=0)                   0.000     0.000    i_read
    L18                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  i_read_IBUF_inst/O
                         net (fo=75, routed)          1.570     2.504    i_read_IBUF
    SLICE_X8Y29          LUT6 (Prop_lut6_I4_O)        0.124     2.628 r  o_empty_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.162     4.790    o_empty_OBUF
    J17                  OBUF (Prop_obuf_I_O)         2.614     7.403 r  o_empty_OBUF_inst/O
                         net (fo=0)                   0.000     7.403    o_empty
    J17                                                               r  o_empty (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_wrt
                            (input port)
  Destination:            o_full
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.563ns  (logic 1.363ns (53.162%)  route 1.201ns (46.838%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J18                                               0.000     0.000 r  i_wrt (IN)
                         net (fo=0)                   0.000     0.000    i_wrt
    J18                  IBUF (Prop_ibuf_I_O)         0.184     0.184 r  i_wrt_IBUF_inst/O
                         net (fo=77, routed)          0.614     0.798    i_wrt_IBUF
    SLICE_X8Y29          LUT6 (Prop_lut6_I5_O)        0.045     0.843 r  o_full_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.586     1.429    o_full_OBUF
    J19                  OBUF (Prop_obuf_I_O)         1.134     2.563 r  o_full_OBUF_inst/O
                         net (fo=0)                   0.000     2.563    o_full
    J19                                                               r  o_full (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_wrt
                            (input port)
  Destination:            o_empty
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.564ns  (logic 1.360ns (53.034%)  route 1.204ns (46.966%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J18                                               0.000     0.000 r  i_wrt (IN)
                         net (fo=0)                   0.000     0.000    i_wrt
    J18                  IBUF (Prop_ibuf_I_O)         0.184     0.184 r  i_wrt_IBUF_inst/O
                         net (fo=77, routed)          0.616     0.800    i_wrt_IBUF
    SLICE_X8Y29          LUT6 (Prop_lut6_I5_O)        0.045     0.845 r  o_empty_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.588     1.433    o_empty_OBUF
    J17                  OBUF (Prop_obuf_I_O)         1.131     2.564 r  o_empty_OBUF_inst/O
                         net (fo=0)                   0.000     2.564    o_empty
    J17                                                               r  o_empty (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 outQueue_reg[0][30]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_node_f[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.484ns  (logic 3.122ns (36.802%)  route 5.362ns (63.198%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.564     4.570    CLK_IBUF_BUFG
    SLICE_X10Y13         FDSE                                         r  outQueue_reg[0][30]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDSE (Prop_fdse_C_Q)         0.518     5.088 r  outQueue_reg[0][30]_lopt_replica/Q
                         net (fo=1, routed)           5.362    10.450    outQueue_reg[0][30]_lopt_replica_1
    M2                   OBUF (Prop_obuf_I_O)         2.604    13.054 r  o_node_f_OBUF[30]_inst/O
                         net (fo=0)                   0.000    13.054    o_node_f[30]
    M2                                                                r  o_node_f[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outQueue_reg[0][28]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_node_f[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.293ns  (logic 3.120ns (37.621%)  route 5.173ns (62.379%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.566     4.572    CLK_IBUF_BUFG
    SLICE_X10Y11         FDSE                                         r  outQueue_reg[0][28]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDSE (Prop_fdse_C_Q)         0.518     5.090 r  outQueue_reg[0][28]_lopt_replica/Q
                         net (fo=1, routed)           5.173    10.263    outQueue_reg[0][28]_lopt_replica_1
    N2                   OBUF (Prop_obuf_I_O)         2.602    12.865 r  o_node_f_OBUF[28]_inst/O
                         net (fo=0)                   0.000    12.865    o_node_f[28]
    N2                                                                r  o_node_f[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outQueue_reg[0][29]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_node_f[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.123ns  (logic 3.060ns (37.673%)  route 5.063ns (62.327%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.618     4.624    CLK_IBUF_BUFG
    SLICE_X5Y22          FDSE                                         r  outQueue_reg[0][29]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDSE (Prop_fdse_C_Q)         0.456     5.080 r  outQueue_reg[0][29]_lopt_replica/Q
                         net (fo=1, routed)           5.063    10.143    outQueue_reg[0][29]_lopt_replica_1
    M1                   OBUF (Prop_obuf_I_O)         2.604    12.747 r  o_node_f_OBUF[29]_inst/O
                         net (fo=0)                   0.000    12.747    o_node_f[29]
    M1                                                                r  o_node_f[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outQueue_reg[0][26]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_node_f[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.100ns  (logic 3.056ns (37.734%)  route 5.043ns (62.266%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.617     4.623    CLK_IBUF_BUFG
    SLICE_X5Y23          FDSE                                         r  outQueue_reg[0][26]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDSE (Prop_fdse_C_Q)         0.456     5.079 r  outQueue_reg[0][26]_lopt_replica/Q
                         net (fo=1, routed)           5.043    10.122    outQueue_reg[0][26]_lopt_replica_1
    N3                   OBUF (Prop_obuf_I_O)         2.600    12.723 r  o_node_f_OBUF[26]_inst/O
                         net (fo=0)                   0.000    12.723    o_node_f[26]
    N3                                                                r  o_node_f[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outQueue_reg[0][31]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_node_f[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.066ns  (logic 3.061ns (37.953%)  route 5.005ns (62.047%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.557     4.563    CLK_IBUF_BUFG
    SLICE_X11Y19         FDSE                                         r  outQueue_reg[0][31]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDSE (Prop_fdse_C_Q)         0.456     5.019 r  outQueue_reg[0][31]_lopt_replica/Q
                         net (fo=1, routed)           5.005    10.024    outQueue_reg[0][31]_lopt_replica_1
    M3                   OBUF (Prop_obuf_I_O)         2.605    12.629 r  o_node_f_OBUF[31]_inst/O
                         net (fo=0)                   0.000    12.629    o_node_f[31]
    M3                                                                r  o_node_f[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outQueue_reg[0][27]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_node_f[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.058ns  (logic 3.121ns (38.729%)  route 4.937ns (61.271%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.556     4.562    CLK_IBUF_BUFG
    SLICE_X8Y20          FDSE                                         r  outQueue_reg[0][27]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDSE (Prop_fdse_C_Q)         0.518     5.080 r  outQueue_reg[0][27]_lopt_replica/Q
                         net (fo=1, routed)           4.937    10.017    outQueue_reg[0][27]_lopt_replica_1
    N1                   OBUF (Prop_obuf_I_O)         2.603    12.620 r  o_node_f_OBUF[27]_inst/O
                         net (fo=0)                   0.000    12.620    o_node_f[27]
    N1                                                                r  o_node_f[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outQueue_reg[0][25]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_node_f[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.035ns  (logic 3.067ns (38.171%)  route 4.968ns (61.829%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.558     4.564    CLK_IBUF_BUFG
    SLICE_X11Y18         FDSE                                         r  outQueue_reg[0][25]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDSE (Prop_fdse_C_Q)         0.456     5.020 r  outQueue_reg[0][25]_lopt_replica/Q
                         net (fo=1, routed)           4.968     9.988    outQueue_reg[0][25]_lopt_replica_1
    P3                   OBUF (Prop_obuf_I_O)         2.611    12.599 r  o_node_f_OBUF[25]_inst/O
                         net (fo=0)                   0.000    12.599    o_node_f[25]
    P3                                                                r  o_node_f[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outQueue_reg[0][24]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_node_f[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.443ns  (logic 3.126ns (42.004%)  route 4.317ns (57.996%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.557     4.563    CLK_IBUF_BUFG
    SLICE_X12Y19         FDSE                                         r  outQueue_reg[0][24]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDSE (Prop_fdse_C_Q)         0.518     5.081 r  outQueue_reg[0][24]_lopt_replica/Q
                         net (fo=1, routed)           4.317     9.398    outQueue_reg[0][24]_lopt_replica_1
    P1                   OBUF (Prop_obuf_I_O)         2.608    12.006 r  o_node_f_OBUF[24]_inst/O
                         net (fo=0)                   0.000    12.006    o_node_f[24]
    P1                                                                r  o_node_f[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outQueue_reg[0][11]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_node_f[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.280ns  (logic 3.048ns (41.872%)  route 4.232ns (58.128%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.636     4.642    CLK_IBUF_BUFG
    SLICE_X3Y9           FDSE                                         r  outQueue_reg[0][11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDSE (Prop_fdse_C_Q)         0.456     5.098 r  outQueue_reg[0][11]_lopt_replica/Q
                         net (fo=1, routed)           4.232     9.329    outQueue_reg[0][11]_lopt_replica_1
    U4                   OBUF (Prop_obuf_I_O)         2.592    11.922 r  o_node_f_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.922    o_node_f[11]
    U4                                                                r  o_node_f[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outQueue_reg[0][23]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_node_f[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.203ns  (logic 3.060ns (42.481%)  route 4.143ns (57.519%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.618     4.624    CLK_IBUF_BUFG
    SLICE_X5Y22          FDSE                                         r  outQueue_reg[0][23]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDSE (Prop_fdse_C_Q)         0.456     5.080 r  outQueue_reg[0][23]_lopt_replica/Q
                         net (fo=1, routed)           4.143     9.223    outQueue_reg[0][23]_lopt_replica_1
    R2                   OBUF (Prop_obuf_I_O)         2.604    11.827 r  o_node_f_OBUF[23]_inst/O
                         net (fo=0)                   0.000    11.827    o_node_f[23]
    R2                                                                r  o_node_f[23] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 outQueueValid_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.948ns  (logic 1.298ns (66.629%)  route 0.650ns (33.371%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.583     1.410    CLK_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  outQueueValid_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.164     1.574 r  outQueueValid_reg[0]/Q
                         net (fo=6, routed)           0.650     2.224    o_valid_OBUF
    G19                  OBUF (Prop_obuf_I_O)         1.134     3.357 r  o_valid_OBUF_inst/O
                         net (fo=0)                   0.000     3.357    o_valid
    G19                                                               r  o_valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 curr_size_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_full
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.084ns  (logic 1.343ns (64.449%)  route 0.741ns (35.551%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.557     1.384    CLK_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  curr_size_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164     1.548 f  curr_size_reg[3]/Q
                         net (fo=3, routed)           0.154     1.702    curr_size_reg[3]
    SLICE_X8Y29          LUT6 (Prop_lut6_I0_O)        0.045     1.747 r  o_full_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.586     2.334    o_full_OBUF
    J19                  OBUF (Prop_obuf_I_O)         1.134     3.467 r  o_full_OBUF_inst/O
                         net (fo=0)                   0.000     3.467    o_full
    J19                                                               r  o_full (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 curr_size_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_empty
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.091ns  (logic 1.340ns (64.075%)  route 0.751ns (35.925%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.557     1.384    CLK_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  curr_size_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164     1.548 r  curr_size_reg[3]/Q
                         net (fo=3, routed)           0.163     1.711    curr_size_reg[3]
    SLICE_X8Y29          LUT6 (Prop_lut6_I1_O)        0.045     1.756 r  o_empty_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.588     2.344    o_empty_OBUF
    J17                  OBUF (Prop_obuf_I_O)         1.131     3.475 r  o_empty_OBUF_inst/O
                         net (fo=0)                   0.000     3.475    o_empty
    J17                                                               r  o_empty (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_curr_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_ready_rep
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.377ns  (logic 1.325ns (55.726%)  route 1.052ns (44.274%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.559     1.386    CLK_IBUF_BUFG
    SLICE_X12Y18         FDRE                                         r  FSM_sequential_curr_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.164     1.550 f  FSM_sequential_curr_state_reg/Q
                         net (fo=2, routed)           0.163     1.713    curr_state
    SLICE_X12Y18         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  o_ready_enq_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.889     2.647    o_ready_rep_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.116     3.763 r  o_ready_rep_OBUF_inst/O
                         net (fo=0)                   0.000     3.763    o_ready_rep
    H17                                                               r  o_ready_rep (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outQueue_reg[0][0]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_node_f[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.442ns  (logic 1.272ns (52.087%)  route 1.170ns (47.913%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.564     1.391    CLK_IBUF_BUFG
    SLICE_X10Y11         FDSE                                         r  outQueue_reg[0][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDSE (Prop_fdse_C_Q)         0.164     1.555 r  outQueue_reg[0][0]_lopt_replica/Q
                         net (fo=1, routed)           1.170     2.725    outQueue_reg[0][0]_lopt_replica_1
    V7                   OBUF (Prop_obuf_I_O)         1.108     3.832 r  o_node_f_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.832    o_node_f[0]
    V7                                                                r  o_node_f[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outQueue_reg[0][4]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_node_f[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.449ns  (logic 1.309ns (53.476%)  route 1.139ns (46.524%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.563     1.390    CLK_IBUF_BUFG
    SLICE_X10Y12         FDSE                                         r  outQueue_reg[0][4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDSE (Prop_fdse_C_Q)         0.164     1.554 r  outQueue_reg[0][4]_lopt_replica/Q
                         net (fo=1, routed)           1.139     2.693    outQueue_reg[0][4]_lopt_replica_1
    V8                   OBUF (Prop_obuf_I_O)         1.145     3.838 r  o_node_f_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.838    o_node_f[4]
    V8                                                                r  o_node_f[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_curr_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_ready_enq
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.453ns  (logic 1.348ns (54.944%)  route 1.105ns (45.056%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.559     1.386    CLK_IBUF_BUFG
    SLICE_X12Y18         FDRE                                         r  FSM_sequential_curr_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.164     1.550 f  FSM_sequential_curr_state_reg/Q
                         net (fo=2, routed)           0.163     1.713    curr_state
    SLICE_X12Y18         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  o_ready_enq_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.942     2.700    o_ready_rep_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.139     3.839 r  o_ready_enq_OBUF_inst/O
                         net (fo=0)                   0.000     3.839    o_ready_enq
    G17                                                               r  o_ready_enq (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outQueue_reg[0][3]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_node_f[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.454ns  (logic 1.271ns (51.797%)  route 1.183ns (48.203%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.562     1.389    CLK_IBUF_BUFG
    SLICE_X9Y14          FDSE                                         r  outQueue_reg[0][3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDSE (Prop_fdse_C_Q)         0.141     1.530 r  outQueue_reg[0][3]_lopt_replica/Q
                         net (fo=1, routed)           1.183     2.713    outQueue_reg[0][3]_lopt_replica_1
    U5                   OBUF (Prop_obuf_I_O)         1.130     3.842 r  o_node_f_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.842    o_node_f[3]
    U5                                                                r  o_node_f[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outQueue_reg[0][2]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_node_f[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.460ns  (logic 1.279ns (51.973%)  route 1.181ns (48.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.562     1.389    CLK_IBUF_BUFG
    SLICE_X10Y13         FDSE                                         r  outQueue_reg[0][2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDSE (Prop_fdse_C_Q)         0.164     1.553 r  outQueue_reg[0][2]_lopt_replica/Q
                         net (fo=1, routed)           1.181     2.734    outQueue_reg[0][2]_lopt_replica_1
    V5                   OBUF (Prop_obuf_I_O)         1.115     3.849 r  o_node_f_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.849    o_node_f[2]
    V5                                                                r  o_node_f[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outQueue_reg[0][5]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_node_f[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.523ns  (logic 1.309ns (51.886%)  route 1.214ns (48.114%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.563     1.390    CLK_IBUF_BUFG
    SLICE_X8Y12          FDSE                                         r  outQueue_reg[0][5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDSE (Prop_fdse_C_Q)         0.164     1.554 r  outQueue_reg[0][5]_lopt_replica/Q
                         net (fo=1, routed)           1.214     2.768    outQueue_reg[0][5]_lopt_replica_1
    U8                   OBUF (Prop_obuf_I_O)         1.145     3.913 r  o_node_f_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.913    o_node_f[5]
    U8                                                                r  o_node_f[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay           608 Endpoints
Min Delay           608 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_node_f[28]
                            (input port)
  Destination:            outQueue_reg[2][0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.616ns  (logic 1.952ns (20.294%)  route 7.665ns (79.706%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        4.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 r  i_node_f[28] (IN)
                         net (fo=0)                   0.000     0.000    i_node_f[28]
    R19                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  i_node_f_IBUF[28]_inst/O
                         net (fo=10, routed)          3.716     4.649    i_node_f_IBUF[28]
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.124     4.773 r  inQueue[0][31]_i_23/O
                         net (fo=1, routed)           0.000     4.773    inQueue[0][31]_i_23_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.171 f  inQueue_reg[0][31]_i_4/CO[3]
                         net (fo=2, routed)           0.887     6.058    inQueue_reg[0][31]_i_4_n_0
    SLICE_X3Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.182 f  inQueue[0][31]_i_7/O
                         net (fo=68, routed)          0.515     6.697    nextInQueueValid130_out
    SLICE_X2Y12          LUT5 (Prop_lut5_I1_O)        0.124     6.821 r  outQueue[1][31]_i_4/O
                         net (fo=36, routed)          1.041     7.861    nextOutQueueValid1
    SLICE_X0Y16          LUT6 (Prop_lut6_I2_O)        0.124     7.985 r  outQueue[3][31]_i_4_comp/O
                         net (fo=36, routed)          0.723     8.708    nextOutQueueValid17_out
    SLICE_X4Y15          LUT5 (Prop_lut5_I1_O)        0.124     8.832 r  outQueue[2][0]_i_1/O
                         net (fo=1, routed)           0.784     9.616    nextOutQueue[2][0]
    SLICE_X5Y15          FDSE                                         r  outQueue_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.511     4.275    CLK_IBUF_BUFG
    SLICE_X5Y15          FDSE                                         r  outQueue_reg[2][0]/C

Slack:                    inf
  Source:                 i_node_f[28]
                            (input port)
  Destination:            outQueue_reg[2][3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.459ns  (logic 1.952ns (20.631%)  route 7.508ns (79.369%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        4.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 r  i_node_f[28] (IN)
                         net (fo=0)                   0.000     0.000    i_node_f[28]
    R19                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  i_node_f_IBUF[28]_inst/O
                         net (fo=10, routed)          3.716     4.649    i_node_f_IBUF[28]
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.124     4.773 r  inQueue[0][31]_i_23/O
                         net (fo=1, routed)           0.000     4.773    inQueue[0][31]_i_23_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.171 f  inQueue_reg[0][31]_i_4/CO[3]
                         net (fo=2, routed)           0.887     6.058    inQueue_reg[0][31]_i_4_n_0
    SLICE_X3Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.182 f  inQueue[0][31]_i_7/O
                         net (fo=68, routed)          0.515     6.697    nextInQueueValid130_out
    SLICE_X2Y12          LUT5 (Prop_lut5_I1_O)        0.124     6.821 r  outQueue[1][31]_i_4/O
                         net (fo=36, routed)          1.041     7.861    nextOutQueueValid1
    SLICE_X0Y16          LUT6 (Prop_lut6_I2_O)        0.124     7.985 r  outQueue[3][31]_i_4_comp/O
                         net (fo=36, routed)          0.645     8.631    nextOutQueueValid17_out
    SLICE_X3Y15          LUT5 (Prop_lut5_I1_O)        0.124     8.755 r  outQueue[2][3]_i_1/O
                         net (fo=1, routed)           0.705     9.459    nextOutQueue[2][3]
    SLICE_X5Y15          FDSE                                         r  outQueue_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.511     4.275    CLK_IBUF_BUFG
    SLICE_X5Y15          FDSE                                         r  outQueue_reg[2][3]/C

Slack:                    inf
  Source:                 i_node_f[28]
                            (input port)
  Destination:            outQueue_reg[2][13]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.430ns  (logic 1.952ns (20.695%)  route 7.478ns (79.305%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        4.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 r  i_node_f[28] (IN)
                         net (fo=0)                   0.000     0.000    i_node_f[28]
    R19                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  i_node_f_IBUF[28]_inst/O
                         net (fo=10, routed)          3.716     4.649    i_node_f_IBUF[28]
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.124     4.773 r  inQueue[0][31]_i_23/O
                         net (fo=1, routed)           0.000     4.773    inQueue[0][31]_i_23_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.171 f  inQueue_reg[0][31]_i_4/CO[3]
                         net (fo=2, routed)           0.887     6.058    inQueue_reg[0][31]_i_4_n_0
    SLICE_X3Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.182 f  inQueue[0][31]_i_7/O
                         net (fo=68, routed)          0.515     6.697    nextInQueueValid130_out
    SLICE_X2Y12          LUT5 (Prop_lut5_I1_O)        0.124     6.821 r  outQueue[1][31]_i_4/O
                         net (fo=36, routed)          1.041     7.861    nextOutQueueValid1
    SLICE_X0Y16          LUT6 (Prop_lut6_I2_O)        0.124     7.985 r  outQueue[3][31]_i_4_comp/O
                         net (fo=36, routed)          0.545     8.530    nextOutQueueValid17_out
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.124     8.654 r  outQueue[2][31]_i_2/O
                         net (fo=32, routed)          0.776     9.430    outQueue[2][31]_i_2_n_0
    SLICE_X0Y14          FDSE                                         r  outQueue_reg[2][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.514     4.278    CLK_IBUF_BUFG
    SLICE_X0Y14          FDSE                                         r  outQueue_reg[2][13]/C

Slack:                    inf
  Source:                 i_node_f[28]
                            (input port)
  Destination:            outQueue_reg[2][18]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.430ns  (logic 1.952ns (20.695%)  route 7.478ns (79.305%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        4.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 r  i_node_f[28] (IN)
                         net (fo=0)                   0.000     0.000    i_node_f[28]
    R19                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  i_node_f_IBUF[28]_inst/O
                         net (fo=10, routed)          3.716     4.649    i_node_f_IBUF[28]
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.124     4.773 r  inQueue[0][31]_i_23/O
                         net (fo=1, routed)           0.000     4.773    inQueue[0][31]_i_23_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.171 f  inQueue_reg[0][31]_i_4/CO[3]
                         net (fo=2, routed)           0.887     6.058    inQueue_reg[0][31]_i_4_n_0
    SLICE_X3Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.182 f  inQueue[0][31]_i_7/O
                         net (fo=68, routed)          0.515     6.697    nextInQueueValid130_out
    SLICE_X2Y12          LUT5 (Prop_lut5_I1_O)        0.124     6.821 r  outQueue[1][31]_i_4/O
                         net (fo=36, routed)          1.041     7.861    nextOutQueueValid1
    SLICE_X0Y16          LUT6 (Prop_lut6_I2_O)        0.124     7.985 r  outQueue[3][31]_i_4_comp/O
                         net (fo=36, routed)          0.545     8.530    nextOutQueueValid17_out
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.124     8.654 r  outQueue[2][31]_i_2/O
                         net (fo=32, routed)          0.776     9.430    outQueue[2][31]_i_2_n_0
    SLICE_X0Y14          FDSE                                         r  outQueue_reg[2][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.514     4.278    CLK_IBUF_BUFG
    SLICE_X0Y14          FDSE                                         r  outQueue_reg[2][18]/C

Slack:                    inf
  Source:                 i_node_f[28]
                            (input port)
  Destination:            outQueue_reg[2][5]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.430ns  (logic 1.952ns (20.695%)  route 7.478ns (79.305%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        4.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 r  i_node_f[28] (IN)
                         net (fo=0)                   0.000     0.000    i_node_f[28]
    R19                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  i_node_f_IBUF[28]_inst/O
                         net (fo=10, routed)          3.716     4.649    i_node_f_IBUF[28]
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.124     4.773 r  inQueue[0][31]_i_23/O
                         net (fo=1, routed)           0.000     4.773    inQueue[0][31]_i_23_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.171 f  inQueue_reg[0][31]_i_4/CO[3]
                         net (fo=2, routed)           0.887     6.058    inQueue_reg[0][31]_i_4_n_0
    SLICE_X3Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.182 f  inQueue[0][31]_i_7/O
                         net (fo=68, routed)          0.515     6.697    nextInQueueValid130_out
    SLICE_X2Y12          LUT5 (Prop_lut5_I1_O)        0.124     6.821 r  outQueue[1][31]_i_4/O
                         net (fo=36, routed)          1.041     7.861    nextOutQueueValid1
    SLICE_X0Y16          LUT6 (Prop_lut6_I2_O)        0.124     7.985 r  outQueue[3][31]_i_4_comp/O
                         net (fo=36, routed)          0.545     8.530    nextOutQueueValid17_out
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.124     8.654 r  outQueue[2][31]_i_2/O
                         net (fo=32, routed)          0.776     9.430    outQueue[2][31]_i_2_n_0
    SLICE_X0Y14          FDSE                                         r  outQueue_reg[2][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.514     4.278    CLK_IBUF_BUFG
    SLICE_X0Y14          FDSE                                         r  outQueue_reg[2][5]/C

Slack:                    inf
  Source:                 i_node_f[28]
                            (input port)
  Destination:            outQueue_reg[2][0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.382ns  (logic 1.952ns (20.801%)  route 7.430ns (79.199%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        4.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 r  i_node_f[28] (IN)
                         net (fo=0)                   0.000     0.000    i_node_f[28]
    R19                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  i_node_f_IBUF[28]_inst/O
                         net (fo=10, routed)          3.716     4.649    i_node_f_IBUF[28]
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.124     4.773 r  inQueue[0][31]_i_23/O
                         net (fo=1, routed)           0.000     4.773    inQueue[0][31]_i_23_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.171 f  inQueue_reg[0][31]_i_4/CO[3]
                         net (fo=2, routed)           0.887     6.058    inQueue_reg[0][31]_i_4_n_0
    SLICE_X3Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.182 f  inQueue[0][31]_i_7/O
                         net (fo=68, routed)          0.515     6.697    nextInQueueValid130_out
    SLICE_X2Y12          LUT5 (Prop_lut5_I1_O)        0.124     6.821 r  outQueue[1][31]_i_4/O
                         net (fo=36, routed)          1.041     7.861    nextOutQueueValid1
    SLICE_X0Y16          LUT6 (Prop_lut6_I2_O)        0.124     7.985 r  outQueue[3][31]_i_4_comp/O
                         net (fo=36, routed)          0.545     8.530    nextOutQueueValid17_out
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.124     8.654 r  outQueue[2][31]_i_2/O
                         net (fo=32, routed)          0.728     9.382    outQueue[2][31]_i_2_n_0
    SLICE_X5Y15          FDSE                                         r  outQueue_reg[2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.511     4.275    CLK_IBUF_BUFG
    SLICE_X5Y15          FDSE                                         r  outQueue_reg[2][0]/C

Slack:                    inf
  Source:                 i_node_f[28]
                            (input port)
  Destination:            outQueue_reg[2][12]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.382ns  (logic 1.952ns (20.801%)  route 7.430ns (79.199%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        4.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 r  i_node_f[28] (IN)
                         net (fo=0)                   0.000     0.000    i_node_f[28]
    R19                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  i_node_f_IBUF[28]_inst/O
                         net (fo=10, routed)          3.716     4.649    i_node_f_IBUF[28]
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.124     4.773 r  inQueue[0][31]_i_23/O
                         net (fo=1, routed)           0.000     4.773    inQueue[0][31]_i_23_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.171 f  inQueue_reg[0][31]_i_4/CO[3]
                         net (fo=2, routed)           0.887     6.058    inQueue_reg[0][31]_i_4_n_0
    SLICE_X3Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.182 f  inQueue[0][31]_i_7/O
                         net (fo=68, routed)          0.515     6.697    nextInQueueValid130_out
    SLICE_X2Y12          LUT5 (Prop_lut5_I1_O)        0.124     6.821 r  outQueue[1][31]_i_4/O
                         net (fo=36, routed)          1.041     7.861    nextOutQueueValid1
    SLICE_X0Y16          LUT6 (Prop_lut6_I2_O)        0.124     7.985 r  outQueue[3][31]_i_4_comp/O
                         net (fo=36, routed)          0.545     8.530    nextOutQueueValid17_out
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.124     8.654 r  outQueue[2][31]_i_2/O
                         net (fo=32, routed)          0.728     9.382    outQueue[2][31]_i_2_n_0
    SLICE_X5Y15          FDSE                                         r  outQueue_reg[2][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.511     4.275    CLK_IBUF_BUFG
    SLICE_X5Y15          FDSE                                         r  outQueue_reg[2][12]/C

Slack:                    inf
  Source:                 i_node_f[28]
                            (input port)
  Destination:            outQueue_reg[2][2]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.382ns  (logic 1.952ns (20.801%)  route 7.430ns (79.199%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        4.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 r  i_node_f[28] (IN)
                         net (fo=0)                   0.000     0.000    i_node_f[28]
    R19                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  i_node_f_IBUF[28]_inst/O
                         net (fo=10, routed)          3.716     4.649    i_node_f_IBUF[28]
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.124     4.773 r  inQueue[0][31]_i_23/O
                         net (fo=1, routed)           0.000     4.773    inQueue[0][31]_i_23_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.171 f  inQueue_reg[0][31]_i_4/CO[3]
                         net (fo=2, routed)           0.887     6.058    inQueue_reg[0][31]_i_4_n_0
    SLICE_X3Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.182 f  inQueue[0][31]_i_7/O
                         net (fo=68, routed)          0.515     6.697    nextInQueueValid130_out
    SLICE_X2Y12          LUT5 (Prop_lut5_I1_O)        0.124     6.821 r  outQueue[1][31]_i_4/O
                         net (fo=36, routed)          1.041     7.861    nextOutQueueValid1
    SLICE_X0Y16          LUT6 (Prop_lut6_I2_O)        0.124     7.985 r  outQueue[3][31]_i_4_comp/O
                         net (fo=36, routed)          0.545     8.530    nextOutQueueValid17_out
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.124     8.654 r  outQueue[2][31]_i_2/O
                         net (fo=32, routed)          0.728     9.382    outQueue[2][31]_i_2_n_0
    SLICE_X4Y15          FDSE                                         r  outQueue_reg[2][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.511     4.275    CLK_IBUF_BUFG
    SLICE_X4Y15          FDSE                                         r  outQueue_reg[2][2]/C

Slack:                    inf
  Source:                 i_node_f[28]
                            (input port)
  Destination:            outQueue_reg[2][3]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.382ns  (logic 1.952ns (20.801%)  route 7.430ns (79.199%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        4.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 r  i_node_f[28] (IN)
                         net (fo=0)                   0.000     0.000    i_node_f[28]
    R19                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  i_node_f_IBUF[28]_inst/O
                         net (fo=10, routed)          3.716     4.649    i_node_f_IBUF[28]
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.124     4.773 r  inQueue[0][31]_i_23/O
                         net (fo=1, routed)           0.000     4.773    inQueue[0][31]_i_23_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.171 f  inQueue_reg[0][31]_i_4/CO[3]
                         net (fo=2, routed)           0.887     6.058    inQueue_reg[0][31]_i_4_n_0
    SLICE_X3Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.182 f  inQueue[0][31]_i_7/O
                         net (fo=68, routed)          0.515     6.697    nextInQueueValid130_out
    SLICE_X2Y12          LUT5 (Prop_lut5_I1_O)        0.124     6.821 r  outQueue[1][31]_i_4/O
                         net (fo=36, routed)          1.041     7.861    nextOutQueueValid1
    SLICE_X0Y16          LUT6 (Prop_lut6_I2_O)        0.124     7.985 r  outQueue[3][31]_i_4_comp/O
                         net (fo=36, routed)          0.545     8.530    nextOutQueueValid17_out
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.124     8.654 r  outQueue[2][31]_i_2/O
                         net (fo=32, routed)          0.728     9.382    outQueue[2][31]_i_2_n_0
    SLICE_X5Y15          FDSE                                         r  outQueue_reg[2][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.511     4.275    CLK_IBUF_BUFG
    SLICE_X5Y15          FDSE                                         r  outQueue_reg[2][3]/C

Slack:                    inf
  Source:                 i_node_f[28]
                            (input port)
  Destination:            outQueue_reg[2][8]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.382ns  (logic 1.952ns (20.801%)  route 7.430ns (79.199%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        4.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 r  i_node_f[28] (IN)
                         net (fo=0)                   0.000     0.000    i_node_f[28]
    R19                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  i_node_f_IBUF[28]_inst/O
                         net (fo=10, routed)          3.716     4.649    i_node_f_IBUF[28]
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.124     4.773 r  inQueue[0][31]_i_23/O
                         net (fo=1, routed)           0.000     4.773    inQueue[0][31]_i_23_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.171 f  inQueue_reg[0][31]_i_4/CO[3]
                         net (fo=2, routed)           0.887     6.058    inQueue_reg[0][31]_i_4_n_0
    SLICE_X3Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.182 f  inQueue[0][31]_i_7/O
                         net (fo=68, routed)          0.515     6.697    nextInQueueValid130_out
    SLICE_X2Y12          LUT5 (Prop_lut5_I1_O)        0.124     6.821 r  outQueue[1][31]_i_4/O
                         net (fo=36, routed)          1.041     7.861    nextOutQueueValid1
    SLICE_X0Y16          LUT6 (Prop_lut6_I2_O)        0.124     7.985 r  outQueue[3][31]_i_4_comp/O
                         net (fo=36, routed)          0.545     8.530    nextOutQueueValid17_out
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.124     8.654 r  outQueue[2][31]_i_2/O
                         net (fo=32, routed)          0.728     9.382    outQueue[2][31]_i_2_n_0
    SLICE_X4Y15          FDSE                                         r  outQueue_reg[2][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.511     4.275    CLK_IBUF_BUFG
    SLICE_X4Y15          FDSE                                         r  outQueue_reg[2][8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_node_f[3]
                            (input port)
  Destination:            inQueue_reg[0][3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.656ns  (logic 0.209ns (31.860%)  route 0.447ns (68.140%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  i_node_f[3] (IN)
                         net (fo=0)                   0.000     0.000    i_node_f[3]
    U16                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  i_node_f_IBUF[3]_inst/O
                         net (fo=10, routed)          0.447     0.611    i_node_f_IBUF[3]
    SLICE_X1Y9           LUT5 (Prop_lut5_I2_O)        0.045     0.656 r  inQueue[0][3]_i_1/O
                         net (fo=1, routed)           0.000     0.656    nextInQueue[0][3]
    SLICE_X1Y9           FDSE                                         r  inQueue_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.865     1.938    CLK_IBUF_BUFG
    SLICE_X1Y9           FDSE                                         r  inQueue_reg[0][3]/C

Slack:                    inf
  Source:                 i_node_f[12]
                            (input port)
  Destination:            inQueue_reg[0][12]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.695ns  (logic 0.220ns (31.706%)  route 0.475ns (68.294%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  i_node_f[12] (IN)
                         net (fo=0)                   0.000     0.000    i_node_f[12]
    V16                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  i_node_f_IBUF[12]_inst/O
                         net (fo=10, routed)          0.475     0.650    i_node_f_IBUF[12]
    SLICE_X5Y13          LUT5 (Prop_lut5_I2_O)        0.045     0.695 r  inQueue[0][12]_i_1/O
                         net (fo=1, routed)           0.000     0.695    nextInQueue[0][12]
    SLICE_X5Y13          FDSE                                         r  inQueue_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.859     1.932    CLK_IBUF_BUFG
    SLICE_X5Y13          FDSE                                         r  inQueue_reg[0][12]/C

Slack:                    inf
  Source:                 i_node_f[6]
                            (input port)
  Destination:            inQueue_reg[0][6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.218ns (28.959%)  route 0.535ns (71.041%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  i_node_f[6] (IN)
                         net (fo=0)                   0.000     0.000    i_node_f[6]
    W13                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_node_f_IBUF[6]_inst/O
                         net (fo=10, routed)          0.535     0.708    i_node_f_IBUF[6]
    SLICE_X6Y9           LUT5 (Prop_lut5_I2_O)        0.045     0.753 r  inQueue[0][6]_i_1/O
                         net (fo=1, routed)           0.000     0.753    nextInQueue[0][6]
    SLICE_X6Y9           FDSE                                         r  inQueue_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.863     1.936    CLK_IBUF_BUFG
    SLICE_X6Y9           FDSE                                         r  inQueue_reg[0][6]/C

Slack:                    inf
  Source:                 i_node_f[1]
                            (input port)
  Destination:            inQueue_reg[0][1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.764ns  (logic 0.205ns (26.846%)  route 0.559ns (73.154%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  i_node_f[1] (IN)
                         net (fo=0)                   0.000     0.000    i_node_f[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  i_node_f_IBUF[1]_inst/O
                         net (fo=10, routed)          0.559     0.719    i_node_f_IBUF[1]
    SLICE_X1Y9           LUT5 (Prop_lut5_I2_O)        0.045     0.764 r  inQueue[0][1]_i_1/O
                         net (fo=1, routed)           0.000     0.764    nextInQueue[0][1]
    SLICE_X1Y9           FDSE                                         r  inQueue_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.865     1.938    CLK_IBUF_BUFG
    SLICE_X1Y9           FDSE                                         r  inQueue_reg[0][1]/C

Slack:                    inf
  Source:                 i_node_f[20]
                            (input port)
  Destination:            inQueue_reg[0][20]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.205ns (25.989%)  route 0.585ns (74.011%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  i_node_f[20] (IN)
                         net (fo=0)                   0.000     0.000    i_node_f[20]
    U19                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  i_node_f_IBUF[20]_inst/O
                         net (fo=10, routed)          0.585     0.745    i_node_f_IBUF[20]
    SLICE_X5Y13          LUT5 (Prop_lut5_I2_O)        0.045     0.790 r  inQueue[0][20]_i_1/O
                         net (fo=1, routed)           0.000     0.790    nextInQueue[0][20]
    SLICE_X5Y13          FDSE                                         r  inQueue_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.859     1.932    CLK_IBUF_BUFG
    SLICE_X5Y13          FDSE                                         r  inQueue_reg[0][20]/C

Slack:                    inf
  Source:                 i_node_f[16]
                            (input port)
  Destination:            inQueue_reg[0][16]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.210ns (26.597%)  route 0.580ns (73.403%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  i_node_f[16] (IN)
                         net (fo=0)                   0.000     0.000    i_node_f[16]
    T17                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  i_node_f_IBUF[16]_inst/O
                         net (fo=10, routed)          0.580     0.746    i_node_f_IBUF[16]
    SLICE_X5Y12          LUT5 (Prop_lut5_I2_O)        0.045     0.791 r  inQueue[0][16]_i_1/O
                         net (fo=1, routed)           0.000     0.791    nextInQueue[0][16]
    SLICE_X5Y12          FDSE                                         r  inQueue_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.860     1.933    CLK_IBUF_BUFG
    SLICE_X5Y12          FDSE                                         r  inQueue_reg[0][16]/C

Slack:                    inf
  Source:                 i_node_f[28]
                            (input port)
  Destination:            inQueue_reg[0][28]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.794ns  (logic 0.208ns (26.160%)  route 0.586ns (73.840%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 r  i_node_f[28] (IN)
                         net (fo=0)                   0.000     0.000    i_node_f[28]
    R19                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  i_node_f_IBUF[28]_inst/O
                         net (fo=10, routed)          0.586     0.749    i_node_f_IBUF[28]
    SLICE_X0Y15          LUT5 (Prop_lut5_I2_O)        0.045     0.794 r  inQueue[0][28]_i_1/O
                         net (fo=1, routed)           0.000     0.794    nextInQueue[0][28]
    SLICE_X0Y15          FDSE                                         r  inQueue_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.860     1.933    CLK_IBUF_BUFG
    SLICE_X0Y15          FDSE                                         r  inQueue_reg[0][28]/C

Slack:                    inf
  Source:                 i_node_f[9]
                            (input port)
  Destination:            inQueue_reg[0][9]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.807ns  (logic 0.208ns (25.721%)  route 0.600ns (74.279%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  i_node_f[9] (IN)
                         net (fo=0)                   0.000     0.000    i_node_f[9]
    W17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  i_node_f_IBUF[9]_inst/O
                         net (fo=10, routed)          0.600     0.762    i_node_f_IBUF[9]
    SLICE_X7Y8           LUT5 (Prop_lut5_I2_O)        0.045     0.807 r  inQueue[0][9]_i_1/O
                         net (fo=1, routed)           0.000     0.807    nextInQueue[0][9]
    SLICE_X7Y8           FDSE                                         r  inQueue_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.863     1.936    CLK_IBUF_BUFG
    SLICE_X7Y8           FDSE                                         r  inQueue_reg[0][9]/C

Slack:                    inf
  Source:                 i_node_f[7]
                            (input port)
  Destination:            inQueue_reg[0][7]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.210ns (25.841%)  route 0.602ns (74.159%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  i_node_f[7] (IN)
                         net (fo=0)                   0.000     0.000    i_node_f[7]
    W15                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  i_node_f_IBUF[7]_inst/O
                         net (fo=10, routed)          0.602     0.767    i_node_f_IBUF[7]
    SLICE_X6Y8           LUT5 (Prop_lut5_I2_O)        0.045     0.812 r  inQueue[0][7]_i_1/O
                         net (fo=1, routed)           0.000     0.812    nextInQueue[0][7]
    SLICE_X6Y8           FDSE                                         r  inQueue_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.863     1.936    CLK_IBUF_BUFG
    SLICE_X6Y8           FDSE                                         r  inQueue_reg[0][7]/C

Slack:                    inf
  Source:                 i_node_f[18]
                            (input port)
  Destination:            inQueue_reg[0][18]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.834ns  (logic 0.213ns (25.537%)  route 0.621ns (74.463%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  i_node_f[18] (IN)
                         net (fo=0)                   0.000     0.000    i_node_f[18]
    W18                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  i_node_f_IBUF[18]_inst/O
                         net (fo=10, routed)          0.621     0.789    i_node_f_IBUF[18]
    SLICE_X5Y12          LUT5 (Prop_lut5_I2_O)        0.045     0.834 r  inQueue[0][18]_i_1/O
                         net (fo=1, routed)           0.000     0.834    nextInQueue[0][18]
    SLICE_X5Y12          FDSE                                         r  inQueue_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.860     1.933    CLK_IBUF_BUFG
    SLICE_X5Y12          FDSE                                         r  inQueue_reg[0][18]/C





