Clock,Clock Source,Clock Frequency,Function
pl0_ref_clk,CIPS,100 MHz,Clock source for clocking wizard.
clk_out1,Clocking wizard,150 MHz, "Memory mapped AXI clock, accelerator clock."
clk_out2,Clocking wizard,105 MHz,AXI-Lite clock to configure the different IPs in the design.
clk_out3,Clocking wizard,200 MHz,"MIPI D-PHY core clock, AXI4-Stream clock."
sys_clk0,SI570 (External),200 MHz,Differential clock source used internally by the memory controller to generate various clocks to access DDR memory.
HDMI DRU clock,SI570 (External),200 MHz,Clock for data recovery unit for low line rates.
