
icarus_software.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b214  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  0800b3e4  0800b3e4  0001b3e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b460  0800b460  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  0800b460  0800b460  0001b460  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b468  0800b468  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b468  0800b468  0001b468  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b46c  0800b46c  0001b46c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  0800b470  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00007db8  2000007c  0800b4ec  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20007e34  0800b4ec  00027e34  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000272fc  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000058b9  00000000  00000000  000473a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b08  00000000  00000000  0004cc68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000018c0  00000000  00000000  0004e770  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000274e2  00000000  00000000  00050030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020922  00000000  00000000  00077512  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e00e5  00000000  00000000  00097e34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00177f19  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006e4c  00000000  00000000  00177f6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000007c 	.word	0x2000007c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800b3cc 	.word	0x0800b3cc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000080 	.word	0x20000080
 800020c:	0800b3cc 	.word	0x0800b3cc

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295
 8000220:	f04f 30ff 	movne.w	r0, #4294967295
 8000224:	f000 b96e 	b.w	8000504 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9d08      	ldr	r5, [sp, #32]
 8000246:	4604      	mov	r4, r0
 8000248:	468c      	mov	ip, r1
 800024a:	2b00      	cmp	r3, #0
 800024c:	f040 8083 	bne.w	8000356 <__udivmoddi4+0x116>
 8000250:	428a      	cmp	r2, r1
 8000252:	4617      	mov	r7, r2
 8000254:	d947      	bls.n	80002e6 <__udivmoddi4+0xa6>
 8000256:	fab2 f282 	clz	r2, r2
 800025a:	b142      	cbz	r2, 800026e <__udivmoddi4+0x2e>
 800025c:	f1c2 0020 	rsb	r0, r2, #32
 8000260:	fa24 f000 	lsr.w	r0, r4, r0
 8000264:	4091      	lsls	r1, r2
 8000266:	4097      	lsls	r7, r2
 8000268:	ea40 0c01 	orr.w	ip, r0, r1
 800026c:	4094      	lsls	r4, r2
 800026e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000272:	0c23      	lsrs	r3, r4, #16
 8000274:	fbbc f6f8 	udiv	r6, ip, r8
 8000278:	fa1f fe87 	uxth.w	lr, r7
 800027c:	fb08 c116 	mls	r1, r8, r6, ip
 8000280:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000284:	fb06 f10e 	mul.w	r1, r6, lr
 8000288:	4299      	cmp	r1, r3
 800028a:	d909      	bls.n	80002a0 <__udivmoddi4+0x60>
 800028c:	18fb      	adds	r3, r7, r3
 800028e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000292:	f080 8119 	bcs.w	80004c8 <__udivmoddi4+0x288>
 8000296:	4299      	cmp	r1, r3
 8000298:	f240 8116 	bls.w	80004c8 <__udivmoddi4+0x288>
 800029c:	3e02      	subs	r6, #2
 800029e:	443b      	add	r3, r7
 80002a0:	1a5b      	subs	r3, r3, r1
 80002a2:	b2a4      	uxth	r4, r4
 80002a4:	fbb3 f0f8 	udiv	r0, r3, r8
 80002a8:	fb08 3310 	mls	r3, r8, r0, r3
 80002ac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002b0:	fb00 fe0e 	mul.w	lr, r0, lr
 80002b4:	45a6      	cmp	lr, r4
 80002b6:	d909      	bls.n	80002cc <__udivmoddi4+0x8c>
 80002b8:	193c      	adds	r4, r7, r4
 80002ba:	f100 33ff 	add.w	r3, r0, #4294967295
 80002be:	f080 8105 	bcs.w	80004cc <__udivmoddi4+0x28c>
 80002c2:	45a6      	cmp	lr, r4
 80002c4:	f240 8102 	bls.w	80004cc <__udivmoddi4+0x28c>
 80002c8:	3802      	subs	r0, #2
 80002ca:	443c      	add	r4, r7
 80002cc:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002d0:	eba4 040e 	sub.w	r4, r4, lr
 80002d4:	2600      	movs	r6, #0
 80002d6:	b11d      	cbz	r5, 80002e0 <__udivmoddi4+0xa0>
 80002d8:	40d4      	lsrs	r4, r2
 80002da:	2300      	movs	r3, #0
 80002dc:	e9c5 4300 	strd	r4, r3, [r5]
 80002e0:	4631      	mov	r1, r6
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	b902      	cbnz	r2, 80002ea <__udivmoddi4+0xaa>
 80002e8:	deff      	udf	#255	; 0xff
 80002ea:	fab2 f282 	clz	r2, r2
 80002ee:	2a00      	cmp	r2, #0
 80002f0:	d150      	bne.n	8000394 <__udivmoddi4+0x154>
 80002f2:	1bcb      	subs	r3, r1, r7
 80002f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f8:	fa1f f887 	uxth.w	r8, r7
 80002fc:	2601      	movs	r6, #1
 80002fe:	fbb3 fcfe 	udiv	ip, r3, lr
 8000302:	0c21      	lsrs	r1, r4, #16
 8000304:	fb0e 331c 	mls	r3, lr, ip, r3
 8000308:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800030c:	fb08 f30c 	mul.w	r3, r8, ip
 8000310:	428b      	cmp	r3, r1
 8000312:	d907      	bls.n	8000324 <__udivmoddi4+0xe4>
 8000314:	1879      	adds	r1, r7, r1
 8000316:	f10c 30ff 	add.w	r0, ip, #4294967295
 800031a:	d202      	bcs.n	8000322 <__udivmoddi4+0xe2>
 800031c:	428b      	cmp	r3, r1
 800031e:	f200 80e9 	bhi.w	80004f4 <__udivmoddi4+0x2b4>
 8000322:	4684      	mov	ip, r0
 8000324:	1ac9      	subs	r1, r1, r3
 8000326:	b2a3      	uxth	r3, r4
 8000328:	fbb1 f0fe 	udiv	r0, r1, lr
 800032c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000330:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000334:	fb08 f800 	mul.w	r8, r8, r0
 8000338:	45a0      	cmp	r8, r4
 800033a:	d907      	bls.n	800034c <__udivmoddi4+0x10c>
 800033c:	193c      	adds	r4, r7, r4
 800033e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0x10a>
 8000344:	45a0      	cmp	r8, r4
 8000346:	f200 80d9 	bhi.w	80004fc <__udivmoddi4+0x2bc>
 800034a:	4618      	mov	r0, r3
 800034c:	eba4 0408 	sub.w	r4, r4, r8
 8000350:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000354:	e7bf      	b.n	80002d6 <__udivmoddi4+0x96>
 8000356:	428b      	cmp	r3, r1
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x12e>
 800035a:	2d00      	cmp	r5, #0
 800035c:	f000 80b1 	beq.w	80004c2 <__udivmoddi4+0x282>
 8000360:	2600      	movs	r6, #0
 8000362:	e9c5 0100 	strd	r0, r1, [r5]
 8000366:	4630      	mov	r0, r6
 8000368:	4631      	mov	r1, r6
 800036a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036e:	fab3 f683 	clz	r6, r3
 8000372:	2e00      	cmp	r6, #0
 8000374:	d14a      	bne.n	800040c <__udivmoddi4+0x1cc>
 8000376:	428b      	cmp	r3, r1
 8000378:	d302      	bcc.n	8000380 <__udivmoddi4+0x140>
 800037a:	4282      	cmp	r2, r0
 800037c:	f200 80b8 	bhi.w	80004f0 <__udivmoddi4+0x2b0>
 8000380:	1a84      	subs	r4, r0, r2
 8000382:	eb61 0103 	sbc.w	r1, r1, r3
 8000386:	2001      	movs	r0, #1
 8000388:	468c      	mov	ip, r1
 800038a:	2d00      	cmp	r5, #0
 800038c:	d0a8      	beq.n	80002e0 <__udivmoddi4+0xa0>
 800038e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000392:	e7a5      	b.n	80002e0 <__udivmoddi4+0xa0>
 8000394:	f1c2 0320 	rsb	r3, r2, #32
 8000398:	fa20 f603 	lsr.w	r6, r0, r3
 800039c:	4097      	lsls	r7, r2
 800039e:	fa01 f002 	lsl.w	r0, r1, r2
 80003a2:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a6:	40d9      	lsrs	r1, r3
 80003a8:	4330      	orrs	r0, r6
 80003aa:	0c03      	lsrs	r3, r0, #16
 80003ac:	fbb1 f6fe 	udiv	r6, r1, lr
 80003b0:	fa1f f887 	uxth.w	r8, r7
 80003b4:	fb0e 1116 	mls	r1, lr, r6, r1
 80003b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003bc:	fb06 f108 	mul.w	r1, r6, r8
 80003c0:	4299      	cmp	r1, r3
 80003c2:	fa04 f402 	lsl.w	r4, r4, r2
 80003c6:	d909      	bls.n	80003dc <__udivmoddi4+0x19c>
 80003c8:	18fb      	adds	r3, r7, r3
 80003ca:	f106 3cff 	add.w	ip, r6, #4294967295
 80003ce:	f080 808d 	bcs.w	80004ec <__udivmoddi4+0x2ac>
 80003d2:	4299      	cmp	r1, r3
 80003d4:	f240 808a 	bls.w	80004ec <__udivmoddi4+0x2ac>
 80003d8:	3e02      	subs	r6, #2
 80003da:	443b      	add	r3, r7
 80003dc:	1a5b      	subs	r3, r3, r1
 80003de:	b281      	uxth	r1, r0
 80003e0:	fbb3 f0fe 	udiv	r0, r3, lr
 80003e4:	fb0e 3310 	mls	r3, lr, r0, r3
 80003e8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003ec:	fb00 f308 	mul.w	r3, r0, r8
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x1c4>
 80003f4:	1879      	adds	r1, r7, r1
 80003f6:	f100 3cff 	add.w	ip, r0, #4294967295
 80003fa:	d273      	bcs.n	80004e4 <__udivmoddi4+0x2a4>
 80003fc:	428b      	cmp	r3, r1
 80003fe:	d971      	bls.n	80004e4 <__udivmoddi4+0x2a4>
 8000400:	3802      	subs	r0, #2
 8000402:	4439      	add	r1, r7
 8000404:	1acb      	subs	r3, r1, r3
 8000406:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800040a:	e778      	b.n	80002fe <__udivmoddi4+0xbe>
 800040c:	f1c6 0c20 	rsb	ip, r6, #32
 8000410:	fa03 f406 	lsl.w	r4, r3, r6
 8000414:	fa22 f30c 	lsr.w	r3, r2, ip
 8000418:	431c      	orrs	r4, r3
 800041a:	fa20 f70c 	lsr.w	r7, r0, ip
 800041e:	fa01 f306 	lsl.w	r3, r1, r6
 8000422:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000426:	fa21 f10c 	lsr.w	r1, r1, ip
 800042a:	431f      	orrs	r7, r3
 800042c:	0c3b      	lsrs	r3, r7, #16
 800042e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000432:	fa1f f884 	uxth.w	r8, r4
 8000436:	fb0e 1119 	mls	r1, lr, r9, r1
 800043a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800043e:	fb09 fa08 	mul.w	sl, r9, r8
 8000442:	458a      	cmp	sl, r1
 8000444:	fa02 f206 	lsl.w	r2, r2, r6
 8000448:	fa00 f306 	lsl.w	r3, r0, r6
 800044c:	d908      	bls.n	8000460 <__udivmoddi4+0x220>
 800044e:	1861      	adds	r1, r4, r1
 8000450:	f109 30ff 	add.w	r0, r9, #4294967295
 8000454:	d248      	bcs.n	80004e8 <__udivmoddi4+0x2a8>
 8000456:	458a      	cmp	sl, r1
 8000458:	d946      	bls.n	80004e8 <__udivmoddi4+0x2a8>
 800045a:	f1a9 0902 	sub.w	r9, r9, #2
 800045e:	4421      	add	r1, r4
 8000460:	eba1 010a 	sub.w	r1, r1, sl
 8000464:	b2bf      	uxth	r7, r7
 8000466:	fbb1 f0fe 	udiv	r0, r1, lr
 800046a:	fb0e 1110 	mls	r1, lr, r0, r1
 800046e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000472:	fb00 f808 	mul.w	r8, r0, r8
 8000476:	45b8      	cmp	r8, r7
 8000478:	d907      	bls.n	800048a <__udivmoddi4+0x24a>
 800047a:	19e7      	adds	r7, r4, r7
 800047c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000480:	d22e      	bcs.n	80004e0 <__udivmoddi4+0x2a0>
 8000482:	45b8      	cmp	r8, r7
 8000484:	d92c      	bls.n	80004e0 <__udivmoddi4+0x2a0>
 8000486:	3802      	subs	r0, #2
 8000488:	4427      	add	r7, r4
 800048a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800048e:	eba7 0708 	sub.w	r7, r7, r8
 8000492:	fba0 8902 	umull	r8, r9, r0, r2
 8000496:	454f      	cmp	r7, r9
 8000498:	46c6      	mov	lr, r8
 800049a:	4649      	mov	r1, r9
 800049c:	d31a      	bcc.n	80004d4 <__udivmoddi4+0x294>
 800049e:	d017      	beq.n	80004d0 <__udivmoddi4+0x290>
 80004a0:	b15d      	cbz	r5, 80004ba <__udivmoddi4+0x27a>
 80004a2:	ebb3 020e 	subs.w	r2, r3, lr
 80004a6:	eb67 0701 	sbc.w	r7, r7, r1
 80004aa:	fa07 fc0c 	lsl.w	ip, r7, ip
 80004ae:	40f2      	lsrs	r2, r6
 80004b0:	ea4c 0202 	orr.w	r2, ip, r2
 80004b4:	40f7      	lsrs	r7, r6
 80004b6:	e9c5 2700 	strd	r2, r7, [r5]
 80004ba:	2600      	movs	r6, #0
 80004bc:	4631      	mov	r1, r6
 80004be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c2:	462e      	mov	r6, r5
 80004c4:	4628      	mov	r0, r5
 80004c6:	e70b      	b.n	80002e0 <__udivmoddi4+0xa0>
 80004c8:	4606      	mov	r6, r0
 80004ca:	e6e9      	b.n	80002a0 <__udivmoddi4+0x60>
 80004cc:	4618      	mov	r0, r3
 80004ce:	e6fd      	b.n	80002cc <__udivmoddi4+0x8c>
 80004d0:	4543      	cmp	r3, r8
 80004d2:	d2e5      	bcs.n	80004a0 <__udivmoddi4+0x260>
 80004d4:	ebb8 0e02 	subs.w	lr, r8, r2
 80004d8:	eb69 0104 	sbc.w	r1, r9, r4
 80004dc:	3801      	subs	r0, #1
 80004de:	e7df      	b.n	80004a0 <__udivmoddi4+0x260>
 80004e0:	4608      	mov	r0, r1
 80004e2:	e7d2      	b.n	800048a <__udivmoddi4+0x24a>
 80004e4:	4660      	mov	r0, ip
 80004e6:	e78d      	b.n	8000404 <__udivmoddi4+0x1c4>
 80004e8:	4681      	mov	r9, r0
 80004ea:	e7b9      	b.n	8000460 <__udivmoddi4+0x220>
 80004ec:	4666      	mov	r6, ip
 80004ee:	e775      	b.n	80003dc <__udivmoddi4+0x19c>
 80004f0:	4630      	mov	r0, r6
 80004f2:	e74a      	b.n	800038a <__udivmoddi4+0x14a>
 80004f4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004f8:	4439      	add	r1, r7
 80004fa:	e713      	b.n	8000324 <__udivmoddi4+0xe4>
 80004fc:	3802      	subs	r0, #2
 80004fe:	443c      	add	r4, r7
 8000500:	e724      	b.n	800034c <__udivmoddi4+0x10c>
 8000502:	bf00      	nop

08000504 <__aeabi_idiv0>:
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop

08000508 <pointer_inc>:
volatile int32_t can_buffer_pointer_rx = 0;
volatile int32_t can_buffer_pointer_tx = 0;

uint32_t can_readFrame(void);

uint32_t pointer_inc(uint32_t val, uint32_t size) {
 8000508:	b480      	push	{r7}
 800050a:	b083      	sub	sp, #12
 800050c:	af00      	add	r7, sp, #0
 800050e:	6078      	str	r0, [r7, #4]
 8000510:	6039      	str	r1, [r7, #0]
	return (val + 1) % size;
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	3301      	adds	r3, #1
 8000516:	683a      	ldr	r2, [r7, #0]
 8000518:	fbb3 f2f2 	udiv	r2, r3, r2
 800051c:	6839      	ldr	r1, [r7, #0]
 800051e:	fb01 f202 	mul.w	r2, r1, r2
 8000522:	1a9b      	subs	r3, r3, r2
}
 8000524:	4618      	mov	r0, r3
 8000526:	370c      	adds	r7, #12
 8000528:	46bd      	mov	sp, r7
 800052a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800052e:	4770      	bx	lr

08000530 <can_addMsg>:

void can_addMsg(CAN_msg msg) {
 8000530:	b590      	push	{r4, r7, lr}
 8000532:	b085      	sub	sp, #20
 8000534:	af00      	add	r7, sp, #0
 8000536:	463c      	mov	r4, r7
 8000538:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	can_buffer[can_buffer_pointer_tx] = msg;
 800053c:	4b13      	ldr	r3, [pc, #76]	; (800058c <can_addMsg+0x5c>)
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	4a13      	ldr	r2, [pc, #76]	; (8000590 <can_addMsg+0x60>)
 8000542:	011b      	lsls	r3, r3, #4
 8000544:	4413      	add	r3, r2
 8000546:	461c      	mov	r4, r3
 8000548:	463b      	mov	r3, r7
 800054a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800054c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	can_buffer_pointer_tx = pointer_inc(can_buffer_pointer_tx, CAN_BUFFER_DEPTH);
 8000550:	4b0e      	ldr	r3, [pc, #56]	; (800058c <can_addMsg+0x5c>)
 8000552:	681b      	ldr	r3, [r3, #0]
 8000554:	2140      	movs	r1, #64	; 0x40
 8000556:	4618      	mov	r0, r3
 8000558:	f7ff ffd6 	bl	8000508 <pointer_inc>
 800055c:	4603      	mov	r3, r0
 800055e:	461a      	mov	r2, r3
 8000560:	4b0a      	ldr	r3, [pc, #40]	; (800058c <can_addMsg+0x5c>)
 8000562:	601a      	str	r2, [r3, #0]

	if (can_buffer_pointer_tx == can_buffer_pointer_rx) { // indicates overflow
 8000564:	4b09      	ldr	r3, [pc, #36]	; (800058c <can_addMsg+0x5c>)
 8000566:	681a      	ldr	r2, [r3, #0]
 8000568:	4b0a      	ldr	r3, [pc, #40]	; (8000594 <can_addMsg+0x64>)
 800056a:	681b      	ldr	r3, [r3, #0]
 800056c:	429a      	cmp	r2, r3
 800056e:	d109      	bne.n	8000584 <can_addMsg+0x54>
		can_buffer_pointer_rx = pointer_inc(can_buffer_pointer_rx, CAN_BUFFER_DEPTH); // skip one msg in the rx buffer
 8000570:	4b08      	ldr	r3, [pc, #32]	; (8000594 <can_addMsg+0x64>)
 8000572:	681b      	ldr	r3, [r3, #0]
 8000574:	2140      	movs	r1, #64	; 0x40
 8000576:	4618      	mov	r0, r3
 8000578:	f7ff ffc6 	bl	8000508 <pointer_inc>
 800057c:	4603      	mov	r3, r0
 800057e:	461a      	mov	r2, r3
 8000580:	4b04      	ldr	r3, [pc, #16]	; (8000594 <can_addMsg+0x64>)
 8000582:	601a      	str	r2, [r3, #0]
	}
}
 8000584:	bf00      	nop
 8000586:	3714      	adds	r7, #20
 8000588:	46bd      	mov	sp, r7
 800058a:	bd90      	pop	{r4, r7, pc}
 800058c:	2000009c 	.word	0x2000009c
 8000590:	200072ec 	.word	0x200072ec
 8000594:	20000098 	.word	0x20000098

08000598 <CAN_Config>:

/*
 * Configures CAN protocol for 250kbit/s without interrupt for reading (only polling).
 */
void CAN_Config(uint32_t id)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	b08c      	sub	sp, #48	; 0x30
 800059c:	af00      	add	r7, sp, #0
 800059e:	6078      	str	r0, [r7, #4]

    /*##-1- Configure the CAN peripheral #######################################*/
    // Done in MX_CAN1_Init()

    /*##-2- Configure the CAN Filter ###########################################*/
    sFilterConfig.FilterBank = 0;
 80005a0:	2300      	movs	r3, #0
 80005a2:	61fb      	str	r3, [r7, #28]
    sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80005a4:	2300      	movs	r3, #0
 80005a6:	623b      	str	r3, [r7, #32]
    sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80005a8:	2301      	movs	r3, #1
 80005aa:	627b      	str	r3, [r7, #36]	; 0x24
    sFilterConfig.FilterIdHigh = 0x0000;
 80005ac:	2300      	movs	r3, #0
 80005ae:	60bb      	str	r3, [r7, #8]
    sFilterConfig.FilterIdLow = 0x0000;
 80005b0:	2300      	movs	r3, #0
 80005b2:	60fb      	str	r3, [r7, #12]
    sFilterConfig.FilterMaskIdHigh = 0x0000;
 80005b4:	2300      	movs	r3, #0
 80005b6:	613b      	str	r3, [r7, #16]
    sFilterConfig.FilterMaskIdLow = 0x0000;
 80005b8:	2300      	movs	r3, #0
 80005ba:	617b      	str	r3, [r7, #20]
    sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 80005bc:	2300      	movs	r3, #0
 80005be:	61bb      	str	r3, [r7, #24]
    sFilterConfig.FilterActivation = ENABLE;
 80005c0:	2301      	movs	r3, #1
 80005c2:	62bb      	str	r3, [r7, #40]	; 0x28
    sFilterConfig.SlaveStartFilterBank = 14;
 80005c4:	230e      	movs	r3, #14
 80005c6:	62fb      	str	r3, [r7, #44]	; 0x2c

    if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK)
 80005c8:	f107 0308 	add.w	r3, r7, #8
 80005cc:	4619      	mov	r1, r3
 80005ce:	4810      	ldr	r0, [pc, #64]	; (8000610 <CAN_Config+0x78>)
 80005d0:	f003 fc3a 	bl	8003e48 <HAL_CAN_ConfigFilter>
        /* Filter configuration Error */
        //      _Error_Handler(__FILE__, __LINE__);
    }

    /*##-3- Start the CAN peripheral ###########################################*/
    if (HAL_CAN_Start(&hcan1) != HAL_OK)
 80005d4:	480e      	ldr	r0, [pc, #56]	; (8000610 <CAN_Config+0x78>)
 80005d6:	f003 fd17 	bl	8004008 <HAL_CAN_Start>
        /* Start Error */
        //      _Error_Handler(__FILE__, __LINE__);
    }

    /*##-4- Activate CAN RX notification #######################################*/
    if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 80005da:	2102      	movs	r1, #2
 80005dc:	480c      	ldr	r0, [pc, #48]	; (8000610 <CAN_Config+0x78>)
 80005de:	f003 fe91 	bl	8004304 <HAL_CAN_ActivateNotification>
        /* Notification Error */
    	//_Error_Handler(__FILE__, __LINE__);
    }

    /*##-5- Configure Transmission process #####################################*/
    TxHeader.StdId = id;
 80005e2:	4a0c      	ldr	r2, [pc, #48]	; (8000614 <CAN_Config+0x7c>)
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	6013      	str	r3, [r2, #0]
    TxHeader.ExtId = id; // not needed
 80005e8:	4a0a      	ldr	r2, [pc, #40]	; (8000614 <CAN_Config+0x7c>)
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	6053      	str	r3, [r2, #4]
    TxHeader.RTR = CAN_RTR_DATA;
 80005ee:	4b09      	ldr	r3, [pc, #36]	; (8000614 <CAN_Config+0x7c>)
 80005f0:	2200      	movs	r2, #0
 80005f2:	60da      	str	r2, [r3, #12]
    TxHeader.IDE = CAN_ID_STD;
 80005f4:	4b07      	ldr	r3, [pc, #28]	; (8000614 <CAN_Config+0x7c>)
 80005f6:	2200      	movs	r2, #0
 80005f8:	609a      	str	r2, [r3, #8]
    TxHeader.DLC = 8;
 80005fa:	4b06      	ldr	r3, [pc, #24]	; (8000614 <CAN_Config+0x7c>)
 80005fc:	2208      	movs	r2, #8
 80005fe:	611a      	str	r2, [r3, #16]
    TxHeader.TransmitGlobalTime = DISABLE;
 8000600:	4b04      	ldr	r3, [pc, #16]	; (8000614 <CAN_Config+0x7c>)
 8000602:	2200      	movs	r2, #0
 8000604:	751a      	strb	r2, [r3, #20]
}
 8000606:	bf00      	nop
 8000608:	3730      	adds	r7, #48	; 0x30
 800060a:	46bd      	mov	sp, r7
 800060c:	bd80      	pop	{r7, pc}
 800060e:	bf00      	nop
 8000610:	200076ec 	.word	0x200076ec
 8000614:	200072b8 	.word	0x200072b8

08000618 <HAL_CAN_RxFifo0MsgPendingCallback>:
    } else { // something bad happen
    	// not sure what to do
    }
}

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8000618:	b580      	push	{r7, lr}
 800061a:	b082      	sub	sp, #8
 800061c:	af00      	add	r7, sp, #0
 800061e:	6078      	str	r0, [r7, #4]
	can_readFrame();
 8000620:	f000 f858 	bl	80006d4 <can_readFrame>
	can_addMsg(can_current_msg);
 8000624:	4b03      	ldr	r3, [pc, #12]	; (8000634 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c>)
 8000626:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000628:	f7ff ff82 	bl	8000530 <can_addMsg>
}
 800062c:	bf00      	nop
 800062e:	3708      	adds	r7, #8
 8000630:	46bd      	mov	sp, r7
 8000632:	bd80      	pop	{r7, pc}
 8000634:	2000729c 	.word	0x2000729c

08000638 <can_msgPending>:

uint32_t can_msgPending() {
 8000638:	b480      	push	{r7}
 800063a:	b083      	sub	sp, #12
 800063c:	af00      	add	r7, sp, #0
	int32_t diff = can_buffer_pointer_tx - can_buffer_pointer_rx;
 800063e:	4b09      	ldr	r3, [pc, #36]	; (8000664 <can_msgPending+0x2c>)
 8000640:	681a      	ldr	r2, [r3, #0]
 8000642:	4b09      	ldr	r3, [pc, #36]	; (8000668 <can_msgPending+0x30>)
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	1ad3      	subs	r3, r2, r3
 8000648:	607b      	str	r3, [r7, #4]
	if (diff < 0) {
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	2b00      	cmp	r3, #0
 800064e:	da02      	bge.n	8000656 <can_msgPending+0x1e>
		diff += CAN_BUFFER_DEPTH;
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	3340      	adds	r3, #64	; 0x40
 8000654:	607b      	str	r3, [r7, #4]
	}

	return diff;
 8000656:	687b      	ldr	r3, [r7, #4]
}
 8000658:	4618      	mov	r0, r3
 800065a:	370c      	adds	r7, #12
 800065c:	46bd      	mov	sp, r7
 800065e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000662:	4770      	bx	lr
 8000664:	2000009c 	.word	0x2000009c
 8000668:	20000098 	.word	0x20000098

0800066c <can_readBuffer>:

CAN_msg can_readBuffer() {
 800066c:	b590      	push	{r4, r7, lr}
 800066e:	b087      	sub	sp, #28
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
	CAN_msg ret = {0};
 8000674:	f107 0308 	add.w	r3, r7, #8
 8000678:	2200      	movs	r2, #0
 800067a:	601a      	str	r2, [r3, #0]
 800067c:	605a      	str	r2, [r3, #4]
 800067e:	609a      	str	r2, [r3, #8]
 8000680:	60da      	str	r2, [r3, #12]

	if (can_msgPending() > 0) {
 8000682:	f7ff ffd9 	bl	8000638 <can_msgPending>
 8000686:	4603      	mov	r3, r0
 8000688:	2b00      	cmp	r3, #0
 800068a:	d013      	beq.n	80006b4 <can_readBuffer+0x48>
		ret = can_buffer[can_buffer_pointer_rx];
 800068c:	4b0f      	ldr	r3, [pc, #60]	; (80006cc <can_readBuffer+0x60>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	4a0f      	ldr	r2, [pc, #60]	; (80006d0 <can_readBuffer+0x64>)
 8000692:	011b      	lsls	r3, r3, #4
 8000694:	4413      	add	r3, r2
 8000696:	f107 0408 	add.w	r4, r7, #8
 800069a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800069c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		can_buffer_pointer_rx = pointer_inc(can_buffer_pointer_rx, CAN_BUFFER_DEPTH);
 80006a0:	4b0a      	ldr	r3, [pc, #40]	; (80006cc <can_readBuffer+0x60>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	2140      	movs	r1, #64	; 0x40
 80006a6:	4618      	mov	r0, r3
 80006a8:	f7ff ff2e 	bl	8000508 <pointer_inc>
 80006ac:	4603      	mov	r3, r0
 80006ae:	461a      	mov	r2, r3
 80006b0:	4b06      	ldr	r3, [pc, #24]	; (80006cc <can_readBuffer+0x60>)
 80006b2:	601a      	str	r2, [r3, #0]
	} else { // no message actually pending
		// do nothing, will return the {0} CAN_msg
	}


	return ret;
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	461c      	mov	r4, r3
 80006b8:	f107 0308 	add.w	r3, r7, #8
 80006bc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80006be:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 80006c2:	6878      	ldr	r0, [r7, #4]
 80006c4:	371c      	adds	r7, #28
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bd90      	pop	{r4, r7, pc}
 80006ca:	bf00      	nop
 80006cc:	20000098 	.word	0x20000098
 80006d0:	200072ec 	.word	0x200072ec

080006d4 <can_readFrame>:
 *
 * byte 0..3 --> some uint32_t
 * byte 4    --> data_id, see CAN_communication.h
 * byte 5..7 --> timestamp
 */
uint32_t can_readFrame(void) {
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b082      	sub	sp, #8
 80006d8:	af00      	add	r7, sp, #0
    uint32_t fill_level = HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0);
 80006da:	2100      	movs	r1, #0
 80006dc:	482a      	ldr	r0, [pc, #168]	; (8000788 <can_readFrame+0xb4>)
 80006de:	f003 fde9 	bl	80042b4 <HAL_CAN_GetRxFifoFillLevel>
 80006e2:	6078      	str	r0, [r7, #4]
    if (fill_level > 0) {
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d049      	beq.n	800077e <can_readFrame+0xaa>
        HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &RxHeader, RxData);
 80006ea:	4b28      	ldr	r3, [pc, #160]	; (800078c <can_readFrame+0xb8>)
 80006ec:	4a28      	ldr	r2, [pc, #160]	; (8000790 <can_readFrame+0xbc>)
 80006ee:	2100      	movs	r1, #0
 80006f0:	4825      	ldr	r0, [pc, #148]	; (8000788 <can_readFrame+0xb4>)
 80006f2:	f003 fccd 	bl	8004090 <HAL_CAN_GetRxMessage>

        can_current_msg.data = 0;
 80006f6:	4b27      	ldr	r3, [pc, #156]	; (8000794 <can_readFrame+0xc0>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	601a      	str	r2, [r3, #0]
        can_current_msg.data += (uint32_t) RxData[0] << 24;
 80006fc:	4b25      	ldr	r3, [pc, #148]	; (8000794 <can_readFrame+0xc0>)
 80006fe:	681a      	ldr	r2, [r3, #0]
 8000700:	4b22      	ldr	r3, [pc, #136]	; (800078c <can_readFrame+0xb8>)
 8000702:	781b      	ldrb	r3, [r3, #0]
 8000704:	061b      	lsls	r3, r3, #24
 8000706:	4413      	add	r3, r2
 8000708:	4a22      	ldr	r2, [pc, #136]	; (8000794 <can_readFrame+0xc0>)
 800070a:	6013      	str	r3, [r2, #0]
        can_current_msg.data += (uint32_t) RxData[1] << 16;
 800070c:	4b21      	ldr	r3, [pc, #132]	; (8000794 <can_readFrame+0xc0>)
 800070e:	681a      	ldr	r2, [r3, #0]
 8000710:	4b1e      	ldr	r3, [pc, #120]	; (800078c <can_readFrame+0xb8>)
 8000712:	785b      	ldrb	r3, [r3, #1]
 8000714:	041b      	lsls	r3, r3, #16
 8000716:	4413      	add	r3, r2
 8000718:	4a1e      	ldr	r2, [pc, #120]	; (8000794 <can_readFrame+0xc0>)
 800071a:	6013      	str	r3, [r2, #0]
        can_current_msg.data += (uint32_t) RxData[2] << 8;
 800071c:	4b1d      	ldr	r3, [pc, #116]	; (8000794 <can_readFrame+0xc0>)
 800071e:	681a      	ldr	r2, [r3, #0]
 8000720:	4b1a      	ldr	r3, [pc, #104]	; (800078c <can_readFrame+0xb8>)
 8000722:	789b      	ldrb	r3, [r3, #2]
 8000724:	021b      	lsls	r3, r3, #8
 8000726:	4413      	add	r3, r2
 8000728:	4a1a      	ldr	r2, [pc, #104]	; (8000794 <can_readFrame+0xc0>)
 800072a:	6013      	str	r3, [r2, #0]
		can_current_msg.data += (uint32_t) RxData[3] << 0;
 800072c:	4b19      	ldr	r3, [pc, #100]	; (8000794 <can_readFrame+0xc0>)
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	4a16      	ldr	r2, [pc, #88]	; (800078c <can_readFrame+0xb8>)
 8000732:	78d2      	ldrb	r2, [r2, #3]
 8000734:	4413      	add	r3, r2
 8000736:	4a17      	ldr	r2, [pc, #92]	; (8000794 <can_readFrame+0xc0>)
 8000738:	6013      	str	r3, [r2, #0]

        can_current_msg.id = RxData[4];
 800073a:	4b14      	ldr	r3, [pc, #80]	; (800078c <can_readFrame+0xb8>)
 800073c:	791a      	ldrb	r2, [r3, #4]
 800073e:	4b15      	ldr	r3, [pc, #84]	; (8000794 <can_readFrame+0xc0>)
 8000740:	711a      	strb	r2, [r3, #4]

        can_current_msg.timestamp = 0;
 8000742:	4b14      	ldr	r3, [pc, #80]	; (8000794 <can_readFrame+0xc0>)
 8000744:	2200      	movs	r2, #0
 8000746:	609a      	str	r2, [r3, #8]
        can_current_msg.timestamp += (uint32_t) RxData[5] << 16;
 8000748:	4b12      	ldr	r3, [pc, #72]	; (8000794 <can_readFrame+0xc0>)
 800074a:	689a      	ldr	r2, [r3, #8]
 800074c:	4b0f      	ldr	r3, [pc, #60]	; (800078c <can_readFrame+0xb8>)
 800074e:	795b      	ldrb	r3, [r3, #5]
 8000750:	041b      	lsls	r3, r3, #16
 8000752:	4413      	add	r3, r2
 8000754:	4a0f      	ldr	r2, [pc, #60]	; (8000794 <can_readFrame+0xc0>)
 8000756:	6093      	str	r3, [r2, #8]
        can_current_msg.timestamp += (uint32_t) RxData[6] << 8;
 8000758:	4b0e      	ldr	r3, [pc, #56]	; (8000794 <can_readFrame+0xc0>)
 800075a:	689a      	ldr	r2, [r3, #8]
 800075c:	4b0b      	ldr	r3, [pc, #44]	; (800078c <can_readFrame+0xb8>)
 800075e:	799b      	ldrb	r3, [r3, #6]
 8000760:	021b      	lsls	r3, r3, #8
 8000762:	4413      	add	r3, r2
 8000764:	4a0b      	ldr	r2, [pc, #44]	; (8000794 <can_readFrame+0xc0>)
 8000766:	6093      	str	r3, [r2, #8]
		can_current_msg.timestamp += (uint32_t) RxData[7] << 0;
 8000768:	4b0a      	ldr	r3, [pc, #40]	; (8000794 <can_readFrame+0xc0>)
 800076a:	689b      	ldr	r3, [r3, #8]
 800076c:	4a07      	ldr	r2, [pc, #28]	; (800078c <can_readFrame+0xb8>)
 800076e:	79d2      	ldrb	r2, [r2, #7]
 8000770:	4413      	add	r3, r2
 8000772:	4a08      	ldr	r2, [pc, #32]	; (8000794 <can_readFrame+0xc0>)
 8000774:	6093      	str	r3, [r2, #8]

        can_current_msg.id_CAN = RxHeader.StdId;
 8000776:	4b06      	ldr	r3, [pc, #24]	; (8000790 <can_readFrame+0xbc>)
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	4a06      	ldr	r2, [pc, #24]	; (8000794 <can_readFrame+0xc0>)
 800077c:	60d3      	str	r3, [r2, #12]
    }
    return fill_level;
 800077e:	687b      	ldr	r3, [r7, #4]
}
 8000780:	4618      	mov	r0, r3
 8000782:	3708      	adds	r7, #8
 8000784:	46bd      	mov	sp, r7
 8000786:	bd80      	pop	{r7, pc}
 8000788:	200076ec 	.word	0x200076ec
 800078c:	200072b0 	.word	0x200072b0
 8000790:	200072d0 	.word	0x200072d0
 8000794:	2000729c 	.word	0x2000729c

08000798 <can_init>:


void can_init(void) {
 8000798:	b580      	push	{r7, lr}
 800079a:	af00      	add	r7, sp, #0
	CAN_Config(CAN_ID_PROPULSION_BOARD);
 800079c:	2005      	movs	r0, #5
 800079e:	f7ff fefb 	bl	8000598 <CAN_Config>
}
 80007a2:	bf00      	nop
 80007a4:	bd80      	pop	{r7, pc}
	...

080007a8 <can_send_thread>:


void can_send_thread(void * arg) {
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b082      	sub	sp, #8
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
	static TickType_t last_wake_time;
	static const TickType_t period = pdMS_TO_TICKS(CAN_HEART_BEAT);

	last_wake_time = xTaskGetTickCount();
 80007b0:	f009 fe66 	bl	800a480 <xTaskGetTickCount>
 80007b4:	4603      	mov	r3, r0
 80007b6:	4a04      	ldr	r2, [pc, #16]	; (80007c8 <can_send_thread+0x20>)
 80007b8:	6013      	str	r3, [r2, #0]

	for(;;) {

		//SEND DATA HERE

		vTaskDelayUntil( &last_wake_time, period );
 80007ba:	4b04      	ldr	r3, [pc, #16]	; (80007cc <can_send_thread+0x24>)
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	4619      	mov	r1, r3
 80007c0:	4801      	ldr	r0, [pc, #4]	; (80007c8 <can_send_thread+0x20>)
 80007c2:	f009 fc9f 	bl	800a104 <vTaskDelayUntil>
 80007c6:	e7f8      	b.n	80007ba <can_send_thread+0x12>
 80007c8:	200000a0 	.word	0x200000a0
 80007cc:	0800b438 	.word	0x0800b438

080007d0 <util_encode_u32>:
	data[0] = value;
	data[1] = value>>8;
	data[2] = 0x00;
	data[3] = 0x00;
}
static inline void util_encode_u32(uint8_t * data, uint32_t value) {
 80007d0:	b480      	push	{r7}
 80007d2:	b083      	sub	sp, #12
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
 80007d8:	6039      	str	r1, [r7, #0]
	data[0] = value;
 80007da:	683b      	ldr	r3, [r7, #0]
 80007dc:	b2da      	uxtb	r2, r3
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	701a      	strb	r2, [r3, #0]
	data[1] = value>>8;
 80007e2:	683b      	ldr	r3, [r7, #0]
 80007e4:	0a1a      	lsrs	r2, r3, #8
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	3301      	adds	r3, #1
 80007ea:	b2d2      	uxtb	r2, r2
 80007ec:	701a      	strb	r2, [r3, #0]
	data[2] = value>>16;
 80007ee:	683b      	ldr	r3, [r7, #0]
 80007f0:	0c1a      	lsrs	r2, r3, #16
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	3302      	adds	r3, #2
 80007f6:	b2d2      	uxtb	r2, r2
 80007f8:	701a      	strb	r2, [r3, #0]
	data[3] = value>>24;
 80007fa:	683b      	ldr	r3, [r7, #0]
 80007fc:	0e1a      	lsrs	r2, r3, #24
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	3303      	adds	r3, #3
 8000802:	b2d2      	uxtb	r2, r2
 8000804:	701a      	strb	r2, [r3, #0]
}
 8000806:	bf00      	nop
 8000808:	370c      	adds	r7, #12
 800080a:	46bd      	mov	sp, r7
 800080c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000810:	4770      	bx	lr

08000812 <util_encode_i32>:
	data[0] = value;
	data[1] = value>>8;
	data[2] = 0x00;
	data[3] = 0x00;
}
static inline void util_encode_i32(uint8_t * data, int32_t value) {
 8000812:	b480      	push	{r7}
 8000814:	b083      	sub	sp, #12
 8000816:	af00      	add	r7, sp, #0
 8000818:	6078      	str	r0, [r7, #4]
 800081a:	6039      	str	r1, [r7, #0]
	data[0] = value;
 800081c:	683b      	ldr	r3, [r7, #0]
 800081e:	b2da      	uxtb	r2, r3
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	701a      	strb	r2, [r3, #0]
	data[1] = value>>8;
 8000824:	683b      	ldr	r3, [r7, #0]
 8000826:	121a      	asrs	r2, r3, #8
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	3301      	adds	r3, #1
 800082c:	b2d2      	uxtb	r2, r2
 800082e:	701a      	strb	r2, [r3, #0]
	data[2] = value>>16;
 8000830:	683b      	ldr	r3, [r7, #0]
 8000832:	141a      	asrs	r2, r3, #16
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	3302      	adds	r3, #2
 8000838:	b2d2      	uxtb	r2, r2
 800083a:	701a      	strb	r2, [r3, #0]
	data[3] = value>>24;
 800083c:	683b      	ldr	r3, [r7, #0]
 800083e:	161a      	asrs	r2, r3, #24
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	3303      	adds	r3, #3
 8000844:	b2d2      	uxtb	r2, r2
 8000846:	701a      	strb	r2, [r3, #0]
}
 8000848:	bf00      	nop
 800084a:	370c      	adds	r7, #12
 800084c:	46bd      	mov	sp, r7
 800084e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000852:	4770      	bx	lr

08000854 <util_decode_u16>:

static inline uint8_t util_decode_u8(uint8_t * data) {
	return data[0];
}

static inline uint16_t util_decode_u16(uint8_t * data) {
 8000854:	b480      	push	{r7}
 8000856:	b083      	sub	sp, #12
 8000858:	af00      	add	r7, sp, #0
 800085a:	6078      	str	r0, [r7, #4]
	return (uint16_t) data[0] | data[1] << 8;
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	781b      	ldrb	r3, [r3, #0]
 8000860:	b21a      	sxth	r2, r3
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	3301      	adds	r3, #1
 8000866:	781b      	ldrb	r3, [r3, #0]
 8000868:	021b      	lsls	r3, r3, #8
 800086a:	b21b      	sxth	r3, r3
 800086c:	4313      	orrs	r3, r2
 800086e:	b21b      	sxth	r3, r3
 8000870:	b29b      	uxth	r3, r3
}
 8000872:	4618      	mov	r0, r3
 8000874:	370c      	adds	r7, #12
 8000876:	46bd      	mov	sp, r7
 8000878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087c:	4770      	bx	lr

0800087e <util_decode_u32>:

static inline uint32_t util_decode_u32(uint8_t * data) {
 800087e:	b480      	push	{r7}
 8000880:	b083      	sub	sp, #12
 8000882:	af00      	add	r7, sp, #0
 8000884:	6078      	str	r0, [r7, #4]
	return (uint32_t) data[0] | data[1] << 8 | data[2] << 16 | data[3] << 24;
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	781b      	ldrb	r3, [r3, #0]
 800088a:	461a      	mov	r2, r3
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	3301      	adds	r3, #1
 8000890:	781b      	ldrb	r3, [r3, #0]
 8000892:	021b      	lsls	r3, r3, #8
 8000894:	4313      	orrs	r3, r2
 8000896:	687a      	ldr	r2, [r7, #4]
 8000898:	3202      	adds	r2, #2
 800089a:	7812      	ldrb	r2, [r2, #0]
 800089c:	0412      	lsls	r2, r2, #16
 800089e:	4313      	orrs	r3, r2
 80008a0:	687a      	ldr	r2, [r7, #4]
 80008a2:	3203      	adds	r2, #3
 80008a4:	7812      	ldrb	r2, [r2, #0]
 80008a6:	0612      	lsls	r2, r2, #24
 80008a8:	4313      	orrs	r3, r2
}
 80008aa:	4618      	mov	r0, r3
 80008ac:	370c      	adds	r7, #12
 80008ae:	46bd      	mov	sp, r7
 80008b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b4:	4770      	bx	lr

080008b6 <util_decode_i32>:

static inline int16_t util_decode_i16(uint8_t * data) {
	return (int16_t) data[0] | data[1] << 8;
}

static inline int32_t util_decode_i32(uint8_t * data) {
 80008b6:	b480      	push	{r7}
 80008b8:	b083      	sub	sp, #12
 80008ba:	af00      	add	r7, sp, #0
 80008bc:	6078      	str	r0, [r7, #4]
	return (int32_t) data[0] | data[1] << 8 | data[2] << 16 | data[3] << 24;
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	781b      	ldrb	r3, [r3, #0]
 80008c2:	461a      	mov	r2, r3
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	3301      	adds	r3, #1
 80008c8:	781b      	ldrb	r3, [r3, #0]
 80008ca:	021b      	lsls	r3, r3, #8
 80008cc:	431a      	orrs	r2, r3
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	3302      	adds	r3, #2
 80008d2:	781b      	ldrb	r3, [r3, #0]
 80008d4:	041b      	lsls	r3, r3, #16
 80008d6:	431a      	orrs	r2, r3
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	3303      	adds	r3, #3
 80008dc:	781b      	ldrb	r3, [r3, #0]
 80008de:	061b      	lsls	r3, r3, #24
 80008e0:	4313      	orrs	r3, r2
}
 80008e2:	4618      	mov	r0, r3
 80008e4:	370c      	adds	r7, #12
 80008e6:	46bd      	mov	sp, r7
 80008e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ec:	4770      	bx	lr
	...

080008f0 <cm4_global_init>:

/**********************
 *	DECLARATIONS
 **********************/

void cm4_global_init(void) {
 80008f0:	b580      	push	{r7, lr}
 80008f2:	af00      	add	r7, sp, #0
	cm4_busy_sem = xSemaphoreCreateMutexStatic(&cm4_busy_sem_buffer);
 80008f4:	4904      	ldr	r1, [pc, #16]	; (8000908 <cm4_global_init+0x18>)
 80008f6:	2001      	movs	r0, #1
 80008f8:	f008 ff01 	bl	80096fe <xQueueCreateMutexStatic>
 80008fc:	4603      	mov	r3, r0
 80008fe:	4a03      	ldr	r2, [pc, #12]	; (800090c <cm4_global_init+0x1c>)
 8000900:	6013      	str	r3, [r2, #0]
}
 8000902:	bf00      	nop
 8000904:	bd80      	pop	{r7, pc}
 8000906:	bf00      	nop
 8000908:	200000a8 	.word	0x200000a8
 800090c:	200000a4 	.word	0x200000a4

08000910 <cm4_init>:

void cm4_init(CM4_INST_t * cm4) {
 8000910:	b580      	push	{r7, lr}
 8000912:	b084      	sub	sp, #16
 8000914:	af02      	add	r7, sp, #8
 8000916:	6078      	str	r0, [r7, #4]
	static uint32_t id_counter = 0;
	cm4->id = id_counter++;
 8000918:	4b17      	ldr	r3, [pc, #92]	; (8000978 <cm4_init+0x68>)
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	1c5a      	adds	r2, r3, #1
 800091e:	4916      	ldr	r1, [pc, #88]	; (8000978 <cm4_init+0x68>)
 8000920:	600a      	str	r2, [r1, #0]
 8000922:	687a      	ldr	r2, [r7, #4]
 8000924:	6013      	str	r3, [r2, #0]
	cm4->garbage_counter = 0;
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
 800092c:	3304      	adds	r3, #4
 800092e:	2200      	movs	r2, #0
 8000930:	801a      	strh	r2, [r3, #0]
	cm4->rx_sem = xSemaphoreCreateBinaryStatic(&cm4->rx_sem_buffer);
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	f503 53a1 	add.w	r3, r3, #5152	; 0x1420
 8000938:	331c      	adds	r3, #28
 800093a:	2203      	movs	r2, #3
 800093c:	9200      	str	r2, [sp, #0]
 800093e:	2200      	movs	r2, #0
 8000940:	2100      	movs	r1, #0
 8000942:	2001      	movs	r0, #1
 8000944:	f008 fe2e 	bl	80095a4 <xQueueGenericCreateStatic>
 8000948:	4602      	mov	r2, r0
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	f503 53a1 	add.w	r3, r3, #5152	; 0x1420
 8000950:	3318      	adds	r3, #24
 8000952:	601a      	str	r2, [r3, #0]
	msv2_init(&cm4->msv2);
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	3304      	adds	r3, #4
 8000958:	4618      	mov	r0, r3
 800095a:	f001 fa6b 	bl	8001e34 <msv2_init>
	serial_init(&cm4->ser, &CM4_UART, cm4, cm4_decode_fcn);
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	f503 5080 	add.w	r0, r3, #4096	; 0x1000
 8000964:	3018      	adds	r0, #24
 8000966:	4b05      	ldr	r3, [pc, #20]	; (800097c <cm4_init+0x6c>)
 8000968:	687a      	ldr	r2, [r7, #4]
 800096a:	4905      	ldr	r1, [pc, #20]	; (8000980 <cm4_init+0x70>)
 800096c:	f001 fd36 	bl	80023dc <serial_init>


}
 8000970:	bf00      	nop
 8000972:	3708      	adds	r7, #8
 8000974:	46bd      	mov	sp, r7
 8000976:	bd80      	pop	{r7, pc}
 8000978:	200000f0 	.word	0x200000f0
 800097c:	08000985 	.word	0x08000985
 8000980:	20007dec 	.word	0x20007dec

08000984 <cm4_decode_fcn>:


SERIAL_RET_t cm4_decode_fcn(void * inst, uint8_t data) {
 8000984:	b580      	push	{r7, lr}
 8000986:	b084      	sub	sp, #16
 8000988:	af00      	add	r7, sp, #0
 800098a:	6078      	str	r0, [r7, #4]
 800098c:	460b      	mov	r3, r1
 800098e:	70fb      	strb	r3, [r7, #3]
	CM4_INST_t * cm4 = (CM4_INST_t *) inst;
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	60fb      	str	r3, [r7, #12]
	MSV2_ERROR_t tmp = msv2_decode_fragment(&cm4->msv2, data);
 8000994:	68fb      	ldr	r3, [r7, #12]
 8000996:	3304      	adds	r3, #4
 8000998:	78fa      	ldrb	r2, [r7, #3]
 800099a:	4611      	mov	r1, r2
 800099c:	4618      	mov	r0, r3
 800099e:	f001 fb43 	bl	8002028 <msv2_decode_fragment>
 80009a2:	4603      	mov	r3, r0
 80009a4:	72fb      	strb	r3, [r7, #11]
	if(tmp == MSV2_SUCCESS || tmp == MSV2_WRONG_CRC) {
 80009a6:	7afb      	ldrb	r3, [r7, #11]
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d002      	beq.n	80009b2 <cm4_decode_fcn+0x2e>
 80009ac:	7afb      	ldrb	r3, [r7, #11]
 80009ae:	2b02      	cmp	r3, #2
 80009b0:	d109      	bne.n	80009c6 <cm4_decode_fcn+0x42>
		xSemaphoreGive(cm4->rx_sem);
 80009b2:	68fb      	ldr	r3, [r7, #12]
 80009b4:	f503 53a1 	add.w	r3, r3, #5152	; 0x1420
 80009b8:	3318      	adds	r3, #24
 80009ba:	6818      	ldr	r0, [r3, #0]
 80009bc:	2300      	movs	r3, #0
 80009be:	2200      	movs	r2, #0
 80009c0:	2100      	movs	r1, #0
 80009c2:	f008 feb7 	bl	8009734 <xQueueGenericSend>
	}
	return tmp;
 80009c6:	7afb      	ldrb	r3, [r7, #11]
}
 80009c8:	4618      	mov	r0, r3
 80009ca:	3710      	adds	r7, #16
 80009cc:	46bd      	mov	sp, r7
 80009ce:	bd80      	pop	{r7, pc}

080009d0 <cm4_send>:



CM4_ERROR_t cm4_send(CM4_INST_t * cm4, uint8_t cmd, uint8_t * data, uint16_t length, uint8_t ** resp_data, uint16_t * resp_len) {
 80009d0:	b590      	push	{r4, r7, lr}
 80009d2:	b087      	sub	sp, #28
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	60f8      	str	r0, [r7, #12]
 80009d8:	607a      	str	r2, [r7, #4]
 80009da:	461a      	mov	r2, r3
 80009dc:	460b      	mov	r3, r1
 80009de:	72fb      	strb	r3, [r7, #11]
 80009e0:	4613      	mov	r3, r2
 80009e2:	813b      	strh	r3, [r7, #8]
	uint16_t frame_length = msv2_create_frame(&cm4->msv2, cmd, length/2, data);
 80009e4:	68fb      	ldr	r3, [r7, #12]
 80009e6:	1d18      	adds	r0, r3, #4
 80009e8:	893b      	ldrh	r3, [r7, #8]
 80009ea:	085b      	lsrs	r3, r3, #1
 80009ec:	b29b      	uxth	r3, r3
 80009ee:	b2da      	uxtb	r2, r3
 80009f0:	7af9      	ldrb	r1, [r7, #11]
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	f001 fa32 	bl	8001e5c <msv2_create_frame>
 80009f8:	4603      	mov	r3, r0
 80009fa:	82fb      	strh	r3, [r7, #22]
	serial_send(&cm4->ser, msv2_tx_data(&cm4->msv2), frame_length);
 80009fc:	68fb      	ldr	r3, [r7, #12]
 80009fe:	f503 5480 	add.w	r4, r3, #4096	; 0x1000
 8000a02:	3418      	adds	r4, #24
 8000a04:	68fb      	ldr	r3, [r7, #12]
 8000a06:	3304      	adds	r3, #4
 8000a08:	4618      	mov	r0, r3
 8000a0a:	f001 fc01 	bl	8002210 <msv2_tx_data>
 8000a0e:	4601      	mov	r1, r0
 8000a10:	8afb      	ldrh	r3, [r7, #22]
 8000a12:	461a      	mov	r2, r3
 8000a14:	4620      	mov	r0, r4
 8000a16:	f001 fd21 	bl	800245c <serial_send>
	if(cm4->rx_sem == NULL) {
 8000a1a:	68fb      	ldr	r3, [r7, #12]
 8000a1c:	f503 53a1 	add.w	r3, r3, #5152	; 0x1420
 8000a20:	3318      	adds	r3, #24
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d101      	bne.n	8000a2c <cm4_send+0x5c>
		return CM4_LOCAL_ERROR;
 8000a28:	2308      	movs	r3, #8
 8000a2a:	e050      	b.n	8000ace <cm4_send+0xfe>
	}
	if(xSemaphoreTake(cm4->rx_sem, COMM_TIMEOUT) == pdTRUE) {
 8000a2c:	68fb      	ldr	r3, [r7, #12]
 8000a2e:	f503 53a1 	add.w	r3, r3, #5152	; 0x1420
 8000a32:	3318      	adds	r3, #24
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	2114      	movs	r1, #20
 8000a38:	4618      	mov	r0, r3
 8000a3a:	f009 f807 	bl	8009a4c <xQueueSemaphoreTake>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	2b01      	cmp	r3, #1
 8000a42:	d123      	bne.n	8000a8c <cm4_send+0xbc>
		cm4->garbage_counter = 0;
 8000a44:	68fb      	ldr	r3, [r7, #12]
 8000a46:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
 8000a4a:	3304      	adds	r3, #4
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	801a      	strh	r2, [r3, #0]
		if(cm4->msv2.rx.opcode == cmd) {
 8000a50:	68fb      	ldr	r3, [r7, #12]
 8000a52:	7a1b      	ldrb	r3, [r3, #8]
 8000a54:	7afa      	ldrb	r2, [r7, #11]
 8000a56:	429a      	cmp	r2, r3
 8000a58:	d110      	bne.n	8000a7c <cm4_send+0xac>
			if(resp_len != NULL && resp_data != NULL) {
 8000a5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d00b      	beq.n	8000a78 <cm4_send+0xa8>
 8000a60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d008      	beq.n	8000a78 <cm4_send+0xa8>
				*resp_len = cm4->msv2.rx.length;
 8000a66:	68fb      	ldr	r3, [r7, #12]
 8000a68:	89da      	ldrh	r2, [r3, #14]
 8000a6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a6c:	801a      	strh	r2, [r3, #0]
				*resp_data = cm4->msv2.rx.data;
 8000a6e:	68fb      	ldr	r3, [r7, #12]
 8000a70:	f103 0212 	add.w	r2, r3, #18
 8000a74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a76:	601a      	str	r2, [r3, #0]
			}
			return CM4_SUCCESS;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	e028      	b.n	8000ace <cm4_send+0xfe>
		} else {
			if(resp_len != NULL) {
 8000a7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d002      	beq.n	8000a88 <cm4_send+0xb8>
				*resp_len = 0;
 8000a82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a84:	2200      	movs	r2, #0
 8000a86:	801a      	strh	r2, [r3, #0]
			}
			return CM4_REMOTE_ERROR;
 8000a88:	2302      	movs	r3, #2
 8000a8a:	e020      	b.n	8000ace <cm4_send+0xfe>
		}
	} else {
		cm4->garbage_counter++;
 8000a8c:	68fb      	ldr	r3, [r7, #12]
 8000a8e:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
 8000a92:	3304      	adds	r3, #4
 8000a94:	881b      	ldrh	r3, [r3, #0]
 8000a96:	3301      	adds	r3, #1
 8000a98:	b29a      	uxth	r2, r3
 8000a9a:	68fb      	ldr	r3, [r7, #12]
 8000a9c:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
 8000aa0:	3304      	adds	r3, #4
 8000aa2:	801a      	strh	r2, [r3, #0]
		if(cm4->garbage_counter > GARBAGE_THRESHOLD) {
 8000aa4:	68fb      	ldr	r3, [r7, #12]
 8000aa6:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
 8000aaa:	3304      	adds	r3, #4
 8000aac:	881b      	ldrh	r3, [r3, #0]
 8000aae:	2b0a      	cmp	r3, #10
 8000ab0:	d90c      	bls.n	8000acc <cm4_send+0xfc>
			serial_garbage_clean(&cm4->ser);
 8000ab2:	68fb      	ldr	r3, [r7, #12]
 8000ab4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000ab8:	3318      	adds	r3, #24
 8000aba:	4618      	mov	r0, r3
 8000abc:	f001 fce0 	bl	8002480 <serial_garbage_clean>
			cm4->garbage_counter = 0;
 8000ac0:	68fb      	ldr	r3, [r7, #12]
 8000ac2:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
 8000ac6:	3304      	adds	r3, #4
 8000ac8:	2200      	movs	r2, #0
 8000aca:	801a      	strh	r2, [r3, #0]
		}
		return CM4_TIMEOUT;
 8000acc:	2301      	movs	r3, #1
	}

}
 8000ace:	4618      	mov	r0, r3
 8000ad0:	371c      	adds	r7, #28
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bd90      	pop	{r4, r7, pc}

08000ad6 <cm4_ping>:

CM4_ERROR_t cm4_ping(CM4_INST_t * cm4) {
 8000ad6:	b580      	push	{r7, lr}
 8000ad8:	b086      	sub	sp, #24
 8000ada:	af02      	add	r7, sp, #8
 8000adc:	6078      	str	r0, [r7, #4]
	CM4_ERROR_t error = 0;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	73fb      	strb	r3, [r7, #15]
	uint8_t data[] = {0xc5, 0x5c};
 8000ae2:	f645 43c5 	movw	r3, #23749	; 0x5cc5
 8000ae6:	81bb      	strh	r3, [r7, #12]
	error |= cm4_send(cm4, CM4_PING, data, 2, NULL, NULL);
 8000ae8:	f107 020c 	add.w	r2, r7, #12
 8000aec:	2300      	movs	r3, #0
 8000aee:	9301      	str	r3, [sp, #4]
 8000af0:	2300      	movs	r3, #0
 8000af2:	9300      	str	r3, [sp, #0]
 8000af4:	2302      	movs	r3, #2
 8000af6:	2100      	movs	r1, #0
 8000af8:	6878      	ldr	r0, [r7, #4]
 8000afa:	f7ff ff69 	bl	80009d0 <cm4_send>
 8000afe:	4603      	mov	r3, r0
 8000b00:	461a      	mov	r2, r3
 8000b02:	7bfb      	ldrb	r3, [r7, #15]
 8000b04:	4313      	orrs	r3, r2
 8000b06:	73fb      	strb	r3, [r7, #15]

	return error;
 8000b08:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	3710      	adds	r7, #16
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	bd80      	pop	{r7, pc}

08000b12 <cm4_transaction>:


CM4_ERROR_t cm4_transaction(CM4_INST_t * cm4, CM4_PAYLOAD_SENSOR_t * sens, CM4_PAYLOAD_COMMAND_t * cmd) {
 8000b12:	b580      	push	{r7, lr}
 8000b14:	b096      	sub	sp, #88	; 0x58
 8000b16:	af02      	add	r7, sp, #8
 8000b18:	60f8      	str	r0, [r7, #12]
 8000b1a:	60b9      	str	r1, [r7, #8]
 8000b1c:	607a      	str	r2, [r7, #4]
	CM4_ERROR_t error = 0;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	uint8_t * recv_data;
	uint16_t recv_len = 0;
 8000b24:	2300      	movs	r3, #0
 8000b26:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
	uint16_t send_len = 52;
 8000b2a:	2334      	movs	r3, #52	; 0x34
 8000b2c:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
	uint8_t send_data[52];

	util_encode_u32(send_data, sens->timestamp);
 8000b30:	68bb      	ldr	r3, [r7, #8]
 8000b32:	681a      	ldr	r2, [r3, #0]
 8000b34:	f107 0310 	add.w	r3, r7, #16
 8000b38:	4611      	mov	r1, r2
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	f7ff fe48 	bl	80007d0 <util_encode_u32>
	util_encode_i32(send_data+4, sens->acc_x);
 8000b40:	f107 0310 	add.w	r3, r7, #16
 8000b44:	3304      	adds	r3, #4
 8000b46:	68ba      	ldr	r2, [r7, #8]
 8000b48:	6852      	ldr	r2, [r2, #4]
 8000b4a:	4611      	mov	r1, r2
 8000b4c:	4618      	mov	r0, r3
 8000b4e:	f7ff fe60 	bl	8000812 <util_encode_i32>
	util_encode_i32(send_data+8, sens->acc_y);
 8000b52:	f107 0310 	add.w	r3, r7, #16
 8000b56:	3308      	adds	r3, #8
 8000b58:	68ba      	ldr	r2, [r7, #8]
 8000b5a:	6892      	ldr	r2, [r2, #8]
 8000b5c:	4611      	mov	r1, r2
 8000b5e:	4618      	mov	r0, r3
 8000b60:	f7ff fe57 	bl	8000812 <util_encode_i32>
	util_encode_i32(send_data+12, sens->acc_z);
 8000b64:	f107 0310 	add.w	r3, r7, #16
 8000b68:	330c      	adds	r3, #12
 8000b6a:	68ba      	ldr	r2, [r7, #8]
 8000b6c:	68d2      	ldr	r2, [r2, #12]
 8000b6e:	4611      	mov	r1, r2
 8000b70:	4618      	mov	r0, r3
 8000b72:	f7ff fe4e 	bl	8000812 <util_encode_i32>

	util_encode_i32(send_data+16, sens->gyro_x);
 8000b76:	f107 0310 	add.w	r3, r7, #16
 8000b7a:	3310      	adds	r3, #16
 8000b7c:	68ba      	ldr	r2, [r7, #8]
 8000b7e:	6912      	ldr	r2, [r2, #16]
 8000b80:	4611      	mov	r1, r2
 8000b82:	4618      	mov	r0, r3
 8000b84:	f7ff fe45 	bl	8000812 <util_encode_i32>
	util_encode_i32(send_data+20, sens->gyro_y);
 8000b88:	f107 0310 	add.w	r3, r7, #16
 8000b8c:	3314      	adds	r3, #20
 8000b8e:	68ba      	ldr	r2, [r7, #8]
 8000b90:	6952      	ldr	r2, [r2, #20]
 8000b92:	4611      	mov	r1, r2
 8000b94:	4618      	mov	r0, r3
 8000b96:	f7ff fe3c 	bl	8000812 <util_encode_i32>
	util_encode_i32(send_data+24, sens->gyro_z);
 8000b9a:	f107 0310 	add.w	r3, r7, #16
 8000b9e:	3318      	adds	r3, #24
 8000ba0:	68ba      	ldr	r2, [r7, #8]
 8000ba2:	6992      	ldr	r2, [r2, #24]
 8000ba4:	4611      	mov	r1, r2
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	f7ff fe33 	bl	8000812 <util_encode_i32>

	util_encode_i32(send_data+28, sens->baro);
 8000bac:	f107 0310 	add.w	r3, r7, #16
 8000bb0:	331c      	adds	r3, #28
 8000bb2:	68ba      	ldr	r2, [r7, #8]
 8000bb4:	69d2      	ldr	r2, [r2, #28]
 8000bb6:	4611      	mov	r1, r2
 8000bb8:	4618      	mov	r0, r3
 8000bba:	f7ff fe2a 	bl	8000812 <util_encode_i32>
	util_encode_i32(send_data+32, sens->cc_pressure);
 8000bbe:	f107 0310 	add.w	r3, r7, #16
 8000bc2:	3320      	adds	r3, #32
 8000bc4:	68ba      	ldr	r2, [r7, #8]
 8000bc6:	6a12      	ldr	r2, [r2, #32]
 8000bc8:	4611      	mov	r1, r2
 8000bca:	4618      	mov	r0, r3
 8000bcc:	f7ff fe21 	bl	8000812 <util_encode_i32>

	util_encode_i32(send_data+36, sens->dynamixel[0]);
 8000bd0:	f107 0310 	add.w	r3, r7, #16
 8000bd4:	3324      	adds	r3, #36	; 0x24
 8000bd6:	68ba      	ldr	r2, [r7, #8]
 8000bd8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000bda:	4611      	mov	r1, r2
 8000bdc:	4618      	mov	r0, r3
 8000bde:	f7ff fe18 	bl	8000812 <util_encode_i32>
	util_encode_i32(send_data+40, sens->dynamixel[1]);
 8000be2:	f107 0310 	add.w	r3, r7, #16
 8000be6:	3328      	adds	r3, #40	; 0x28
 8000be8:	68ba      	ldr	r2, [r7, #8]
 8000bea:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8000bec:	4611      	mov	r1, r2
 8000bee:	4618      	mov	r0, r3
 8000bf0:	f7ff fe0f 	bl	8000812 <util_encode_i32>
	util_encode_i32(send_data+44, sens->dynamixel[2]);
 8000bf4:	f107 0310 	add.w	r3, r7, #16
 8000bf8:	332c      	adds	r3, #44	; 0x2c
 8000bfa:	68ba      	ldr	r2, [r7, #8]
 8000bfc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8000bfe:	4611      	mov	r1, r2
 8000c00:	4618      	mov	r0, r3
 8000c02:	f7ff fe06 	bl	8000812 <util_encode_i32>
	util_encode_i32(send_data+48, sens->dynamixel[3]);
 8000c06:	f107 0310 	add.w	r3, r7, #16
 8000c0a:	3330      	adds	r3, #48	; 0x30
 8000c0c:	68ba      	ldr	r2, [r7, #8]
 8000c0e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8000c10:	4611      	mov	r1, r2
 8000c12:	4618      	mov	r0, r3
 8000c14:	f7ff fdfd 	bl	8000812 <util_encode_i32>

	error |= cm4_send(cm4, CM4_PAYLOAD, send_data, send_len , &recv_data, &recv_len);
 8000c18:	f8b7 104c 	ldrh.w	r1, [r7, #76]	; 0x4c
 8000c1c:	f107 0210 	add.w	r2, r7, #16
 8000c20:	f107 0346 	add.w	r3, r7, #70	; 0x46
 8000c24:	9301      	str	r3, [sp, #4]
 8000c26:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000c2a:	9300      	str	r3, [sp, #0]
 8000c2c:	460b      	mov	r3, r1
 8000c2e:	2102      	movs	r1, #2
 8000c30:	68f8      	ldr	r0, [r7, #12]
 8000c32:	f7ff fecd 	bl	80009d0 <cm4_send>
 8000c36:	4603      	mov	r3, r0
 8000c38:	461a      	mov	r2, r3
 8000c3a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8000c3e:	4313      	orrs	r3, r2
 8000c40:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	if(recv_len == 50) {
 8000c44:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8000c48:	2b32      	cmp	r3, #50	; 0x32
 8000c4a:	d167      	bne.n	8000d1c <cm4_transaction+0x20a>
		cmd->timestamp = util_decode_u32(recv_data);
 8000c4c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000c4e:	4618      	mov	r0, r3
 8000c50:	f7ff fe15 	bl	800087e <util_decode_u32>
 8000c54:	4602      	mov	r2, r0
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	601a      	str	r2, [r3, #0]
		cmd->thrust = util_decode_i32(recv_data+4);
 8000c5a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000c5c:	3304      	adds	r3, #4
 8000c5e:	4618      	mov	r0, r3
 8000c60:	f7ff fe29 	bl	80008b6 <util_decode_i32>
 8000c64:	4602      	mov	r2, r0
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	605a      	str	r2, [r3, #4]

		cmd->dynamixel[0] = util_decode_i32(recv_data+8);
 8000c6a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000c6c:	3308      	adds	r3, #8
 8000c6e:	4618      	mov	r0, r3
 8000c70:	f7ff fe21 	bl	80008b6 <util_decode_i32>
 8000c74:	4602      	mov	r2, r0
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	609a      	str	r2, [r3, #8]
		cmd->dynamixel[1] = util_decode_i32(recv_data+12);
 8000c7a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000c7c:	330c      	adds	r3, #12
 8000c7e:	4618      	mov	r0, r3
 8000c80:	f7ff fe19 	bl	80008b6 <util_decode_i32>
 8000c84:	4602      	mov	r2, r0
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	60da      	str	r2, [r3, #12]
		cmd->dynamixel[2] = util_decode_i32(recv_data+16);
 8000c8a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000c8c:	3310      	adds	r3, #16
 8000c8e:	4618      	mov	r0, r3
 8000c90:	f7ff fe11 	bl	80008b6 <util_decode_i32>
 8000c94:	4602      	mov	r2, r0
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	611a      	str	r2, [r3, #16]
		cmd->dynamixel[3] = util_decode_i32(recv_data+20);
 8000c9a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000c9c:	3314      	adds	r3, #20
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	f7ff fe09 	bl	80008b6 <util_decode_i32>
 8000ca4:	4602      	mov	r2, r0
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	615a      	str	r2, [r3, #20]

		cmd->position[0] = util_decode_i32(recv_data+24);
 8000caa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000cac:	3318      	adds	r3, #24
 8000cae:	4618      	mov	r0, r3
 8000cb0:	f7ff fe01 	bl	80008b6 <util_decode_i32>
 8000cb4:	4602      	mov	r2, r0
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	619a      	str	r2, [r3, #24]
		cmd->position[1] = util_decode_i32(recv_data+28);
 8000cba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000cbc:	331c      	adds	r3, #28
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	f7ff fdf9 	bl	80008b6 <util_decode_i32>
 8000cc4:	4602      	mov	r2, r0
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	61da      	str	r2, [r3, #28]
		cmd->position[2] = util_decode_i32(recv_data+32);
 8000cca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000ccc:	3320      	adds	r3, #32
 8000cce:	4618      	mov	r0, r3
 8000cd0:	f7ff fdf1 	bl	80008b6 <util_decode_i32>
 8000cd4:	4602      	mov	r2, r0
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	621a      	str	r2, [r3, #32]

		cmd->speed[0] = util_decode_i32(recv_data+36);
 8000cda:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000cdc:	3324      	adds	r3, #36	; 0x24
 8000cde:	4618      	mov	r0, r3
 8000ce0:	f7ff fde9 	bl	80008b6 <util_decode_i32>
 8000ce4:	4602      	mov	r2, r0
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	625a      	str	r2, [r3, #36]	; 0x24
		cmd->speed[1] = util_decode_i32(recv_data+40);
 8000cea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000cec:	3328      	adds	r3, #40	; 0x28
 8000cee:	4618      	mov	r0, r3
 8000cf0:	f7ff fde1 	bl	80008b6 <util_decode_i32>
 8000cf4:	4602      	mov	r2, r0
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	629a      	str	r2, [r3, #40]	; 0x28
		cmd->speed[2] = util_decode_i32(recv_data+44);
 8000cfa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000cfc:	332c      	adds	r3, #44	; 0x2c
 8000cfe:	4618      	mov	r0, r3
 8000d00:	f7ff fdd9 	bl	80008b6 <util_decode_i32>
 8000d04:	4602      	mov	r2, r0
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	62da      	str	r2, [r3, #44]	; 0x2c

		cmd->state = util_decode_u16(recv_data+48);
 8000d0a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000d0c:	3330      	adds	r3, #48	; 0x30
 8000d0e:	4618      	mov	r0, r3
 8000d10:	f7ff fda0 	bl	8000854 <util_decode_u16>
 8000d14:	4603      	mov	r3, r0
 8000d16:	461a      	mov	r2, r3
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	861a      	strh	r2, [r3, #48]	; 0x30

	}

	return CM4_SUCCESS;
 8000d1c:	2300      	movs	r3, #0
}
 8000d1e:	4618      	mov	r0, r3
 8000d20:	3750      	adds	r7, #80	; 0x50
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}

08000d26 <cm4_boot>:

CM4_ERROR_t cm4_boot(CM4_INST_t * cm4) {
 8000d26:	b580      	push	{r7, lr}
 8000d28:	b082      	sub	sp, #8
 8000d2a:	af00      	add	r7, sp, #0
 8000d2c:	6078      	str	r0, [r7, #4]
	allow_boot();
 8000d2e:	f000 f877 	bl	8000e20 <allow_boot>
	return CM4_SUCCESS;
 8000d32:	2300      	movs	r3, #0
}
 8000d34:	4618      	mov	r0, r3
 8000d36:	3708      	adds	r7, #8
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bd80      	pop	{r7, pc}

08000d3c <cm4_is_ready>:

CM4_ERROR_t cm4_is_ready(CM4_INST_t * cm4, uint8_t * ready) {
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b082      	sub	sp, #8
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
 8000d44:	6039      	str	r1, [r7, #0]
	if(ready == NULL){
 8000d46:	683b      	ldr	r3, [r7, #0]
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d101      	bne.n	8000d50 <cm4_is_ready+0x14>
		return CM4_LOCAL_ERROR;
 8000d4c:	2308      	movs	r3, #8
 8000d4e:	e011      	b.n	8000d74 <cm4_is_ready+0x38>
	}
	*ready = 0;
 8000d50:	683b      	ldr	r3, [r7, #0]
 8000d52:	2200      	movs	r2, #0
 8000d54:	701a      	strb	r2, [r3, #0]
	if(is_booted()) {
 8000d56:	f000 f851 	bl	8000dfc <is_booted>
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d008      	beq.n	8000d72 <cm4_is_ready+0x36>
		if(cm4_ping(cm4) == CM4_SUCCESS) {
 8000d60:	6878      	ldr	r0, [r7, #4]
 8000d62:	f7ff feb8 	bl	8000ad6 <cm4_ping>
 8000d66:	4603      	mov	r3, r0
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d102      	bne.n	8000d72 <cm4_is_ready+0x36>
			*ready = 1;
 8000d6c:	683b      	ldr	r3, [r7, #0]
 8000d6e:	2201      	movs	r2, #1
 8000d70:	701a      	strb	r2, [r3, #0]
		}
	}
	return CM4_SUCCESS;
 8000d72:	2300      	movs	r3, #0
}
 8000d74:	4618      	mov	r0, r3
 8000d76:	3708      	adds	r7, #8
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	bd80      	pop	{r7, pc}

08000d7c <cm4_shutdown>:

CM4_ERROR_t cm4_shutdown(CM4_INST_t * cm4) {
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b086      	sub	sp, #24
 8000d80:	af02      	add	r7, sp, #8
 8000d82:	6078      	str	r0, [r7, #4]
	//send shutdown command through uart
	uint8_t data[] = {0x00, 0x00};
 8000d84:	2300      	movs	r3, #0
 8000d86:	81bb      	strh	r3, [r7, #12]
	cm4_send(cm4, CM4_SHUTDOWN, data, 2, NULL, NULL);
 8000d88:	f107 020c 	add.w	r2, r7, #12
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	9301      	str	r3, [sp, #4]
 8000d90:	2300      	movs	r3, #0
 8000d92:	9300      	str	r3, [sp, #0]
 8000d94:	2302      	movs	r3, #2
 8000d96:	2101      	movs	r1, #1
 8000d98:	6878      	ldr	r0, [r7, #4]
 8000d9a:	f7ff fe19 	bl	80009d0 <cm4_send>

	return CM4_SUCCESS;
 8000d9e:	2300      	movs	r3, #0
}
 8000da0:	4618      	mov	r0, r3
 8000da2:	3710      	adds	r7, #16
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bd80      	pop	{r7, pc}

08000da8 <cm4_is_shutdown>:

CM4_ERROR_t cm4_is_shutdown(CM4_INST_t * cm4, uint8_t * shutdown) {
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b082      	sub	sp, #8
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
 8000db0:	6039      	str	r1, [r7, #0]
	if(shutdown == NULL){
 8000db2:	683b      	ldr	r3, [r7, #0]
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d101      	bne.n	8000dbc <cm4_is_shutdown+0x14>
		return CM4_LOCAL_ERROR;
 8000db8:	2308      	movs	r3, #8
 8000dba:	e00f      	b.n	8000ddc <cm4_is_shutdown+0x34>
	}
	if(!is_booted()) {
 8000dbc:	f000 f81e 	bl	8000dfc <is_booted>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d106      	bne.n	8000dd4 <cm4_is_shutdown+0x2c>
		//check wheter the CM4 answers
		//if answers
		hold_boot();
 8000dc6:	f000 f839 	bl	8000e3c <hold_boot>
		*shutdown = 1;
 8000dca:	683b      	ldr	r3, [r7, #0]
 8000dcc:	2201      	movs	r2, #1
 8000dce:	701a      	strb	r2, [r3, #0]
		return CM4_SUCCESS;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	e003      	b.n	8000ddc <cm4_is_shutdown+0x34>
	} else {
		*shutdown = 0;
 8000dd4:	683b      	ldr	r3, [r7, #0]
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	701a      	strb	r2, [r3, #0]
		return CM4_SUCCESS;
 8000dda:	2300      	movs	r3, #0
	}
}
 8000ddc:	4618      	mov	r0, r3
 8000dde:	3708      	adds	r7, #8
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bd80      	pop	{r7, pc}

08000de4 <cm4_force_shutdown>:


CM4_ERROR_t cm4_force_shutdown(CM4_INST_t * cm4) {
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b082      	sub	sp, #8
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
	hold_boot();
 8000dec:	f000 f826 	bl	8000e3c <hold_boot>
	return CM4_SUCCESS;
 8000df0:	2300      	movs	r3, #0
}
 8000df2:	4618      	mov	r0, r3
 8000df4:	3708      	adds	r7, #8
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd80      	pop	{r7, pc}
	...

08000dfc <is_booted>:



static uint8_t is_booted(void) {
 8000dfc:	b480      	push	{r7}
 8000dfe:	af00      	add	r7, sp, #0
	return CM4_RUN_PG_PORT->IDR & CM4_RUN_PG_PIN ?1:0;
 8000e00:	4b06      	ldr	r3, [pc, #24]	; (8000e1c <is_booted+0x20>)
 8000e02:	691b      	ldr	r3, [r3, #16]
 8000e04:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	bf14      	ite	ne
 8000e0c:	2301      	movne	r3, #1
 8000e0e:	2300      	moveq	r3, #0
 8000e10:	b2db      	uxtb	r3, r3
}
 8000e12:	4618      	mov	r0, r3
 8000e14:	46bd      	mov	sp, r7
 8000e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1a:	4770      	bx	lr
 8000e1c:	40020400 	.word	0x40020400

08000e20 <allow_boot>:

static void allow_boot(void) {
 8000e20:	b480      	push	{r7}
 8000e22:	af00      	add	r7, sp, #0
	CM4_GLOBAL_EN_PORT->BSRR = CM4_GLOBAL_EN_PIN;
 8000e24:	4b04      	ldr	r3, [pc, #16]	; (8000e38 <allow_boot+0x18>)
 8000e26:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000e2a:	619a      	str	r2, [r3, #24]
}
 8000e2c:	bf00      	nop
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e34:	4770      	bx	lr
 8000e36:	bf00      	nop
 8000e38:	40020000 	.word	0x40020000

08000e3c <hold_boot>:

static void hold_boot(void) {
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0
	CM4_GLOBAL_EN_PORT->BSRR = CM4_GLOBAL_EN_PIN << 16;
 8000e40:	4b04      	ldr	r3, [pc, #16]	; (8000e54 <hold_boot+0x18>)
 8000e42:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000e46:	619a      	str	r2, [r3, #24]
}
 8000e48:	bf00      	nop
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e50:	4770      	bx	lr
 8000e52:	bf00      	nop
 8000e54:	40020000 	.word	0x40020000

08000e58 <control_thread>:

/**********************
 *	DECLARATIONS
 **********************/

void control_thread(void * arg) {
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b082      	sub	sp, #8
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
	static TickType_t last_wake_time;
	static const TickType_t period = pdMS_TO_TICKS(CONTROL_HEART_BEAT);



	led_init();
 8000e60:	f000 ff68 	bl	8001d34 <led_init>

	init_control(&control);
 8000e64:	4814      	ldr	r0, [pc, #80]	; (8000eb8 <control_thread+0x60>)
 8000e66:	f000 f8c1 	bl	8000fec <init_control>
	servo_config(&tvc_servo);

	control.tvc_servo = &tvc_servo;
#endif

	cm4_global_init();
 8000e6a:	f7ff fd41 	bl	80008f0 <cm4_global_init>

	static CM4_INST_t cm4;

	cm4_init(&cm4);
 8000e6e:	4813      	ldr	r0, [pc, #76]	; (8000ebc <control_thread+0x64>)
 8000e70:	f7ff fd4e 	bl	8000910 <cm4_init>

	control.cm4 = &cm4;
 8000e74:	4b10      	ldr	r3, [pc, #64]	; (8000eb8 <control_thread+0x60>)
 8000e76:	4a11      	ldr	r2, [pc, #68]	; (8000ebc <control_thread+0x64>)
 8000e78:	619a      	str	r2, [r3, #24]


	init_idle(&control);
 8000e7a:	480f      	ldr	r0, [pc, #60]	; (8000eb8 <control_thread+0x60>)
 8000e7c:	f000 f8c7 	bl	800100e <init_idle>



	last_wake_time = xTaskGetTickCount();
 8000e80:	f009 fafe 	bl	800a480 <xTaskGetTickCount>
 8000e84:	4603      	mov	r3, r0
 8000e86:	4a0e      	ldr	r2, [pc, #56]	; (8000ec0 <control_thread+0x68>)
 8000e88:	6013      	str	r3, [r2, #0]
		} else {
			servo_disable_led(control.tvc_servo, NULL);
		}
#endif

		control_update(&control);
 8000e8a:	480b      	ldr	r0, [pc, #44]	; (8000eb8 <control_thread+0x60>)
 8000e8c:	f000 f81e 	bl	8000ecc <control_update>


		if(control.state < CS_NUM && control.state >= 0) {
 8000e90:	4b09      	ldr	r3, [pc, #36]	; (8000eb8 <control_thread+0x60>)
 8000e92:	781b      	ldrb	r3, [r3, #0]
 8000e94:	2b05      	cmp	r3, #5
 8000e96:	d807      	bhi.n	8000ea8 <control_thread+0x50>
			control_fcn[control.state](&control);
 8000e98:	4b07      	ldr	r3, [pc, #28]	; (8000eb8 <control_thread+0x60>)
 8000e9a:	781b      	ldrb	r3, [r3, #0]
 8000e9c:	461a      	mov	r2, r3
 8000e9e:	4b09      	ldr	r3, [pc, #36]	; (8000ec4 <control_thread+0x6c>)
 8000ea0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ea4:	4804      	ldr	r0, [pc, #16]	; (8000eb8 <control_thread+0x60>)
 8000ea6:	4798      	blx	r3
		}
		vTaskDelayUntil( &last_wake_time, period );
 8000ea8:	4b07      	ldr	r3, [pc, #28]	; (8000ec8 <control_thread+0x70>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	4619      	mov	r1, r3
 8000eae:	4804      	ldr	r0, [pc, #16]	; (8000ec0 <control_thread+0x68>)
 8000eb0:	f009 f928 	bl	800a104 <vTaskDelayUntil>
		control_update(&control);
 8000eb4:	e7e9      	b.n	8000e8a <control_thread+0x32>
 8000eb6:	bf00      	nop
 8000eb8:	200000f4 	.word	0x200000f4
 8000ebc:	20000194 	.word	0x20000194
 8000ec0:	2000161c 	.word	0x2000161c
 8000ec4:	20000024 	.word	0x20000024
 8000ec8:	0800b43c 	.word	0x0800b43c

08000ecc <control_update>:
	}
}


static void control_update(CONTROL_INST_t * control) {
 8000ecc:	b590      	push	{r4, r7, lr}
 8000ece:	b087      	sub	sp, #28
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6178      	str	r0, [r7, #20]

	control->last_time = control->time;
 8000ed4:	697b      	ldr	r3, [r7, #20]
 8000ed6:	685a      	ldr	r2, [r3, #4]
 8000ed8:	697b      	ldr	r3, [r7, #20]
 8000eda:	609a      	str	r2, [r3, #8]
	control->time = HAL_GetTick();
 8000edc:	f002 feac 	bl	8003c38 <HAL_GetTick>
 8000ee0:	4602      	mov	r2, r0
 8000ee2:	697b      	ldr	r3, [r7, #20]
 8000ee4:	605a      	str	r2, [r3, #4]
	control->iter++;
 8000ee6:	697b      	ldr	r3, [r7, #20]
 8000ee8:	695b      	ldr	r3, [r3, #20]
 8000eea:	1c5a      	adds	r2, r3, #1
 8000eec:	697b      	ldr	r3, [r7, #20]
 8000eee:	615a      	str	r2, [r3, #20]

	if(control->counter_active) {
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	7c1b      	ldrb	r3, [r3, #16]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d062      	beq.n	8000fbe <control_update+0xf2>
		control->counter -= (control->time - control->last_time);
 8000ef8:	697b      	ldr	r3, [r7, #20]
 8000efa:	68db      	ldr	r3, [r3, #12]
 8000efc:	4619      	mov	r1, r3
 8000efe:	697b      	ldr	r3, [r7, #20]
 8000f00:	689a      	ldr	r2, [r3, #8]
 8000f02:	697b      	ldr	r3, [r7, #20]
 8000f04:	685b      	ldr	r3, [r3, #4]
 8000f06:	1ad3      	subs	r3, r2, r3
 8000f08:	440b      	add	r3, r1
 8000f0a:	461a      	mov	r2, r3
 8000f0c:	697b      	ldr	r3, [r7, #20]
 8000f0e:	60da      	str	r2, [r3, #12]
	}

	while(can_msgPending()) {
 8000f10:	e055      	b.n	8000fbe <control_update+0xf2>
		control->msg = can_readBuffer();
 8000f12:	697c      	ldr	r4, [r7, #20]
 8000f14:	463b      	mov	r3, r7
 8000f16:	4618      	mov	r0, r3
 8000f18:	f7ff fba8 	bl	800066c <can_readBuffer>
 8000f1c:	3428      	adds	r4, #40	; 0x28
 8000f1e:	463b      	mov	r3, r7
 8000f20:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000f22:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

		if(control->msg.id == DATA_ID_PRESSURE){
 8000f26:	697b      	ldr	r3, [r7, #20]
 8000f28:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d105      	bne.n	8000f3c <control_update+0x70>
			control->sensor_payload.baro = control->msg.data;
 8000f30:	697b      	ldr	r3, [r7, #20]
 8000f32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f34:	461a      	mov	r2, r3
 8000f36:	697b      	ldr	r3, [r7, #20]
 8000f38:	655a      	str	r2, [r3, #84]	; 0x54
 8000f3a:	e040      	b.n	8000fbe <control_update+0xf2>
		} else if(control->msg.id == DATA_ID_ACCELERATION_X) {
 8000f3c:	697b      	ldr	r3, [r7, #20]
 8000f3e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8000f42:	2b01      	cmp	r3, #1
 8000f44:	d105      	bne.n	8000f52 <control_update+0x86>
			control->sensor_payload.acc_x = control->msg.data;
 8000f46:	697b      	ldr	r3, [r7, #20]
 8000f48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f4a:	461a      	mov	r2, r3
 8000f4c:	697b      	ldr	r3, [r7, #20]
 8000f4e:	63da      	str	r2, [r3, #60]	; 0x3c
 8000f50:	e035      	b.n	8000fbe <control_update+0xf2>
		} else if(control->msg.id == DATA_ID_ACCELERATION_Y) {
 8000f52:	697b      	ldr	r3, [r7, #20]
 8000f54:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8000f58:	2b02      	cmp	r3, #2
 8000f5a:	d105      	bne.n	8000f68 <control_update+0x9c>
			control->sensor_payload.acc_y = control->msg.data;
 8000f5c:	697b      	ldr	r3, [r7, #20]
 8000f5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f60:	461a      	mov	r2, r3
 8000f62:	697b      	ldr	r3, [r7, #20]
 8000f64:	641a      	str	r2, [r3, #64]	; 0x40
 8000f66:	e02a      	b.n	8000fbe <control_update+0xf2>
		} else if(control->msg.id == DATA_ID_ACCELERATION_Z) {
 8000f68:	697b      	ldr	r3, [r7, #20]
 8000f6a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8000f6e:	2b03      	cmp	r3, #3
 8000f70:	d105      	bne.n	8000f7e <control_update+0xb2>
			control->sensor_payload.acc_z = control->msg.data;
 8000f72:	697b      	ldr	r3, [r7, #20]
 8000f74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f76:	461a      	mov	r2, r3
 8000f78:	697b      	ldr	r3, [r7, #20]
 8000f7a:	645a      	str	r2, [r3, #68]	; 0x44
 8000f7c:	e01f      	b.n	8000fbe <control_update+0xf2>
		} else if(control->msg.id == DATA_ID_GYRO_X) {
 8000f7e:	697b      	ldr	r3, [r7, #20]
 8000f80:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8000f84:	2b04      	cmp	r3, #4
 8000f86:	d105      	bne.n	8000f94 <control_update+0xc8>
			control->sensor_payload.gyro_x = control->msg.data;
 8000f88:	697b      	ldr	r3, [r7, #20]
 8000f8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f8c:	461a      	mov	r2, r3
 8000f8e:	697b      	ldr	r3, [r7, #20]
 8000f90:	649a      	str	r2, [r3, #72]	; 0x48
 8000f92:	e014      	b.n	8000fbe <control_update+0xf2>
		} else if(control->msg.id == DATA_ID_GYRO_Y) {
 8000f94:	697b      	ldr	r3, [r7, #20]
 8000f96:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8000f9a:	2b05      	cmp	r3, #5
 8000f9c:	d105      	bne.n	8000faa <control_update+0xde>
			control->sensor_payload.gyro_y = control->msg.data;
 8000f9e:	697b      	ldr	r3, [r7, #20]
 8000fa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000fa2:	461a      	mov	r2, r3
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	64da      	str	r2, [r3, #76]	; 0x4c
 8000fa8:	e009      	b.n	8000fbe <control_update+0xf2>
		} else if(control->msg.id == DATA_ID_GYRO_Z) {
 8000faa:	697b      	ldr	r3, [r7, #20]
 8000fac:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8000fb0:	2b06      	cmp	r3, #6
 8000fb2:	d104      	bne.n	8000fbe <control_update+0xf2>
			control->sensor_payload.gyro_z = control->msg.data;
 8000fb4:	697b      	ldr	r3, [r7, #20]
 8000fb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000fb8:	461a      	mov	r2, r3
 8000fba:	697b      	ldr	r3, [r7, #20]
 8000fbc:	651a      	str	r2, [r3, #80]	; 0x50
	while(can_msgPending()) {
 8000fbe:	f7ff fb3b 	bl	8000638 <can_msgPending>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d1a4      	bne.n	8000f12 <control_update+0x46>
	servo_sync(control->tvc_servo);
#endif

	//init error if there is an issue with a motor

	if(control_sched_should_run(control, CONTROL_SCHED_ABORT)) {
 8000fc8:	2101      	movs	r1, #1
 8000fca:	6978      	ldr	r0, [r7, #20]
 8000fcc:	f000 f9fa 	bl	80013c4 <control_sched_should_run>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d006      	beq.n	8000fe4 <control_update+0x118>
		init_abort(control);
 8000fd6:	6978      	ldr	r0, [r7, #20]
 8000fd8:	f000 f8d0 	bl	800117c <init_abort>
		control_sched_done(control, CONTROL_SCHED_ABORT);
 8000fdc:	2101      	movs	r1, #1
 8000fde:	6978      	ldr	r0, [r7, #20]
 8000fe0:	f000 fa05 	bl	80013ee <control_sched_done>
	}
}
 8000fe4:	bf00      	nop
 8000fe6:	371c      	adds	r7, #28
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bd90      	pop	{r4, r7, pc}

08000fec <init_control>:

static void init_control(CONTROL_INST_t * control) {
 8000fec:	b480      	push	{r7}
 8000fee:	b083      	sub	sp, #12
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
	control->sched = CONTROL_SCHED_NOTHING;
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	control->counter_active = 0;
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	2200      	movs	r2, #0
 8001000:	741a      	strb	r2, [r3, #16]
}
 8001002:	bf00      	nop
 8001004:	370c      	adds	r7, #12
 8001006:	46bd      	mov	sp, r7
 8001008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100c:	4770      	bx	lr

0800100e <init_idle>:

static void init_idle(CONTROL_INST_t * control) {
 800100e:	b580      	push	{r7, lr}
 8001010:	b082      	sub	sp, #8
 8001012:	af00      	add	r7, sp, #0
 8001014:	6078      	str	r0, [r7, #4]
	control->state = CS_IDLE;
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	2200      	movs	r2, #0
 800101a:	701a      	strb	r2, [r3, #0]
	led_set_color(LED_GREEN);
 800101c:	2200      	movs	r2, #0
 800101e:	21ff      	movs	r1, #255	; 0xff
 8001020:	2000      	movs	r0, #0
 8001022:	f000 feab 	bl	8001d7c <led_set_color>
	storage_disable();
 8001026:	f001 fb6b 	bl	8002700 <storage_disable>
	cm4_force_shutdown(control->cm4);
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	699b      	ldr	r3, [r3, #24]
 800102e:	4618      	mov	r0, r3
 8001030:	f7ff fed8 	bl	8000de4 <cm4_force_shutdown>
}
 8001034:	bf00      	nop
 8001036:	3708      	adds	r7, #8
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}

0800103c <idle>:

static void idle(CONTROL_INST_t * control) {
 800103c:	b580      	push	{r7, lr}
 800103e:	b082      	sub	sp, #8
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
	if(control_sched_should_run(control, CONTROL_SCHED_MOVE_TVC)) {
		servo_move(control->tvc_servo, control->tvc_mov_target);
		control_sched_done(control, CONTROL_SCHED_MOVE_TVC);
	}
#endif
	if(control_sched_should_run(control, CONTROL_SCHED_BOOT)) {
 8001044:	2102      	movs	r1, #2
 8001046:	6878      	ldr	r0, [r7, #4]
 8001048:	f000 f9bc 	bl	80013c4 <control_sched_should_run>
 800104c:	4603      	mov	r3, r0
 800104e:	2b00      	cmp	r3, #0
 8001050:	d006      	beq.n	8001060 <idle+0x24>
		init_boot(control);
 8001052:	6878      	ldr	r0, [r7, #4]
 8001054:	f000 f808 	bl	8001068 <init_boot>
		control_sched_done(control, CONTROL_SCHED_BOOT);
 8001058:	2102      	movs	r1, #2
 800105a:	6878      	ldr	r0, [r7, #4]
 800105c:	f000 f9c7 	bl	80013ee <control_sched_done>
	}

}
 8001060:	bf00      	nop
 8001062:	3708      	adds	r7, #8
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}

08001068 <init_boot>:

static void init_boot(CONTROL_INST_t * control) {
 8001068:	b580      	push	{r7, lr}
 800106a:	b082      	sub	sp, #8
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
	//global enable
	//to boot the rpi
	led_set_color(LED_LILA);
 8001070:	224f      	movs	r2, #79	; 0x4f
 8001072:	2103      	movs	r1, #3
 8001074:	20ff      	movs	r0, #255	; 0xff
 8001076:	f000 fe81 	bl	8001d7c <led_set_color>
	control->state = CS_BOOT;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	2201      	movs	r2, #1
 800107e:	701a      	strb	r2, [r3, #0]
	cm4_boot(control->cm4);
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	699b      	ldr	r3, [r3, #24]
 8001084:	4618      	mov	r0, r3
 8001086:	f7ff fe4e 	bl	8000d26 <cm4_boot>
}
 800108a:	bf00      	nop
 800108c:	3708      	adds	r7, #8
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}

08001092 <boot>:

static void boot(CONTROL_INST_t * control) {
 8001092:	b580      	push	{r7, lr}
 8001094:	b084      	sub	sp, #16
 8001096:	af00      	add	r7, sp, #0
 8001098:	6078      	str	r0, [r7, #4]
	//wait for the cm4 to start answering with concluent status packets
	uint8_t ready = 0;
 800109a:	2300      	movs	r3, #0
 800109c:	73fb      	strb	r3, [r7, #15]
	cm4_is_ready(control->cm4, &ready);
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	699b      	ldr	r3, [r3, #24]
 80010a2:	f107 020f 	add.w	r2, r7, #15
 80010a6:	4611      	mov	r1, r2
 80010a8:	4618      	mov	r0, r3
 80010aa:	f7ff fe47 	bl	8000d3c <cm4_is_ready>
	if(ready) {
 80010ae:	7bfb      	ldrb	r3, [r7, #15]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d002      	beq.n	80010ba <boot+0x28>
		init_compute(control);
 80010b4:	6878      	ldr	r0, [r7, #4]
 80010b6:	f000 f804 	bl	80010c2 <init_compute>
	}
}
 80010ba:	bf00      	nop
 80010bc:	3710      	adds	r7, #16
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}

080010c2 <init_compute>:

static void init_compute(CONTROL_INST_t * control) {
 80010c2:	b580      	push	{r7, lr}
 80010c4:	b082      	sub	sp, #8
 80010c6:	af00      	add	r7, sp, #0
 80010c8:	6078      	str	r0, [r7, #4]
	//start sending data to raspberry pi
	led_set_color(LED_BLUE);
 80010ca:	22ff      	movs	r2, #255	; 0xff
 80010cc:	2100      	movs	r1, #0
 80010ce:	2000      	movs	r0, #0
 80010d0:	f000 fe54 	bl	8001d7c <led_set_color>
	control->state = CS_COMPUTE;
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	2202      	movs	r2, #2
 80010d8:	701a      	strb	r2, [r3, #0]
}
 80010da:	bf00      	nop
 80010dc:	3708      	adds	r7, #8
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}

080010e2 <compute>:

static void compute(CONTROL_INST_t * control) {
 80010e2:	b580      	push	{r7, lr}
 80010e4:	b082      	sub	sp, #8
 80010e6:	af00      	add	r7, sp, #0
 80010e8:	6078      	str	r0, [r7, #4]

	cm4_transaction(control->cm4, &control->sensor_payload, &control->command_payload);
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	6998      	ldr	r0, [r3, #24]
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	336c      	adds	r3, #108	; 0x6c
 80010f8:	461a      	mov	r2, r3
 80010fa:	f7ff fd0a 	bl	8000b12 <cm4_transaction>

	if(control_sched_should_run(control, CONTROL_SCHED_SHUTDOWN)) {
 80010fe:	2103      	movs	r1, #3
 8001100:	6878      	ldr	r0, [r7, #4]
 8001102:	f000 f95f 	bl	80013c4 <control_sched_should_run>
 8001106:	4603      	mov	r3, r0
 8001108:	2b00      	cmp	r3, #0
 800110a:	d006      	beq.n	800111a <compute+0x38>
		init_shutdown(control);
 800110c:	6878      	ldr	r0, [r7, #4]
 800110e:	f000 f808 	bl	8001122 <init_shutdown>
		control_sched_done(control, CONTROL_SCHED_SHUTDOWN);
 8001112:	2103      	movs	r1, #3
 8001114:	6878      	ldr	r0, [r7, #4]
 8001116:	f000 f96a 	bl	80013ee <control_sched_done>
	}
}
 800111a:	bf00      	nop
 800111c:	3708      	adds	r7, #8
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}

08001122 <init_shutdown>:


static void init_shutdown(CONTROL_INST_t * control) {
 8001122:	b580      	push	{r7, lr}
 8001124:	b082      	sub	sp, #8
 8001126:	af00      	add	r7, sp, #0
 8001128:	6078      	str	r0, [r7, #4]
	led_set_color(LED_ORANGE);
 800112a:	2207      	movs	r2, #7
 800112c:	210f      	movs	r1, #15
 800112e:	207f      	movs	r0, #127	; 0x7f
 8001130:	f000 fe24 	bl	8001d7c <led_set_color>
	control->state = CS_SHUTDOWN;
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	2203      	movs	r2, #3
 8001138:	701a      	strb	r2, [r3, #0]
	cm4_shutdown(control->cm4);
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	699b      	ldr	r3, [r3, #24]
 800113e:	4618      	mov	r0, r3
 8001140:	f7ff fe1c 	bl	8000d7c <cm4_shutdown>
}
 8001144:	bf00      	nop
 8001146:	3708      	adds	r7, #8
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}

0800114c <shutdown>:

static void shutdown(CONTROL_INST_t * control) {
 800114c:	b580      	push	{r7, lr}
 800114e:	b084      	sub	sp, #16
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
	uint8_t shutdown = 0;
 8001154:	2300      	movs	r3, #0
 8001156:	73fb      	strb	r3, [r7, #15]
	cm4_is_shutdown(control->cm4, &shutdown);
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	699b      	ldr	r3, [r3, #24]
 800115c:	f107 020f 	add.w	r2, r7, #15
 8001160:	4611      	mov	r1, r2
 8001162:	4618      	mov	r0, r3
 8001164:	f7ff fe20 	bl	8000da8 <cm4_is_shutdown>
	if(shutdown) {
 8001168:	7bfb      	ldrb	r3, [r7, #15]
 800116a:	2b00      	cmp	r3, #0
 800116c:	d002      	beq.n	8001174 <shutdown+0x28>
		init_idle(control);
 800116e:	6878      	ldr	r0, [r7, #4]
 8001170:	f7ff ff4d 	bl	800100e <init_idle>
	}
}
 8001174:	bf00      	nop
 8001176:	3710      	adds	r7, #16
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}

0800117c <init_abort>:

static void init_abort(CONTROL_INST_t * control) {
 800117c:	b580      	push	{r7, lr}
 800117e:	b082      	sub	sp, #8
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
	led_set_color(LED_PINK);
 8001184:	227f      	movs	r2, #127	; 0x7f
 8001186:	2100      	movs	r1, #0
 8001188:	207f      	movs	r0, #127	; 0x7f
 800118a:	f000 fdf7 	bl	8001d7c <led_set_color>
	control->shadow_state = control->state;
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	781a      	ldrb	r2, [r3, #0]
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	705a      	strb	r2, [r3, #1]
	control->state = CS_ABORT;
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	2204      	movs	r2, #4
 800119a:	701a      	strb	r2, [r3, #0]
#if USE_DYNAMIXEL == 1
	servo_move(control->tvc_servo, 2048); //2048 is the straight position
#endif
	control->counter_active=0;
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	2200      	movs	r2, #0
 80011a0:	741a      	strb	r2, [r3, #16]
	storage_disable();
 80011a2:	f001 faad 	bl	8002700 <storage_disable>
	cm4_force_shutdown(control->cm4);
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	699b      	ldr	r3, [r3, #24]
 80011aa:	4618      	mov	r0, r3
 80011ac:	f7ff fe1a 	bl	8000de4 <cm4_force_shutdown>
}
 80011b0:	bf00      	nop
 80011b2:	3708      	adds	r7, #8
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}

080011b8 <_abort>:

static void _abort(CONTROL_INST_t * control) {
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b082      	sub	sp, #8
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
	if(control_sched_should_run(control, CONTROL_SCHED_RECOVER)) {
 80011c0:	2105      	movs	r1, #5
 80011c2:	6878      	ldr	r0, [r7, #4]
 80011c4:	f000 f8fe 	bl	80013c4 <control_sched_should_run>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d006      	beq.n	80011dc <_abort+0x24>
		init_idle(control);
 80011ce:	6878      	ldr	r0, [r7, #4]
 80011d0:	f7ff ff1d 	bl	800100e <init_idle>
		control_sched_done(control, CONTROL_SCHED_RECOVER);
 80011d4:	2105      	movs	r1, #5
 80011d6:	6878      	ldr	r0, [r7, #4]
 80011d8:	f000 f909 	bl	80013ee <control_sched_done>
	}
}
 80011dc:	bf00      	nop
 80011de:	3708      	adds	r7, #8
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}

080011e4 <init_error>:

static void init_error(CONTROL_INST_t * control) {
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b082      	sub	sp, #8
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
	led_set_color(LED_RED);
 80011ec:	2200      	movs	r2, #0
 80011ee:	2100      	movs	r1, #0
 80011f0:	20ff      	movs	r0, #255	; 0xff
 80011f2:	f000 fdc3 	bl	8001d7c <led_set_color>
	control->state = CS_ERROR;
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	2205      	movs	r2, #5
 80011fa:	701a      	strb	r2, [r3, #0]
	control->counter_active = 0;
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	2200      	movs	r2, #0
 8001200:	741a      	strb	r2, [r3, #16]
	storage_disable();
 8001202:	f001 fa7d 	bl	8002700 <storage_disable>
}
 8001206:	bf00      	nop
 8001208:	3708      	adds	r7, #8
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}

0800120e <error>:

static void error(CONTROL_INST_t * control) {
 800120e:	b580      	push	{r7, lr}
 8001210:	b082      	sub	sp, #8
 8001212:	af00      	add	r7, sp, #0
 8001214:	6078      	str	r0, [r7, #4]
	//wait for user release
	if(control_sched_should_run(control, CONTROL_SCHED_RECOVER)) {
 8001216:	2105      	movs	r1, #5
 8001218:	6878      	ldr	r0, [r7, #4]
 800121a:	f000 f8d3 	bl	80013c4 <control_sched_should_run>
 800121e:	4603      	mov	r3, r0
 8001220:	2b00      	cmp	r3, #0
 8001222:	d006      	beq.n	8001232 <error+0x24>
		init_idle(control);
 8001224:	6878      	ldr	r0, [r7, #4]
 8001226:	f7ff fef2 	bl	800100e <init_idle>
		control_sched_done(control, CONTROL_SCHED_RECOVER);
 800122a:	2105      	movs	r1, #5
 800122c:	6878      	ldr	r0, [r7, #4]
 800122e:	f000 f8de 	bl	80013ee <control_sched_done>
	}
}
 8001232:	bf00      	nop
 8001234:	3708      	adds	r7, #8
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}
	...

0800123c <control_move_tvc>:
CONTROL_STATE_t control_get_state() {
	return control.state;
}


void control_move_tvc(int32_t target) {
 800123c:	b580      	push	{r7, lr}
 800123e:	b082      	sub	sp, #8
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
	control_sched_set(&control, CONTROL_SCHED_MOVE_TVC);
 8001244:	2104      	movs	r1, #4
 8001246:	4805      	ldr	r0, [pc, #20]	; (800125c <control_move_tvc+0x20>)
 8001248:	f000 f8ea 	bl	8001420 <control_sched_set>
	control.tvc_mov_target = target;
 800124c:	4a03      	ldr	r2, [pc, #12]	; (800125c <control_move_tvc+0x20>)
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	6213      	str	r3, [r2, #32]
}
 8001252:	bf00      	nop
 8001254:	3708      	adds	r7, #8
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	200000f4 	.word	0x200000f4

08001260 <control_boot>:

void control_boot(void) {
 8001260:	b580      	push	{r7, lr}
 8001262:	af00      	add	r7, sp, #0
	control_sched_set(&control, CONTROL_SCHED_BOOT);
 8001264:	2102      	movs	r1, #2
 8001266:	4802      	ldr	r0, [pc, #8]	; (8001270 <control_boot+0x10>)
 8001268:	f000 f8da 	bl	8001420 <control_sched_set>
}
 800126c:	bf00      	nop
 800126e:	bd80      	pop	{r7, pc}
 8001270:	200000f4 	.word	0x200000f4

08001274 <control_shutdown>:

void control_shutdown(void) {
 8001274:	b580      	push	{r7, lr}
 8001276:	af00      	add	r7, sp, #0
	control_sched_set(&control, CONTROL_SCHED_SHUTDOWN);
 8001278:	2103      	movs	r1, #3
 800127a:	4802      	ldr	r0, [pc, #8]	; (8001284 <control_shutdown+0x10>)
 800127c:	f000 f8d0 	bl	8001420 <control_sched_set>
}
 8001280:	bf00      	nop
 8001282:	bd80      	pop	{r7, pc}
 8001284:	200000f4 	.word	0x200000f4

08001288 <control_abort>:

void control_abort() {
 8001288:	b580      	push	{r7, lr}
 800128a:	af00      	add	r7, sp, #0
	control_sched_set(&control, CONTROL_SCHED_ABORT);
 800128c:	2101      	movs	r1, #1
 800128e:	4802      	ldr	r0, [pc, #8]	; (8001298 <control_abort+0x10>)
 8001290:	f000 f8c6 	bl	8001420 <control_sched_set>
}
 8001294:	bf00      	nop
 8001296:	bd80      	pop	{r7, pc}
 8001298:	200000f4 	.word	0x200000f4

0800129c <control_recover>:

void control_recover() {
 800129c:	b580      	push	{r7, lr}
 800129e:	af00      	add	r7, sp, #0
	control_sched_set(&control, CONTROL_SCHED_RECOVER);
 80012a0:	2105      	movs	r1, #5
 80012a2:	4802      	ldr	r0, [pc, #8]	; (80012ac <control_recover+0x10>)
 80012a4:	f000 f8bc 	bl	8001420 <control_sched_set>
}
 80012a8:	bf00      	nop
 80012aa:	bd80      	pop	{r7, pc}
 80012ac:	200000f4 	.word	0x200000f4

080012b0 <control_get_status>:

CONTROL_STATUS_t control_get_status() {
 80012b0:	b4b0      	push	{r4, r5, r7}
 80012b2:	b089      	sub	sp, #36	; 0x24
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
	CONTROL_STATUS_t status = {0};
 80012b8:	f107 0308 	add.w	r3, r7, #8
 80012bc:	2200      	movs	r2, #0
 80012be:	601a      	str	r2, [r3, #0]
 80012c0:	605a      	str	r2, [r3, #4]
 80012c2:	609a      	str	r2, [r3, #8]
 80012c4:	60da      	str	r2, [r3, #12]
 80012c6:	611a      	str	r2, [r3, #16]
 80012c8:	615a      	str	r2, [r3, #20]
	status.state = control.state;
 80012ca:	4b17      	ldr	r3, [pc, #92]	; (8001328 <control_get_status+0x78>)
 80012cc:	781b      	ldrb	r3, [r3, #0]
 80012ce:	723b      	strb	r3, [r7, #8]
	status.tvc_error = control.tvc_servo->error;
 80012d0:	4b15      	ldr	r3, [pc, #84]	; (8001328 <control_get_status+0x78>)
 80012d2:	69db      	ldr	r3, [r3, #28]
 80012d4:	f503 5384 	add.w	r3, r3, #4224	; 0x1080
 80012d8:	3318      	adds	r3, #24
 80012da:	781b      	ldrb	r3, [r3, #0]
 80012dc:	737b      	strb	r3, [r7, #13]
	status.tvc_psu_voltage = control.tvc_servo->psu_voltage;
 80012de:	4b12      	ldr	r3, [pc, #72]	; (8001328 <control_get_status+0x78>)
 80012e0:	69db      	ldr	r3, [r3, #28]
 80012e2:	f503 5384 	add.w	r3, r3, #4224	; 0x1080
 80012e6:	3310      	adds	r3, #16
 80012e8:	881b      	ldrh	r3, [r3, #0]
 80012ea:	817b      	strh	r3, [r7, #10]
	status.tvc_temperature = control.tvc_servo->temperature;
 80012ec:	4b0e      	ldr	r3, [pc, #56]	; (8001328 <control_get_status+0x78>)
 80012ee:	69db      	ldr	r3, [r3, #28]
 80012f0:	f503 5384 	add.w	r3, r3, #4224	; 0x1080
 80012f4:	3312      	adds	r3, #18
 80012f6:	f993 3000 	ldrsb.w	r3, [r3]
 80012fa:	733b      	strb	r3, [r7, #12]
	status.tvc_position = control.tvc_servo->position;
 80012fc:	4b0a      	ldr	r3, [pc, #40]	; (8001328 <control_get_status+0x78>)
 80012fe:	69db      	ldr	r3, [r3, #28]
 8001300:	f503 5384 	add.w	r3, r3, #4224	; 0x1080
 8001304:	3314      	adds	r3, #20
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	613b      	str	r3, [r7, #16]

	return status;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	461d      	mov	r5, r3
 800130e:	f107 0408 	add.w	r4, r7, #8
 8001312:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001314:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001316:	e894 0003 	ldmia.w	r4, {r0, r1}
 800131a:	e885 0003 	stmia.w	r5, {r0, r1}
}
 800131e:	6878      	ldr	r0, [r7, #4]
 8001320:	3724      	adds	r7, #36	; 0x24
 8001322:	46bd      	mov	sp, r7
 8001324:	bcb0      	pop	{r4, r5, r7}
 8001326:	4770      	bx	lr
 8001328:	200000f4 	.word	0x200000f4

0800132c <control_set_sens>:

void control_set_sens(CM4_PAYLOAD_SENSOR_t sens) {
 800132c:	b084      	sub	sp, #16
 800132e:	b4b0      	push	{r4, r5, r7}
 8001330:	af00      	add	r7, sp, #0
 8001332:	f107 040c 	add.w	r4, r7, #12
 8001336:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	control.sensor_payload = sens;
 800133a:	4b09      	ldr	r3, [pc, #36]	; (8001360 <control_set_sens+0x34>)
 800133c:	f103 0438 	add.w	r4, r3, #56	; 0x38
 8001340:	f107 050c 	add.w	r5, r7, #12
 8001344:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001346:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001348:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800134a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800134c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800134e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001350:	682b      	ldr	r3, [r5, #0]
 8001352:	6023      	str	r3, [r4, #0]
}
 8001354:	bf00      	nop
 8001356:	46bd      	mov	sp, r7
 8001358:	bcb0      	pop	{r4, r5, r7}
 800135a:	b004      	add	sp, #16
 800135c:	4770      	bx	lr
 800135e:	bf00      	nop
 8001360:	200000f4 	.word	0x200000f4

08001364 <control_get_sens>:

CM4_PAYLOAD_SENSOR_t control_get_sens(void) {
 8001364:	b4b0      	push	{r4, r5, r7}
 8001366:	b083      	sub	sp, #12
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
	return control.sensor_payload;
 800136c:	687a      	ldr	r2, [r7, #4]
 800136e:	4b08      	ldr	r3, [pc, #32]	; (8001390 <control_get_sens+0x2c>)
 8001370:	4615      	mov	r5, r2
 8001372:	f103 0438 	add.w	r4, r3, #56	; 0x38
 8001376:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001378:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800137a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800137c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800137e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001380:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001382:	6823      	ldr	r3, [r4, #0]
 8001384:	602b      	str	r3, [r5, #0]
}
 8001386:	6878      	ldr	r0, [r7, #4]
 8001388:	370c      	adds	r7, #12
 800138a:	46bd      	mov	sp, r7
 800138c:	bcb0      	pop	{r4, r5, r7}
 800138e:	4770      	bx	lr
 8001390:	200000f4 	.word	0x200000f4

08001394 <control_get_cmd>:

CM4_PAYLOAD_COMMAND_t control_get_cmd(void) {
 8001394:	b4b0      	push	{r4, r5, r7}
 8001396:	b083      	sub	sp, #12
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
	return control.command_payload;
 800139c:	687a      	ldr	r2, [r7, #4]
 800139e:	4b08      	ldr	r3, [pc, #32]	; (80013c0 <control_get_cmd+0x2c>)
 80013a0:	4615      	mov	r5, r2
 80013a2:	f103 046c 	add.w	r4, r3, #108	; 0x6c
 80013a6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013a8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013aa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013ac:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013ae:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013b0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013b2:	6823      	ldr	r3, [r4, #0]
 80013b4:	602b      	str	r3, [r5, #0]
}
 80013b6:	6878      	ldr	r0, [r7, #4]
 80013b8:	370c      	adds	r7, #12
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bcb0      	pop	{r4, r5, r7}
 80013be:	4770      	bx	lr
 80013c0:	200000f4 	.word	0x200000f4

080013c4 <control_sched_should_run>:


static uint8_t control_sched_should_run(CONTROL_INST_t * control, CONTROL_SCHED_t num) {
 80013c4:	b480      	push	{r7}
 80013c6:	b083      	sub	sp, #12
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
 80013cc:	460b      	mov	r3, r1
 80013ce:	70fb      	strb	r3, [r7, #3]
	return control->sched == num;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80013d6:	78fa      	ldrb	r2, [r7, #3]
 80013d8:	429a      	cmp	r2, r3
 80013da:	bf0c      	ite	eq
 80013dc:	2301      	moveq	r3, #1
 80013de:	2300      	movne	r3, #0
 80013e0:	b2db      	uxtb	r3, r3
}
 80013e2:	4618      	mov	r0, r3
 80013e4:	370c      	adds	r7, #12
 80013e6:	46bd      	mov	sp, r7
 80013e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ec:	4770      	bx	lr

080013ee <control_sched_done>:

static void control_sched_done(CONTROL_INST_t * control, CONTROL_SCHED_t num) {
 80013ee:	b580      	push	{r7, lr}
 80013f0:	b082      	sub	sp, #8
 80013f2:	af00      	add	r7, sp, #0
 80013f4:	6078      	str	r0, [r7, #4]
 80013f6:	460b      	mov	r3, r1
 80013f8:	70fb      	strb	r3, [r7, #3]
	if(control->sched == num) {
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001400:	78fa      	ldrb	r2, [r7, #3]
 8001402:	429a      	cmp	r2, r3
 8001404:	d104      	bne.n	8001410 <control_sched_done+0x22>
		control->sched = CONTROL_SCHED_NOTHING;
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	2200      	movs	r2, #0
 800140a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	} else {
		init_error(control);
	}
}
 800140e:	e002      	b.n	8001416 <control_sched_done+0x28>
		init_error(control);
 8001410:	6878      	ldr	r0, [r7, #4]
 8001412:	f7ff fee7 	bl	80011e4 <init_error>
}
 8001416:	bf00      	nop
 8001418:	3708      	adds	r7, #8
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}
	...

08001420 <control_sched_set>:

static void control_sched_set(CONTROL_INST_t * control, CONTROL_SCHED_t num) {
 8001420:	b480      	push	{r7}
 8001422:	b085      	sub	sp, #20
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
 8001428:	460b      	mov	r3, r1
 800142a:	70fb      	strb	r3, [r7, #3]
	if(num == CONTROL_SCHED_ABORT) { //ABORT ALWAYS TAKES OVER
 800142c:	78fb      	ldrb	r3, [r7, #3]
 800142e:	2b01      	cmp	r3, #1
 8001430:	d103      	bne.n	800143a <control_sched_set+0x1a>
		control->sched = num;
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	78fa      	ldrb	r2, [r7, #3]
 8001436:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	}
	if(control->sched == CONTROL_SCHED_NOTHING) {
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001440:	2b00      	cmp	r3, #0
 8001442:	d11c      	bne.n	800147e <control_sched_set+0x5e>
		for(uint8_t i = 0; i < SCHED_ALLOWED_WIDTH; i++) {
 8001444:	2300      	movs	r3, #0
 8001446:	73fb      	strb	r3, [r7, #15]
 8001448:	e016      	b.n	8001478 <control_sched_set+0x58>
			if(sched_allowed[control->state][i] == num) {
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	781b      	ldrb	r3, [r3, #0]
 800144e:	4618      	mov	r0, r3
 8001450:	7bfa      	ldrb	r2, [r7, #15]
 8001452:	490d      	ldr	r1, [pc, #52]	; (8001488 <control_sched_set+0x68>)
 8001454:	4603      	mov	r3, r0
 8001456:	005b      	lsls	r3, r3, #1
 8001458:	4403      	add	r3, r0
 800145a:	005b      	lsls	r3, r3, #1
 800145c:	440b      	add	r3, r1
 800145e:	4413      	add	r3, r2
 8001460:	781b      	ldrb	r3, [r3, #0]
 8001462:	78fa      	ldrb	r2, [r7, #3]
 8001464:	429a      	cmp	r2, r3
 8001466:	d104      	bne.n	8001472 <control_sched_set+0x52>
				control->sched = num;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	78fa      	ldrb	r2, [r7, #3]
 800146c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
				return;
 8001470:	e005      	b.n	800147e <control_sched_set+0x5e>
		for(uint8_t i = 0; i < SCHED_ALLOWED_WIDTH; i++) {
 8001472:	7bfb      	ldrb	r3, [r7, #15]
 8001474:	3301      	adds	r3, #1
 8001476:	73fb      	strb	r3, [r7, #15]
 8001478:	7bfb      	ldrb	r3, [r7, #15]
 800147a:	2b05      	cmp	r3, #5
 800147c:	d9e5      	bls.n	800144a <control_sched_set+0x2a>
			}
		}
	}
}
 800147e:	3714      	adds	r7, #20
 8001480:	46bd      	mov	sp, r7
 8001482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001486:	4770      	bx	lr
 8001488:	20000000 	.word	0x20000000

0800148c <util_encode_u8>:
static inline void util_encode_u8(uint8_t * data, uint8_t value) {
 800148c:	b480      	push	{r7}
 800148e:	b083      	sub	sp, #12
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
 8001494:	460b      	mov	r3, r1
 8001496:	70fb      	strb	r3, [r7, #3]
	data[0] = value;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	78fa      	ldrb	r2, [r7, #3]
 800149c:	701a      	strb	r2, [r3, #0]
	data[1] = 0x00;
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	3301      	adds	r3, #1
 80014a2:	2200      	movs	r2, #0
 80014a4:	701a      	strb	r2, [r3, #0]
	data[2] = 0x00;
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	3302      	adds	r3, #2
 80014aa:	2200      	movs	r2, #0
 80014ac:	701a      	strb	r2, [r3, #0]
	data[3] = 0x00;
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	3303      	adds	r3, #3
 80014b2:	2200      	movs	r2, #0
 80014b4:	701a      	strb	r2, [r3, #0]
}
 80014b6:	bf00      	nop
 80014b8:	370c      	adds	r7, #12
 80014ba:	46bd      	mov	sp, r7
 80014bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c0:	4770      	bx	lr

080014c2 <util_encode_u16>:
static inline void util_encode_u16(uint8_t * data, uint16_t value) {
 80014c2:	b480      	push	{r7}
 80014c4:	b083      	sub	sp, #12
 80014c6:	af00      	add	r7, sp, #0
 80014c8:	6078      	str	r0, [r7, #4]
 80014ca:	460b      	mov	r3, r1
 80014cc:	807b      	strh	r3, [r7, #2]
	data[0] = value;
 80014ce:	887b      	ldrh	r3, [r7, #2]
 80014d0:	b2da      	uxtb	r2, r3
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	701a      	strb	r2, [r3, #0]
	data[1] = value>>8;
 80014d6:	887b      	ldrh	r3, [r7, #2]
 80014d8:	0a1b      	lsrs	r3, r3, #8
 80014da:	b29a      	uxth	r2, r3
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	3301      	adds	r3, #1
 80014e0:	b2d2      	uxtb	r2, r2
 80014e2:	701a      	strb	r2, [r3, #0]
	data[2] = 0x00;
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	3302      	adds	r3, #2
 80014e8:	2200      	movs	r2, #0
 80014ea:	701a      	strb	r2, [r3, #0]
	data[3] = 0x00;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	3303      	adds	r3, #3
 80014f0:	2200      	movs	r2, #0
 80014f2:	701a      	strb	r2, [r3, #0]
}
 80014f4:	bf00      	nop
 80014f6:	370c      	adds	r7, #12
 80014f8:	46bd      	mov	sp, r7
 80014fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fe:	4770      	bx	lr

08001500 <util_encode_u32>:
static inline void util_encode_u32(uint8_t * data, uint32_t value) {
 8001500:	b480      	push	{r7}
 8001502:	b083      	sub	sp, #12
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
 8001508:	6039      	str	r1, [r7, #0]
	data[0] = value;
 800150a:	683b      	ldr	r3, [r7, #0]
 800150c:	b2da      	uxtb	r2, r3
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	701a      	strb	r2, [r3, #0]
	data[1] = value>>8;
 8001512:	683b      	ldr	r3, [r7, #0]
 8001514:	0a1a      	lsrs	r2, r3, #8
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	3301      	adds	r3, #1
 800151a:	b2d2      	uxtb	r2, r2
 800151c:	701a      	strb	r2, [r3, #0]
	data[2] = value>>16;
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	0c1a      	lsrs	r2, r3, #16
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	3302      	adds	r3, #2
 8001526:	b2d2      	uxtb	r2, r2
 8001528:	701a      	strb	r2, [r3, #0]
	data[3] = value>>24;
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	0e1a      	lsrs	r2, r3, #24
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	3303      	adds	r3, #3
 8001532:	b2d2      	uxtb	r2, r2
 8001534:	701a      	strb	r2, [r3, #0]
}
 8001536:	bf00      	nop
 8001538:	370c      	adds	r7, #12
 800153a:	46bd      	mov	sp, r7
 800153c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001540:	4770      	bx	lr

08001542 <util_encode_i8>:
static inline void util_encode_i8(uint8_t * data, int8_t value) {
 8001542:	b480      	push	{r7}
 8001544:	b083      	sub	sp, #12
 8001546:	af00      	add	r7, sp, #0
 8001548:	6078      	str	r0, [r7, #4]
 800154a:	460b      	mov	r3, r1
 800154c:	70fb      	strb	r3, [r7, #3]
	data[0] = value;
 800154e:	78fa      	ldrb	r2, [r7, #3]
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	701a      	strb	r2, [r3, #0]
	data[1] = 0x00;
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	3301      	adds	r3, #1
 8001558:	2200      	movs	r2, #0
 800155a:	701a      	strb	r2, [r3, #0]
	data[2] = 0x00;
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	3302      	adds	r3, #2
 8001560:	2200      	movs	r2, #0
 8001562:	701a      	strb	r2, [r3, #0]
	data[3] = 0x00;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	3303      	adds	r3, #3
 8001568:	2200      	movs	r2, #0
 800156a:	701a      	strb	r2, [r3, #0]
}
 800156c:	bf00      	nop
 800156e:	370c      	adds	r7, #12
 8001570:	46bd      	mov	sp, r7
 8001572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001576:	4770      	bx	lr

08001578 <util_encode_i32>:
static inline void util_encode_i32(uint8_t * data, int32_t value) {
 8001578:	b480      	push	{r7}
 800157a:	b083      	sub	sp, #12
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
 8001580:	6039      	str	r1, [r7, #0]
	data[0] = value;
 8001582:	683b      	ldr	r3, [r7, #0]
 8001584:	b2da      	uxtb	r2, r3
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	701a      	strb	r2, [r3, #0]
	data[1] = value>>8;
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	121a      	asrs	r2, r3, #8
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	3301      	adds	r3, #1
 8001592:	b2d2      	uxtb	r2, r2
 8001594:	701a      	strb	r2, [r3, #0]
	data[2] = value>>16;
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	141a      	asrs	r2, r3, #16
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	3302      	adds	r3, #2
 800159e:	b2d2      	uxtb	r2, r2
 80015a0:	701a      	strb	r2, [r3, #0]
	data[3] = value>>24;
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	161a      	asrs	r2, r3, #24
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	3303      	adds	r3, #3
 80015aa:	b2d2      	uxtb	r2, r2
 80015ac:	701a      	strb	r2, [r3, #0]
}
 80015ae:	bf00      	nop
 80015b0:	370c      	adds	r7, #12
 80015b2:	46bd      	mov	sp, r7
 80015b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b8:	4770      	bx	lr

080015ba <util_decode_u32>:
static inline uint32_t util_decode_u32(uint8_t * data) {
 80015ba:	b480      	push	{r7}
 80015bc:	b083      	sub	sp, #12
 80015be:	af00      	add	r7, sp, #0
 80015c0:	6078      	str	r0, [r7, #4]
	return (uint32_t) data[0] | data[1] << 8 | data[2] << 16 | data[3] << 24;
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	781b      	ldrb	r3, [r3, #0]
 80015c6:	461a      	mov	r2, r3
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	3301      	adds	r3, #1
 80015cc:	781b      	ldrb	r3, [r3, #0]
 80015ce:	021b      	lsls	r3, r3, #8
 80015d0:	4313      	orrs	r3, r2
 80015d2:	687a      	ldr	r2, [r7, #4]
 80015d4:	3202      	adds	r2, #2
 80015d6:	7812      	ldrb	r2, [r2, #0]
 80015d8:	0412      	lsls	r2, r2, #16
 80015da:	4313      	orrs	r3, r2
 80015dc:	687a      	ldr	r2, [r7, #4]
 80015de:	3203      	adds	r2, #3
 80015e0:	7812      	ldrb	r2, [r2, #0]
 80015e2:	0612      	lsls	r2, r2, #24
 80015e4:	4313      	orrs	r3, r2
}
 80015e6:	4618      	mov	r0, r3
 80015e8:	370c      	adds	r7, #12
 80015ea:	46bd      	mov	sp, r7
 80015ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f0:	4770      	bx	lr

080015f2 <util_decode_i32>:
static inline int32_t util_decode_i32(uint8_t * data) {
 80015f2:	b480      	push	{r7}
 80015f4:	b083      	sub	sp, #12
 80015f6:	af00      	add	r7, sp, #0
 80015f8:	6078      	str	r0, [r7, #4]
	return (int32_t) data[0] | data[1] << 8 | data[2] << 16 | data[3] << 24;
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	781b      	ldrb	r3, [r3, #0]
 80015fe:	461a      	mov	r2, r3
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	3301      	adds	r3, #1
 8001604:	781b      	ldrb	r3, [r3, #0]
 8001606:	021b      	lsls	r3, r3, #8
 8001608:	431a      	orrs	r2, r3
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	3302      	adds	r3, #2
 800160e:	781b      	ldrb	r3, [r3, #0]
 8001610:	041b      	lsls	r3, r3, #16
 8001612:	431a      	orrs	r2, r3
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	3303      	adds	r3, #3
 8001618:	781b      	ldrb	r3, [r3, #0]
 800161a:	061b      	lsls	r3, r3, #24
 800161c:	4313      	orrs	r3, r2
}
 800161e:	4618      	mov	r0, r3
 8001620:	370c      	adds	r7, #12
 8001622:	46bd      	mov	sp, r7
 8001624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001628:	4770      	bx	lr
	...

0800162c <debug_decode_fcn>:
 *	DECLARATIONS
 **********************/


//Requires an instance of type debug
SERIAL_RET_t debug_decode_fcn(void * inst, uint8_t data) {
 800162c:	b590      	push	{r4, r7, lr}
 800162e:	b085      	sub	sp, #20
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
 8001634:	460b      	mov	r3, r1
 8001636:	70fb      	strb	r3, [r7, #3]
	static uint8_t send_data[MSV2_MAX_DATA_LEN];
	static uint16_t length = 0;
	static uint16_t bin_length = 0;
	DEBUG_INST_t * debug = (DEBUG_INST_t *) inst;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	60fb      	str	r3, [r7, #12]
	MSV2_ERROR_t tmp = msv2_decode_fragment(&debug->msv2, data);
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	3304      	adds	r3, #4
 8001640:	78fa      	ldrb	r2, [r7, #3]
 8001642:	4611      	mov	r1, r2
 8001644:	4618      	mov	r0, r3
 8001646:	f000 fcef 	bl	8002028 <msv2_decode_fragment>
 800164a:	4603      	mov	r3, r0
 800164c:	72fb      	strb	r3, [r7, #11]

	if(tmp == MSV2_SUCCESS) {
 800164e:	7afb      	ldrb	r3, [r7, #11]
 8001650:	2b00      	cmp	r3, #0
 8001652:	d15e      	bne.n	8001712 <debug_decode_fcn+0xe6>
		if(debug->msv2.rx.opcode < debug_fcn_max) {
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	7a1b      	ldrb	r3, [r3, #8]
 8001658:	b29a      	uxth	r2, r3
 800165a:	4b30      	ldr	r3, [pc, #192]	; (800171c <debug_decode_fcn+0xf0>)
 800165c:	881b      	ldrh	r3, [r3, #0]
 800165e:	429a      	cmp	r2, r3
 8001660:	d22e      	bcs.n	80016c0 <debug_decode_fcn+0x94>

			debug_fcn[debug->msv2.rx.opcode](debug->msv2.rx.data, debug->msv2.rx.length, send_data, &length);
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	7a1b      	ldrb	r3, [r3, #8]
 8001666:	461a      	mov	r2, r3
 8001668:	4b2d      	ldr	r3, [pc, #180]	; (8001720 <debug_decode_fcn+0xf4>)
 800166a:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	f103 0012 	add.w	r0, r3, #18
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	89d9      	ldrh	r1, [r3, #14]
 8001678:	4b2a      	ldr	r3, [pc, #168]	; (8001724 <debug_decode_fcn+0xf8>)
 800167a:	4a2b      	ldr	r2, [pc, #172]	; (8001728 <debug_decode_fcn+0xfc>)
 800167c:	47a0      	blx	r4
			//length is in words
			bin_length = msv2_create_frame(&debug->msv2, debug->msv2.rx.opcode, length/2, send_data);
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	1d18      	adds	r0, r3, #4
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	7a19      	ldrb	r1, [r3, #8]
 8001686:	4b27      	ldr	r3, [pc, #156]	; (8001724 <debug_decode_fcn+0xf8>)
 8001688:	881b      	ldrh	r3, [r3, #0]
 800168a:	085b      	lsrs	r3, r3, #1
 800168c:	b29b      	uxth	r3, r3
 800168e:	b2da      	uxtb	r2, r3
 8001690:	4b25      	ldr	r3, [pc, #148]	; (8001728 <debug_decode_fcn+0xfc>)
 8001692:	f000 fbe3 	bl	8001e5c <msv2_create_frame>
 8001696:	4603      	mov	r3, r0
 8001698:	461a      	mov	r2, r3
 800169a:	4b24      	ldr	r3, [pc, #144]	; (800172c <debug_decode_fcn+0x100>)
 800169c:	801a      	strh	r2, [r3, #0]
			serial_send(&debug->ser, msv2_tx_data(&debug->msv2), bin_length);
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	f503 5480 	add.w	r4, r3, #4096	; 0x1000
 80016a4:	3418      	adds	r4, #24
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	3304      	adds	r3, #4
 80016aa:	4618      	mov	r0, r3
 80016ac:	f000 fdb0 	bl	8002210 <msv2_tx_data>
 80016b0:	4601      	mov	r1, r0
 80016b2:	4b1e      	ldr	r3, [pc, #120]	; (800172c <debug_decode_fcn+0x100>)
 80016b4:	881b      	ldrh	r3, [r3, #0]
 80016b6:	461a      	mov	r2, r3
 80016b8:	4620      	mov	r0, r4
 80016ba:	f000 fecf 	bl	800245c <serial_send>
 80016be:	e028      	b.n	8001712 <debug_decode_fcn+0xe6>
		} else {
			send_data[0] = CRC_ERROR_LO;
 80016c0:	4b19      	ldr	r3, [pc, #100]	; (8001728 <debug_decode_fcn+0xfc>)
 80016c2:	22be      	movs	r2, #190	; 0xbe
 80016c4:	701a      	strb	r2, [r3, #0]
			send_data[1] = CRC_ERROR_HI;
 80016c6:	4b18      	ldr	r3, [pc, #96]	; (8001728 <debug_decode_fcn+0xfc>)
 80016c8:	22eb      	movs	r2, #235	; 0xeb
 80016ca:	705a      	strb	r2, [r3, #1]
			length = 2;
 80016cc:	4b15      	ldr	r3, [pc, #84]	; (8001724 <debug_decode_fcn+0xf8>)
 80016ce:	2202      	movs	r2, #2
 80016d0:	801a      	strh	r2, [r3, #0]
			bin_length = msv2_create_frame(&debug->msv2, debug->msv2.rx.opcode, length/2, send_data);
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	1d18      	adds	r0, r3, #4
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	7a19      	ldrb	r1, [r3, #8]
 80016da:	4b12      	ldr	r3, [pc, #72]	; (8001724 <debug_decode_fcn+0xf8>)
 80016dc:	881b      	ldrh	r3, [r3, #0]
 80016de:	085b      	lsrs	r3, r3, #1
 80016e0:	b29b      	uxth	r3, r3
 80016e2:	b2da      	uxtb	r2, r3
 80016e4:	4b10      	ldr	r3, [pc, #64]	; (8001728 <debug_decode_fcn+0xfc>)
 80016e6:	f000 fbb9 	bl	8001e5c <msv2_create_frame>
 80016ea:	4603      	mov	r3, r0
 80016ec:	461a      	mov	r2, r3
 80016ee:	4b0f      	ldr	r3, [pc, #60]	; (800172c <debug_decode_fcn+0x100>)
 80016f0:	801a      	strh	r2, [r3, #0]
			serial_send(&debug->ser, msv2_tx_data(&debug->msv2), bin_length);
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	f503 5480 	add.w	r4, r3, #4096	; 0x1000
 80016f8:	3418      	adds	r4, #24
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	3304      	adds	r3, #4
 80016fe:	4618      	mov	r0, r3
 8001700:	f000 fd86 	bl	8002210 <msv2_tx_data>
 8001704:	4601      	mov	r1, r0
 8001706:	4b09      	ldr	r3, [pc, #36]	; (800172c <debug_decode_fcn+0x100>)
 8001708:	881b      	ldrh	r3, [r3, #0]
 800170a:	461a      	mov	r2, r3
 800170c:	4620      	mov	r0, r4
 800170e:	f000 fea5 	bl	800245c <serial_send>
		}
	}

	return tmp;
 8001712:	7afb      	ldrb	r3, [r7, #11]
}
 8001714:	4618      	mov	r0, r3
 8001716:	3714      	adds	r7, #20
 8001718:	46bd      	mov	sp, r7
 800171a:	bd90      	pop	{r4, r7, pc}
 800171c:	20000068 	.word	0x20000068
 8001720:	2000003c 	.word	0x2000003c
 8001724:	20001820 	.word	0x20001820
 8001728:	20001620 	.word	0x20001620
 800172c:	20001822 	.word	0x20001822

08001730 <debug_init>:

void debug_init(DEBUG_INST_t * debug) {
 8001730:	b580      	push	{r7, lr}
 8001732:	b082      	sub	sp, #8
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
	static uint32_t id_counter = 0;
	msv2_init(&debug->msv2);
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	3304      	adds	r3, #4
 800173c:	4618      	mov	r0, r3
 800173e:	f000 fb79 	bl	8001e34 <msv2_init>
	serial_init(&debug->ser, &DEBUG_UART, debug, debug_decode_fcn);
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	f503 5080 	add.w	r0, r3, #4096	; 0x1000
 8001748:	3018      	adds	r0, #24
 800174a:	4b08      	ldr	r3, [pc, #32]	; (800176c <debug_init+0x3c>)
 800174c:	687a      	ldr	r2, [r7, #4]
 800174e:	4908      	ldr	r1, [pc, #32]	; (8001770 <debug_init+0x40>)
 8001750:	f000 fe44 	bl	80023dc <serial_init>
	debug->id = id_counter++;
 8001754:	4b07      	ldr	r3, [pc, #28]	; (8001774 <debug_init+0x44>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	1c5a      	adds	r2, r3, #1
 800175a:	4906      	ldr	r1, [pc, #24]	; (8001774 <debug_init+0x44>)
 800175c:	600a      	str	r2, [r1, #0]
 800175e:	687a      	ldr	r2, [r7, #4]
 8001760:	6013      	str	r3, [r2, #0]
}
 8001762:	bf00      	nop
 8001764:	3708      	adds	r7, #8
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	0800162d 	.word	0x0800162d
 8001770:	20007be4 	.word	0x20007be4
 8001774:	20001824 	.word	0x20001824

08001778 <debug_get_status>:

static void debug_get_status(uint8_t * data, uint16_t data_len, uint8_t * resp, uint16_t * resp_len) {
 8001778:	b580      	push	{r7, lr}
 800177a:	b08c      	sub	sp, #48	; 0x30
 800177c:	af00      	add	r7, sp, #0
 800177e:	60f8      	str	r0, [r7, #12]
 8001780:	607a      	str	r2, [r7, #4]
 8001782:	603b      	str	r3, [r7, #0]
 8001784:	460b      	mov	r3, r1
 8001786:	817b      	strh	r3, [r7, #10]
	CONTROL_STATUS_t status = control_get_status();
 8001788:	f107 0314 	add.w	r3, r7, #20
 800178c:	4618      	mov	r0, r3
 800178e:	f7ff fd8f 	bl	80012b0 <control_get_status>
	util_encode_u16(resp, status.state);
 8001792:	7d3b      	ldrb	r3, [r7, #20]
 8001794:	b29b      	uxth	r3, r3
 8001796:	4619      	mov	r1, r3
 8001798:	6878      	ldr	r0, [r7, #4]
 800179a:	f7ff fe92 	bl	80014c2 <util_encode_u16>
	util_encode_u16(resp+2, 0); //padding
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	3302      	adds	r3, #2
 80017a2:	2100      	movs	r1, #0
 80017a4:	4618      	mov	r0, r3
 80017a6:	f7ff fe8c 	bl	80014c2 <util_encode_u16>
	util_encode_i32(resp+4, status.counter);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	3304      	adds	r3, #4
 80017ae:	6a3a      	ldr	r2, [r7, #32]
 80017b0:	4611      	mov	r1, r2
 80017b2:	4618      	mov	r0, r3
 80017b4:	f7ff fee0 	bl	8001578 <util_encode_i32>
	uint32_t memory = storage_get_used();
 80017b8:	f000 ff7e 	bl	80026b8 <storage_get_used>
 80017bc:	62f8      	str	r0, [r7, #44]	; 0x2c
	util_encode_u32(resp+8, memory);
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	3308      	adds	r3, #8
 80017c2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80017c4:	4618      	mov	r0, r3
 80017c6:	f7ff fe9b 	bl	8001500 <util_encode_u32>
	util_encode_i32(resp+12, status.tvc_position);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	330c      	adds	r3, #12
 80017ce:	69fa      	ldr	r2, [r7, #28]
 80017d0:	4611      	mov	r1, r2
 80017d2:	4618      	mov	r0, r3
 80017d4:	f7ff fed0 	bl	8001578 <util_encode_i32>
	util_encode_u16(resp+16, status.tvc_psu_voltage);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	3310      	adds	r3, #16
 80017dc:	8afa      	ldrh	r2, [r7, #22]
 80017de:	4611      	mov	r1, r2
 80017e0:	4618      	mov	r0, r3
 80017e2:	f7ff fe6e 	bl	80014c2 <util_encode_u16>
	util_encode_u8(resp+18, status.tvc_error);
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	3312      	adds	r3, #18
 80017ea:	7e7a      	ldrb	r2, [r7, #25]
 80017ec:	4611      	mov	r1, r2
 80017ee:	4618      	mov	r0, r3
 80017f0:	f7ff fe4c 	bl	800148c <util_encode_u8>
	util_encode_i8(resp+19, status.tvc_temperature);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	3313      	adds	r3, #19
 80017f8:	f997 2018 	ldrsb.w	r2, [r7, #24]
 80017fc:	4611      	mov	r1, r2
 80017fe:	4618      	mov	r0, r3
 8001800:	f7ff fe9f 	bl	8001542 <util_encode_i8>
	*resp_len = 20;
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	2214      	movs	r2, #20
 8001808:	801a      	strh	r2, [r3, #0]
}
 800180a:	bf00      	nop
 800180c:	3730      	adds	r7, #48	; 0x30
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}

08001812 <debug_boot>:

static void debug_boot(uint8_t * data, uint16_t data_len, uint8_t * resp, uint16_t * resp_len) {
 8001812:	b580      	push	{r7, lr}
 8001814:	b084      	sub	sp, #16
 8001816:	af00      	add	r7, sp, #0
 8001818:	60f8      	str	r0, [r7, #12]
 800181a:	607a      	str	r2, [r7, #4]
 800181c:	603b      	str	r3, [r7, #0]
 800181e:	460b      	mov	r3, r1
 8001820:	817b      	strh	r3, [r7, #10]
	control_boot();
 8001822:	f7ff fd1d 	bl	8001260 <control_boot>
	resp[0] = OK_LO;
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	22c5      	movs	r2, #197	; 0xc5
 800182a:	701a      	strb	r2, [r3, #0]
	resp[1] = OK_HI;
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	3301      	adds	r3, #1
 8001830:	225c      	movs	r2, #92	; 0x5c
 8001832:	701a      	strb	r2, [r3, #0]
	*resp_len = 2;
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	2202      	movs	r2, #2
 8001838:	801a      	strh	r2, [r3, #0]
}
 800183a:	bf00      	nop
 800183c:	3710      	adds	r7, #16
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}

08001842 <debug_shutdown>:


static void debug_shutdown(uint8_t * data, uint16_t data_len, uint8_t * resp, uint16_t * resp_len) {
 8001842:	b580      	push	{r7, lr}
 8001844:	b084      	sub	sp, #16
 8001846:	af00      	add	r7, sp, #0
 8001848:	60f8      	str	r0, [r7, #12]
 800184a:	607a      	str	r2, [r7, #4]
 800184c:	603b      	str	r3, [r7, #0]
 800184e:	460b      	mov	r3, r1
 8001850:	817b      	strh	r3, [r7, #10]
	control_shutdown();
 8001852:	f7ff fd0f 	bl	8001274 <control_shutdown>
	resp[0] = OK_LO;
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	22c5      	movs	r2, #197	; 0xc5
 800185a:	701a      	strb	r2, [r3, #0]
	resp[1] = OK_HI;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	3301      	adds	r3, #1
 8001860:	225c      	movs	r2, #92	; 0x5c
 8001862:	701a      	strb	r2, [r3, #0]
	*resp_len = 2;
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	2202      	movs	r2, #2
 8001868:	801a      	strh	r2, [r3, #0]
}
 800186a:	bf00      	nop
 800186c:	3710      	adds	r7, #16
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}

08001872 <debug_download>:

static void debug_download(uint8_t * data, uint16_t data_len, uint8_t * resp, uint16_t * resp_len) {
 8001872:	b580      	push	{r7, lr}
 8001874:	b086      	sub	sp, #24
 8001876:	af00      	add	r7, sp, #0
 8001878:	60f8      	str	r0, [r7, #12]
 800187a:	607a      	str	r2, [r7, #4]
 800187c:	603b      	str	r3, [r7, #0]
 800187e:	460b      	mov	r3, r1
 8001880:	817b      	strh	r3, [r7, #10]
	//downloads 5 samples at a certain location
	if(data_len == DOWNLOAD_LEN) {
 8001882:	897b      	ldrh	r3, [r7, #10]
 8001884:	2b04      	cmp	r3, #4
 8001886:	d11b      	bne.n	80018c0 <debug_download+0x4e>
		uint32_t location = util_decode_u32(data);
 8001888:	68f8      	ldr	r0, [r7, #12]
 800188a:	f7ff fe96 	bl	80015ba <util_decode_u32>
 800188e:	6138      	str	r0, [r7, #16]
		for(uint8_t i = 0; i < 5; i++) {
 8001890:	2300      	movs	r3, #0
 8001892:	75fb      	strb	r3, [r7, #23]
 8001894:	e00e      	b.n	80018b4 <debug_download+0x42>
			storage_get_sample(location+i, resp+i*32);
 8001896:	7dfa      	ldrb	r2, [r7, #23]
 8001898:	693b      	ldr	r3, [r7, #16]
 800189a:	441a      	add	r2, r3
 800189c:	7dfb      	ldrb	r3, [r7, #23]
 800189e:	015b      	lsls	r3, r3, #5
 80018a0:	4619      	mov	r1, r3
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	440b      	add	r3, r1
 80018a6:	4619      	mov	r1, r3
 80018a8:	4610      	mov	r0, r2
 80018aa:	f000 ff11 	bl	80026d0 <storage_get_sample>
		for(uint8_t i = 0; i < 5; i++) {
 80018ae:	7dfb      	ldrb	r3, [r7, #23]
 80018b0:	3301      	adds	r3, #1
 80018b2:	75fb      	strb	r3, [r7, #23]
 80018b4:	7dfb      	ldrb	r3, [r7, #23]
 80018b6:	2b04      	cmp	r3, #4
 80018b8:	d9ed      	bls.n	8001896 <debug_download+0x24>
		}
		*resp_len = 32*5;
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	22a0      	movs	r2, #160	; 0xa0
 80018be:	801a      	strh	r2, [r3, #0]
	}
}
 80018c0:	bf00      	nop
 80018c2:	3718      	adds	r7, #24
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}

080018c8 <debug_tvc_move>:

static void debug_tvc_move(uint8_t * data, uint16_t data_len, uint8_t * resp, uint16_t * resp_len) {
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b086      	sub	sp, #24
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	60f8      	str	r0, [r7, #12]
 80018d0:	607a      	str	r2, [r7, #4]
 80018d2:	603b      	str	r3, [r7, #0]
 80018d4:	460b      	mov	r3, r1
 80018d6:	817b      	strh	r3, [r7, #10]
	if(data_len == TVC_MOVE_LEN) {
 80018d8:	897b      	ldrh	r3, [r7, #10]
 80018da:	2b04      	cmp	r3, #4
 80018dc:	d111      	bne.n	8001902 <debug_tvc_move+0x3a>
		int32_t target = util_decode_i32(data);
 80018de:	68f8      	ldr	r0, [r7, #12]
 80018e0:	f7ff fe87 	bl	80015f2 <util_decode_i32>
 80018e4:	6178      	str	r0, [r7, #20]
		control_move_tvc(target);
 80018e6:	6978      	ldr	r0, [r7, #20]
 80018e8:	f7ff fca8 	bl	800123c <control_move_tvc>
		resp[0] = OK_LO;
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	22c5      	movs	r2, #197	; 0xc5
 80018f0:	701a      	strb	r2, [r3, #0]
		resp[1] = OK_HI;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	3301      	adds	r3, #1
 80018f6:	225c      	movs	r2, #92	; 0x5c
 80018f8:	701a      	strb	r2, [r3, #0]
		*resp_len = 2;
 80018fa:	683b      	ldr	r3, [r7, #0]
 80018fc:	2202      	movs	r2, #2
 80018fe:	801a      	strh	r2, [r3, #0]
	} else {
		resp[0] = ERROR_LO;
		resp[1] = ERROR_HI;
		*resp_len = 2;
	}
}
 8001900:	e009      	b.n	8001916 <debug_tvc_move+0x4e>
		resp[0] = ERROR_LO;
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	22ce      	movs	r2, #206	; 0xce
 8001906:	701a      	strb	r2, [r3, #0]
		resp[1] = ERROR_HI;
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	3301      	adds	r3, #1
 800190c:	22ec      	movs	r2, #236	; 0xec
 800190e:	701a      	strb	r2, [r3, #0]
		*resp_len = 2;
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	2202      	movs	r2, #2
 8001914:	801a      	strh	r2, [r3, #0]
}
 8001916:	bf00      	nop
 8001918:	3718      	adds	r7, #24
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}

0800191e <debug_abort>:

static void debug_abort(uint8_t * data, uint16_t data_len, uint8_t * resp, uint16_t * resp_len) {
 800191e:	b580      	push	{r7, lr}
 8001920:	b084      	sub	sp, #16
 8001922:	af00      	add	r7, sp, #0
 8001924:	60f8      	str	r0, [r7, #12]
 8001926:	607a      	str	r2, [r7, #4]
 8001928:	603b      	str	r3, [r7, #0]
 800192a:	460b      	mov	r3, r1
 800192c:	817b      	strh	r3, [r7, #10]
	control_abort();
 800192e:	f7ff fcab 	bl	8001288 <control_abort>
	resp[0] = OK_LO;
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	22c5      	movs	r2, #197	; 0xc5
 8001936:	701a      	strb	r2, [r3, #0]
	resp[1] = OK_HI;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	3301      	adds	r3, #1
 800193c:	225c      	movs	r2, #92	; 0x5c
 800193e:	701a      	strb	r2, [r3, #0]
	*resp_len = 2;
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	2202      	movs	r2, #2
 8001944:	801a      	strh	r2, [r3, #0]
}
 8001946:	bf00      	nop
 8001948:	3710      	adds	r7, #16
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}

0800194e <debug_recover>:

static void debug_recover(uint8_t * data, uint16_t data_len, uint8_t * resp, uint16_t * resp_len) {
 800194e:	b580      	push	{r7, lr}
 8001950:	b084      	sub	sp, #16
 8001952:	af00      	add	r7, sp, #0
 8001954:	60f8      	str	r0, [r7, #12]
 8001956:	607a      	str	r2, [r7, #4]
 8001958:	603b      	str	r3, [r7, #0]
 800195a:	460b      	mov	r3, r1
 800195c:	817b      	strh	r3, [r7, #10]
	control_recover();
 800195e:	f7ff fc9d 	bl	800129c <control_recover>
	resp[0] = OK_LO;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	22c5      	movs	r2, #197	; 0xc5
 8001966:	701a      	strb	r2, [r3, #0]
	resp[1] = OK_HI;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	3301      	adds	r3, #1
 800196c:	225c      	movs	r2, #92	; 0x5c
 800196e:	701a      	strb	r2, [r3, #0]
	*resp_len = 2;
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	2202      	movs	r2, #2
 8001974:	801a      	strh	r2, [r3, #0]
}
 8001976:	bf00      	nop
 8001978:	3710      	adds	r7, #16
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}

0800197e <debug_transaction>:

static void debug_transaction(uint8_t * data, uint16_t data_len, uint8_t * resp, uint16_t * resp_len) {
 800197e:	b5b0      	push	{r4, r5, r7, lr}
 8001980:	b0a8      	sub	sp, #160	; 0xa0
 8001982:	af0a      	add	r7, sp, #40	; 0x28
 8001984:	60f8      	str	r0, [r7, #12]
 8001986:	607a      	str	r2, [r7, #4]
 8001988:	603b      	str	r3, [r7, #0]
 800198a:	460b      	mov	r3, r1
 800198c:	817b      	strh	r3, [r7, #10]
	if(data_len == TRANSACTION_SENS_LEN) {
 800198e:	897b      	ldrh	r3, [r7, #10]
 8001990:	2b20      	cmp	r3, #32
 8001992:	f040 80a7 	bne.w	8001ae4 <debug_transaction+0x166>
		CM4_PAYLOAD_SENSOR_t sens_data = {0};
 8001996:	f107 0310 	add.w	r3, r7, #16
 800199a:	2234      	movs	r2, #52	; 0x34
 800199c:	2100      	movs	r1, #0
 800199e:	4618      	mov	r0, r3
 80019a0:	f009 fd0c 	bl	800b3bc <memset>
		sens_data.acc_x = util_decode_i32(data);
 80019a4:	68f8      	ldr	r0, [r7, #12]
 80019a6:	f7ff fe24 	bl	80015f2 <util_decode_i32>
 80019aa:	4603      	mov	r3, r0
 80019ac:	617b      	str	r3, [r7, #20]
		sens_data.acc_y = util_decode_i32(data+4);
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	3304      	adds	r3, #4
 80019b2:	4618      	mov	r0, r3
 80019b4:	f7ff fe1d 	bl	80015f2 <util_decode_i32>
 80019b8:	4603      	mov	r3, r0
 80019ba:	61bb      	str	r3, [r7, #24]
		sens_data.acc_z = util_decode_i32(data+8);
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	3308      	adds	r3, #8
 80019c0:	4618      	mov	r0, r3
 80019c2:	f7ff fe16 	bl	80015f2 <util_decode_i32>
 80019c6:	4603      	mov	r3, r0
 80019c8:	61fb      	str	r3, [r7, #28]

		sens_data.gyro_x = util_decode_i32(data+12);
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	330c      	adds	r3, #12
 80019ce:	4618      	mov	r0, r3
 80019d0:	f7ff fe0f 	bl	80015f2 <util_decode_i32>
 80019d4:	4603      	mov	r3, r0
 80019d6:	623b      	str	r3, [r7, #32]
		sens_data.gyro_y = util_decode_i32(data+16);
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	3310      	adds	r3, #16
 80019dc:	4618      	mov	r0, r3
 80019de:	f7ff fe08 	bl	80015f2 <util_decode_i32>
 80019e2:	4603      	mov	r3, r0
 80019e4:	627b      	str	r3, [r7, #36]	; 0x24
		sens_data.gyro_z = util_decode_i32(data+20);
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	3314      	adds	r3, #20
 80019ea:	4618      	mov	r0, r3
 80019ec:	f7ff fe01 	bl	80015f2 <util_decode_i32>
 80019f0:	4603      	mov	r3, r0
 80019f2:	62bb      	str	r3, [r7, #40]	; 0x28

		sens_data.baro = util_decode_i32(data+24);
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	3318      	adds	r3, #24
 80019f8:	4618      	mov	r0, r3
 80019fa:	f7ff fdfa 	bl	80015f2 <util_decode_i32>
 80019fe:	4603      	mov	r3, r0
 8001a00:	62fb      	str	r3, [r7, #44]	; 0x2c
		sens_data.cc_pressure = util_decode_i32(data+28);
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	331c      	adds	r3, #28
 8001a06:	4618      	mov	r0, r3
 8001a08:	f7ff fdf3 	bl	80015f2 <util_decode_i32>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	633b      	str	r3, [r7, #48]	; 0x30

		control_set_sens(sens_data);
 8001a10:	466d      	mov	r5, sp
 8001a12:	f107 0420 	add.w	r4, r7, #32
 8001a16:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a18:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a1a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a1c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a1e:	6823      	ldr	r3, [r4, #0]
 8001a20:	602b      	str	r3, [r5, #0]
 8001a22:	f107 0310 	add.w	r3, r7, #16
 8001a26:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001a28:	f7ff fc80 	bl	800132c <control_set_sens>

		CM4_PAYLOAD_COMMAND_t cmd_data = control_get_cmd();
 8001a2c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001a30:	4618      	mov	r0, r3
 8001a32:	f7ff fcaf 	bl	8001394 <control_get_cmd>

		util_encode_i32(resp, cmd_data.thrust);
 8001a36:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001a38:	4619      	mov	r1, r3
 8001a3a:	6878      	ldr	r0, [r7, #4]
 8001a3c:	f7ff fd9c 	bl	8001578 <util_encode_i32>
		util_encode_i32(resp+4, cmd_data.dynamixel[0]);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	3304      	adds	r3, #4
 8001a44:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001a46:	4611      	mov	r1, r2
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f7ff fd95 	bl	8001578 <util_encode_i32>
		util_encode_i32(resp+8, cmd_data.dynamixel[1]);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	3308      	adds	r3, #8
 8001a52:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8001a54:	4611      	mov	r1, r2
 8001a56:	4618      	mov	r0, r3
 8001a58:	f7ff fd8e 	bl	8001578 <util_encode_i32>
		util_encode_i32(resp+12, cmd_data.dynamixel[2]);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	330c      	adds	r3, #12
 8001a60:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001a62:	4611      	mov	r1, r2
 8001a64:	4618      	mov	r0, r3
 8001a66:	f7ff fd87 	bl	8001578 <util_encode_i32>
		util_encode_i32(resp+16, cmd_data.dynamixel[3]);
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	3310      	adds	r3, #16
 8001a6e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001a70:	4611      	mov	r1, r2
 8001a72:	4618      	mov	r0, r3
 8001a74:	f7ff fd80 	bl	8001578 <util_encode_i32>

		util_encode_i32(resp+20, cmd_data.position[0]);
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	3314      	adds	r3, #20
 8001a7c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8001a7e:	4611      	mov	r1, r2
 8001a80:	4618      	mov	r0, r3
 8001a82:	f7ff fd79 	bl	8001578 <util_encode_i32>
		util_encode_i32(resp+24, cmd_data.position[1]);
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	3318      	adds	r3, #24
 8001a8a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001a8c:	4611      	mov	r1, r2
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f7ff fd72 	bl	8001578 <util_encode_i32>
		util_encode_i32(resp+28, cmd_data.position[2]);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	331c      	adds	r3, #28
 8001a98:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8001a9a:	4611      	mov	r1, r2
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	f7ff fd6b 	bl	8001578 <util_encode_i32>

		util_encode_i32(resp+32, cmd_data.speed[0]);
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	3320      	adds	r3, #32
 8001aa6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8001aa8:	4611      	mov	r1, r2
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f7ff fd64 	bl	8001578 <util_encode_i32>
		util_encode_i32(resp+36, cmd_data.speed[1]);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	3324      	adds	r3, #36	; 0x24
 8001ab4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8001ab6:	4611      	mov	r1, r2
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f7ff fd5d 	bl	8001578 <util_encode_i32>
		util_encode_i32(resp+40, cmd_data.speed[2]);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	3328      	adds	r3, #40	; 0x28
 8001ac2:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8001ac4:	4611      	mov	r1, r2
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f7ff fd56 	bl	8001578 <util_encode_i32>

		util_encode_i32(resp+44, cmd_data.state);
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	332c      	adds	r3, #44	; 0x2c
 8001ad0:	f8b7 2074 	ldrh.w	r2, [r7, #116]	; 0x74
 8001ad4:	4611      	mov	r1, r2
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f7ff fd4e 	bl	8001578 <util_encode_i32>

		*resp_len = TRANSACTION_CMD_LEN;
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	222e      	movs	r2, #46	; 0x2e
 8001ae0:	801a      	strh	r2, [r3, #0]
	} else {
		resp[0] = ERROR_LO;
		resp[1] = ERROR_HI;
		*resp_len = 2;
	}
}
 8001ae2:	e009      	b.n	8001af8 <debug_transaction+0x17a>
		resp[0] = ERROR_LO;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	22ce      	movs	r2, #206	; 0xce
 8001ae8:	701a      	strb	r2, [r3, #0]
		resp[1] = ERROR_HI;
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	3301      	adds	r3, #1
 8001aee:	22ec      	movs	r2, #236	; 0xec
 8001af0:	701a      	strb	r2, [r3, #0]
		*resp_len = 2;
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	2202      	movs	r2, #2
 8001af6:	801a      	strh	r2, [r3, #0]
}
 8001af8:	bf00      	nop
 8001afa:	3778      	adds	r7, #120	; 0x78
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bdb0      	pop	{r4, r5, r7, pc}

08001b00 <debug_sensor_write>:

static void debug_sensor_write(uint8_t * data, uint16_t data_len, uint8_t * resp, uint16_t * resp_len) {
 8001b00:	b5b0      	push	{r4, r5, r7, lr}
 8001b02:	b09c      	sub	sp, #112	; 0x70
 8001b04:	af0a      	add	r7, sp, #40	; 0x28
 8001b06:	60f8      	str	r0, [r7, #12]
 8001b08:	607a      	str	r2, [r7, #4]
 8001b0a:	603b      	str	r3, [r7, #0]
 8001b0c:	460b      	mov	r3, r1
 8001b0e:	817b      	strh	r3, [r7, #10]
	if(data_len == TRANSACTION_SENS_LEN) {
 8001b10:	897b      	ldrh	r3, [r7, #10]
 8001b12:	2b20      	cmp	r3, #32
 8001b14:	d14e      	bne.n	8001bb4 <debug_sensor_write+0xb4>
		CM4_PAYLOAD_SENSOR_t sens_data = {0};
 8001b16:	f107 0314 	add.w	r3, r7, #20
 8001b1a:	2234      	movs	r2, #52	; 0x34
 8001b1c:	2100      	movs	r1, #0
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f009 fc4c 	bl	800b3bc <memset>
		sens_data.acc_x = util_decode_i32(data);
 8001b24:	68f8      	ldr	r0, [r7, #12]
 8001b26:	f7ff fd64 	bl	80015f2 <util_decode_i32>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	61bb      	str	r3, [r7, #24]
		sens_data.acc_y = util_decode_i32(data+4);
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	3304      	adds	r3, #4
 8001b32:	4618      	mov	r0, r3
 8001b34:	f7ff fd5d 	bl	80015f2 <util_decode_i32>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	61fb      	str	r3, [r7, #28]
		sens_data.acc_z = util_decode_i32(data+8);
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	3308      	adds	r3, #8
 8001b40:	4618      	mov	r0, r3
 8001b42:	f7ff fd56 	bl	80015f2 <util_decode_i32>
 8001b46:	4603      	mov	r3, r0
 8001b48:	623b      	str	r3, [r7, #32]

		sens_data.gyro_x = util_decode_i32(data+12);
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	330c      	adds	r3, #12
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f7ff fd4f 	bl	80015f2 <util_decode_i32>
 8001b54:	4603      	mov	r3, r0
 8001b56:	627b      	str	r3, [r7, #36]	; 0x24
		sens_data.gyro_y = util_decode_i32(data+16);
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	3310      	adds	r3, #16
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f7ff fd48 	bl	80015f2 <util_decode_i32>
 8001b62:	4603      	mov	r3, r0
 8001b64:	62bb      	str	r3, [r7, #40]	; 0x28
		sens_data.gyro_z = util_decode_i32(data+20);
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	3314      	adds	r3, #20
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	f7ff fd41 	bl	80015f2 <util_decode_i32>
 8001b70:	4603      	mov	r3, r0
 8001b72:	62fb      	str	r3, [r7, #44]	; 0x2c

		sens_data.baro = util_decode_i32(data+24);
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	3318      	adds	r3, #24
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f7ff fd3a 	bl	80015f2 <util_decode_i32>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	633b      	str	r3, [r7, #48]	; 0x30
		sens_data.cc_pressure = util_decode_i32(data+28);
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	331c      	adds	r3, #28
 8001b86:	4618      	mov	r0, r3
 8001b88:	f7ff fd33 	bl	80015f2 <util_decode_i32>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	637b      	str	r3, [r7, #52]	; 0x34

		control_set_sens(sens_data);
 8001b90:	466d      	mov	r5, sp
 8001b92:	f107 0424 	add.w	r4, r7, #36	; 0x24
 8001b96:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b98:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b9a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b9c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b9e:	6823      	ldr	r3, [r4, #0]
 8001ba0:	602b      	str	r3, [r5, #0]
 8001ba2:	f107 0314 	add.w	r3, r7, #20
 8001ba6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001ba8:	f7ff fbc0 	bl	800132c <control_set_sens>


		*resp_len = 2;
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	2202      	movs	r2, #2
 8001bb0:	801a      	strh	r2, [r3, #0]
	} else {
		resp[0] = ERROR_LO;
		resp[1] = ERROR_HI;
		*resp_len = 2;
	}
}
 8001bb2:	e009      	b.n	8001bc8 <debug_sensor_write+0xc8>
		resp[0] = ERROR_LO;
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	22ce      	movs	r2, #206	; 0xce
 8001bb8:	701a      	strb	r2, [r3, #0]
		resp[1] = ERROR_HI;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	3301      	adds	r3, #1
 8001bbe:	22ec      	movs	r2, #236	; 0xec
 8001bc0:	701a      	strb	r2, [r3, #0]
		*resp_len = 2;
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	2202      	movs	r2, #2
 8001bc6:	801a      	strh	r2, [r3, #0]
}
 8001bc8:	bf00      	nop
 8001bca:	3748      	adds	r7, #72	; 0x48
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bdb0      	pop	{r4, r5, r7, pc}

08001bd0 <debug_command_read>:

static void debug_command_read(uint8_t * data, uint16_t data_len, uint8_t * resp, uint16_t * resp_len) {
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b092      	sub	sp, #72	; 0x48
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	60f8      	str	r0, [r7, #12]
 8001bd8:	607a      	str	r2, [r7, #4]
 8001bda:	603b      	str	r3, [r7, #0]
 8001bdc:	460b      	mov	r3, r1
 8001bde:	817b      	strh	r3, [r7, #10]

	CM4_PAYLOAD_COMMAND_t cmd_data = control_get_cmd();
 8001be0:	f107 0314 	add.w	r3, r7, #20
 8001be4:	4618      	mov	r0, r3
 8001be6:	f7ff fbd5 	bl	8001394 <control_get_cmd>

	util_encode_i32(resp, cmd_data.thrust);
 8001bea:	69bb      	ldr	r3, [r7, #24]
 8001bec:	4619      	mov	r1, r3
 8001bee:	6878      	ldr	r0, [r7, #4]
 8001bf0:	f7ff fcc2 	bl	8001578 <util_encode_i32>
	util_encode_i32(resp+4, cmd_data.dynamixel[0]);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	3304      	adds	r3, #4
 8001bf8:	69fa      	ldr	r2, [r7, #28]
 8001bfa:	4611      	mov	r1, r2
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	f7ff fcbb 	bl	8001578 <util_encode_i32>
	util_encode_i32(resp+8, cmd_data.dynamixel[1]);
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	3308      	adds	r3, #8
 8001c06:	6a3a      	ldr	r2, [r7, #32]
 8001c08:	4611      	mov	r1, r2
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f7ff fcb4 	bl	8001578 <util_encode_i32>
	util_encode_i32(resp+12, cmd_data.dynamixel[2]);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	330c      	adds	r3, #12
 8001c14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c16:	4611      	mov	r1, r2
 8001c18:	4618      	mov	r0, r3
 8001c1a:	f7ff fcad 	bl	8001578 <util_encode_i32>
	util_encode_i32(resp+16, cmd_data.dynamixel[3]);
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	3310      	adds	r3, #16
 8001c22:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001c24:	4611      	mov	r1, r2
 8001c26:	4618      	mov	r0, r3
 8001c28:	f7ff fca6 	bl	8001578 <util_encode_i32>

	util_encode_i32(resp+20, cmd_data.position[0]);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	3314      	adds	r3, #20
 8001c30:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001c32:	4611      	mov	r1, r2
 8001c34:	4618      	mov	r0, r3
 8001c36:	f7ff fc9f 	bl	8001578 <util_encode_i32>
	util_encode_i32(resp+24, cmd_data.position[1]);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	3318      	adds	r3, #24
 8001c3e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001c40:	4611      	mov	r1, r2
 8001c42:	4618      	mov	r0, r3
 8001c44:	f7ff fc98 	bl	8001578 <util_encode_i32>
	util_encode_i32(resp+28, cmd_data.position[2]);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	331c      	adds	r3, #28
 8001c4c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001c4e:	4611      	mov	r1, r2
 8001c50:	4618      	mov	r0, r3
 8001c52:	f7ff fc91 	bl	8001578 <util_encode_i32>

	util_encode_i32(resp+32, cmd_data.speed[0]);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	3320      	adds	r3, #32
 8001c5a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001c5c:	4611      	mov	r1, r2
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f7ff fc8a 	bl	8001578 <util_encode_i32>
	util_encode_i32(resp+36, cmd_data.speed[1]);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	3324      	adds	r3, #36	; 0x24
 8001c68:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001c6a:	4611      	mov	r1, r2
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f7ff fc83 	bl	8001578 <util_encode_i32>
	util_encode_i32(resp+40, cmd_data.speed[2]);
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	3328      	adds	r3, #40	; 0x28
 8001c76:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001c78:	4611      	mov	r1, r2
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	f7ff fc7c 	bl	8001578 <util_encode_i32>

	util_encode_i32(resp+44, cmd_data.state);
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	332c      	adds	r3, #44	; 0x2c
 8001c84:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 8001c88:	4611      	mov	r1, r2
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f7ff fc74 	bl	8001578 <util_encode_i32>

	*resp_len = TRANSACTION_CMD_LEN;
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	222e      	movs	r2, #46	; 0x2e
 8001c94:	801a      	strh	r2, [r3, #0]

}
 8001c96:	bf00      	nop
 8001c98:	3748      	adds	r7, #72	; 0x48
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}

08001c9e <debug_sensor_read>:

static void debug_sensor_read(uint8_t * data, uint16_t data_len, uint8_t * resp, uint16_t * resp_len) {
 8001c9e:	b580      	push	{r7, lr}
 8001ca0:	b092      	sub	sp, #72	; 0x48
 8001ca2:	af00      	add	r7, sp, #0
 8001ca4:	60f8      	str	r0, [r7, #12]
 8001ca6:	607a      	str	r2, [r7, #4]
 8001ca8:	603b      	str	r3, [r7, #0]
 8001caa:	460b      	mov	r3, r1
 8001cac:	817b      	strh	r3, [r7, #10]

	CM4_PAYLOAD_SENSOR_t sens_data = control_get_sens();
 8001cae:	f107 0314 	add.w	r3, r7, #20
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f7ff fb56 	bl	8001364 <control_get_sens>

	util_encode_i32(resp, sens_data.acc_x);
 8001cb8:	69bb      	ldr	r3, [r7, #24]
 8001cba:	4619      	mov	r1, r3
 8001cbc:	6878      	ldr	r0, [r7, #4]
 8001cbe:	f7ff fc5b 	bl	8001578 <util_encode_i32>
	util_encode_i32(resp+4, sens_data.acc_y);
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	3304      	adds	r3, #4
 8001cc6:	69fa      	ldr	r2, [r7, #28]
 8001cc8:	4611      	mov	r1, r2
 8001cca:	4618      	mov	r0, r3
 8001ccc:	f7ff fc54 	bl	8001578 <util_encode_i32>
	util_encode_i32(resp+8, sens_data.acc_z);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	3308      	adds	r3, #8
 8001cd4:	6a3a      	ldr	r2, [r7, #32]
 8001cd6:	4611      	mov	r1, r2
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f7ff fc4d 	bl	8001578 <util_encode_i32>

	util_encode_i32(resp+12, sens_data.gyro_x);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	330c      	adds	r3, #12
 8001ce2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ce4:	4611      	mov	r1, r2
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f7ff fc46 	bl	8001578 <util_encode_i32>
	util_encode_i32(resp+16, sens_data.gyro_y);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	3310      	adds	r3, #16
 8001cf0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001cf2:	4611      	mov	r1, r2
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	f7ff fc3f 	bl	8001578 <util_encode_i32>
	util_encode_i32(resp+20, sens_data.gyro_z);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	3314      	adds	r3, #20
 8001cfe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001d00:	4611      	mov	r1, r2
 8001d02:	4618      	mov	r0, r3
 8001d04:	f7ff fc38 	bl	8001578 <util_encode_i32>

	util_encode_i32(resp+24, sens_data.baro);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	3318      	adds	r3, #24
 8001d0c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001d0e:	4611      	mov	r1, r2
 8001d10:	4618      	mov	r0, r3
 8001d12:	f7ff fc31 	bl	8001578 <util_encode_i32>
	util_encode_i32(resp+28, sens_data.cc_pressure);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	331c      	adds	r3, #28
 8001d1a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001d1c:	4611      	mov	r1, r2
 8001d1e:	4618      	mov	r0, r3
 8001d20:	f7ff fc2a 	bl	8001578 <util_encode_i32>

	*resp_len = TRANSACTION_SENS_LEN;
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	2220      	movs	r2, #32
 8001d28:	801a      	strh	r2, [r3, #0]

}
 8001d2a:	bf00      	nop
 8001d2c:	3748      	adds	r7, #72	; 0x48
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}
	...

08001d34 <led_init>:

/**********************
 *	DECLARATIONS
 **********************/

void led_init(void) {
 8001d34:	b580      	push	{r7, lr}
 8001d36:	af00      	add	r7, sp, #0
	LED_TIM.Instance->ARR = LED_MAX;
 8001d38:	4b0f      	ldr	r3, [pc, #60]	; (8001d78 <led_init+0x44>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f640 72ff 	movw	r2, #4095	; 0xfff
 8001d40:	62da      	str	r2, [r3, #44]	; 0x2c
	LED_TIM.Instance->CCR1 = 0;
 8001d42:	4b0d      	ldr	r3, [pc, #52]	; (8001d78 <led_init+0x44>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	2200      	movs	r2, #0
 8001d48:	635a      	str	r2, [r3, #52]	; 0x34
	LED_TIM.Instance->CCR2 = 0;
 8001d4a:	4b0b      	ldr	r3, [pc, #44]	; (8001d78 <led_init+0x44>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	2200      	movs	r2, #0
 8001d50:	639a      	str	r2, [r3, #56]	; 0x38
	LED_TIM.Instance->CCR3 = 0;
 8001d52:	4b09      	ldr	r3, [pc, #36]	; (8001d78 <led_init+0x44>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	2200      	movs	r2, #0
 8001d58:	63da      	str	r2, [r3, #60]	; 0x3c
	HAL_TIMEx_PWMN_Start(&LED_TIM, TIM_CHANNEL_1);
 8001d5a:	2100      	movs	r1, #0
 8001d5c:	4806      	ldr	r0, [pc, #24]	; (8001d78 <led_init+0x44>)
 8001d5e:	f005 ff17 	bl	8007b90 <HAL_TIMEx_PWMN_Start>
	HAL_TIMEx_PWMN_Start(&LED_TIM, TIM_CHANNEL_2);
 8001d62:	2104      	movs	r1, #4
 8001d64:	4804      	ldr	r0, [pc, #16]	; (8001d78 <led_init+0x44>)
 8001d66:	f005 ff13 	bl	8007b90 <HAL_TIMEx_PWMN_Start>
	HAL_TIMEx_PWMN_Start(&LED_TIM, TIM_CHANNEL_3);
 8001d6a:	2108      	movs	r1, #8
 8001d6c:	4802      	ldr	r0, [pc, #8]	; (8001d78 <led_init+0x44>)
 8001d6e:	f005 ff0f 	bl	8007b90 <HAL_TIMEx_PWMN_Start>
}
 8001d72:	bf00      	nop
 8001d74:	bd80      	pop	{r7, pc}
 8001d76:	bf00      	nop
 8001d78:	20007a04 	.word	0x20007a04

08001d7c <led_set_color>:

void led_set_color(uint8_t r, uint8_t g, uint8_t b) {
 8001d7c:	b480      	push	{r7}
 8001d7e:	b083      	sub	sp, #12
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	4603      	mov	r3, r0
 8001d84:	71fb      	strb	r3, [r7, #7]
 8001d86:	460b      	mov	r3, r1
 8001d88:	71bb      	strb	r3, [r7, #6]
 8001d8a:	4613      	mov	r3, r2
 8001d8c:	717b      	strb	r3, [r7, #5]
	LED_TIM.Instance->CCR1 = r;
 8001d8e:	4b09      	ldr	r3, [pc, #36]	; (8001db4 <led_set_color+0x38>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	79fa      	ldrb	r2, [r7, #7]
 8001d94:	635a      	str	r2, [r3, #52]	; 0x34
	LED_TIM.Instance->CCR2 = g;
 8001d96:	4b07      	ldr	r3, [pc, #28]	; (8001db4 <led_set_color+0x38>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	79ba      	ldrb	r2, [r7, #6]
 8001d9c:	639a      	str	r2, [r3, #56]	; 0x38
	LED_TIM.Instance->CCR3 = b;
 8001d9e:	4b05      	ldr	r3, [pc, #20]	; (8001db4 <led_set_color+0x38>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	797a      	ldrb	r2, [r7, #5]
 8001da4:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8001da6:	bf00      	nop
 8001da8:	370c      	adds	r7, #12
 8001daa:	46bd      	mov	sp, r7
 8001dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db0:	4770      	bx	lr
 8001db2:	bf00      	nop
 8001db4:	20007a04 	.word	0x20007a04

08001db8 <calc_field_CRC>:

/**********************
 *	DECLARATIONS
 **********************/

uint16_t calc_field_CRC(uint16_t *p_data_array, uint16_t length) {
 8001db8:	b480      	push	{r7}
 8001dba:	b085      	sub	sp, #20
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
 8001dc0:	460b      	mov	r3, r1
 8001dc2:	807b      	strh	r3, [r7, #2]
	uint16_t shifter, c;
	uint16_t carry;
	uint16_t crc = 0;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	81bb      	strh	r3, [r7, #12]
	while (length--) {
 8001dc8:	e028      	b.n	8001e1c <calc_field_CRC+0x64>
		shifter = 0x8000;
 8001dca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001dce:	81fb      	strh	r3, [r7, #14]
		c = *p_data_array++;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	1c9a      	adds	r2, r3, #2
 8001dd4:	607a      	str	r2, [r7, #4]
 8001dd6:	881b      	ldrh	r3, [r3, #0]
 8001dd8:	817b      	strh	r3, [r7, #10]
		do {
			carry = crc & 0x8000;
 8001dda:	89bb      	ldrh	r3, [r7, #12]
 8001ddc:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8001de0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001de4:	813b      	strh	r3, [r7, #8]
			crc <<= 1;
 8001de6:	89bb      	ldrh	r3, [r7, #12]
 8001de8:	005b      	lsls	r3, r3, #1
 8001dea:	81bb      	strh	r3, [r7, #12]
			if (c & shifter) crc++;
 8001dec:	897a      	ldrh	r2, [r7, #10]
 8001dee:	89fb      	ldrh	r3, [r7, #14]
 8001df0:	4013      	ands	r3, r2
 8001df2:	b29b      	uxth	r3, r3
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d002      	beq.n	8001dfe <calc_field_CRC+0x46>
 8001df8:	89bb      	ldrh	r3, [r7, #12]
 8001dfa:	3301      	adds	r3, #1
 8001dfc:	81bb      	strh	r3, [r7, #12]
			if (carry) crc ^= 0x1021;
 8001dfe:	893b      	ldrh	r3, [r7, #8]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d005      	beq.n	8001e10 <calc_field_CRC+0x58>
 8001e04:	89bb      	ldrh	r3, [r7, #12]
 8001e06:	f483 5381 	eor.w	r3, r3, #4128	; 0x1020
 8001e0a:	f083 0301 	eor.w	r3, r3, #1
 8001e0e:	81bb      	strh	r3, [r7, #12]
			shifter >>= 1;
 8001e10:	89fb      	ldrh	r3, [r7, #14]
 8001e12:	085b      	lsrs	r3, r3, #1
 8001e14:	81fb      	strh	r3, [r7, #14]

		} while (shifter);
 8001e16:	89fb      	ldrh	r3, [r7, #14]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d1de      	bne.n	8001dda <calc_field_CRC+0x22>
	while (length--) {
 8001e1c:	887b      	ldrh	r3, [r7, #2]
 8001e1e:	1e5a      	subs	r2, r3, #1
 8001e20:	807a      	strh	r2, [r7, #2]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d1d1      	bne.n	8001dca <calc_field_CRC+0x12>

	}
	return crc;
 8001e26:	89bb      	ldrh	r3, [r7, #12]
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	3714      	adds	r7, #20
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e32:	4770      	bx	lr

08001e34 <msv2_init>:

void msv2_init(MSV2_INST_t * msv2) {
 8001e34:	b480      	push	{r7}
 8001e36:	b083      	sub	sp, #12
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
	static uint32_t id_counter = 0;
	msv2->id = id_counter++;
 8001e3c:	4b06      	ldr	r3, [pc, #24]	; (8001e58 <msv2_init+0x24>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	1c5a      	adds	r2, r3, #1
 8001e42:	4905      	ldr	r1, [pc, #20]	; (8001e58 <msv2_init+0x24>)
 8001e44:	600a      	str	r2, [r1, #0]
 8001e46:	687a      	ldr	r2, [r7, #4]
 8001e48:	6013      	str	r3, [r2, #0]
}
 8001e4a:	bf00      	nop
 8001e4c:	370c      	adds	r7, #12
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e54:	4770      	bx	lr
 8001e56:	bf00      	nop
 8001e58:	20001828 	.word	0x20001828

08001e5c <msv2_create_frame>:

uint16_t msv2_create_frame(MSV2_INST_t * msv2, uint8_t opcode, uint8_t data_len, uint8_t * data) {
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b086      	sub	sp, #24
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	60f8      	str	r0, [r7, #12]
 8001e64:	607b      	str	r3, [r7, #4]
 8001e66:	460b      	mov	r3, r1
 8001e68:	72fb      	strb	r3, [r7, #11]
 8001e6a:	4613      	mov	r3, r2
 8001e6c:	72bb      	strb	r3, [r7, #10]
	uint16_t array_len = data_len+2; //we add 1 for the opcode and len fields and 1 for the crc
 8001e6e:	7abb      	ldrb	r3, [r7, #10]
 8001e70:	b29b      	uxth	r3, r3
 8001e72:	3302      	adds	r3, #2
 8001e74:	827b      	strh	r3, [r7, #18]
	msv2->tx.data_len = data_len;
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	7aba      	ldrb	r2, [r7, #10]
 8001e7a:	f883 280f 	strb.w	r2, [r3, #2063]	; 0x80f
	msv2->tx.opcode = opcode;
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	7afa      	ldrb	r2, [r7, #11]
 8001e82:	f883 280e 	strb.w	r2, [r3, #2062]	; 0x80e
	msv2->tx.data[0] = DLE;
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	2290      	movs	r2, #144	; 0x90
 8001e8a:	f883 2812 	strb.w	r2, [r3, #2066]	; 0x812
	msv2->tx.data[1] = STX;
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	2202      	movs	r2, #2
 8001e92:	f883 2813 	strb.w	r2, [r3, #2067]	; 0x813
	msv2->tx.data[2] = opcode;
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	7afa      	ldrb	r2, [r7, #11]
 8001e9a:	f883 2814 	strb.w	r2, [r3, #2068]	; 0x814
	msv2->tx.data[3] = data_len;
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	7aba      	ldrb	r2, [r7, #10]
 8001ea2:	f883 2815 	strb.w	r2, [r3, #2069]	; 0x815
	msv2->tx.crc_data[0] = (data_len<<8) | opcode;  //header bytes inverted
 8001ea6:	7abb      	ldrb	r3, [r7, #10]
 8001ea8:	021b      	lsls	r3, r3, #8
 8001eaa:	b21a      	sxth	r2, r3
 8001eac:	7afb      	ldrb	r3, [r7, #11]
 8001eae:	b21b      	sxth	r3, r3
 8001eb0:	4313      	orrs	r3, r2
 8001eb2:	b21b      	sxth	r3, r3
 8001eb4:	b29a      	uxth	r2, r3
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	f8a3 2c12 	strh.w	r2, [r3, #3090]	; 0xc12
	uint16_t counter=4;
 8001ebc:	2304      	movs	r3, #4
 8001ebe:	82fb      	strh	r3, [r7, #22]
	for(uint16_t i = 0; i < data_len; i++) {
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	82bb      	strh	r3, [r7, #20]
 8001ec4:	e05b      	b.n	8001f7e <msv2_create_frame+0x122>
		msv2->tx.data[counter++] = data[2*i]; //bytes in data need to be inverted before
 8001ec6:	8abb      	ldrh	r3, [r7, #20]
 8001ec8:	005b      	lsls	r3, r3, #1
 8001eca:	461a      	mov	r2, r3
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	441a      	add	r2, r3
 8001ed0:	8afb      	ldrh	r3, [r7, #22]
 8001ed2:	1c59      	adds	r1, r3, #1
 8001ed4:	82f9      	strh	r1, [r7, #22]
 8001ed6:	4619      	mov	r1, r3
 8001ed8:	7812      	ldrb	r2, [r2, #0]
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	440b      	add	r3, r1
 8001ede:	f883 2812 	strb.w	r2, [r3, #2066]	; 0x812
		if(msv2->tx.data[counter-1] == DLE) {
 8001ee2:	8afb      	ldrh	r3, [r7, #22]
 8001ee4:	3b01      	subs	r3, #1
 8001ee6:	68fa      	ldr	r2, [r7, #12]
 8001ee8:	4413      	add	r3, r2
 8001eea:	f893 3812 	ldrb.w	r3, [r3, #2066]	; 0x812
 8001eee:	2b90      	cmp	r3, #144	; 0x90
 8001ef0:	d108      	bne.n	8001f04 <msv2_create_frame+0xa8>
			msv2->tx.data[counter++] = DLE;
 8001ef2:	8afb      	ldrh	r3, [r7, #22]
 8001ef4:	1c5a      	adds	r2, r3, #1
 8001ef6:	82fa      	strh	r2, [r7, #22]
 8001ef8:	461a      	mov	r2, r3
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	4413      	add	r3, r2
 8001efe:	2290      	movs	r2, #144	; 0x90
 8001f00:	f883 2812 	strb.w	r2, [r3, #2066]	; 0x812
		}
		msv2->tx.data[counter++] = data[2*i+1];
 8001f04:	8abb      	ldrh	r3, [r7, #20]
 8001f06:	005b      	lsls	r3, r3, #1
 8001f08:	3301      	adds	r3, #1
 8001f0a:	687a      	ldr	r2, [r7, #4]
 8001f0c:	441a      	add	r2, r3
 8001f0e:	8afb      	ldrh	r3, [r7, #22]
 8001f10:	1c59      	adds	r1, r3, #1
 8001f12:	82f9      	strh	r1, [r7, #22]
 8001f14:	4619      	mov	r1, r3
 8001f16:	7812      	ldrb	r2, [r2, #0]
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	440b      	add	r3, r1
 8001f1c:	f883 2812 	strb.w	r2, [r3, #2066]	; 0x812
		if(msv2->tx.data[counter-1] == DLE) {
 8001f20:	8afb      	ldrh	r3, [r7, #22]
 8001f22:	3b01      	subs	r3, #1
 8001f24:	68fa      	ldr	r2, [r7, #12]
 8001f26:	4413      	add	r3, r2
 8001f28:	f893 3812 	ldrb.w	r3, [r3, #2066]	; 0x812
 8001f2c:	2b90      	cmp	r3, #144	; 0x90
 8001f2e:	d108      	bne.n	8001f42 <msv2_create_frame+0xe6>
			msv2->tx.data[counter++] = DLE;
 8001f30:	8afb      	ldrh	r3, [r7, #22]
 8001f32:	1c5a      	adds	r2, r3, #1
 8001f34:	82fa      	strh	r2, [r7, #22]
 8001f36:	461a      	mov	r2, r3
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	4413      	add	r3, r2
 8001f3c:	2290      	movs	r2, #144	; 0x90
 8001f3e:	f883 2812 	strb.w	r2, [r3, #2066]	; 0x812
		}
		msv2->tx.crc_data[i+1] = (data[2*i+1]<<8) |  data[2*i];
 8001f42:	8abb      	ldrh	r3, [r7, #20]
 8001f44:	005b      	lsls	r3, r3, #1
 8001f46:	3301      	adds	r3, #1
 8001f48:	687a      	ldr	r2, [r7, #4]
 8001f4a:	4413      	add	r3, r2
 8001f4c:	781b      	ldrb	r3, [r3, #0]
 8001f4e:	021b      	lsls	r3, r3, #8
 8001f50:	b21a      	sxth	r2, r3
 8001f52:	8abb      	ldrh	r3, [r7, #20]
 8001f54:	005b      	lsls	r3, r3, #1
 8001f56:	4619      	mov	r1, r3
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	440b      	add	r3, r1
 8001f5c:	781b      	ldrb	r3, [r3, #0]
 8001f5e:	b21b      	sxth	r3, r3
 8001f60:	4313      	orrs	r3, r2
 8001f62:	b21a      	sxth	r2, r3
 8001f64:	8abb      	ldrh	r3, [r7, #20]
 8001f66:	3301      	adds	r3, #1
 8001f68:	b291      	uxth	r1, r2
 8001f6a:	68fa      	ldr	r2, [r7, #12]
 8001f6c:	f203 6304 	addw	r3, r3, #1540	; 0x604
 8001f70:	005b      	lsls	r3, r3, #1
 8001f72:	4413      	add	r3, r2
 8001f74:	460a      	mov	r2, r1
 8001f76:	815a      	strh	r2, [r3, #10]
	for(uint16_t i = 0; i < data_len; i++) {
 8001f78:	8abb      	ldrh	r3, [r7, #20]
 8001f7a:	3301      	adds	r3, #1
 8001f7c:	82bb      	strh	r3, [r7, #20]
 8001f7e:	7abb      	ldrb	r3, [r7, #10]
 8001f80:	b29b      	uxth	r3, r3
 8001f82:	8aba      	ldrh	r2, [r7, #20]
 8001f84:	429a      	cmp	r2, r3
 8001f86:	d39e      	bcc.n	8001ec6 <msv2_create_frame+0x6a>
	}
	msv2->tx.crc_data[array_len-1] = 0x0000;
 8001f88:	8a7b      	ldrh	r3, [r7, #18]
 8001f8a:	3b01      	subs	r3, #1
 8001f8c:	68fa      	ldr	r2, [r7, #12]
 8001f8e:	f203 6304 	addw	r3, r3, #1540	; 0x604
 8001f92:	005b      	lsls	r3, r3, #1
 8001f94:	4413      	add	r3, r2
 8001f96:	2200      	movs	r2, #0
 8001f98:	815a      	strh	r2, [r3, #10]
	uint16_t crc = calc_field_CRC(msv2->tx.crc_data, array_len);
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	f603 4312 	addw	r3, r3, #3090	; 0xc12
 8001fa0:	8a7a      	ldrh	r2, [r7, #18]
 8001fa2:	4611      	mov	r1, r2
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	f7ff ff07 	bl	8001db8 <calc_field_CRC>
 8001faa:	4603      	mov	r3, r0
 8001fac:	823b      	strh	r3, [r7, #16]
	msv2->tx.data[counter++] = crc&0xff; //crc bytes are inverted (LSB first) !!
 8001fae:	8afb      	ldrh	r3, [r7, #22]
 8001fb0:	1c5a      	adds	r2, r3, #1
 8001fb2:	82fa      	strh	r2, [r7, #22]
 8001fb4:	4619      	mov	r1, r3
 8001fb6:	8a3b      	ldrh	r3, [r7, #16]
 8001fb8:	b2da      	uxtb	r2, r3
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	440b      	add	r3, r1
 8001fbe:	f883 2812 	strb.w	r2, [r3, #2066]	; 0x812
	if(msv2->tx.data[counter-1] == DLE) {
 8001fc2:	8afb      	ldrh	r3, [r7, #22]
 8001fc4:	3b01      	subs	r3, #1
 8001fc6:	68fa      	ldr	r2, [r7, #12]
 8001fc8:	4413      	add	r3, r2
 8001fca:	f893 3812 	ldrb.w	r3, [r3, #2066]	; 0x812
 8001fce:	2b90      	cmp	r3, #144	; 0x90
 8001fd0:	d108      	bne.n	8001fe4 <msv2_create_frame+0x188>
		msv2->tx.data[counter++] = DLE;
 8001fd2:	8afb      	ldrh	r3, [r7, #22]
 8001fd4:	1c5a      	adds	r2, r3, #1
 8001fd6:	82fa      	strh	r2, [r7, #22]
 8001fd8:	461a      	mov	r2, r3
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	4413      	add	r3, r2
 8001fde:	2290      	movs	r2, #144	; 0x90
 8001fe0:	f883 2812 	strb.w	r2, [r3, #2066]	; 0x812
	}
	msv2->tx.data[counter++] = crc>>8;
 8001fe4:	8a3b      	ldrh	r3, [r7, #16]
 8001fe6:	0a1b      	lsrs	r3, r3, #8
 8001fe8:	b29a      	uxth	r2, r3
 8001fea:	8afb      	ldrh	r3, [r7, #22]
 8001fec:	1c59      	adds	r1, r3, #1
 8001fee:	82f9      	strh	r1, [r7, #22]
 8001ff0:	4619      	mov	r1, r3
 8001ff2:	b2d2      	uxtb	r2, r2
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	440b      	add	r3, r1
 8001ff8:	f883 2812 	strb.w	r2, [r3, #2066]	; 0x812
	if(msv2->tx.data[counter-1] == DLE) {
 8001ffc:	8afb      	ldrh	r3, [r7, #22]
 8001ffe:	3b01      	subs	r3, #1
 8002000:	68fa      	ldr	r2, [r7, #12]
 8002002:	4413      	add	r3, r2
 8002004:	f893 3812 	ldrb.w	r3, [r3, #2066]	; 0x812
 8002008:	2b90      	cmp	r3, #144	; 0x90
 800200a:	d108      	bne.n	800201e <msv2_create_frame+0x1c2>
		msv2->tx.data[counter++] = DLE;
 800200c:	8afb      	ldrh	r3, [r7, #22]
 800200e:	1c5a      	adds	r2, r3, #1
 8002010:	82fa      	strh	r2, [r7, #22]
 8002012:	461a      	mov	r2, r3
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	4413      	add	r3, r2
 8002018:	2290      	movs	r2, #144	; 0x90
 800201a:	f883 2812 	strb.w	r2, [r3, #2066]	; 0x812
	}
	return counter;
 800201e:	8afb      	ldrh	r3, [r7, #22]
}
 8002020:	4618      	mov	r0, r3
 8002022:	3718      	adds	r7, #24
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}

08002028 <msv2_decode_fragment>:

/*
 * 	d: received byte
 *
 */
MSV2_ERROR_t msv2_decode_fragment(MSV2_INST_t * msv2, uint8_t d) {
 8002028:	b580      	push	{r7, lr}
 800202a:	b084      	sub	sp, #16
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
 8002030:	460b      	mov	r3, r1
 8002032:	70fb      	strb	r3, [r7, #3]
    //if a DLE in data is followed by STX, we start again
    if (msv2->rx.escape == 1 && d == STX) {
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	7a5b      	ldrb	r3, [r3, #9]
 8002038:	2b01      	cmp	r3, #1
 800203a:	d10a      	bne.n	8002052 <msv2_decode_fragment+0x2a>
 800203c:	78fb      	ldrb	r3, [r7, #3]
 800203e:	2b02      	cmp	r3, #2
 8002040:	d107      	bne.n	8002052 <msv2_decode_fragment+0x2a>
    	msv2->rx.state = WAITING_OPCODE;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	2202      	movs	r2, #2
 8002046:	721a      	strb	r2, [r3, #8]
    	msv2->rx.escape = 0;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	2200      	movs	r2, #0
 800204c:	725a      	strb	r2, [r3, #9]
        return MSV2_PROGRESS;
 800204e:	2301      	movs	r3, #1
 8002050:	e0da      	b.n	8002208 <msv2_decode_fragment+0x1e0>
    }

    if (msv2->rx.state == WAITING_DLE && d == DLE) {
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	7a1b      	ldrb	r3, [r3, #8]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d107      	bne.n	800206a <msv2_decode_fragment+0x42>
 800205a:	78fb      	ldrb	r3, [r7, #3]
 800205c:	2b90      	cmp	r3, #144	; 0x90
 800205e:	d104      	bne.n	800206a <msv2_decode_fragment+0x42>
    	msv2->rx.state = WAITING_STX;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2201      	movs	r2, #1
 8002064:	721a      	strb	r2, [r3, #8]
        return MSV2_PROGRESS;
 8002066:	2301      	movs	r3, #1
 8002068:	e0ce      	b.n	8002208 <msv2_decode_fragment+0x1e0>
    }
    //escape in case a DLE is in the data
    if (d == DLE && msv2->rx.escape == 0) {
 800206a:	78fb      	ldrb	r3, [r7, #3]
 800206c:	2b90      	cmp	r3, #144	; 0x90
 800206e:	d108      	bne.n	8002082 <msv2_decode_fragment+0x5a>
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	7a5b      	ldrb	r3, [r3, #9]
 8002074:	2b00      	cmp	r3, #0
 8002076:	d104      	bne.n	8002082 <msv2_decode_fragment+0x5a>
    	msv2->rx.escape = 1;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2201      	movs	r2, #1
 800207c:	725a      	strb	r2, [r3, #9]
        return MSV2_PROGRESS;
 800207e:	2301      	movs	r3, #1
 8002080:	e0c2      	b.n	8002208 <msv2_decode_fragment+0x1e0>
    }
    //if it is doubled, it counts as data
    if (d == DLE && msv2->rx.escape == 1) {
 8002082:	78fb      	ldrb	r3, [r7, #3]
 8002084:	2b90      	cmp	r3, #144	; 0x90
 8002086:	d106      	bne.n	8002096 <msv2_decode_fragment+0x6e>
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	7a5b      	ldrb	r3, [r3, #9]
 800208c:	2b01      	cmp	r3, #1
 800208e:	d102      	bne.n	8002096 <msv2_decode_fragment+0x6e>
    	msv2->rx.escape = 0;
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2200      	movs	r2, #0
 8002094:	725a      	strb	r2, [r3, #9]

    }

    if (msv2->rx.state == WAITING_STX && d == STX) {
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	7a1b      	ldrb	r3, [r3, #8]
 800209a:	2b01      	cmp	r3, #1
 800209c:	d107      	bne.n	80020ae <msv2_decode_fragment+0x86>
 800209e:	78fb      	ldrb	r3, [r7, #3]
 80020a0:	2b02      	cmp	r3, #2
 80020a2:	d104      	bne.n	80020ae <msv2_decode_fragment+0x86>
    	msv2->rx.state = WAITING_OPCODE;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	2202      	movs	r2, #2
 80020a8:	721a      	strb	r2, [r3, #8]
        return MSV2_PROGRESS;
 80020aa:	2301      	movs	r3, #1
 80020ac:	e0ac      	b.n	8002208 <msv2_decode_fragment+0x1e0>
    }

    if (msv2->rx.state == WAITING_OPCODE) {
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	7a1b      	ldrb	r3, [r3, #8]
 80020b2:	2b02      	cmp	r3, #2
 80020b4:	d107      	bne.n	80020c6 <msv2_decode_fragment+0x9e>
    	msv2->rx.opcode = d;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	78fa      	ldrb	r2, [r7, #3]
 80020ba:	711a      	strb	r2, [r3, #4]
    	msv2->rx.state = WAITING_LEN;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2203      	movs	r2, #3
 80020c0:	721a      	strb	r2, [r3, #8]
        return MSV2_PROGRESS;
 80020c2:	2301      	movs	r3, #1
 80020c4:	e0a0      	b.n	8002208 <msv2_decode_fragment+0x1e0>
    }

    if (msv2->rx.state == WAITING_LEN) {
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	7a1b      	ldrb	r3, [r3, #8]
 80020ca:	2b03      	cmp	r3, #3
 80020cc:	d11d      	bne.n	800210a <msv2_decode_fragment+0xe2>
    	msv2->rx.data_len = d; //legth in words
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	78fa      	ldrb	r2, [r7, #3]
 80020d2:	715a      	strb	r2, [r3, #5]
    	msv2->rx.length = 2*d; //length in bytes
 80020d4:	78fb      	ldrb	r3, [r7, #3]
 80020d6:	b29b      	uxth	r3, r3
 80020d8:	005b      	lsls	r3, r3, #1
 80020da:	b29a      	uxth	r2, r3
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	815a      	strh	r2, [r3, #10]
    	msv2->rx.crc_data[0] = (msv2->rx.data_len<<8) | msv2->rx.opcode;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	795b      	ldrb	r3, [r3, #5]
 80020e4:	021b      	lsls	r3, r3, #8
 80020e6:	b21a      	sxth	r2, r3
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	791b      	ldrb	r3, [r3, #4]
 80020ec:	b21b      	sxth	r3, r3
 80020ee:	4313      	orrs	r3, r2
 80020f0:	b21b      	sxth	r3, r3
 80020f2:	b29a      	uxth	r2, r3
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	f8a3 240e 	strh.w	r2, [r3, #1038]	; 0x40e
    	msv2->rx.counter = 0;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2200      	movs	r2, #0
 80020fe:	819a      	strh	r2, [r3, #12]
    	msv2->rx.state = WAITING_DATA;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2204      	movs	r2, #4
 8002104:	721a      	strb	r2, [r3, #8]
        return MSV2_PROGRESS;
 8002106:	2301      	movs	r3, #1
 8002108:	e07e      	b.n	8002208 <msv2_decode_fragment+0x1e0>
    }

    if (msv2->rx.state == WAITING_DATA) {
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	7a1b      	ldrb	r3, [r3, #8]
 800210e:	2b04      	cmp	r3, #4
 8002110:	d136      	bne.n	8002180 <msv2_decode_fragment+0x158>
    	msv2->rx.data[msv2->rx.counter] = d;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	899b      	ldrh	r3, [r3, #12]
 8002116:	461a      	mov	r2, r3
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	4413      	add	r3, r2
 800211c:	78fa      	ldrb	r2, [r7, #3]
 800211e:	739a      	strb	r2, [r3, #14]
    	if(msv2->rx.counter & 0x01) { //LSB == '1'
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	899b      	ldrh	r3, [r3, #12]
 8002124:	f003 0301 	and.w	r3, r3, #1
 8002128:	2b00      	cmp	r3, #0
 800212a:	d018      	beq.n	800215e <msv2_decode_fragment+0x136>
    		msv2->rx.crc_data[msv2->rx.counter/2 + 1] = (msv2->rx.data[msv2->rx.counter - 1]) |  d<<8;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	899b      	ldrh	r3, [r3, #12]
 8002130:	3b01      	subs	r3, #1
 8002132:	687a      	ldr	r2, [r7, #4]
 8002134:	4413      	add	r3, r2
 8002136:	7b9b      	ldrb	r3, [r3, #14]
 8002138:	b21a      	sxth	r2, r3
 800213a:	78fb      	ldrb	r3, [r7, #3]
 800213c:	021b      	lsls	r3, r3, #8
 800213e:	b21b      	sxth	r3, r3
 8002140:	4313      	orrs	r3, r2
 8002142:	b21a      	sxth	r2, r3
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	899b      	ldrh	r3, [r3, #12]
 8002148:	085b      	lsrs	r3, r3, #1
 800214a:	b29b      	uxth	r3, r3
 800214c:	3301      	adds	r3, #1
 800214e:	b291      	uxth	r1, r2
 8002150:	687a      	ldr	r2, [r7, #4]
 8002152:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8002156:	005b      	lsls	r3, r3, #1
 8002158:	4413      	add	r3, r2
 800215a:	460a      	mov	r2, r1
 800215c:	80da      	strh	r2, [r3, #6]
    	}
    	msv2->rx.counter += 1;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	899b      	ldrh	r3, [r3, #12]
 8002162:	3301      	adds	r3, #1
 8002164:	b29a      	uxth	r2, r3
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	819a      	strh	r2, [r3, #12]
        //the length  is in WORDS, but we read BYTES
        if (msv2->rx.counter==msv2->rx.length) {
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	899a      	ldrh	r2, [r3, #12]
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	895b      	ldrh	r3, [r3, #10]
 8002172:	429a      	cmp	r2, r3
 8002174:	d102      	bne.n	800217c <msv2_decode_fragment+0x154>
        	msv2->rx.state = WAITING_CRC1;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	2205      	movs	r2, #5
 800217a:	721a      	strb	r2, [r3, #8]
        }
        return MSV2_PROGRESS;
 800217c:	2301      	movs	r3, #1
 800217e:	e043      	b.n	8002208 <msv2_decode_fragment+0x1e0>
    }

    if (msv2->rx.state == WAITING_CRC1) {
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	7a1b      	ldrb	r3, [r3, #8]
 8002184:	2b05      	cmp	r3, #5
 8002186:	d108      	bne.n	800219a <msv2_decode_fragment+0x172>
    	msv2->rx.crc = d;
 8002188:	78fb      	ldrb	r3, [r7, #3]
 800218a:	b29a      	uxth	r2, r3
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	80da      	strh	r2, [r3, #6]
    	msv2->rx.state = WAITING_CRC2;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	2206      	movs	r2, #6
 8002194:	721a      	strb	r2, [r3, #8]
        return MSV2_PROGRESS;
 8002196:	2301      	movs	r3, #1
 8002198:	e036      	b.n	8002208 <msv2_decode_fragment+0x1e0>

    }

    if (msv2->rx.state == WAITING_CRC2) {
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	7a1b      	ldrb	r3, [r3, #8]
 800219e:	2b06      	cmp	r3, #6
 80021a0:	d12e      	bne.n	8002200 <msv2_decode_fragment+0x1d8>
    	msv2->rx.crc |= d<<8;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	88db      	ldrh	r3, [r3, #6]
 80021a6:	b21a      	sxth	r2, r3
 80021a8:	78fb      	ldrb	r3, [r7, #3]
 80021aa:	021b      	lsls	r3, r3, #8
 80021ac:	b21b      	sxth	r3, r3
 80021ae:	4313      	orrs	r3, r2
 80021b0:	b21b      	sxth	r3, r3
 80021b2:	b29a      	uxth	r2, r3
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	80da      	strh	r2, [r3, #6]
    	msv2->rx.state = WAITING_DLE;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2200      	movs	r2, #0
 80021bc:	721a      	strb	r2, [r3, #8]
    	msv2->rx.crc_data[msv2->rx.data_len+1] = 0;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	795b      	ldrb	r3, [r3, #5]
 80021c2:	3301      	adds	r3, #1
 80021c4:	687a      	ldr	r2, [r7, #4]
 80021c6:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80021ca:	005b      	lsls	r3, r3, #1
 80021cc:	4413      	add	r3, r2
 80021ce:	2200      	movs	r2, #0
 80021d0:	80da      	strh	r2, [r3, #6]
    	uint16_t crc = calc_field_CRC(msv2->rx.crc_data, msv2->rx.data_len+2);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	f203 420e 	addw	r2, r3, #1038	; 0x40e
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	795b      	ldrb	r3, [r3, #5]
 80021dc:	b29b      	uxth	r3, r3
 80021de:	3302      	adds	r3, #2
 80021e0:	b29b      	uxth	r3, r3
 80021e2:	4619      	mov	r1, r3
 80021e4:	4610      	mov	r0, r2
 80021e6:	f7ff fde7 	bl	8001db8 <calc_field_CRC>
 80021ea:	4603      	mov	r3, r0
 80021ec:	81fb      	strh	r3, [r7, #14]
    	if(msv2->rx.crc == crc) {
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	88db      	ldrh	r3, [r3, #6]
 80021f2:	89fa      	ldrh	r2, [r7, #14]
 80021f4:	429a      	cmp	r2, r3
 80021f6:	d101      	bne.n	80021fc <msv2_decode_fragment+0x1d4>
    		return MSV2_SUCCESS;
 80021f8:	2300      	movs	r3, #0
 80021fa:	e005      	b.n	8002208 <msv2_decode_fragment+0x1e0>
    	} else {
    		return MSV2_WRONG_CRC;
 80021fc:	2302      	movs	r3, #2
 80021fe:	e003      	b.n	8002208 <msv2_decode_fragment+0x1e0>
    	}
    }
    msv2->rx.state=WAITING_DLE;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2200      	movs	r2, #0
 8002204:	721a      	strb	r2, [r3, #8]
    return MSV2_PROGRESS;
 8002206:	2301      	movs	r3, #1
}
 8002208:	4618      	mov	r0, r3
 800220a:	3710      	adds	r7, #16
 800220c:	46bd      	mov	sp, r7
 800220e:	bd80      	pop	{r7, pc}

08002210 <msv2_tx_data>:

uint8_t * msv2_rx_data(MSV2_INST_t * msv2) {
	return msv2->rx.data;
}

uint8_t * msv2_tx_data(MSV2_INST_t * msv2) {
 8002210:	b480      	push	{r7}
 8002212:	b083      	sub	sp, #12
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
	return msv2->tx.data;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	f603 0312 	addw	r3, r3, #2066	; 0x812
}
 800221e:	4618      	mov	r0, r3
 8002220:	370c      	adds	r7, #12
 8002222:	46bd      	mov	sp, r7
 8002224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002228:	4770      	bx	lr

0800222a <util_buffer_u8_init>:
static inline void util_buffer_u8_init(UTIL_BUFFER_U8_t * bfr, uint8_t * buffer, uint16_t bfr_len) {
 800222a:	b480      	push	{r7}
 800222c:	b085      	sub	sp, #20
 800222e:	af00      	add	r7, sp, #0
 8002230:	60f8      	str	r0, [r7, #12]
 8002232:	60b9      	str	r1, [r7, #8]
 8002234:	4613      	mov	r3, r2
 8002236:	80fb      	strh	r3, [r7, #6]
	bfr->c_ix = 0;
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	2200      	movs	r2, #0
 800223c:	801a      	strh	r2, [r3, #0]
	bfr->l_ix = 0;
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	2200      	movs	r2, #0
 8002242:	805a      	strh	r2, [r3, #2]
	bfr->bfr_len = bfr_len;
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	88fa      	ldrh	r2, [r7, #6]
 8002248:	809a      	strh	r2, [r3, #4]
	bfr->buffer = buffer;
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	68ba      	ldr	r2, [r7, #8]
 800224e:	609a      	str	r2, [r3, #8]
}
 8002250:	bf00      	nop
 8002252:	3714      	adds	r7, #20
 8002254:	46bd      	mov	sp, r7
 8002256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225a:	4770      	bx	lr

0800225c <util_buffer_u8_add>:
static inline void util_buffer_u8_add(UTIL_BUFFER_U8_t * bfr, uint8_t d) {
 800225c:	b480      	push	{r7}
 800225e:	b083      	sub	sp, #12
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
 8002264:	460b      	mov	r3, r1
 8002266:	70fb      	strb	r3, [r7, #3]
	bfr->buffer[bfr->c_ix++] = d;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	689a      	ldr	r2, [r3, #8]
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	881b      	ldrh	r3, [r3, #0]
 8002270:	1c59      	adds	r1, r3, #1
 8002272:	b288      	uxth	r0, r1
 8002274:	6879      	ldr	r1, [r7, #4]
 8002276:	8008      	strh	r0, [r1, #0]
 8002278:	4413      	add	r3, r2
 800227a:	78fa      	ldrb	r2, [r7, #3]
 800227c:	701a      	strb	r2, [r3, #0]
	if(bfr->c_ix == bfr->bfr_len) bfr->c_ix = 0;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	881a      	ldrh	r2, [r3, #0]
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	889b      	ldrh	r3, [r3, #4]
 8002286:	429a      	cmp	r2, r3
 8002288:	d102      	bne.n	8002290 <util_buffer_u8_add+0x34>
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	2200      	movs	r2, #0
 800228e:	801a      	strh	r2, [r3, #0]
}
 8002290:	bf00      	nop
 8002292:	370c      	adds	r7, #12
 8002294:	46bd      	mov	sp, r7
 8002296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229a:	4770      	bx	lr

0800229c <util_buffer_u8_get>:
static inline uint8_t util_buffer_u8_get(UTIL_BUFFER_U8_t * bfr) {
 800229c:	b480      	push	{r7}
 800229e:	b085      	sub	sp, #20
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
	uint8_t tmp = bfr->buffer[bfr->l_ix++];
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	689a      	ldr	r2, [r3, #8]
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	885b      	ldrh	r3, [r3, #2]
 80022ac:	1c59      	adds	r1, r3, #1
 80022ae:	b288      	uxth	r0, r1
 80022b0:	6879      	ldr	r1, [r7, #4]
 80022b2:	8048      	strh	r0, [r1, #2]
 80022b4:	4413      	add	r3, r2
 80022b6:	781b      	ldrb	r3, [r3, #0]
 80022b8:	73fb      	strb	r3, [r7, #15]
	if(bfr->l_ix == bfr->bfr_len) bfr->l_ix=0;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	885a      	ldrh	r2, [r3, #2]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	889b      	ldrh	r3, [r3, #4]
 80022c2:	429a      	cmp	r2, r3
 80022c4:	d102      	bne.n	80022cc <util_buffer_u8_get+0x30>
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2200      	movs	r2, #0
 80022ca:	805a      	strh	r2, [r3, #2]
	return tmp;
 80022cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80022ce:	4618      	mov	r0, r3
 80022d0:	3714      	adds	r7, #20
 80022d2:	46bd      	mov	sp, r7
 80022d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d8:	4770      	bx	lr

080022da <util_buffer_u8_isempty>:
static inline uint8_t util_buffer_u8_isempty(UTIL_BUFFER_U8_t * bfr) {
 80022da:	b480      	push	{r7}
 80022dc:	b083      	sub	sp, #12
 80022de:	af00      	add	r7, sp, #0
 80022e0:	6078      	str	r0, [r7, #4]
	return bfr->l_ix == bfr->c_ix;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	885a      	ldrh	r2, [r3, #2]
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	881b      	ldrh	r3, [r3, #0]
 80022ea:	429a      	cmp	r2, r3
 80022ec:	bf0c      	ite	eq
 80022ee:	2301      	moveq	r3, #1
 80022f0:	2300      	movne	r3, #0
 80022f2:	b2db      	uxtb	r3, r3
}
 80022f4:	4618      	mov	r0, r3
 80022f6:	370c      	adds	r7, #12
 80022f8:	46bd      	mov	sp, r7
 80022fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fe:	4770      	bx	lr

08002300 <HAL_UART_RxCpltCallback>:

/*
 * UART RX ISR
 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8002300:	b580      	push	{r7, lr}
 8002302:	b084      	sub	sp, #16
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8002308:	2300      	movs	r3, #0
 800230a:	60bb      	str	r3, [r7, #8]
	for(uint16_t i = 0; i < serial_devices_count; i++) {
 800230c:	2300      	movs	r3, #0
 800230e:	81fb      	strh	r3, [r7, #14]
 8002310:	e025      	b.n	800235e <HAL_UART_RxCpltCallback+0x5e>
		if(serial_devices[i]->uart == huart) {
 8002312:	89fb      	ldrh	r3, [r7, #14]
 8002314:	4a1c      	ldr	r2, [pc, #112]	; (8002388 <HAL_UART_RxCpltCallback+0x88>)
 8002316:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	687a      	ldr	r2, [r7, #4]
 800231e:	429a      	cmp	r2, r3
 8002320:	d11a      	bne.n	8002358 <HAL_UART_RxCpltCallback+0x58>
			util_buffer_u8_add(&serial_devices[i]->bfr, serial_devices[i]->dma_buffer);
 8002322:	89fb      	ldrh	r3, [r7, #14]
 8002324:	4a18      	ldr	r2, [pc, #96]	; (8002388 <HAL_UART_RxCpltCallback+0x88>)
 8002326:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800232a:	f103 0210 	add.w	r2, r3, #16
 800232e:	89fb      	ldrh	r3, [r7, #14]
 8002330:	4915      	ldr	r1, [pc, #84]	; (8002388 <HAL_UART_RxCpltCallback+0x88>)
 8002332:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002336:	f893 341c 	ldrb.w	r3, [r3, #1052]	; 0x41c
 800233a:	4619      	mov	r1, r3
 800233c:	4610      	mov	r0, r2
 800233e:	f7ff ff8d 	bl	800225c <util_buffer_u8_add>
			xSemaphoreGiveFromISR( serial_rx_sem, &xHigherPriorityTaskWoken );
 8002342:	4b12      	ldr	r3, [pc, #72]	; (800238c <HAL_UART_RxCpltCallback+0x8c>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f107 0208 	add.w	r2, r7, #8
 800234a:	4611      	mov	r1, r2
 800234c:	4618      	mov	r0, r3
 800234e:	f007 faef 	bl	8009930 <xQueueGiveFromISR>
			if(i==2) {
 8002352:	89fb      	ldrh	r3, [r7, #14]
 8002354:	2b02      	cmp	r3, #2
				break;
			}
			break;
 8002356:	e007      	b.n	8002368 <HAL_UART_RxCpltCallback+0x68>
	for(uint16_t i = 0; i < serial_devices_count; i++) {
 8002358:	89fb      	ldrh	r3, [r7, #14]
 800235a:	3301      	adds	r3, #1
 800235c:	81fb      	strh	r3, [r7, #14]
 800235e:	4b0c      	ldr	r3, [pc, #48]	; (8002390 <HAL_UART_RxCpltCallback+0x90>)
 8002360:	881b      	ldrh	r3, [r3, #0]
 8002362:	89fa      	ldrh	r2, [r7, #14]
 8002364:	429a      	cmp	r2, r3
 8002366:	d3d4      	bcc.n	8002312 <HAL_UART_RxCpltCallback+0x12>
		}
	}
	portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8002368:	68bb      	ldr	r3, [r7, #8]
 800236a:	2b00      	cmp	r3, #0
 800236c:	d007      	beq.n	800237e <HAL_UART_RxCpltCallback+0x7e>
 800236e:	4b09      	ldr	r3, [pc, #36]	; (8002394 <HAL_UART_RxCpltCallback+0x94>)
 8002370:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002374:	601a      	str	r2, [r3, #0]
 8002376:	f3bf 8f4f 	dsb	sy
 800237a:	f3bf 8f6f 	isb	sy
}
 800237e:	bf00      	nop
 8002380:	3710      	adds	r7, #16
 8002382:	46bd      	mov	sp, r7
 8002384:	bd80      	pop	{r7, pc}
 8002386:	bf00      	nop
 8002388:	2000182c 	.word	0x2000182c
 800238c:	20001870 	.word	0x20001870
 8002390:	2000186c 	.word	0x2000186c
 8002394:	e000ed04 	.word	0xe000ed04

08002398 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8002398:	b480      	push	{r7}
 800239a:	b085      	sub	sp, #20
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
	UART_HandleTypeDef * lol = huart;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	60fb      	str	r3, [r7, #12]
}
 80023a4:	bf00      	nop
 80023a6:	3714      	adds	r7, #20
 80023a8:	46bd      	mov	sp, r7
 80023aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ae:	4770      	bx	lr

080023b0 <serial_global_init>:



void serial_global_init(void) {
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b082      	sub	sp, #8
 80023b4:	af02      	add	r7, sp, #8
	serial_rx_sem = xSemaphoreCreateBinaryStatic( &serial_rx_sem_buffer );
 80023b6:	2303      	movs	r3, #3
 80023b8:	9300      	str	r3, [sp, #0]
 80023ba:	4b06      	ldr	r3, [pc, #24]	; (80023d4 <serial_global_init+0x24>)
 80023bc:	2200      	movs	r2, #0
 80023be:	2100      	movs	r1, #0
 80023c0:	2001      	movs	r0, #1
 80023c2:	f007 f8ef 	bl	80095a4 <xQueueGenericCreateStatic>
 80023c6:	4603      	mov	r3, r0
 80023c8:	4a03      	ldr	r2, [pc, #12]	; (80023d8 <serial_global_init+0x28>)
 80023ca:	6013      	str	r3, [r2, #0]
}
 80023cc:	bf00      	nop
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	bf00      	nop
 80023d4:	20001874 	.word	0x20001874
 80023d8:	20001870 	.word	0x20001870

080023dc <serial_init>:


void serial_init(SERIAL_INST_t * ser, UART_HandleTypeDef * uart, void * inst, SERIAL_RET_t (*decode_fcn)(void *, uint8_t)) {
 80023dc:	b580      	push	{r7, lr}
 80023de:	b084      	sub	sp, #16
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	60f8      	str	r0, [r7, #12]
 80023e4:	60b9      	str	r1, [r7, #8]
 80023e6:	607a      	str	r2, [r7, #4]
 80023e8:	603b      	str	r3, [r7, #0]
	ser->id = serial_devices_count;
 80023ea:	4b1a      	ldr	r3, [pc, #104]	; (8002454 <serial_init+0x78>)
 80023ec:	881b      	ldrh	r3, [r3, #0]
 80023ee:	461a      	mov	r2, r3
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	601a      	str	r2, [r3, #0]
	ser->uart = uart;
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	68ba      	ldr	r2, [r7, #8]
 80023f8:	605a      	str	r2, [r3, #4]
	ser->inst = inst;
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	687a      	ldr	r2, [r7, #4]
 80023fe:	609a      	str	r2, [r3, #8]
	ser->decode_fcn = decode_fcn;
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	683a      	ldr	r2, [r7, #0]
 8002404:	60da      	str	r2, [r3, #12]
	util_buffer_u8_init(&ser->bfr, ser->buffer, SERIAL_FIFO_LEN);
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	f103 0010 	add.w	r0, r3, #16
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	331c      	adds	r3, #28
 8002410:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002414:	4619      	mov	r1, r3
 8002416:	f7ff ff08 	bl	800222a <util_buffer_u8_init>
	if(serial_devices_count < SERIAL_MAX_INST) {
 800241a:	4b0e      	ldr	r3, [pc, #56]	; (8002454 <serial_init+0x78>)
 800241c:	881b      	ldrh	r3, [r3, #0]
 800241e:	2b0f      	cmp	r3, #15
 8002420:	d80e      	bhi.n	8002440 <serial_init+0x64>
		HAL_UART_Receive_DMA(uart, &ser->dma_buffer, 1);
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	f203 431c 	addw	r3, r3, #1052	; 0x41c
 8002428:	2201      	movs	r2, #1
 800242a:	4619      	mov	r1, r3
 800242c:	68b8      	ldr	r0, [r7, #8]
 800242e:	f005 fe7f 	bl	8008130 <HAL_UART_Receive_DMA>
		serial_devices[serial_devices_count] = ser;
 8002432:	4b08      	ldr	r3, [pc, #32]	; (8002454 <serial_init+0x78>)
 8002434:	881b      	ldrh	r3, [r3, #0]
 8002436:	4619      	mov	r1, r3
 8002438:	4a07      	ldr	r2, [pc, #28]	; (8002458 <serial_init+0x7c>)
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	}
	serial_devices_count++;
 8002440:	4b04      	ldr	r3, [pc, #16]	; (8002454 <serial_init+0x78>)
 8002442:	881b      	ldrh	r3, [r3, #0]
 8002444:	3301      	adds	r3, #1
 8002446:	b29a      	uxth	r2, r3
 8002448:	4b02      	ldr	r3, [pc, #8]	; (8002454 <serial_init+0x78>)
 800244a:	801a      	strh	r2, [r3, #0]
}
 800244c:	bf00      	nop
 800244e:	3710      	adds	r7, #16
 8002450:	46bd      	mov	sp, r7
 8002452:	bd80      	pop	{r7, pc}
 8002454:	2000186c 	.word	0x2000186c
 8002458:	2000182c 	.word	0x2000182c

0800245c <serial_send>:

void serial_send(SERIAL_INST_t * ser, uint8_t * data, uint16_t length) {
 800245c:	b580      	push	{r7, lr}
 800245e:	b084      	sub	sp, #16
 8002460:	af00      	add	r7, sp, #0
 8002462:	60f8      	str	r0, [r7, #12]
 8002464:	60b9      	str	r1, [r7, #8]
 8002466:	4613      	mov	r3, r2
 8002468:	80fb      	strh	r3, [r7, #6]
	HAL_UART_Transmit_DMA(ser->uart, data, length);
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	685b      	ldr	r3, [r3, #4]
 800246e:	88fa      	ldrh	r2, [r7, #6]
 8002470:	68b9      	ldr	r1, [r7, #8]
 8002472:	4618      	mov	r0, r3
 8002474:	f005 fdf0 	bl	8008058 <HAL_UART_Transmit_DMA>
	//HAL_UART_Transmit(ser->uart, data, length, 500);
}
 8002478:	bf00      	nop
 800247a:	3710      	adds	r7, #16
 800247c:	46bd      	mov	sp, r7
 800247e:	bd80      	pop	{r7, pc}

08002480 <serial_garbage_clean>:

void serial_garbage_clean(SERIAL_INST_t * ser) {
 8002480:	b580      	push	{r7, lr}
 8002482:	b082      	sub	sp, #8
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_DMA(ser->uart, &ser->dma_buffer, 1);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	6858      	ldr	r0, [r3, #4]
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	f203 431c 	addw	r3, r3, #1052	; 0x41c
 8002492:	2201      	movs	r2, #1
 8002494:	4619      	mov	r1, r3
 8002496:	f005 fe4b 	bl	8008130 <HAL_UART_Receive_DMA>
}
 800249a:	bf00      	nop
 800249c:	3708      	adds	r7, #8
 800249e:	46bd      	mov	sp, r7
 80024a0:	bd80      	pop	{r7, pc}
	...

080024a4 <serial_thread>:

void serial_thread(void * arg) {
 80024a4:	b5b0      	push	{r4, r5, r7, lr}
 80024a6:	b084      	sub	sp, #16
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]

	serial_global_init();
 80024ac:	f7ff ff80 	bl	80023b0 <serial_global_init>

	for(;;) {
		if( xSemaphoreTake(serial_rx_sem, 0xffff) == pdTRUE ) {
 80024b0:	4b1b      	ldr	r3, [pc, #108]	; (8002520 <serial_thread+0x7c>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80024b8:	4618      	mov	r0, r3
 80024ba:	f007 fac7 	bl	8009a4c <xQueueSemaphoreTake>
 80024be:	4603      	mov	r3, r0
 80024c0:	2b01      	cmp	r3, #1
 80024c2:	d1f5      	bne.n	80024b0 <serial_thread+0xc>
			for(uint16_t i = 0; i < serial_devices_count; i++) {
 80024c4:	2300      	movs	r3, #0
 80024c6:	81fb      	strh	r3, [r7, #14]
 80024c8:	e023      	b.n	8002512 <serial_thread+0x6e>
				while(!util_buffer_u8_isempty(&serial_devices[i]->bfr)) {
					serial_devices[i]->decode_fcn(serial_devices[i]->inst, util_buffer_u8_get(&serial_devices[i]->bfr));
 80024ca:	89fb      	ldrh	r3, [r7, #14]
 80024cc:	4a15      	ldr	r2, [pc, #84]	; (8002524 <serial_thread+0x80>)
 80024ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024d2:	68dc      	ldr	r4, [r3, #12]
 80024d4:	89fb      	ldrh	r3, [r7, #14]
 80024d6:	4a13      	ldr	r2, [pc, #76]	; (8002524 <serial_thread+0x80>)
 80024d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024dc:	689d      	ldr	r5, [r3, #8]
 80024de:	89fb      	ldrh	r3, [r7, #14]
 80024e0:	4a10      	ldr	r2, [pc, #64]	; (8002524 <serial_thread+0x80>)
 80024e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024e6:	3310      	adds	r3, #16
 80024e8:	4618      	mov	r0, r3
 80024ea:	f7ff fed7 	bl	800229c <util_buffer_u8_get>
 80024ee:	4603      	mov	r3, r0
 80024f0:	4619      	mov	r1, r3
 80024f2:	4628      	mov	r0, r5
 80024f4:	47a0      	blx	r4
				while(!util_buffer_u8_isempty(&serial_devices[i]->bfr)) {
 80024f6:	89fb      	ldrh	r3, [r7, #14]
 80024f8:	4a0a      	ldr	r2, [pc, #40]	; (8002524 <serial_thread+0x80>)
 80024fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024fe:	3310      	adds	r3, #16
 8002500:	4618      	mov	r0, r3
 8002502:	f7ff feea 	bl	80022da <util_buffer_u8_isempty>
 8002506:	4603      	mov	r3, r0
 8002508:	2b00      	cmp	r3, #0
 800250a:	d0de      	beq.n	80024ca <serial_thread+0x26>
			for(uint16_t i = 0; i < serial_devices_count; i++) {
 800250c:	89fb      	ldrh	r3, [r7, #14]
 800250e:	3301      	adds	r3, #1
 8002510:	81fb      	strh	r3, [r7, #14]
 8002512:	4b05      	ldr	r3, [pc, #20]	; (8002528 <serial_thread+0x84>)
 8002514:	881b      	ldrh	r3, [r3, #0]
 8002516:	89fa      	ldrh	r2, [r7, #14]
 8002518:	429a      	cmp	r2, r3
 800251a:	d3ec      	bcc.n	80024f6 <serial_thread+0x52>
		if( xSemaphoreTake(serial_rx_sem, 0xffff) == pdTRUE ) {
 800251c:	e7c8      	b.n	80024b0 <serial_thread+0xc>
 800251e:	bf00      	nop
 8002520:	20001870 	.word	0x20001870
 8002524:	2000182c 	.word	0x2000182c
 8002528:	2000186c 	.word	0x2000186c

0800252c <storage_init>:

/**********************
 *	DECLARATIONS
 **********************/

void storage_init() {
 800252c:	b5b0      	push	{r4, r5, r7, lr}
 800252e:	b09c      	sub	sp, #112	; 0x70
 8002530:	af02      	add	r7, sp, #8
	static STORAGE_HEADER_t header;
	flash_init();
 8002532:	f006 fcd4 	bl	8008ede <flash_init>
	flash_read(HEADER_ADDR, (uint8_t *) &header, sizeof(STORAGE_HEADER_t));
 8002536:	2210      	movs	r2, #16
 8002538:	4936      	ldr	r1, [pc, #216]	; (8002614 <storage_init+0xe8>)
 800253a:	2000      	movs	r0, #0
 800253c:	f006 fcf4 	bl	8008f28 <flash_read>
	if(header.magic == MAGIC_NUMBER) {
 8002540:	4b34      	ldr	r3, [pc, #208]	; (8002614 <storage_init+0xe8>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a34      	ldr	r2, [pc, #208]	; (8002618 <storage_init+0xec>)
 8002546:	4293      	cmp	r3, r2
 8002548:	d149      	bne.n	80025de <storage_init+0xb2>
		used_subsectors = header.used;
 800254a:	4b32      	ldr	r3, [pc, #200]	; (8002614 <storage_init+0xe8>)
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	4a33      	ldr	r2, [pc, #204]	; (800261c <storage_init+0xf0>)
 8002550:	6013      	str	r3, [r2, #0]
		if(used_subsectors > 1) {
 8002552:	4b32      	ldr	r3, [pc, #200]	; (800261c <storage_init+0xf0>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	2b01      	cmp	r3, #1
 8002558:	d93d      	bls.n	80025d6 <storage_init+0xaa>
			STORAGE_DATA_t data = {0};
 800255a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800255e:	2220      	movs	r2, #32
 8002560:	2100      	movs	r1, #0
 8002562:	4618      	mov	r0, r3
 8002564:	f008 ff2a 	bl	800b3bc <memset>
			STORAGE_DATA_t last_valid_data = {0};
 8002568:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800256c:	2220      	movs	r2, #32
 800256e:	2100      	movs	r1, #0
 8002570:	4618      	mov	r0, r3
 8002572:	f008 ff23 	bl	800b3bc <memset>
			uint32_t count = (used_subsectors-2)*SAMPLES_PER_SS;
 8002576:	4b29      	ldr	r3, [pc, #164]	; (800261c <storage_init+0xf0>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	3b02      	subs	r3, #2
 800257c:	01db      	lsls	r3, r3, #7
 800257e:	667b      	str	r3, [r7, #100]	; 0x64
			data = read_data(count);
 8002580:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002584:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8002586:	4618      	mov	r0, r3
 8002588:	f000 f878 	bl	800267c <read_data>
			while(data.sample_id == count){
 800258c:	e01a      	b.n	80025c4 <storage_init+0x98>
				last_valid_data = data;
 800258e:	f107 0444 	add.w	r4, r7, #68	; 0x44
 8002592:	f107 0524 	add.w	r5, r7, #36	; 0x24
 8002596:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002598:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800259a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800259e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
				data = read_data(++count);
 80025a2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80025a4:	3301      	adds	r3, #1
 80025a6:	667b      	str	r3, [r7, #100]	; 0x64
 80025a8:	463b      	mov	r3, r7
 80025aa:	6e79      	ldr	r1, [r7, #100]	; 0x64
 80025ac:	4618      	mov	r0, r3
 80025ae:	f000 f865 	bl	800267c <read_data>
 80025b2:	f107 0424 	add.w	r4, r7, #36	; 0x24
 80025b6:	463d      	mov	r5, r7
 80025b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80025ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80025bc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80025c0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			while(data.sample_id == count){
 80025c4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80025c6:	461a      	mov	r2, r3
 80025c8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d0df      	beq.n	800258e <storage_init+0x62>
			}

			data_counter = count;
 80025ce:	4a14      	ldr	r2, [pc, #80]	; (8002620 <storage_init+0xf4>)
 80025d0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80025d2:	6013      	str	r3, [r2, #0]
 80025d4:	e009      	b.n	80025ea <storage_init+0xbe>
		} else {
			data_counter = 0;
 80025d6:	4b12      	ldr	r3, [pc, #72]	; (8002620 <storage_init+0xf4>)
 80025d8:	2200      	movs	r2, #0
 80025da:	601a      	str	r2, [r3, #0]
 80025dc:	e005      	b.n	80025ea <storage_init+0xbe>
		}
	} else {
		write_header_used(1);
 80025de:	2001      	movs	r0, #1
 80025e0:	f000 f828 	bl	8002634 <write_header_used>
		data_counter = 0;
 80025e4:	4b0e      	ldr	r3, [pc, #56]	; (8002620 <storage_init+0xf4>)
 80025e6:	2200      	movs	r2, #0
 80025e8:	601a      	str	r2, [r3, #0]
	}
	record_active = 0;
 80025ea:	4b0e      	ldr	r3, [pc, #56]	; (8002624 <storage_init+0xf8>)
 80025ec:	2200      	movs	r2, #0
 80025ee:	701a      	strb	r2, [r3, #0]
	restart_required = 0;
 80025f0:	4b0d      	ldr	r3, [pc, #52]	; (8002628 <storage_init+0xfc>)
 80025f2:	2200      	movs	r2, #0
 80025f4:	701a      	strb	r2, [r3, #0]
	storage_sem = xSemaphoreCreateBinaryStatic(&storage_sem_buffer);
 80025f6:	2303      	movs	r3, #3
 80025f8:	9300      	str	r3, [sp, #0]
 80025fa:	4b0c      	ldr	r3, [pc, #48]	; (800262c <storage_init+0x100>)
 80025fc:	2200      	movs	r2, #0
 80025fe:	2100      	movs	r1, #0
 8002600:	2001      	movs	r0, #1
 8002602:	f006 ffcf 	bl	80095a4 <xQueueGenericCreateStatic>
 8002606:	4603      	mov	r3, r0
 8002608:	4a09      	ldr	r2, [pc, #36]	; (8002630 <storage_init+0x104>)
 800260a:	6013      	str	r3, [r2, #0]
}
 800260c:	bf00      	nop
 800260e:	3768      	adds	r7, #104	; 0x68
 8002610:	46bd      	mov	sp, r7
 8002612:	bdb0      	pop	{r4, r5, r7, pc}
 8002614:	20001918 	.word	0x20001918
 8002618:	cbe0c5e6 	.word	0xcbe0c5e6
 800261c:	200018bc 	.word	0x200018bc
 8002620:	200018c0 	.word	0x200018c0
 8002624:	200018c4 	.word	0x200018c4
 8002628:	200018c5 	.word	0x200018c5
 800262c:	200018d0 	.word	0x200018d0
 8002630:	200018cc 	.word	0x200018cc

08002634 <write_header_used>:

}



static void write_header_used(uint32_t used) {
 8002634:	b580      	push	{r7, lr}
 8002636:	b082      	sub	sp, #8
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
	static STORAGE_HEADER_t header;
	flash_read(HEADER_ADDR, (uint8_t *) &header, sizeof(STORAGE_HEADER_t));
 800263c:	2210      	movs	r2, #16
 800263e:	490c      	ldr	r1, [pc, #48]	; (8002670 <write_header_used+0x3c>)
 8002640:	2000      	movs	r0, #0
 8002642:	f006 fc71 	bl	8008f28 <flash_read>
	flash_erase_subsector(HEADER_ADDR);
 8002646:	2000      	movs	r0, #0
 8002648:	f006 fd66 	bl	8009118 <flash_erase_subsector>
	header.magic = MAGIC_NUMBER;
 800264c:	4b08      	ldr	r3, [pc, #32]	; (8002670 <write_header_used+0x3c>)
 800264e:	4a09      	ldr	r2, [pc, #36]	; (8002674 <write_header_used+0x40>)
 8002650:	601a      	str	r2, [r3, #0]
	header.used = used;
 8002652:	4a07      	ldr	r2, [pc, #28]	; (8002670 <write_header_used+0x3c>)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6053      	str	r3, [r2, #4]
	flash_write(HEADER_ADDR, (uint8_t *) &header, sizeof(STORAGE_HEADER_t));
 8002658:	2210      	movs	r2, #16
 800265a:	4905      	ldr	r1, [pc, #20]	; (8002670 <write_header_used+0x3c>)
 800265c:	2000      	movs	r0, #0
 800265e:	f006 fce4 	bl	800902a <flash_write>
	used_subsectors = used;
 8002662:	4a05      	ldr	r2, [pc, #20]	; (8002678 <write_header_used+0x44>)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6013      	str	r3, [r2, #0]
}
 8002668:	bf00      	nop
 800266a:	3708      	adds	r7, #8
 800266c:	46bd      	mov	sp, r7
 800266e:	bd80      	pop	{r7, pc}
 8002670:	20001928 	.word	0x20001928
 8002674:	cbe0c5e6 	.word	0xcbe0c5e6
 8002678:	200018bc 	.word	0x200018bc

0800267c <read_data>:



static STORAGE_DATA_t read_data(uint32_t id) {
 800267c:	b5b0      	push	{r4, r5, r7, lr}
 800267e:	b082      	sub	sp, #8
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
 8002684:	6039      	str	r1, [r7, #0]
	static STORAGE_DATA_t data;
	flash_read(ADDRESS(id), (uint8_t *) &data, sizeof(STORAGE_DATA_t));
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	3380      	adds	r3, #128	; 0x80
 800268a:	015b      	lsls	r3, r3, #5
 800268c:	2220      	movs	r2, #32
 800268e:	4909      	ldr	r1, [pc, #36]	; (80026b4 <read_data+0x38>)
 8002690:	4618      	mov	r0, r3
 8002692:	f006 fc49 	bl	8008f28 <flash_read>
	return data;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	4a06      	ldr	r2, [pc, #24]	; (80026b4 <read_data+0x38>)
 800269a:	461c      	mov	r4, r3
 800269c:	4615      	mov	r5, r2
 800269e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80026a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80026a2:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80026a6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 80026aa:	6878      	ldr	r0, [r7, #4]
 80026ac:	3708      	adds	r7, #8
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bdb0      	pop	{r4, r5, r7, pc}
 80026b2:	bf00      	nop
 80026b4:	20001938 	.word	0x20001938

080026b8 <storage_get_used>:
		flash_erase_subsector(addr);
	}
	flash_write(addr, (uint8_t *) &data, sizeof(STORAGE_DATA_t));
}

uint32_t storage_get_used() {
 80026b8:	b480      	push	{r7}
 80026ba:	af00      	add	r7, sp, #0
	return data_counter;
 80026bc:	4b03      	ldr	r3, [pc, #12]	; (80026cc <storage_get_used+0x14>)
 80026be:	681b      	ldr	r3, [r3, #0]
}
 80026c0:	4618      	mov	r0, r3
 80026c2:	46bd      	mov	sp, r7
 80026c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c8:	4770      	bx	lr
 80026ca:	bf00      	nop
 80026cc:	200018c0 	.word	0x200018c0

080026d0 <storage_get_sample>:

void storage_get_sample(uint32_t id, void * dest) {
 80026d0:	b5b0      	push	{r4, r5, r7, lr}
 80026d2:	b08a      	sub	sp, #40	; 0x28
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6278      	str	r0, [r7, #36]	; 0x24
 80026d8:	6239      	str	r1, [r7, #32]
	*((STORAGE_DATA_t *)dest) = read_data(id);
 80026da:	6a3c      	ldr	r4, [r7, #32]
 80026dc:	463b      	mov	r3, r7
 80026de:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80026e0:	4618      	mov	r0, r3
 80026e2:	f7ff ffcb 	bl	800267c <read_data>
 80026e6:	4625      	mov	r5, r4
 80026e8:	463c      	mov	r4, r7
 80026ea:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80026ec:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80026ee:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80026f2:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
}
 80026f6:	bf00      	nop
 80026f8:	3728      	adds	r7, #40	; 0x28
 80026fa:	46bd      	mov	sp, r7
 80026fc:	bdb0      	pop	{r4, r5, r7, pc}
	...

08002700 <storage_disable>:

void storage_enable() {
	record_active = 1;
}

void storage_disable() {
 8002700:	b480      	push	{r7}
 8002702:	af00      	add	r7, sp, #0
	record_should_stop = STORAGE_AFTER_SAVE;
 8002704:	4b04      	ldr	r3, [pc, #16]	; (8002718 <storage_disable+0x18>)
 8002706:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800270a:	601a      	str	r2, [r3, #0]
}
 800270c:	bf00      	nop
 800270e:	46bd      	mov	sp, r7
 8002710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002714:	4770      	bx	lr
 8002716:	bf00      	nop
 8002718:	200018c8 	.word	0x200018c8

0800271c <storage_thread>:
		xSemaphoreGive(storage_sem);
	}
}


void storage_thread(void * arg) {
 800271c:	b580      	push	{r7, lr}
 800271e:	b082      	sub	sp, #8
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]



	storage_init();
 8002724:	f7ff ff02 	bl	800252c <storage_init>




	for(;;) {
		last_time = time;
 8002728:	4b1b      	ldr	r3, [pc, #108]	; (8002798 <storage_thread+0x7c>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a1b      	ldr	r2, [pc, #108]	; (800279c <storage_thread+0x80>)
 800272e:	6013      	str	r3, [r2, #0]
		time = HAL_GetTick();
 8002730:	f001 fa82 	bl	8003c38 <HAL_GetTick>
 8002734:	4603      	mov	r3, r0
 8002736:	4a18      	ldr	r2, [pc, #96]	; (8002798 <storage_thread+0x7c>)
 8002738:	6013      	str	r3, [r2, #0]
		if(restart_required) {
 800273a:	4b19      	ldr	r3, [pc, #100]	; (80027a0 <storage_thread+0x84>)
 800273c:	781b      	ldrb	r3, [r3, #0]
 800273e:	2b00      	cmp	r3, #0
 8002740:	d008      	beq.n	8002754 <storage_thread+0x38>
			write_header_used(1);
 8002742:	2001      	movs	r0, #1
 8002744:	f7ff ff76 	bl	8002634 <write_header_used>
			data_counter = 0;
 8002748:	4b16      	ldr	r3, [pc, #88]	; (80027a4 <storage_thread+0x88>)
 800274a:	2200      	movs	r2, #0
 800274c:	601a      	str	r2, [r3, #0]
			restart_required = 0;
 800274e:	4b14      	ldr	r3, [pc, #80]	; (80027a0 <storage_thread+0x84>)
 8002750:	2200      	movs	r2, #0
 8002752:	701a      	strb	r2, [r3, #0]
		}
		if(record_should_stop) {
 8002754:	4b14      	ldr	r3, [pc, #80]	; (80027a8 <storage_thread+0x8c>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	2b00      	cmp	r3, #0
 800275a:	d014      	beq.n	8002786 <storage_thread+0x6a>
			record_should_stop -= time-last_time;;
 800275c:	4b0f      	ldr	r3, [pc, #60]	; (800279c <storage_thread+0x80>)
 800275e:	681a      	ldr	r2, [r3, #0]
 8002760:	4b0d      	ldr	r3, [pc, #52]	; (8002798 <storage_thread+0x7c>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	1ad3      	subs	r3, r2, r3
 8002766:	4a10      	ldr	r2, [pc, #64]	; (80027a8 <storage_thread+0x8c>)
 8002768:	6812      	ldr	r2, [r2, #0]
 800276a:	4413      	add	r3, r2
 800276c:	461a      	mov	r2, r3
 800276e:	4b0e      	ldr	r3, [pc, #56]	; (80027a8 <storage_thread+0x8c>)
 8002770:	601a      	str	r2, [r3, #0]
			if(record_should_stop<=0){
 8002772:	4b0d      	ldr	r3, [pc, #52]	; (80027a8 <storage_thread+0x8c>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	2b00      	cmp	r3, #0
 8002778:	dc05      	bgt.n	8002786 <storage_thread+0x6a>
				record_active=0;
 800277a:	4b0c      	ldr	r3, [pc, #48]	; (80027ac <storage_thread+0x90>)
 800277c:	2200      	movs	r2, #0
 800277e:	701a      	strb	r2, [r3, #0]
				record_should_stop=0;
 8002780:	4b09      	ldr	r3, [pc, #36]	; (80027a8 <storage_thread+0x8c>)
 8002782:	2200      	movs	r2, #0
 8002784:	601a      	str	r2, [r3, #0]
			}
		}
		if(xSemaphoreTake(storage_sem, 0xffff) == pdTRUE) {
 8002786:	4b0a      	ldr	r3, [pc, #40]	; (80027b0 <storage_thread+0x94>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800278e:	4618      	mov	r0, r3
 8002790:	f007 f95c 	bl	8009a4c <xQueueSemaphoreTake>
		last_time = time;
 8002794:	e7c8      	b.n	8002728 <storage_thread+0xc>
 8002796:	bf00      	nop
 8002798:	20001958 	.word	0x20001958
 800279c:	2000195c 	.word	0x2000195c
 80027a0:	200018c5 	.word	0x200018c5
 80027a4:	200018c0 	.word	0x200018c0
 80027a8:	200018c8 	.word	0x200018c8
 80027ac:	200018c4 	.word	0x200018c4
 80027b0:	200018cc 	.word	0x200018cc

080027b4 <threads_init>:
 **********************/

/*
 * Create all the threads needed by the software
 */
void threads_init(void) {
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b084      	sub	sp, #16
 80027b8:	af04      	add	r7, sp, #16


	serial_global_init();
 80027ba:	f7ff fdf9 	bl	80023b0 <serial_global_init>
	static DEBUG_INST_t debug;
	debug_init(&debug);
 80027be:	4824      	ldr	r0, [pc, #144]	; (8002850 <threads_init+0x9c>)
 80027c0:	f7fe ffb6 	bl	8001730 <debug_init>

	can_init();
 80027c4:	f7fd ffe8 	bl	8000798 <can_init>
	/*
	 * Storage thread
	 * lowest priority
	 */

	CREATE_THREAD(storage_handle, storage, storage_thread, STORAGE_SZ, STORAGE_PRIO);
 80027c8:	4b22      	ldr	r3, [pc, #136]	; (8002854 <threads_init+0xa0>)
 80027ca:	9302      	str	r3, [sp, #8]
 80027cc:	4b22      	ldr	r3, [pc, #136]	; (8002858 <threads_init+0xa4>)
 80027ce:	9301      	str	r3, [sp, #4]
 80027d0:	2303      	movs	r3, #3
 80027d2:	9300      	str	r3, [sp, #0]
 80027d4:	2300      	movs	r3, #0
 80027d6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80027da:	4920      	ldr	r1, [pc, #128]	; (800285c <threads_init+0xa8>)
 80027dc:	4820      	ldr	r0, [pc, #128]	; (8002860 <threads_init+0xac>)
 80027de:	f007 fb43 	bl	8009e68 <xTaskCreateStatic>
 80027e2:	4603      	mov	r3, r0
 80027e4:	4a1f      	ldr	r2, [pc, #124]	; (8002864 <threads_init+0xb0>)
 80027e6:	6013      	str	r3, [r2, #0]

	/*
	 *  Serial RX processing thread (Bottom half)
	 *  low priority
	 */
	CREATE_THREAD(serial_handle, serial, serial_thread, SERIAL_SZ, SERIAL_PRIO);
 80027e8:	4b1f      	ldr	r3, [pc, #124]	; (8002868 <threads_init+0xb4>)
 80027ea:	9302      	str	r3, [sp, #8]
 80027ec:	4b1f      	ldr	r3, [pc, #124]	; (800286c <threads_init+0xb8>)
 80027ee:	9301      	str	r3, [sp, #4]
 80027f0:	2305      	movs	r3, #5
 80027f2:	9300      	str	r3, [sp, #0]
 80027f4:	2300      	movs	r3, #0
 80027f6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80027fa:	491d      	ldr	r1, [pc, #116]	; (8002870 <threads_init+0xbc>)
 80027fc:	481d      	ldr	r0, [pc, #116]	; (8002874 <threads_init+0xc0>)
 80027fe:	f007 fb33 	bl	8009e68 <xTaskCreateStatic>
 8002802:	4603      	mov	r3, r0
 8002804:	4a1c      	ldr	r2, [pc, #112]	; (8002878 <threads_init+0xc4>)
 8002806:	6013      	str	r3, [r2, #0]

	/*
	 *  Main control thread
	 *  Highest priority
	 */
	CREATE_THREAD(control_handle, control, control_thread, CONTROL_SZ, CONTROL_PRIO);
 8002808:	4b1c      	ldr	r3, [pc, #112]	; (800287c <threads_init+0xc8>)
 800280a:	9302      	str	r3, [sp, #8]
 800280c:	4b1c      	ldr	r3, [pc, #112]	; (8002880 <threads_init+0xcc>)
 800280e:	9301      	str	r3, [sp, #4]
 8002810:	2306      	movs	r3, #6
 8002812:	9300      	str	r3, [sp, #0]
 8002814:	2300      	movs	r3, #0
 8002816:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800281a:	491a      	ldr	r1, [pc, #104]	; (8002884 <threads_init+0xd0>)
 800281c:	481a      	ldr	r0, [pc, #104]	; (8002888 <threads_init+0xd4>)
 800281e:	f007 fb23 	bl	8009e68 <xTaskCreateStatic>
 8002822:	4603      	mov	r3, r0
 8002824:	4a19      	ldr	r2, [pc, #100]	; (800288c <threads_init+0xd8>)
 8002826:	6013      	str	r3, [r2, #0]

	/*
	 *  CAN send thread
	 *  Highest priority
	 */
	CREATE_THREAD(can_send_handle, can_send, can_send_thread, CAN_SZ, CAN_PRIO);
 8002828:	4b19      	ldr	r3, [pc, #100]	; (8002890 <threads_init+0xdc>)
 800282a:	9302      	str	r3, [sp, #8]
 800282c:	4b19      	ldr	r3, [pc, #100]	; (8002894 <threads_init+0xe0>)
 800282e:	9301      	str	r3, [sp, #4]
 8002830:	2303      	movs	r3, #3
 8002832:	9300      	str	r3, [sp, #0]
 8002834:	2300      	movs	r3, #0
 8002836:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800283a:	4917      	ldr	r1, [pc, #92]	; (8002898 <threads_init+0xe4>)
 800283c:	4817      	ldr	r0, [pc, #92]	; (800289c <threads_init+0xe8>)
 800283e:	f007 fb13 	bl	8009e68 <xTaskCreateStatic>
 8002842:	4603      	mov	r3, r0
 8002844:	4a16      	ldr	r2, [pc, #88]	; (80028a0 <threads_init+0xec>)
 8002846:	6013      	str	r3, [r2, #0]



}
 8002848:	bf00      	nop
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}
 800284e:	bf00      	nop
 8002850:	20001970 	.word	0x20001970
 8002854:	20003da8 	.word	0x20003da8
 8002858:	20002da8 	.word	0x20002da8
 800285c:	0800b3e4 	.word	0x0800b3e4
 8002860:	0800271d 	.word	0x0800271d
 8002864:	20001968 	.word	0x20001968
 8002868:	20004e00 	.word	0x20004e00
 800286c:	20003e00 	.word	0x20003e00
 8002870:	0800b3ec 	.word	0x0800b3ec
 8002874:	080024a5 	.word	0x080024a5
 8002878:	20001964 	.word	0x20001964
 800287c:	20005e58 	.word	0x20005e58
 8002880:	20004e58 	.word	0x20004e58
 8002884:	0800b3f4 	.word	0x0800b3f4
 8002888:	08000e59 	.word	0x08000e59
 800288c:	20001960 	.word	0x20001960
 8002890:	20006eb0 	.word	0x20006eb0
 8002894:	20005eb0 	.word	0x20005eb0
 8002898:	0800b3fc 	.word	0x0800b3fc
 800289c:	080007a9 	.word	0x080007a9
 80028a0:	2000196c 	.word	0x2000196c

080028a4 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80028a8:	4b17      	ldr	r3, [pc, #92]	; (8002908 <MX_CAN1_Init+0x64>)
 80028aa:	4a18      	ldr	r2, [pc, #96]	; (800290c <MX_CAN1_Init+0x68>)
 80028ac:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 9;
 80028ae:	4b16      	ldr	r3, [pc, #88]	; (8002908 <MX_CAN1_Init+0x64>)
 80028b0:	2209      	movs	r2, #9
 80028b2:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80028b4:	4b14      	ldr	r3, [pc, #80]	; (8002908 <MX_CAN1_Init+0x64>)
 80028b6:	2200      	movs	r2, #0
 80028b8:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80028ba:	4b13      	ldr	r3, [pc, #76]	; (8002908 <MX_CAN1_Init+0x64>)
 80028bc:	2200      	movs	r2, #0
 80028be:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 80028c0:	4b11      	ldr	r3, [pc, #68]	; (8002908 <MX_CAN1_Init+0x64>)
 80028c2:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 80028c6:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 80028c8:	4b0f      	ldr	r3, [pc, #60]	; (8002908 <MX_CAN1_Init+0x64>)
 80028ca:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80028ce:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80028d0:	4b0d      	ldr	r3, [pc, #52]	; (8002908 <MX_CAN1_Init+0x64>)
 80028d2:	2200      	movs	r2, #0
 80028d4:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80028d6:	4b0c      	ldr	r3, [pc, #48]	; (8002908 <MX_CAN1_Init+0x64>)
 80028d8:	2200      	movs	r2, #0
 80028da:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80028dc:	4b0a      	ldr	r3, [pc, #40]	; (8002908 <MX_CAN1_Init+0x64>)
 80028de:	2200      	movs	r2, #0
 80028e0:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80028e2:	4b09      	ldr	r3, [pc, #36]	; (8002908 <MX_CAN1_Init+0x64>)
 80028e4:	2200      	movs	r2, #0
 80028e6:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80028e8:	4b07      	ldr	r3, [pc, #28]	; (8002908 <MX_CAN1_Init+0x64>)
 80028ea:	2200      	movs	r2, #0
 80028ec:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80028ee:	4b06      	ldr	r3, [pc, #24]	; (8002908 <MX_CAN1_Init+0x64>)
 80028f0:	2200      	movs	r2, #0
 80028f2:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80028f4:	4804      	ldr	r0, [pc, #16]	; (8002908 <MX_CAN1_Init+0x64>)
 80028f6:	f001 f9ab 	bl	8003c50 <HAL_CAN_Init>
 80028fa:	4603      	mov	r3, r0
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d001      	beq.n	8002904 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8002900:	f000 fa2c 	bl	8002d5c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8002904:	bf00      	nop
 8002906:	bd80      	pop	{r7, pc}
 8002908:	200076ec 	.word	0x200076ec
 800290c:	40006400 	.word	0x40006400

08002910 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b08a      	sub	sp, #40	; 0x28
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002918:	f107 0314 	add.w	r3, r7, #20
 800291c:	2200      	movs	r2, #0
 800291e:	601a      	str	r2, [r3, #0]
 8002920:	605a      	str	r2, [r3, #4]
 8002922:	609a      	str	r2, [r3, #8]
 8002924:	60da      	str	r2, [r3, #12]
 8002926:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4a2d      	ldr	r2, [pc, #180]	; (80029e4 <HAL_CAN_MspInit+0xd4>)
 800292e:	4293      	cmp	r3, r2
 8002930:	d153      	bne.n	80029da <HAL_CAN_MspInit+0xca>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8002932:	2300      	movs	r3, #0
 8002934:	613b      	str	r3, [r7, #16]
 8002936:	4b2c      	ldr	r3, [pc, #176]	; (80029e8 <HAL_CAN_MspInit+0xd8>)
 8002938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800293a:	4a2b      	ldr	r2, [pc, #172]	; (80029e8 <HAL_CAN_MspInit+0xd8>)
 800293c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002940:	6413      	str	r3, [r2, #64]	; 0x40
 8002942:	4b29      	ldr	r3, [pc, #164]	; (80029e8 <HAL_CAN_MspInit+0xd8>)
 8002944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002946:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800294a:	613b      	str	r3, [r7, #16]
 800294c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800294e:	2300      	movs	r3, #0
 8002950:	60fb      	str	r3, [r7, #12]
 8002952:	4b25      	ldr	r3, [pc, #148]	; (80029e8 <HAL_CAN_MspInit+0xd8>)
 8002954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002956:	4a24      	ldr	r2, [pc, #144]	; (80029e8 <HAL_CAN_MspInit+0xd8>)
 8002958:	f043 0301 	orr.w	r3, r3, #1
 800295c:	6313      	str	r3, [r2, #48]	; 0x30
 800295e:	4b22      	ldr	r3, [pc, #136]	; (80029e8 <HAL_CAN_MspInit+0xd8>)
 8002960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002962:	f003 0301 	and.w	r3, r3, #1
 8002966:	60fb      	str	r3, [r7, #12]
 8002968:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800296a:	2300      	movs	r3, #0
 800296c:	60bb      	str	r3, [r7, #8]
 800296e:	4b1e      	ldr	r3, [pc, #120]	; (80029e8 <HAL_CAN_MspInit+0xd8>)
 8002970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002972:	4a1d      	ldr	r2, [pc, #116]	; (80029e8 <HAL_CAN_MspInit+0xd8>)
 8002974:	f043 0302 	orr.w	r3, r3, #2
 8002978:	6313      	str	r3, [r2, #48]	; 0x30
 800297a:	4b1b      	ldr	r3, [pc, #108]	; (80029e8 <HAL_CAN_MspInit+0xd8>)
 800297c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800297e:	f003 0302 	and.w	r3, r3, #2
 8002982:	60bb      	str	r3, [r7, #8]
 8002984:	68bb      	ldr	r3, [r7, #8]
    /**CAN1 GPIO Configuration
    PA12     ------> CAN1_TX
    PB8     ------> CAN1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002986:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800298a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800298c:	2302      	movs	r3, #2
 800298e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002990:	2300      	movs	r3, #0
 8002992:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002994:	2303      	movs	r3, #3
 8002996:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8002998:	2309      	movs	r3, #9
 800299a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800299c:	f107 0314 	add.w	r3, r7, #20
 80029a0:	4619      	mov	r1, r3
 80029a2:	4812      	ldr	r0, [pc, #72]	; (80029ec <HAL_CAN_MspInit+0xdc>)
 80029a4:	f002 fbe8 	bl	8005178 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80029a8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80029ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029ae:	2302      	movs	r3, #2
 80029b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029b2:	2300      	movs	r3, #0
 80029b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029b6:	2303      	movs	r3, #3
 80029b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80029ba:	2309      	movs	r3, #9
 80029bc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029be:	f107 0314 	add.w	r3, r7, #20
 80029c2:	4619      	mov	r1, r3
 80029c4:	480a      	ldr	r0, [pc, #40]	; (80029f0 <HAL_CAN_MspInit+0xe0>)
 80029c6:	f002 fbd7 	bl	8005178 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 80029ca:	2200      	movs	r2, #0
 80029cc:	2105      	movs	r1, #5
 80029ce:	2014      	movs	r0, #20
 80029d0:	f001 ffa6 	bl	8004920 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80029d4:	2014      	movs	r0, #20
 80029d6:	f001 ffbf 	bl	8004958 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80029da:	bf00      	nop
 80029dc:	3728      	adds	r7, #40	; 0x28
 80029de:	46bd      	mov	sp, r7
 80029e0:	bd80      	pop	{r7, pc}
 80029e2:	bf00      	nop
 80029e4:	40006400 	.word	0x40006400
 80029e8:	40023800 	.word	0x40023800
 80029ec:	40020000 	.word	0x40020000
 80029f0:	40020400 	.word	0x40020400

080029f4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b082      	sub	sp, #8
 80029f8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80029fa:	2300      	movs	r3, #0
 80029fc:	607b      	str	r3, [r7, #4]
 80029fe:	4b27      	ldr	r3, [pc, #156]	; (8002a9c <MX_DMA_Init+0xa8>)
 8002a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a02:	4a26      	ldr	r2, [pc, #152]	; (8002a9c <MX_DMA_Init+0xa8>)
 8002a04:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002a08:	6313      	str	r3, [r2, #48]	; 0x30
 8002a0a:	4b24      	ldr	r3, [pc, #144]	; (8002a9c <MX_DMA_Init+0xa8>)
 8002a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a12:	607b      	str	r3, [r7, #4]
 8002a14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002a16:	2300      	movs	r3, #0
 8002a18:	603b      	str	r3, [r7, #0]
 8002a1a:	4b20      	ldr	r3, [pc, #128]	; (8002a9c <MX_DMA_Init+0xa8>)
 8002a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a1e:	4a1f      	ldr	r2, [pc, #124]	; (8002a9c <MX_DMA_Init+0xa8>)
 8002a20:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002a24:	6313      	str	r3, [r2, #48]	; 0x30
 8002a26:	4b1d      	ldr	r3, [pc, #116]	; (8002a9c <MX_DMA_Init+0xa8>)
 8002a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a2a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a2e:	603b      	str	r3, [r7, #0]
 8002a30:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8002a32:	2200      	movs	r2, #0
 8002a34:	2105      	movs	r1, #5
 8002a36:	200c      	movs	r0, #12
 8002a38:	f001 ff72 	bl	8004920 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8002a3c:	200c      	movs	r0, #12
 8002a3e:	f001 ff8b 	bl	8004958 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8002a42:	2200      	movs	r2, #0
 8002a44:	2105      	movs	r1, #5
 8002a46:	200e      	movs	r0, #14
 8002a48:	f001 ff6a 	bl	8004920 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8002a4c:	200e      	movs	r0, #14
 8002a4e:	f001 ff83 	bl	8004958 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8002a52:	2200      	movs	r2, #0
 8002a54:	2105      	movs	r1, #5
 8002a56:	203a      	movs	r0, #58	; 0x3a
 8002a58:	f001 ff62 	bl	8004920 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8002a5c:	203a      	movs	r0, #58	; 0x3a
 8002a5e:	f001 ff7b 	bl	8004958 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 5, 0);
 8002a62:	2200      	movs	r2, #0
 8002a64:	2105      	movs	r1, #5
 8002a66:	2044      	movs	r0, #68	; 0x44
 8002a68:	f001 ff5a 	bl	8004920 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 8002a6c:	2044      	movs	r0, #68	; 0x44
 8002a6e:	f001 ff73 	bl	8004958 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 8002a72:	2200      	movs	r2, #0
 8002a74:	2105      	movs	r1, #5
 8002a76:	2045      	movs	r0, #69	; 0x45
 8002a78:	f001 ff52 	bl	8004920 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8002a7c:	2045      	movs	r0, #69	; 0x45
 8002a7e:	f001 ff6b 	bl	8004958 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 8002a82:	2200      	movs	r2, #0
 8002a84:	2105      	movs	r1, #5
 8002a86:	2046      	movs	r0, #70	; 0x46
 8002a88:	f001 ff4a 	bl	8004920 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8002a8c:	2046      	movs	r0, #70	; 0x46
 8002a8e:	f001 ff63 	bl	8004958 <HAL_NVIC_EnableIRQ>

}
 8002a92:	bf00      	nop
 8002a94:	3708      	adds	r7, #8
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd80      	pop	{r7, pc}
 8002a9a:	bf00      	nop
 8002a9c:	40023800 	.word	0x40023800

08002aa0 <configureTimerForRunTimeStats>:
unsigned long getRunTimeCounterValue(void);

/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	af00      	add	r7, sp, #0
	TIM5->CR1 = 0b1;
 8002aa4:	4b03      	ldr	r3, [pc, #12]	; (8002ab4 <configureTimerForRunTimeStats+0x14>)
 8002aa6:	2201      	movs	r2, #1
 8002aa8:	601a      	str	r2, [r3, #0]
}
 8002aaa:	bf00      	nop
 8002aac:	46bd      	mov	sp, r7
 8002aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab2:	4770      	bx	lr
 8002ab4:	40000c00 	.word	0x40000c00

08002ab8 <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	af00      	add	r7, sp, #0
return TIM5->CNT;
 8002abc:	4b03      	ldr	r3, [pc, #12]	; (8002acc <getRunTimeCounterValue+0x14>)
 8002abe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac8:	4770      	bx	lr
 8002aca:	bf00      	nop
 8002acc:	40000c00 	.word	0x40000c00

08002ad0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	b085      	sub	sp, #20
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	60f8      	str	r0, [r7, #12]
 8002ad8:	60b9      	str	r1, [r7, #8]
 8002ada:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	4a07      	ldr	r2, [pc, #28]	; (8002afc <vApplicationGetIdleTaskMemory+0x2c>)
 8002ae0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8002ae2:	68bb      	ldr	r3, [r7, #8]
 8002ae4:	4a06      	ldr	r2, [pc, #24]	; (8002b00 <vApplicationGetIdleTaskMemory+0x30>)
 8002ae6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2280      	movs	r2, #128	; 0x80
 8002aec:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8002aee:	bf00      	nop
 8002af0:	3714      	adds	r7, #20
 8002af2:	46bd      	mov	sp, r7
 8002af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af8:	4770      	bx	lr
 8002afa:	bf00      	nop
 8002afc:	20006f08 	.word	0x20006f08
 8002b00:	20006f60 	.word	0x20006f60

08002b04 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8002b04:	b5b0      	push	{r4, r5, r7, lr}
 8002b06:	b088      	sub	sp, #32
 8002b08:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadStaticDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128, defaultTaskBuffer, &defaultTaskControlBlock);
 8002b0a:	4b0a      	ldr	r3, [pc, #40]	; (8002b34 <MX_FREERTOS_Init+0x30>)
 8002b0c:	1d3c      	adds	r4, r7, #4
 8002b0e:	461d      	mov	r5, r3
 8002b10:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002b12:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002b14:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002b18:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8002b1c:	1d3b      	adds	r3, r7, #4
 8002b1e:	2100      	movs	r1, #0
 8002b20:	4618      	mov	r0, r3
 8002b22:	f006 fbea 	bl	80092fa <osThreadCreate>
 8002b26:	4603      	mov	r3, r0
 8002b28:	4a03      	ldr	r2, [pc, #12]	; (8002b38 <MX_FREERTOS_Init+0x34>)
 8002b2a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8002b2c:	bf00      	nop
 8002b2e:	3720      	adds	r7, #32
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bdb0      	pop	{r4, r5, r7, pc}
 8002b34:	0800b414 	.word	0x0800b414
 8002b38:	20007714 	.word	0x20007714

08002b3c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b082      	sub	sp, #8
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8002b44:	2001      	movs	r0, #1
 8002b46:	f006 fbfd 	bl	8009344 <osDelay>
 8002b4a:	e7fb      	b.n	8002b44 <StartDefaultTask+0x8>

08002b4c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b088      	sub	sp, #32
 8002b50:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b52:	f107 030c 	add.w	r3, r7, #12
 8002b56:	2200      	movs	r2, #0
 8002b58:	601a      	str	r2, [r3, #0]
 8002b5a:	605a      	str	r2, [r3, #4]
 8002b5c:	609a      	str	r2, [r3, #8]
 8002b5e:	60da      	str	r2, [r3, #12]
 8002b60:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b62:	2300      	movs	r3, #0
 8002b64:	60bb      	str	r3, [r7, #8]
 8002b66:	4b27      	ldr	r3, [pc, #156]	; (8002c04 <MX_GPIO_Init+0xb8>)
 8002b68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b6a:	4a26      	ldr	r2, [pc, #152]	; (8002c04 <MX_GPIO_Init+0xb8>)
 8002b6c:	f043 0301 	orr.w	r3, r3, #1
 8002b70:	6313      	str	r3, [r2, #48]	; 0x30
 8002b72:	4b24      	ldr	r3, [pc, #144]	; (8002c04 <MX_GPIO_Init+0xb8>)
 8002b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b76:	f003 0301 	and.w	r3, r3, #1
 8002b7a:	60bb      	str	r3, [r7, #8]
 8002b7c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b7e:	2300      	movs	r3, #0
 8002b80:	607b      	str	r3, [r7, #4]
 8002b82:	4b20      	ldr	r3, [pc, #128]	; (8002c04 <MX_GPIO_Init+0xb8>)
 8002b84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b86:	4a1f      	ldr	r2, [pc, #124]	; (8002c04 <MX_GPIO_Init+0xb8>)
 8002b88:	f043 0304 	orr.w	r3, r3, #4
 8002b8c:	6313      	str	r3, [r2, #48]	; 0x30
 8002b8e:	4b1d      	ldr	r3, [pc, #116]	; (8002c04 <MX_GPIO_Init+0xb8>)
 8002b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b92:	f003 0304 	and.w	r3, r3, #4
 8002b96:	607b      	str	r3, [r7, #4]
 8002b98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	603b      	str	r3, [r7, #0]
 8002b9e:	4b19      	ldr	r3, [pc, #100]	; (8002c04 <MX_GPIO_Init+0xb8>)
 8002ba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ba2:	4a18      	ldr	r2, [pc, #96]	; (8002c04 <MX_GPIO_Init+0xb8>)
 8002ba4:	f043 0302 	orr.w	r3, r3, #2
 8002ba8:	6313      	str	r3, [r2, #48]	; 0x30
 8002baa:	4b16      	ldr	r3, [pc, #88]	; (8002c04 <MX_GPIO_Init+0xb8>)
 8002bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bae:	f003 0302 	and.w	r3, r3, #2
 8002bb2:	603b      	str	r3, [r7, #0]
 8002bb4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GLOBAL_EN_GPIO_Port, GLOBAL_EN_Pin, GPIO_PIN_RESET);
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002bbc:	4812      	ldr	r0, [pc, #72]	; (8002c08 <MX_GPIO_Init+0xbc>)
 8002bbe:	f002 fc6f 	bl	80054a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RUN_PG_Pin;
 8002bc2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002bc6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002bc8:	2300      	movs	r3, #0
 8002bca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(RUN_PG_GPIO_Port, &GPIO_InitStruct);
 8002bd0:	f107 030c 	add.w	r3, r7, #12
 8002bd4:	4619      	mov	r1, r3
 8002bd6:	480d      	ldr	r0, [pc, #52]	; (8002c0c <MX_GPIO_Init+0xc0>)
 8002bd8:	f002 face 	bl	8005178 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = GLOBAL_EN_Pin;
 8002bdc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002be0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002be2:	2311      	movs	r3, #17
 8002be4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002be6:	2300      	movs	r3, #0
 8002be8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bea:	2300      	movs	r3, #0
 8002bec:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GLOBAL_EN_GPIO_Port, &GPIO_InitStruct);
 8002bee:	f107 030c 	add.w	r3, r7, #12
 8002bf2:	4619      	mov	r1, r3
 8002bf4:	4804      	ldr	r0, [pc, #16]	; (8002c08 <MX_GPIO_Init+0xbc>)
 8002bf6:	f002 fabf 	bl	8005178 <HAL_GPIO_Init>

}
 8002bfa:	bf00      	nop
 8002bfc:	3720      	adds	r7, #32
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bd80      	pop	{r7, pc}
 8002c02:	bf00      	nop
 8002c04:	40023800 	.word	0x40023800
 8002c08:	40020000 	.word	0x40020000
 8002c0c:	40020400 	.word	0x40020400

08002c10 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002c14:	f000 ffda 	bl	8003bcc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002c18:	f000 f822 	bl	8002c60 <SystemClock_Config>


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002c1c:	f7ff ff96 	bl	8002b4c <MX_GPIO_Init>
  MX_DMA_Init();
 8002c20:	f7ff fee8 	bl	80029f4 <MX_DMA_Init>
  MX_TIM8_Init();
 8002c24:	f000 fb68 	bl	80032f8 <MX_TIM8_Init>
  MX_TIM2_Init();
 8002c28:	f000 fa7e 	bl	8003128 <MX_TIM2_Init>
  MX_USART6_UART_Init();
 8002c2c:	f000 fd54 	bl	80036d8 <MX_USART6_UART_Init>
  MX_USART3_UART_Init();
 8002c30:	f000 fd28 	bl	8003684 <MX_USART3_UART_Init>
  MX_QUADSPI_Init();
 8002c34:	f000 f89a 	bl	8002d6c <MX_QUADSPI_Init>
  MX_TIM3_Init();
 8002c38:	f000 fac2 	bl	80031c0 <MX_TIM3_Init>
  MX_CAN1_Init();
 8002c3c:	f7ff fe32 	bl	80028a4 <MX_CAN1_Init>
  MX_USART1_UART_Init();
 8002c40:	f000 fcf6 	bl	8003630 <MX_USART1_UART_Init>
  MX_TIM5_Init();
 8002c44:	f000 fb0a 	bl	800325c <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */



  threads_init();
 8002c48:	f7ff fdb4 	bl	80027b4 <threads_init>


  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8002c4c:	f7ff ff5a 	bl	8002b04 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8002c50:	f006 fb4c 	bl	80092ec <osKernelStart>



  while (1)
  {
	osDelay(1000);
 8002c54:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002c58:	f006 fb74 	bl	8009344 <osDelay>
 8002c5c:	e7fa      	b.n	8002c54 <main+0x44>
	...

08002c60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b094      	sub	sp, #80	; 0x50
 8002c64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002c66:	f107 031c 	add.w	r3, r7, #28
 8002c6a:	2234      	movs	r2, #52	; 0x34
 8002c6c:	2100      	movs	r1, #0
 8002c6e:	4618      	mov	r0, r3
 8002c70:	f008 fba4 	bl	800b3bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002c74:	f107 0308 	add.w	r3, r7, #8
 8002c78:	2200      	movs	r2, #0
 8002c7a:	601a      	str	r2, [r3, #0]
 8002c7c:	605a      	str	r2, [r3, #4]
 8002c7e:	609a      	str	r2, [r3, #8]
 8002c80:	60da      	str	r2, [r3, #12]
 8002c82:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c84:	2300      	movs	r3, #0
 8002c86:	607b      	str	r3, [r7, #4]
 8002c88:	4b29      	ldr	r3, [pc, #164]	; (8002d30 <SystemClock_Config+0xd0>)
 8002c8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c8c:	4a28      	ldr	r2, [pc, #160]	; (8002d30 <SystemClock_Config+0xd0>)
 8002c8e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c92:	6413      	str	r3, [r2, #64]	; 0x40
 8002c94:	4b26      	ldr	r3, [pc, #152]	; (8002d30 <SystemClock_Config+0xd0>)
 8002c96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c9c:	607b      	str	r3, [r7, #4]
 8002c9e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	603b      	str	r3, [r7, #0]
 8002ca4:	4b23      	ldr	r3, [pc, #140]	; (8002d34 <SystemClock_Config+0xd4>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002cac:	4a21      	ldr	r2, [pc, #132]	; (8002d34 <SystemClock_Config+0xd4>)
 8002cae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002cb2:	6013      	str	r3, [r2, #0]
 8002cb4:	4b1f      	ldr	r3, [pc, #124]	; (8002d34 <SystemClock_Config+0xd4>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002cbc:	603b      	str	r3, [r7, #0]
 8002cbe:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002cc0:	2302      	movs	r3, #2
 8002cc2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002cc8:	2310      	movs	r3, #16
 8002cca:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002ccc:	2302      	movs	r3, #2
 8002cce:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002cd4:	2308      	movs	r3, #8
 8002cd6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 72;
 8002cd8:	2348      	movs	r3, #72	; 0x48
 8002cda:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002cdc:	2302      	movs	r3, #2
 8002cde:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8002ce0:	2303      	movs	r3, #3
 8002ce2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002ce4:	2302      	movs	r3, #2
 8002ce6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002ce8:	f107 031c 	add.w	r3, r7, #28
 8002cec:	4618      	mov	r0, r3
 8002cee:	f003 fdfb 	bl	80068e8 <HAL_RCC_OscConfig>
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d001      	beq.n	8002cfc <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8002cf8:	f000 f830 	bl	8002d5c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002cfc:	230f      	movs	r3, #15
 8002cfe:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002d00:	2302      	movs	r3, #2
 8002d02:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002d04:	2300      	movs	r3, #0
 8002d06:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002d08:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002d0c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002d0e:	2300      	movs	r3, #0
 8002d10:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002d12:	f107 0308 	add.w	r3, r7, #8
 8002d16:	2102      	movs	r1, #2
 8002d18:	4618      	mov	r0, r3
 8002d1a:	f003 fb3d 	bl	8006398 <HAL_RCC_ClockConfig>
 8002d1e:	4603      	mov	r3, r0
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d001      	beq.n	8002d28 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8002d24:	f000 f81a 	bl	8002d5c <Error_Handler>
  }
}
 8002d28:	bf00      	nop
 8002d2a:	3750      	adds	r7, #80	; 0x50
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bd80      	pop	{r7, pc}
 8002d30:	40023800 	.word	0x40023800
 8002d34:	40007000 	.word	0x40007000

08002d38 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b082      	sub	sp, #8
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4a04      	ldr	r2, [pc, #16]	; (8002d58 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002d46:	4293      	cmp	r3, r2
 8002d48:	d101      	bne.n	8002d4e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002d4a:	f000 ff61 	bl	8003c10 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002d4e:	bf00      	nop
 8002d50:	3708      	adds	r7, #8
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bd80      	pop	{r7, pc}
 8002d56:	bf00      	nop
 8002d58:	40010000 	.word	0x40010000

08002d5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002d60:	bf00      	nop
 8002d62:	46bd      	mov	sp, r7
 8002d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d68:	4770      	bx	lr
	...

08002d6c <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	af00      	add	r7, sp, #0
  /* USER CODE END QUADSPI_Init 0 */

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  hqspi.Instance = QUADSPI;
 8002d70:	4b12      	ldr	r3, [pc, #72]	; (8002dbc <MX_QUADSPI_Init+0x50>)
 8002d72:	4a13      	ldr	r2, [pc, #76]	; (8002dc0 <MX_QUADSPI_Init+0x54>)
 8002d74:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 100;
 8002d76:	4b11      	ldr	r3, [pc, #68]	; (8002dbc <MX_QUADSPI_Init+0x50>)
 8002d78:	2264      	movs	r2, #100	; 0x64
 8002d7a:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 8002d7c:	4b0f      	ldr	r3, [pc, #60]	; (8002dbc <MX_QUADSPI_Init+0x50>)
 8002d7e:	2201      	movs	r2, #1
 8002d80:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8002d82:	4b0e      	ldr	r3, [pc, #56]	; (8002dbc <MX_QUADSPI_Init+0x50>)
 8002d84:	2200      	movs	r2, #0
 8002d86:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 26;
 8002d88:	4b0c      	ldr	r3, [pc, #48]	; (8002dbc <MX_QUADSPI_Init+0x50>)
 8002d8a:	221a      	movs	r2, #26
 8002d8c:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8002d8e:	4b0b      	ldr	r3, [pc, #44]	; (8002dbc <MX_QUADSPI_Init+0x50>)
 8002d90:	2200      	movs	r2, #0
 8002d92:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8002d94:	4b09      	ldr	r3, [pc, #36]	; (8002dbc <MX_QUADSPI_Init+0x50>)
 8002d96:	2200      	movs	r2, #0
 8002d98:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8002d9a:	4b08      	ldr	r3, [pc, #32]	; (8002dbc <MX_QUADSPI_Init+0x50>)
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8002da0:	4b06      	ldr	r3, [pc, #24]	; (8002dbc <MX_QUADSPI_Init+0x50>)
 8002da2:	2200      	movs	r2, #0
 8002da4:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8002da6:	4805      	ldr	r0, [pc, #20]	; (8002dbc <MX_QUADSPI_Init+0x50>)
 8002da8:	f002 fb94 	bl	80054d4 <HAL_QSPI_Init>
 8002dac:	4603      	mov	r3, r0
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d001      	beq.n	8002db6 <MX_QUADSPI_Init+0x4a>
  {
    Error_Handler();
 8002db2:	f7ff ffd3 	bl	8002d5c <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8002db6:	bf00      	nop
 8002db8:	bd80      	pop	{r7, pc}
 8002dba:	bf00      	nop
 8002dbc:	20007970 	.word	0x20007970
 8002dc0:	a0001000 	.word	0xa0001000

08002dc4 <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b08a      	sub	sp, #40	; 0x28
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dcc:	f107 0314 	add.w	r3, r7, #20
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	601a      	str	r2, [r3, #0]
 8002dd4:	605a      	str	r2, [r3, #4]
 8002dd6:	609a      	str	r2, [r3, #8]
 8002dd8:	60da      	str	r2, [r3, #12]
 8002dda:	611a      	str	r2, [r3, #16]
  if(qspiHandle->Instance==QUADSPI)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4a34      	ldr	r2, [pc, #208]	; (8002eb4 <HAL_QSPI_MspInit+0xf0>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d162      	bne.n	8002eac <HAL_QSPI_MspInit+0xe8>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8002de6:	2300      	movs	r3, #0
 8002de8:	613b      	str	r3, [r7, #16]
 8002dea:	4b33      	ldr	r3, [pc, #204]	; (8002eb8 <HAL_QSPI_MspInit+0xf4>)
 8002dec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dee:	4a32      	ldr	r2, [pc, #200]	; (8002eb8 <HAL_QSPI_MspInit+0xf4>)
 8002df0:	f043 0302 	orr.w	r3, r3, #2
 8002df4:	6393      	str	r3, [r2, #56]	; 0x38
 8002df6:	4b30      	ldr	r3, [pc, #192]	; (8002eb8 <HAL_QSPI_MspInit+0xf4>)
 8002df8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dfa:	f003 0302 	and.w	r3, r3, #2
 8002dfe:	613b      	str	r3, [r7, #16]
 8002e00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e02:	2300      	movs	r3, #0
 8002e04:	60fb      	str	r3, [r7, #12]
 8002e06:	4b2c      	ldr	r3, [pc, #176]	; (8002eb8 <HAL_QSPI_MspInit+0xf4>)
 8002e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e0a:	4a2b      	ldr	r2, [pc, #172]	; (8002eb8 <HAL_QSPI_MspInit+0xf4>)
 8002e0c:	f043 0302 	orr.w	r3, r3, #2
 8002e10:	6313      	str	r3, [r2, #48]	; 0x30
 8002e12:	4b29      	ldr	r3, [pc, #164]	; (8002eb8 <HAL_QSPI_MspInit+0xf4>)
 8002e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e16:	f003 0302 	and.w	r3, r3, #2
 8002e1a:	60fb      	str	r3, [r7, #12]
 8002e1c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e1e:	2300      	movs	r3, #0
 8002e20:	60bb      	str	r3, [r7, #8]
 8002e22:	4b25      	ldr	r3, [pc, #148]	; (8002eb8 <HAL_QSPI_MspInit+0xf4>)
 8002e24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e26:	4a24      	ldr	r2, [pc, #144]	; (8002eb8 <HAL_QSPI_MspInit+0xf4>)
 8002e28:	f043 0304 	orr.w	r3, r3, #4
 8002e2c:	6313      	str	r3, [r2, #48]	; 0x30
 8002e2e:	4b22      	ldr	r3, [pc, #136]	; (8002eb8 <HAL_QSPI_MspInit+0xf4>)
 8002e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e32:	f003 0304 	and.w	r3, r3, #4
 8002e36:	60bb      	str	r3, [r7, #8]
 8002e38:	68bb      	ldr	r3, [r7, #8]
    PB2     ------> QUADSPI_CLK
    PC9     ------> QUADSPI_BK1_IO0
    PC10     ------> QUADSPI_BK1_IO1
    PB6     ------> QUADSPI_BK1_NCS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002e3a:	2304      	movs	r3, #4
 8002e3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e3e:	2302      	movs	r3, #2
 8002e40:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e42:	2300      	movs	r3, #0
 8002e44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e46:	2303      	movs	r3, #3
 8002e48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 8002e4a:	2309      	movs	r3, #9
 8002e4c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e4e:	f107 0314 	add.w	r3, r7, #20
 8002e52:	4619      	mov	r1, r3
 8002e54:	4819      	ldr	r0, [pc, #100]	; (8002ebc <HAL_QSPI_MspInit+0xf8>)
 8002e56:	f002 f98f 	bl	8005178 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002e5a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002e5e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e60:	2302      	movs	r3, #2
 8002e62:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e64:	2300      	movs	r3, #0
 8002e66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e68:	2303      	movs	r3, #3
 8002e6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 8002e6c:	2309      	movs	r3, #9
 8002e6e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e70:	f107 0314 	add.w	r3, r7, #20
 8002e74:	4619      	mov	r1, r3
 8002e76:	4812      	ldr	r0, [pc, #72]	; (8002ec0 <HAL_QSPI_MspInit+0xfc>)
 8002e78:	f002 f97e 	bl	8005178 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002e7c:	2340      	movs	r3, #64	; 0x40
 8002e7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e80:	2302      	movs	r3, #2
 8002e82:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e84:	2300      	movs	r3, #0
 8002e86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e88:	2303      	movs	r3, #3
 8002e8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QSPI;
 8002e8c:	230a      	movs	r3, #10
 8002e8e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e90:	f107 0314 	add.w	r3, r7, #20
 8002e94:	4619      	mov	r1, r3
 8002e96:	4809      	ldr	r0, [pc, #36]	; (8002ebc <HAL_QSPI_MspInit+0xf8>)
 8002e98:	f002 f96e 	bl	8005178 <HAL_GPIO_Init>

    /* QUADSPI interrupt Init */
    HAL_NVIC_SetPriority(QUADSPI_IRQn, 5, 0);
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	2105      	movs	r1, #5
 8002ea0:	205c      	movs	r0, #92	; 0x5c
 8002ea2:	f001 fd3d 	bl	8004920 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(QUADSPI_IRQn);
 8002ea6:	205c      	movs	r0, #92	; 0x5c
 8002ea8:	f001 fd56 	bl	8004958 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 8002eac:	bf00      	nop
 8002eae:	3728      	adds	r7, #40	; 0x28
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bd80      	pop	{r7, pc}
 8002eb4:	a0001000 	.word	0xa0001000
 8002eb8:	40023800 	.word	0x40023800
 8002ebc:	40020400 	.word	0x40020400
 8002ec0:	40020800 	.word	0x40020800

08002ec4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b082      	sub	sp, #8
 8002ec8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002eca:	2300      	movs	r3, #0
 8002ecc:	607b      	str	r3, [r7, #4]
 8002ece:	4b12      	ldr	r3, [pc, #72]	; (8002f18 <HAL_MspInit+0x54>)
 8002ed0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ed2:	4a11      	ldr	r2, [pc, #68]	; (8002f18 <HAL_MspInit+0x54>)
 8002ed4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ed8:	6453      	str	r3, [r2, #68]	; 0x44
 8002eda:	4b0f      	ldr	r3, [pc, #60]	; (8002f18 <HAL_MspInit+0x54>)
 8002edc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ede:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ee2:	607b      	str	r3, [r7, #4]
 8002ee4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	603b      	str	r3, [r7, #0]
 8002eea:	4b0b      	ldr	r3, [pc, #44]	; (8002f18 <HAL_MspInit+0x54>)
 8002eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eee:	4a0a      	ldr	r2, [pc, #40]	; (8002f18 <HAL_MspInit+0x54>)
 8002ef0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ef4:	6413      	str	r3, [r2, #64]	; 0x40
 8002ef6:	4b08      	ldr	r3, [pc, #32]	; (8002f18 <HAL_MspInit+0x54>)
 8002ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002efa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002efe:	603b      	str	r3, [r7, #0]
 8002f00:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002f02:	2200      	movs	r2, #0
 8002f04:	210f      	movs	r1, #15
 8002f06:	f06f 0001 	mvn.w	r0, #1
 8002f0a:	f001 fd09 	bl	8004920 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002f0e:	bf00      	nop
 8002f10:	3708      	adds	r7, #8
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bd80      	pop	{r7, pc}
 8002f16:	bf00      	nop
 8002f18:	40023800 	.word	0x40023800

08002f1c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b08c      	sub	sp, #48	; 0x30
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002f24:	2300      	movs	r3, #0
 8002f26:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	6879      	ldr	r1, [r7, #4]
 8002f30:	2019      	movs	r0, #25
 8002f32:	f001 fcf5 	bl	8004920 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002f36:	2019      	movs	r0, #25
 8002f38:	f001 fd0e 	bl	8004958 <HAL_NVIC_EnableIRQ>
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	60fb      	str	r3, [r7, #12]
 8002f40:	4b1e      	ldr	r3, [pc, #120]	; (8002fbc <HAL_InitTick+0xa0>)
 8002f42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f44:	4a1d      	ldr	r2, [pc, #116]	; (8002fbc <HAL_InitTick+0xa0>)
 8002f46:	f043 0301 	orr.w	r3, r3, #1
 8002f4a:	6453      	str	r3, [r2, #68]	; 0x44
 8002f4c:	4b1b      	ldr	r3, [pc, #108]	; (8002fbc <HAL_InitTick+0xa0>)
 8002f4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f50:	f003 0301 	and.w	r3, r3, #1
 8002f54:	60fb      	str	r3, [r7, #12]
 8002f56:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002f58:	f107 0210 	add.w	r2, r7, #16
 8002f5c:	f107 0314 	add.w	r3, r7, #20
 8002f60:	4611      	mov	r1, r2
 8002f62:	4618      	mov	r0, r3
 8002f64:	f003 fb32 	bl	80065cc <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8002f68:	f003 fb1c 	bl	80065a4 <HAL_RCC_GetPCLK2Freq>
 8002f6c:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002f6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f70:	4a13      	ldr	r2, [pc, #76]	; (8002fc0 <HAL_InitTick+0xa4>)
 8002f72:	fba2 2303 	umull	r2, r3, r2, r3
 8002f76:	0c9b      	lsrs	r3, r3, #18
 8002f78:	3b01      	subs	r3, #1
 8002f7a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002f7c:	4b11      	ldr	r3, [pc, #68]	; (8002fc4 <HAL_InitTick+0xa8>)
 8002f7e:	4a12      	ldr	r2, [pc, #72]	; (8002fc8 <HAL_InitTick+0xac>)
 8002f80:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8002f82:	4b10      	ldr	r3, [pc, #64]	; (8002fc4 <HAL_InitTick+0xa8>)
 8002f84:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002f88:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002f8a:	4a0e      	ldr	r2, [pc, #56]	; (8002fc4 <HAL_InitTick+0xa8>)
 8002f8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f8e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002f90:	4b0c      	ldr	r3, [pc, #48]	; (8002fc4 <HAL_InitTick+0xa8>)
 8002f92:	2200      	movs	r2, #0
 8002f94:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f96:	4b0b      	ldr	r3, [pc, #44]	; (8002fc4 <HAL_InitTick+0xa8>)
 8002f98:	2200      	movs	r2, #0
 8002f9a:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8002f9c:	4809      	ldr	r0, [pc, #36]	; (8002fc4 <HAL_InitTick+0xa8>)
 8002f9e:	f003 ff41 	bl	8006e24 <HAL_TIM_Base_Init>
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d104      	bne.n	8002fb2 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8002fa8:	4806      	ldr	r0, [pc, #24]	; (8002fc4 <HAL_InitTick+0xa8>)
 8002faa:	f003 ff8b 	bl	8006ec4 <HAL_TIM_Base_Start_IT>
 8002fae:	4603      	mov	r3, r0
 8002fb0:	e000      	b.n	8002fb4 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
}
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	3730      	adds	r7, #48	; 0x30
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	bd80      	pop	{r7, pc}
 8002fbc:	40023800 	.word	0x40023800
 8002fc0:	431bde83 	.word	0x431bde83
 8002fc4:	200079bc 	.word	0x200079bc
 8002fc8:	40010000 	.word	0x40010000

08002fcc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002fd0:	bf00      	nop
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd8:	4770      	bx	lr

08002fda <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002fda:	b580      	push	{r7, lr}
 8002fdc:	af00      	add	r7, sp, #0
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */

	  led_set_color(LED_WHITE);
 8002fde:	222f      	movs	r2, #47	; 0x2f
 8002fe0:	212f      	movs	r1, #47	; 0x2f
 8002fe2:	202f      	movs	r0, #47	; 0x2f
 8002fe4:	f7fe feca 	bl	8001d7c <led_set_color>
 8002fe8:	e7f9      	b.n	8002fde <HardFault_Handler+0x4>

08002fea <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002fea:	b480      	push	{r7}
 8002fec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002fee:	e7fe      	b.n	8002fee <MemManage_Handler+0x4>

08002ff0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ff4:	e7fe      	b.n	8002ff4 <BusFault_Handler+0x4>

08002ff6 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ff6:	b480      	push	{r7}
 8002ff8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ffa:	e7fe      	b.n	8002ffa <UsageFault_Handler+0x4>

08002ffc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003000:	bf00      	nop
 8003002:	46bd      	mov	sp, r7
 8003004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003008:	4770      	bx	lr
	...

0800300c <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8003010:	4802      	ldr	r0, [pc, #8]	; (800301c <DMA1_Stream1_IRQHandler+0x10>)
 8003012:	f001 fe47 	bl	8004ca4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8003016:	bf00      	nop
 8003018:	bd80      	pop	{r7, pc}
 800301a:	bf00      	nop
 800301c:	20007b84 	.word	0x20007b84

08003020 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8003024:	4802      	ldr	r0, [pc, #8]	; (8003030 <DMA1_Stream3_IRQHandler+0x10>)
 8003026:	f001 fe3d 	bl	8004ca4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800302a:	bf00      	nop
 800302c:	bd80      	pop	{r7, pc}
 800302e:	bf00      	nop
 8003030:	20007c28 	.word	0x20007c28

08003034 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003038:	4802      	ldr	r0, [pc, #8]	; (8003044 <CAN1_RX0_IRQHandler+0x10>)
 800303a:	f001 f989 	bl	8004350 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800303e:	bf00      	nop
 8003040:	bd80      	pop	{r7, pc}
 8003042:	bf00      	nop
 8003044:	200076ec 	.word	0x200076ec

08003048 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800304c:	4802      	ldr	r0, [pc, #8]	; (8003058 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800304e:	f004 f802 	bl	8007056 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8003052:	bf00      	nop
 8003054:	bd80      	pop	{r7, pc}
 8003056:	bf00      	nop
 8003058:	200079bc 	.word	0x200079bc

0800305c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003060:	4802      	ldr	r0, [pc, #8]	; (800306c <USART1_IRQHandler+0x10>)
 8003062:	f005 f895 	bl	8008190 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003066:	bf00      	nop
 8003068:	bd80      	pop	{r7, pc}
 800306a:	bf00      	nop
 800306c:	20007da8 	.word	0x20007da8

08003070 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003074:	4802      	ldr	r0, [pc, #8]	; (8003080 <USART3_IRQHandler+0x10>)
 8003076:	f005 f88b 	bl	8008190 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800307a:	bf00      	nop
 800307c:	bd80      	pop	{r7, pc}
 800307e:	bf00      	nop
 8003080:	20007be4 	.word	0x20007be4

08003084 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8003088:	4802      	ldr	r0, [pc, #8]	; (8003094 <DMA2_Stream2_IRQHandler+0x10>)
 800308a:	f001 fe0b 	bl	8004ca4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800308e:	bf00      	nop
 8003090:	bd80      	pop	{r7, pc}
 8003092:	bf00      	nop
 8003094:	20007b24 	.word	0x20007b24

08003098 <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800309c:	4802      	ldr	r0, [pc, #8]	; (80030a8 <DMA2_Stream5_IRQHandler+0x10>)
 800309e:	f001 fe01 	bl	8004ca4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 80030a2:	bf00      	nop
 80030a4:	bd80      	pop	{r7, pc}
 80030a6:	bf00      	nop
 80030a8:	20007d48 	.word	0x20007d48

080030ac <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 80030b0:	4802      	ldr	r0, [pc, #8]	; (80030bc <DMA2_Stream6_IRQHandler+0x10>)
 80030b2:	f001 fdf7 	bl	8004ca4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80030b6:	bf00      	nop
 80030b8:	bd80      	pop	{r7, pc}
 80030ba:	bf00      	nop
 80030bc:	20007ce8 	.word	0x20007ce8

080030c0 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80030c4:	4802      	ldr	r0, [pc, #8]	; (80030d0 <DMA2_Stream7_IRQHandler+0x10>)
 80030c6:	f001 fded 	bl	8004ca4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 80030ca:	bf00      	nop
 80030cc:	bd80      	pop	{r7, pc}
 80030ce:	bf00      	nop
 80030d0:	20007c88 	.word	0x20007c88

080030d4 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80030d8:	4802      	ldr	r0, [pc, #8]	; (80030e4 <USART6_IRQHandler+0x10>)
 80030da:	f005 f859 	bl	8008190 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80030de:	bf00      	nop
 80030e0:	bd80      	pop	{r7, pc}
 80030e2:	bf00      	nop
 80030e4:	20007dec 	.word	0x20007dec

080030e8 <QUADSPI_IRQHandler>:

/**
  * @brief This function handles QUADSPI global interrupt.
  */
void QUADSPI_IRQHandler(void)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN QUADSPI_IRQn 0 */

  /* USER CODE END QUADSPI_IRQn 0 */
  HAL_QSPI_IRQHandler(&hqspi);
 80030ec:	4802      	ldr	r0, [pc, #8]	; (80030f8 <QUADSPI_IRQHandler+0x10>)
 80030ee:	f002 fa6d 	bl	80055cc <HAL_QSPI_IRQHandler>
  /* USER CODE BEGIN QUADSPI_IRQn 1 */

  /* USER CODE END QUADSPI_IRQn 1 */
}
 80030f2:	bf00      	nop
 80030f4:	bd80      	pop	{r7, pc}
 80030f6:	bf00      	nop
 80030f8:	20007970 	.word	0x20007970

080030fc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80030fc:	b480      	push	{r7}
 80030fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003100:	4b08      	ldr	r3, [pc, #32]	; (8003124 <SystemInit+0x28>)
 8003102:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003106:	4a07      	ldr	r2, [pc, #28]	; (8003124 <SystemInit+0x28>)
 8003108:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800310c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003110:	4b04      	ldr	r3, [pc, #16]	; (8003124 <SystemInit+0x28>)
 8003112:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003116:	609a      	str	r2, [r3, #8]
#endif
}
 8003118:	bf00      	nop
 800311a:	46bd      	mov	sp, r7
 800311c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003120:	4770      	bx	lr
 8003122:	bf00      	nop
 8003124:	e000ed00 	.word	0xe000ed00

08003128 <MX_TIM2_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim8;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b086      	sub	sp, #24
 800312c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800312e:	f107 0308 	add.w	r3, r7, #8
 8003132:	2200      	movs	r2, #0
 8003134:	601a      	str	r2, [r3, #0]
 8003136:	605a      	str	r2, [r3, #4]
 8003138:	609a      	str	r2, [r3, #8]
 800313a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800313c:	463b      	mov	r3, r7
 800313e:	2200      	movs	r2, #0
 8003140:	601a      	str	r2, [r3, #0]
 8003142:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003144:	4b1d      	ldr	r3, [pc, #116]	; (80031bc <MX_TIM2_Init+0x94>)
 8003146:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800314a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 49;
 800314c:	4b1b      	ldr	r3, [pc, #108]	; (80031bc <MX_TIM2_Init+0x94>)
 800314e:	2231      	movs	r2, #49	; 0x31
 8003150:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8003152:	4b1a      	ldr	r3, [pc, #104]	; (80031bc <MX_TIM2_Init+0x94>)
 8003154:	2210      	movs	r2, #16
 8003156:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8003158:	4b18      	ldr	r3, [pc, #96]	; (80031bc <MX_TIM2_Init+0x94>)
 800315a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800315e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003160:	4b16      	ldr	r3, [pc, #88]	; (80031bc <MX_TIM2_Init+0x94>)
 8003162:	2200      	movs	r2, #0
 8003164:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003166:	4b15      	ldr	r3, [pc, #84]	; (80031bc <MX_TIM2_Init+0x94>)
 8003168:	2200      	movs	r2, #0
 800316a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800316c:	4813      	ldr	r0, [pc, #76]	; (80031bc <MX_TIM2_Init+0x94>)
 800316e:	f003 fe59 	bl	8006e24 <HAL_TIM_Base_Init>
 8003172:	4603      	mov	r3, r0
 8003174:	2b00      	cmp	r3, #0
 8003176:	d001      	beq.n	800317c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8003178:	f7ff fdf0 	bl	8002d5c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800317c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003180:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003182:	f107 0308 	add.w	r3, r7, #8
 8003186:	4619      	mov	r1, r3
 8003188:	480c      	ldr	r0, [pc, #48]	; (80031bc <MX_TIM2_Init+0x94>)
 800318a:	f004 f92b 	bl	80073e4 <HAL_TIM_ConfigClockSource>
 800318e:	4603      	mov	r3, r0
 8003190:	2b00      	cmp	r3, #0
 8003192:	d001      	beq.n	8003198 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8003194:	f7ff fde2 	bl	8002d5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003198:	2300      	movs	r3, #0
 800319a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800319c:	2300      	movs	r3, #0
 800319e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80031a0:	463b      	mov	r3, r7
 80031a2:	4619      	mov	r1, r3
 80031a4:	4805      	ldr	r0, [pc, #20]	; (80031bc <MX_TIM2_Init+0x94>)
 80031a6:	f004 fdad 	bl	8007d04 <HAL_TIMEx_MasterConfigSynchronization>
 80031aa:	4603      	mov	r3, r0
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d001      	beq.n	80031b4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80031b0:	f7ff fdd4 	bl	8002d5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80031b4:	bf00      	nop
 80031b6:	3718      	adds	r7, #24
 80031b8:	46bd      	mov	sp, r7
 80031ba:	bd80      	pop	{r7, pc}
 80031bc:	20007adc 	.word	0x20007adc

080031c0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b086      	sub	sp, #24
 80031c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80031c6:	f107 0308 	add.w	r3, r7, #8
 80031ca:	2200      	movs	r2, #0
 80031cc:	601a      	str	r2, [r3, #0]
 80031ce:	605a      	str	r2, [r3, #4]
 80031d0:	609a      	str	r2, [r3, #8]
 80031d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80031d4:	463b      	mov	r3, r7
 80031d6:	2200      	movs	r2, #0
 80031d8:	601a      	str	r2, [r3, #0]
 80031da:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80031dc:	4b1d      	ldr	r3, [pc, #116]	; (8003254 <MX_TIM3_Init+0x94>)
 80031de:	4a1e      	ldr	r2, [pc, #120]	; (8003258 <MX_TIM3_Init+0x98>)
 80031e0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80031e2:	4b1c      	ldr	r3, [pc, #112]	; (8003254 <MX_TIM3_Init+0x94>)
 80031e4:	2200      	movs	r2, #0
 80031e6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80031e8:	4b1a      	ldr	r3, [pc, #104]	; (8003254 <MX_TIM3_Init+0x94>)
 80031ea:	2200      	movs	r2, #0
 80031ec:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1125;
 80031ee:	4b19      	ldr	r3, [pc, #100]	; (8003254 <MX_TIM3_Init+0x94>)
 80031f0:	f240 4265 	movw	r2, #1125	; 0x465
 80031f4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80031f6:	4b17      	ldr	r3, [pc, #92]	; (8003254 <MX_TIM3_Init+0x94>)
 80031f8:	2200      	movs	r2, #0
 80031fa:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80031fc:	4b15      	ldr	r3, [pc, #84]	; (8003254 <MX_TIM3_Init+0x94>)
 80031fe:	2200      	movs	r2, #0
 8003200:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003202:	4814      	ldr	r0, [pc, #80]	; (8003254 <MX_TIM3_Init+0x94>)
 8003204:	f003 fe0e 	bl	8006e24 <HAL_TIM_Base_Init>
 8003208:	4603      	mov	r3, r0
 800320a:	2b00      	cmp	r3, #0
 800320c:	d001      	beq.n	8003212 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 800320e:	f7ff fda5 	bl	8002d5c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003212:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003216:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003218:	f107 0308 	add.w	r3, r7, #8
 800321c:	4619      	mov	r1, r3
 800321e:	480d      	ldr	r0, [pc, #52]	; (8003254 <MX_TIM3_Init+0x94>)
 8003220:	f004 f8e0 	bl	80073e4 <HAL_TIM_ConfigClockSource>
 8003224:	4603      	mov	r3, r0
 8003226:	2b00      	cmp	r3, #0
 8003228:	d001      	beq.n	800322e <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 800322a:	f7ff fd97 	bl	8002d5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800322e:	2320      	movs	r3, #32
 8003230:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003232:	2300      	movs	r3, #0
 8003234:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003236:	463b      	mov	r3, r7
 8003238:	4619      	mov	r1, r3
 800323a:	4806      	ldr	r0, [pc, #24]	; (8003254 <MX_TIM3_Init+0x94>)
 800323c:	f004 fd62 	bl	8007d04 <HAL_TIMEx_MasterConfigSynchronization>
 8003240:	4603      	mov	r3, r0
 8003242:	2b00      	cmp	r3, #0
 8003244:	d001      	beq.n	800324a <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8003246:	f7ff fd89 	bl	8002d5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800324a:	bf00      	nop
 800324c:	3718      	adds	r7, #24
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}
 8003252:	bf00      	nop
 8003254:	20007a94 	.word	0x20007a94
 8003258:	40000400 	.word	0x40000400

0800325c <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b086      	sub	sp, #24
 8003260:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003262:	f107 0308 	add.w	r3, r7, #8
 8003266:	2200      	movs	r2, #0
 8003268:	601a      	str	r2, [r3, #0]
 800326a:	605a      	str	r2, [r3, #4]
 800326c:	609a      	str	r2, [r3, #8]
 800326e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003270:	463b      	mov	r3, r7
 8003272:	2200      	movs	r2, #0
 8003274:	601a      	str	r2, [r3, #0]
 8003276:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8003278:	4b1d      	ldr	r3, [pc, #116]	; (80032f0 <MX_TIM5_Init+0x94>)
 800327a:	4a1e      	ldr	r2, [pc, #120]	; (80032f4 <MX_TIM5_Init+0x98>)
 800327c:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 7199;
 800327e:	4b1c      	ldr	r3, [pc, #112]	; (80032f0 <MX_TIM5_Init+0x94>)
 8003280:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8003284:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003286:	4b1a      	ldr	r3, [pc, #104]	; (80032f0 <MX_TIM5_Init+0x94>)
 8003288:	2200      	movs	r2, #0
 800328a:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 800328c:	4b18      	ldr	r3, [pc, #96]	; (80032f0 <MX_TIM5_Init+0x94>)
 800328e:	f04f 32ff 	mov.w	r2, #4294967295
 8003292:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003294:	4b16      	ldr	r3, [pc, #88]	; (80032f0 <MX_TIM5_Init+0x94>)
 8003296:	2200      	movs	r2, #0
 8003298:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800329a:	4b15      	ldr	r3, [pc, #84]	; (80032f0 <MX_TIM5_Init+0x94>)
 800329c:	2200      	movs	r2, #0
 800329e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80032a0:	4813      	ldr	r0, [pc, #76]	; (80032f0 <MX_TIM5_Init+0x94>)
 80032a2:	f003 fdbf 	bl	8006e24 <HAL_TIM_Base_Init>
 80032a6:	4603      	mov	r3, r0
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d001      	beq.n	80032b0 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 80032ac:	f7ff fd56 	bl	8002d5c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80032b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80032b4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80032b6:	f107 0308 	add.w	r3, r7, #8
 80032ba:	4619      	mov	r1, r3
 80032bc:	480c      	ldr	r0, [pc, #48]	; (80032f0 <MX_TIM5_Init+0x94>)
 80032be:	f004 f891 	bl	80073e4 <HAL_TIM_ConfigClockSource>
 80032c2:	4603      	mov	r3, r0
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d001      	beq.n	80032cc <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 80032c8:	f7ff fd48 	bl	8002d5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80032cc:	2300      	movs	r3, #0
 80032ce:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80032d0:	2300      	movs	r3, #0
 80032d2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80032d4:	463b      	mov	r3, r7
 80032d6:	4619      	mov	r1, r3
 80032d8:	4805      	ldr	r0, [pc, #20]	; (80032f0 <MX_TIM5_Init+0x94>)
 80032da:	f004 fd13 	bl	8007d04 <HAL_TIMEx_MasterConfigSynchronization>
 80032de:	4603      	mov	r3, r0
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d001      	beq.n	80032e8 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 80032e4:	f7ff fd3a 	bl	8002d5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80032e8:	bf00      	nop
 80032ea:	3718      	adds	r7, #24
 80032ec:	46bd      	mov	sp, r7
 80032ee:	bd80      	pop	{r7, pc}
 80032f0:	20007a4c 	.word	0x20007a4c
 80032f4:	40000c00 	.word	0x40000c00

080032f8 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b096      	sub	sp, #88	; 0x58
 80032fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80032fe:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003302:	2200      	movs	r2, #0
 8003304:	601a      	str	r2, [r3, #0]
 8003306:	605a      	str	r2, [r3, #4]
 8003308:	609a      	str	r2, [r3, #8]
 800330a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800330c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003310:	2200      	movs	r2, #0
 8003312:	601a      	str	r2, [r3, #0]
 8003314:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003316:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800331a:	2200      	movs	r2, #0
 800331c:	601a      	str	r2, [r3, #0]
 800331e:	605a      	str	r2, [r3, #4]
 8003320:	609a      	str	r2, [r3, #8]
 8003322:	60da      	str	r2, [r3, #12]
 8003324:	611a      	str	r2, [r3, #16]
 8003326:	615a      	str	r2, [r3, #20]
 8003328:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800332a:	1d3b      	adds	r3, r7, #4
 800332c:	2220      	movs	r2, #32
 800332e:	2100      	movs	r1, #0
 8003330:	4618      	mov	r0, r3
 8003332:	f008 f843 	bl	800b3bc <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8003336:	4b4b      	ldr	r3, [pc, #300]	; (8003464 <MX_TIM8_Init+0x16c>)
 8003338:	4a4b      	ldr	r2, [pc, #300]	; (8003468 <MX_TIM8_Init+0x170>)
 800333a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 800333c:	4b49      	ldr	r3, [pc, #292]	; (8003464 <MX_TIM8_Init+0x16c>)
 800333e:	2200      	movs	r2, #0
 8003340:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003342:	4b48      	ldr	r3, [pc, #288]	; (8003464 <MX_TIM8_Init+0x16c>)
 8003344:	2200      	movs	r2, #0
 8003346:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 255;
 8003348:	4b46      	ldr	r3, [pc, #280]	; (8003464 <MX_TIM8_Init+0x16c>)
 800334a:	22ff      	movs	r2, #255	; 0xff
 800334c:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800334e:	4b45      	ldr	r3, [pc, #276]	; (8003464 <MX_TIM8_Init+0x16c>)
 8003350:	2200      	movs	r2, #0
 8003352:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8003354:	4b43      	ldr	r3, [pc, #268]	; (8003464 <MX_TIM8_Init+0x16c>)
 8003356:	2200      	movs	r2, #0
 8003358:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800335a:	4b42      	ldr	r3, [pc, #264]	; (8003464 <MX_TIM8_Init+0x16c>)
 800335c:	2200      	movs	r2, #0
 800335e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8003360:	4840      	ldr	r0, [pc, #256]	; (8003464 <MX_TIM8_Init+0x16c>)
 8003362:	f003 fd5f 	bl	8006e24 <HAL_TIM_Base_Init>
 8003366:	4603      	mov	r3, r0
 8003368:	2b00      	cmp	r3, #0
 800336a:	d001      	beq.n	8003370 <MX_TIM8_Init+0x78>
  {
    Error_Handler();
 800336c:	f7ff fcf6 	bl	8002d5c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003370:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003374:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8003376:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800337a:	4619      	mov	r1, r3
 800337c:	4839      	ldr	r0, [pc, #228]	; (8003464 <MX_TIM8_Init+0x16c>)
 800337e:	f004 f831 	bl	80073e4 <HAL_TIM_ConfigClockSource>
 8003382:	4603      	mov	r3, r0
 8003384:	2b00      	cmp	r3, #0
 8003386:	d001      	beq.n	800338c <MX_TIM8_Init+0x94>
  {
    Error_Handler();
 8003388:	f7ff fce8 	bl	8002d5c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 800338c:	4835      	ldr	r0, [pc, #212]	; (8003464 <MX_TIM8_Init+0x16c>)
 800338e:	f003 fe09 	bl	8006fa4 <HAL_TIM_PWM_Init>
 8003392:	4603      	mov	r3, r0
 8003394:	2b00      	cmp	r3, #0
 8003396:	d001      	beq.n	800339c <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8003398:	f7ff fce0 	bl	8002d5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800339c:	2300      	movs	r3, #0
 800339e:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80033a0:	2300      	movs	r3, #0
 80033a2:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80033a4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80033a8:	4619      	mov	r1, r3
 80033aa:	482e      	ldr	r0, [pc, #184]	; (8003464 <MX_TIM8_Init+0x16c>)
 80033ac:	f004 fcaa 	bl	8007d04 <HAL_TIMEx_MasterConfigSynchronization>
 80033b0:	4603      	mov	r3, r0
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d001      	beq.n	80033ba <MX_TIM8_Init+0xc2>
  {
    Error_Handler();
 80033b6:	f7ff fcd1 	bl	8002d5c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80033ba:	2360      	movs	r3, #96	; 0x60
 80033bc:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 128;
 80033be:	2380      	movs	r3, #128	; 0x80
 80033c0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80033c2:	2300      	movs	r3, #0
 80033c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 80033c6:	2308      	movs	r3, #8
 80033c8:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80033ca:	2300      	movs	r3, #0
 80033cc:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80033ce:	2300      	movs	r3, #0
 80033d0:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80033d2:	2300      	movs	r3, #0
 80033d4:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80033d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80033da:	2200      	movs	r2, #0
 80033dc:	4619      	mov	r1, r3
 80033de:	4821      	ldr	r0, [pc, #132]	; (8003464 <MX_TIM8_Init+0x16c>)
 80033e0:	f003 ff42 	bl	8007268 <HAL_TIM_PWM_ConfigChannel>
 80033e4:	4603      	mov	r3, r0
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d001      	beq.n	80033ee <MX_TIM8_Init+0xf6>
  {
    Error_Handler();
 80033ea:	f7ff fcb7 	bl	8002d5c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80033ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80033f2:	2204      	movs	r2, #4
 80033f4:	4619      	mov	r1, r3
 80033f6:	481b      	ldr	r0, [pc, #108]	; (8003464 <MX_TIM8_Init+0x16c>)
 80033f8:	f003 ff36 	bl	8007268 <HAL_TIM_PWM_ConfigChannel>
 80033fc:	4603      	mov	r3, r0
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d001      	beq.n	8003406 <MX_TIM8_Init+0x10e>
  {
    Error_Handler();
 8003402:	f7ff fcab 	bl	8002d5c <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 8003406:	2300      	movs	r3, #0
 8003408:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800340a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800340e:	2208      	movs	r2, #8
 8003410:	4619      	mov	r1, r3
 8003412:	4814      	ldr	r0, [pc, #80]	; (8003464 <MX_TIM8_Init+0x16c>)
 8003414:	f003 ff28 	bl	8007268 <HAL_TIM_PWM_ConfigChannel>
 8003418:	4603      	mov	r3, r0
 800341a:	2b00      	cmp	r3, #0
 800341c:	d001      	beq.n	8003422 <MX_TIM8_Init+0x12a>
  {
    Error_Handler();
 800341e:	f7ff fc9d 	bl	8002d5c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003422:	2300      	movs	r3, #0
 8003424:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003426:	2300      	movs	r3, #0
 8003428:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800342a:	2300      	movs	r3, #0
 800342c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800342e:	2300      	movs	r3, #0
 8003430:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003432:	2300      	movs	r3, #0
 8003434:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003436:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800343a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800343c:	2300      	movs	r3, #0
 800343e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8003440:	1d3b      	adds	r3, r7, #4
 8003442:	4619      	mov	r1, r3
 8003444:	4807      	ldr	r0, [pc, #28]	; (8003464 <MX_TIM8_Init+0x16c>)
 8003446:	f004 fcd9 	bl	8007dfc <HAL_TIMEx_ConfigBreakDeadTime>
 800344a:	4603      	mov	r3, r0
 800344c:	2b00      	cmp	r3, #0
 800344e:	d001      	beq.n	8003454 <MX_TIM8_Init+0x15c>
  {
    Error_Handler();
 8003450:	f7ff fc84 	bl	8002d5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8003454:	4803      	ldr	r0, [pc, #12]	; (8003464 <MX_TIM8_Init+0x16c>)
 8003456:	f000 f891 	bl	800357c <HAL_TIM_MspPostInit>

}
 800345a:	bf00      	nop
 800345c:	3758      	adds	r7, #88	; 0x58
 800345e:	46bd      	mov	sp, r7
 8003460:	bd80      	pop	{r7, pc}
 8003462:	bf00      	nop
 8003464:	20007a04 	.word	0x20007a04
 8003468:	40010400 	.word	0x40010400

0800346c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	b08c      	sub	sp, #48	; 0x30
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003474:	f107 031c 	add.w	r3, r7, #28
 8003478:	2200      	movs	r2, #0
 800347a:	601a      	str	r2, [r3, #0]
 800347c:	605a      	str	r2, [r3, #4]
 800347e:	609a      	str	r2, [r3, #8]
 8003480:	60da      	str	r2, [r3, #12]
 8003482:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800348c:	d10e      	bne.n	80034ac <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800348e:	2300      	movs	r3, #0
 8003490:	61bb      	str	r3, [r7, #24]
 8003492:	4b35      	ldr	r3, [pc, #212]	; (8003568 <HAL_TIM_Base_MspInit+0xfc>)
 8003494:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003496:	4a34      	ldr	r2, [pc, #208]	; (8003568 <HAL_TIM_Base_MspInit+0xfc>)
 8003498:	f043 0301 	orr.w	r3, r3, #1
 800349c:	6413      	str	r3, [r2, #64]	; 0x40
 800349e:	4b32      	ldr	r3, [pc, #200]	; (8003568 <HAL_TIM_Base_MspInit+0xfc>)
 80034a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034a2:	f003 0301 	and.w	r3, r3, #1
 80034a6:	61bb      	str	r3, [r7, #24]
 80034a8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 80034aa:	e058      	b.n	800355e <HAL_TIM_Base_MspInit+0xf2>
  else if(tim_baseHandle->Instance==TIM3)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a2e      	ldr	r2, [pc, #184]	; (800356c <HAL_TIM_Base_MspInit+0x100>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d10e      	bne.n	80034d4 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80034b6:	2300      	movs	r3, #0
 80034b8:	617b      	str	r3, [r7, #20]
 80034ba:	4b2b      	ldr	r3, [pc, #172]	; (8003568 <HAL_TIM_Base_MspInit+0xfc>)
 80034bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034be:	4a2a      	ldr	r2, [pc, #168]	; (8003568 <HAL_TIM_Base_MspInit+0xfc>)
 80034c0:	f043 0302 	orr.w	r3, r3, #2
 80034c4:	6413      	str	r3, [r2, #64]	; 0x40
 80034c6:	4b28      	ldr	r3, [pc, #160]	; (8003568 <HAL_TIM_Base_MspInit+0xfc>)
 80034c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ca:	f003 0302 	and.w	r3, r3, #2
 80034ce:	617b      	str	r3, [r7, #20]
 80034d0:	697b      	ldr	r3, [r7, #20]
}
 80034d2:	e044      	b.n	800355e <HAL_TIM_Base_MspInit+0xf2>
  else if(tim_baseHandle->Instance==TIM5)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4a25      	ldr	r2, [pc, #148]	; (8003570 <HAL_TIM_Base_MspInit+0x104>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d12c      	bne.n	8003538 <HAL_TIM_Base_MspInit+0xcc>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80034de:	2300      	movs	r3, #0
 80034e0:	613b      	str	r3, [r7, #16]
 80034e2:	4b21      	ldr	r3, [pc, #132]	; (8003568 <HAL_TIM_Base_MspInit+0xfc>)
 80034e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034e6:	4a20      	ldr	r2, [pc, #128]	; (8003568 <HAL_TIM_Base_MspInit+0xfc>)
 80034e8:	f043 0308 	orr.w	r3, r3, #8
 80034ec:	6413      	str	r3, [r2, #64]	; 0x40
 80034ee:	4b1e      	ldr	r3, [pc, #120]	; (8003568 <HAL_TIM_Base_MspInit+0xfc>)
 80034f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034f2:	f003 0308 	and.w	r3, r3, #8
 80034f6:	613b      	str	r3, [r7, #16]
 80034f8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034fa:	2300      	movs	r3, #0
 80034fc:	60fb      	str	r3, [r7, #12]
 80034fe:	4b1a      	ldr	r3, [pc, #104]	; (8003568 <HAL_TIM_Base_MspInit+0xfc>)
 8003500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003502:	4a19      	ldr	r2, [pc, #100]	; (8003568 <HAL_TIM_Base_MspInit+0xfc>)
 8003504:	f043 0301 	orr.w	r3, r3, #1
 8003508:	6313      	str	r3, [r2, #48]	; 0x30
 800350a:	4b17      	ldr	r3, [pc, #92]	; (8003568 <HAL_TIM_Base_MspInit+0xfc>)
 800350c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800350e:	f003 0301 	and.w	r3, r3, #1
 8003512:	60fb      	str	r3, [r7, #12]
 8003514:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8003516:	230f      	movs	r3, #15
 8003518:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800351a:	2302      	movs	r3, #2
 800351c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800351e:	2300      	movs	r3, #0
 8003520:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003522:	2300      	movs	r3, #0
 8003524:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8003526:	2302      	movs	r3, #2
 8003528:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800352a:	f107 031c 	add.w	r3, r7, #28
 800352e:	4619      	mov	r1, r3
 8003530:	4810      	ldr	r0, [pc, #64]	; (8003574 <HAL_TIM_Base_MspInit+0x108>)
 8003532:	f001 fe21 	bl	8005178 <HAL_GPIO_Init>
}
 8003536:	e012      	b.n	800355e <HAL_TIM_Base_MspInit+0xf2>
  else if(tim_baseHandle->Instance==TIM8)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	4a0e      	ldr	r2, [pc, #56]	; (8003578 <HAL_TIM_Base_MspInit+0x10c>)
 800353e:	4293      	cmp	r3, r2
 8003540:	d10d      	bne.n	800355e <HAL_TIM_Base_MspInit+0xf2>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003542:	2300      	movs	r3, #0
 8003544:	60bb      	str	r3, [r7, #8]
 8003546:	4b08      	ldr	r3, [pc, #32]	; (8003568 <HAL_TIM_Base_MspInit+0xfc>)
 8003548:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800354a:	4a07      	ldr	r2, [pc, #28]	; (8003568 <HAL_TIM_Base_MspInit+0xfc>)
 800354c:	f043 0302 	orr.w	r3, r3, #2
 8003550:	6453      	str	r3, [r2, #68]	; 0x44
 8003552:	4b05      	ldr	r3, [pc, #20]	; (8003568 <HAL_TIM_Base_MspInit+0xfc>)
 8003554:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003556:	f003 0302 	and.w	r3, r3, #2
 800355a:	60bb      	str	r3, [r7, #8]
 800355c:	68bb      	ldr	r3, [r7, #8]
}
 800355e:	bf00      	nop
 8003560:	3730      	adds	r7, #48	; 0x30
 8003562:	46bd      	mov	sp, r7
 8003564:	bd80      	pop	{r7, pc}
 8003566:	bf00      	nop
 8003568:	40023800 	.word	0x40023800
 800356c:	40000400 	.word	0x40000400
 8003570:	40000c00 	.word	0x40000c00
 8003574:	40020000 	.word	0x40020000
 8003578:	40010400 	.word	0x40010400

0800357c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b08a      	sub	sp, #40	; 0x28
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003584:	f107 0314 	add.w	r3, r7, #20
 8003588:	2200      	movs	r2, #0
 800358a:	601a      	str	r2, [r3, #0]
 800358c:	605a      	str	r2, [r3, #4]
 800358e:	609a      	str	r2, [r3, #8]
 8003590:	60da      	str	r2, [r3, #12]
 8003592:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM8)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	4a21      	ldr	r2, [pc, #132]	; (8003620 <HAL_TIM_MspPostInit+0xa4>)
 800359a:	4293      	cmp	r3, r2
 800359c:	d13c      	bne.n	8003618 <HAL_TIM_MspPostInit+0x9c>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800359e:	2300      	movs	r3, #0
 80035a0:	613b      	str	r3, [r7, #16]
 80035a2:	4b20      	ldr	r3, [pc, #128]	; (8003624 <HAL_TIM_MspPostInit+0xa8>)
 80035a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035a6:	4a1f      	ldr	r2, [pc, #124]	; (8003624 <HAL_TIM_MspPostInit+0xa8>)
 80035a8:	f043 0301 	orr.w	r3, r3, #1
 80035ac:	6313      	str	r3, [r2, #48]	; 0x30
 80035ae:	4b1d      	ldr	r3, [pc, #116]	; (8003624 <HAL_TIM_MspPostInit+0xa8>)
 80035b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035b2:	f003 0301 	and.w	r3, r3, #1
 80035b6:	613b      	str	r3, [r7, #16]
 80035b8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80035ba:	2300      	movs	r3, #0
 80035bc:	60fb      	str	r3, [r7, #12]
 80035be:	4b19      	ldr	r3, [pc, #100]	; (8003624 <HAL_TIM_MspPostInit+0xa8>)
 80035c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035c2:	4a18      	ldr	r2, [pc, #96]	; (8003624 <HAL_TIM_MspPostInit+0xa8>)
 80035c4:	f043 0302 	orr.w	r3, r3, #2
 80035c8:	6313      	str	r3, [r2, #48]	; 0x30
 80035ca:	4b16      	ldr	r3, [pc, #88]	; (8003624 <HAL_TIM_MspPostInit+0xa8>)
 80035cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035ce:	f003 0302 	and.w	r3, r3, #2
 80035d2:	60fb      	str	r3, [r7, #12]
 80035d4:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PA7     ------> TIM8_CH1N
    PB14     ------> TIM8_CH2N
    PB15     ------> TIM8_CH3N
    */
    GPIO_InitStruct.Pin = LED_RED_Pin;
 80035d6:	2380      	movs	r3, #128	; 0x80
 80035d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035da:	2302      	movs	r3, #2
 80035dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035de:	2300      	movs	r3, #0
 80035e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035e2:	2300      	movs	r3, #0
 80035e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80035e6:	2303      	movs	r3, #3
 80035e8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(LED_RED_GPIO_Port, &GPIO_InitStruct);
 80035ea:	f107 0314 	add.w	r3, r7, #20
 80035ee:	4619      	mov	r1, r3
 80035f0:	480d      	ldr	r0, [pc, #52]	; (8003628 <HAL_TIM_MspPostInit+0xac>)
 80035f2:	f001 fdc1 	bl	8005178 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LED_GREEN_Pin|LED_BLUE_Pin;
 80035f6:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80035fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035fc:	2302      	movs	r3, #2
 80035fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003600:	2300      	movs	r3, #0
 8003602:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003604:	2300      	movs	r3, #0
 8003606:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8003608:	2303      	movs	r3, #3
 800360a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800360c:	f107 0314 	add.w	r3, r7, #20
 8003610:	4619      	mov	r1, r3
 8003612:	4806      	ldr	r0, [pc, #24]	; (800362c <HAL_TIM_MspPostInit+0xb0>)
 8003614:	f001 fdb0 	bl	8005178 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8003618:	bf00      	nop
 800361a:	3728      	adds	r7, #40	; 0x28
 800361c:	46bd      	mov	sp, r7
 800361e:	bd80      	pop	{r7, pc}
 8003620:	40010400 	.word	0x40010400
 8003624:	40023800 	.word	0x40023800
 8003628:	40020000 	.word	0x40020000
 800362c:	40020400 	.word	0x40020400

08003630 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart6_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003634:	4b11      	ldr	r3, [pc, #68]	; (800367c <MX_USART1_UART_Init+0x4c>)
 8003636:	4a12      	ldr	r2, [pc, #72]	; (8003680 <MX_USART1_UART_Init+0x50>)
 8003638:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800363a:	4b10      	ldr	r3, [pc, #64]	; (800367c <MX_USART1_UART_Init+0x4c>)
 800363c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003640:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003642:	4b0e      	ldr	r3, [pc, #56]	; (800367c <MX_USART1_UART_Init+0x4c>)
 8003644:	2200      	movs	r2, #0
 8003646:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003648:	4b0c      	ldr	r3, [pc, #48]	; (800367c <MX_USART1_UART_Init+0x4c>)
 800364a:	2200      	movs	r2, #0
 800364c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800364e:	4b0b      	ldr	r3, [pc, #44]	; (800367c <MX_USART1_UART_Init+0x4c>)
 8003650:	2200      	movs	r2, #0
 8003652:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003654:	4b09      	ldr	r3, [pc, #36]	; (800367c <MX_USART1_UART_Init+0x4c>)
 8003656:	220c      	movs	r2, #12
 8003658:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800365a:	4b08      	ldr	r3, [pc, #32]	; (800367c <MX_USART1_UART_Init+0x4c>)
 800365c:	2200      	movs	r2, #0
 800365e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003660:	4b06      	ldr	r3, [pc, #24]	; (800367c <MX_USART1_UART_Init+0x4c>)
 8003662:	2200      	movs	r2, #0
 8003664:	61da      	str	r2, [r3, #28]
  if (HAL_HalfDuplex_Init(&huart1) != HAL_OK)
 8003666:	4805      	ldr	r0, [pc, #20]	; (800367c <MX_USART1_UART_Init+0x4c>)
 8003668:	f004 fca0 	bl	8007fac <HAL_HalfDuplex_Init>
 800366c:	4603      	mov	r3, r0
 800366e:	2b00      	cmp	r3, #0
 8003670:	d001      	beq.n	8003676 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003672:	f7ff fb73 	bl	8002d5c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003676:	bf00      	nop
 8003678:	bd80      	pop	{r7, pc}
 800367a:	bf00      	nop
 800367c:	20007da8 	.word	0x20007da8
 8003680:	40011000 	.word	0x40011000

08003684 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003688:	4b11      	ldr	r3, [pc, #68]	; (80036d0 <MX_USART3_UART_Init+0x4c>)
 800368a:	4a12      	ldr	r2, [pc, #72]	; (80036d4 <MX_USART3_UART_Init+0x50>)
 800368c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800368e:	4b10      	ldr	r3, [pc, #64]	; (80036d0 <MX_USART3_UART_Init+0x4c>)
 8003690:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003694:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003696:	4b0e      	ldr	r3, [pc, #56]	; (80036d0 <MX_USART3_UART_Init+0x4c>)
 8003698:	2200      	movs	r2, #0
 800369a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800369c:	4b0c      	ldr	r3, [pc, #48]	; (80036d0 <MX_USART3_UART_Init+0x4c>)
 800369e:	2200      	movs	r2, #0
 80036a0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80036a2:	4b0b      	ldr	r3, [pc, #44]	; (80036d0 <MX_USART3_UART_Init+0x4c>)
 80036a4:	2200      	movs	r2, #0
 80036a6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80036a8:	4b09      	ldr	r3, [pc, #36]	; (80036d0 <MX_USART3_UART_Init+0x4c>)
 80036aa:	220c      	movs	r2, #12
 80036ac:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80036ae:	4b08      	ldr	r3, [pc, #32]	; (80036d0 <MX_USART3_UART_Init+0x4c>)
 80036b0:	2200      	movs	r2, #0
 80036b2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80036b4:	4b06      	ldr	r3, [pc, #24]	; (80036d0 <MX_USART3_UART_Init+0x4c>)
 80036b6:	2200      	movs	r2, #0
 80036b8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80036ba:	4805      	ldr	r0, [pc, #20]	; (80036d0 <MX_USART3_UART_Init+0x4c>)
 80036bc:	f004 fc29 	bl	8007f12 <HAL_UART_Init>
 80036c0:	4603      	mov	r3, r0
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d001      	beq.n	80036ca <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80036c6:	f7ff fb49 	bl	8002d5c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80036ca:	bf00      	nop
 80036cc:	bd80      	pop	{r7, pc}
 80036ce:	bf00      	nop
 80036d0:	20007be4 	.word	0x20007be4
 80036d4:	40004800 	.word	0x40004800

080036d8 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80036dc:	4b11      	ldr	r3, [pc, #68]	; (8003724 <MX_USART6_UART_Init+0x4c>)
 80036de:	4a12      	ldr	r2, [pc, #72]	; (8003728 <MX_USART6_UART_Init+0x50>)
 80036e0:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80036e2:	4b10      	ldr	r3, [pc, #64]	; (8003724 <MX_USART6_UART_Init+0x4c>)
 80036e4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80036e8:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80036ea:	4b0e      	ldr	r3, [pc, #56]	; (8003724 <MX_USART6_UART_Init+0x4c>)
 80036ec:	2200      	movs	r2, #0
 80036ee:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80036f0:	4b0c      	ldr	r3, [pc, #48]	; (8003724 <MX_USART6_UART_Init+0x4c>)
 80036f2:	2200      	movs	r2, #0
 80036f4:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80036f6:	4b0b      	ldr	r3, [pc, #44]	; (8003724 <MX_USART6_UART_Init+0x4c>)
 80036f8:	2200      	movs	r2, #0
 80036fa:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80036fc:	4b09      	ldr	r3, [pc, #36]	; (8003724 <MX_USART6_UART_Init+0x4c>)
 80036fe:	220c      	movs	r2, #12
 8003700:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003702:	4b08      	ldr	r3, [pc, #32]	; (8003724 <MX_USART6_UART_Init+0x4c>)
 8003704:	2200      	movs	r2, #0
 8003706:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8003708:	4b06      	ldr	r3, [pc, #24]	; (8003724 <MX_USART6_UART_Init+0x4c>)
 800370a:	2200      	movs	r2, #0
 800370c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800370e:	4805      	ldr	r0, [pc, #20]	; (8003724 <MX_USART6_UART_Init+0x4c>)
 8003710:	f004 fbff 	bl	8007f12 <HAL_UART_Init>
 8003714:	4603      	mov	r3, r0
 8003716:	2b00      	cmp	r3, #0
 8003718:	d001      	beq.n	800371e <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800371a:	f7ff fb1f 	bl	8002d5c <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800371e:	bf00      	nop
 8003720:	bd80      	pop	{r7, pc}
 8003722:	bf00      	nop
 8003724:	20007dec 	.word	0x20007dec
 8003728:	40011400 	.word	0x40011400

0800372c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b08e      	sub	sp, #56	; 0x38
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003734:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003738:	2200      	movs	r2, #0
 800373a:	601a      	str	r2, [r3, #0]
 800373c:	605a      	str	r2, [r3, #4]
 800373e:	609a      	str	r2, [r3, #8]
 8003740:	60da      	str	r2, [r3, #12]
 8003742:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	4a4b      	ldr	r2, [pc, #300]	; (8003878 <HAL_UART_MspInit+0x14c>)
 800374a:	4293      	cmp	r3, r2
 800374c:	f040 80a2 	bne.w	8003894 <HAL_UART_MspInit+0x168>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003750:	2300      	movs	r3, #0
 8003752:	623b      	str	r3, [r7, #32]
 8003754:	4b49      	ldr	r3, [pc, #292]	; (800387c <HAL_UART_MspInit+0x150>)
 8003756:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003758:	4a48      	ldr	r2, [pc, #288]	; (800387c <HAL_UART_MspInit+0x150>)
 800375a:	f043 0310 	orr.w	r3, r3, #16
 800375e:	6453      	str	r3, [r2, #68]	; 0x44
 8003760:	4b46      	ldr	r3, [pc, #280]	; (800387c <HAL_UART_MspInit+0x150>)
 8003762:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003764:	f003 0310 	and.w	r3, r3, #16
 8003768:	623b      	str	r3, [r7, #32]
 800376a:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800376c:	2300      	movs	r3, #0
 800376e:	61fb      	str	r3, [r7, #28]
 8003770:	4b42      	ldr	r3, [pc, #264]	; (800387c <HAL_UART_MspInit+0x150>)
 8003772:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003774:	4a41      	ldr	r2, [pc, #260]	; (800387c <HAL_UART_MspInit+0x150>)
 8003776:	f043 0301 	orr.w	r3, r3, #1
 800377a:	6313      	str	r3, [r2, #48]	; 0x30
 800377c:	4b3f      	ldr	r3, [pc, #252]	; (800387c <HAL_UART_MspInit+0x150>)
 800377e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003780:	f003 0301 	and.w	r3, r3, #1
 8003784:	61fb      	str	r3, [r7, #28]
 8003786:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = SERVO_TX_Pin;
 8003788:	f44f 7300 	mov.w	r3, #512	; 0x200
 800378c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800378e:	2312      	movs	r3, #18
 8003790:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003792:	2301      	movs	r3, #1
 8003794:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003796:	2303      	movs	r3, #3
 8003798:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800379a:	2307      	movs	r3, #7
 800379c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(SERVO_TX_GPIO_Port, &GPIO_InitStruct);
 800379e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80037a2:	4619      	mov	r1, r3
 80037a4:	4836      	ldr	r0, [pc, #216]	; (8003880 <HAL_UART_MspInit+0x154>)
 80037a6:	f001 fce7 	bl	8005178 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream5;
 80037aa:	4b36      	ldr	r3, [pc, #216]	; (8003884 <HAL_UART_MspInit+0x158>)
 80037ac:	4a36      	ldr	r2, [pc, #216]	; (8003888 <HAL_UART_MspInit+0x15c>)
 80037ae:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80037b0:	4b34      	ldr	r3, [pc, #208]	; (8003884 <HAL_UART_MspInit+0x158>)
 80037b2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80037b6:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80037b8:	4b32      	ldr	r3, [pc, #200]	; (8003884 <HAL_UART_MspInit+0x158>)
 80037ba:	2200      	movs	r2, #0
 80037bc:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80037be:	4b31      	ldr	r3, [pc, #196]	; (8003884 <HAL_UART_MspInit+0x158>)
 80037c0:	2200      	movs	r2, #0
 80037c2:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80037c4:	4b2f      	ldr	r3, [pc, #188]	; (8003884 <HAL_UART_MspInit+0x158>)
 80037c6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80037ca:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80037cc:	4b2d      	ldr	r3, [pc, #180]	; (8003884 <HAL_UART_MspInit+0x158>)
 80037ce:	2200      	movs	r2, #0
 80037d0:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80037d2:	4b2c      	ldr	r3, [pc, #176]	; (8003884 <HAL_UART_MspInit+0x158>)
 80037d4:	2200      	movs	r2, #0
 80037d6:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80037d8:	4b2a      	ldr	r3, [pc, #168]	; (8003884 <HAL_UART_MspInit+0x158>)
 80037da:	f44f 7280 	mov.w	r2, #256	; 0x100
 80037de:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80037e0:	4b28      	ldr	r3, [pc, #160]	; (8003884 <HAL_UART_MspInit+0x158>)
 80037e2:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80037e6:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80037e8:	4b26      	ldr	r3, [pc, #152]	; (8003884 <HAL_UART_MspInit+0x158>)
 80037ea:	2200      	movs	r2, #0
 80037ec:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80037ee:	4825      	ldr	r0, [pc, #148]	; (8003884 <HAL_UART_MspInit+0x158>)
 80037f0:	f001 f8c0 	bl	8004974 <HAL_DMA_Init>
 80037f4:	4603      	mov	r3, r0
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d001      	beq.n	80037fe <HAL_UART_MspInit+0xd2>
    {
      Error_Handler();
 80037fa:	f7ff faaf 	bl	8002d5c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	4a20      	ldr	r2, [pc, #128]	; (8003884 <HAL_UART_MspInit+0x158>)
 8003802:	639a      	str	r2, [r3, #56]	; 0x38
 8003804:	4a1f      	ldr	r2, [pc, #124]	; (8003884 <HAL_UART_MspInit+0x158>)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 800380a:	4b20      	ldr	r3, [pc, #128]	; (800388c <HAL_UART_MspInit+0x160>)
 800380c:	4a20      	ldr	r2, [pc, #128]	; (8003890 <HAL_UART_MspInit+0x164>)
 800380e:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8003810:	4b1e      	ldr	r3, [pc, #120]	; (800388c <HAL_UART_MspInit+0x160>)
 8003812:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003816:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003818:	4b1c      	ldr	r3, [pc, #112]	; (800388c <HAL_UART_MspInit+0x160>)
 800381a:	2240      	movs	r2, #64	; 0x40
 800381c:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800381e:	4b1b      	ldr	r3, [pc, #108]	; (800388c <HAL_UART_MspInit+0x160>)
 8003820:	2200      	movs	r2, #0
 8003822:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003824:	4b19      	ldr	r3, [pc, #100]	; (800388c <HAL_UART_MspInit+0x160>)
 8003826:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800382a:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800382c:	4b17      	ldr	r3, [pc, #92]	; (800388c <HAL_UART_MspInit+0x160>)
 800382e:	2200      	movs	r2, #0
 8003830:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003832:	4b16      	ldr	r3, [pc, #88]	; (800388c <HAL_UART_MspInit+0x160>)
 8003834:	2200      	movs	r2, #0
 8003836:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8003838:	4b14      	ldr	r3, [pc, #80]	; (800388c <HAL_UART_MspInit+0x160>)
 800383a:	2200      	movs	r2, #0
 800383c:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800383e:	4b13      	ldr	r3, [pc, #76]	; (800388c <HAL_UART_MspInit+0x160>)
 8003840:	2200      	movs	r2, #0
 8003842:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003844:	4b11      	ldr	r3, [pc, #68]	; (800388c <HAL_UART_MspInit+0x160>)
 8003846:	2200      	movs	r2, #0
 8003848:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800384a:	4810      	ldr	r0, [pc, #64]	; (800388c <HAL_UART_MspInit+0x160>)
 800384c:	f001 f892 	bl	8004974 <HAL_DMA_Init>
 8003850:	4603      	mov	r3, r0
 8003852:	2b00      	cmp	r3, #0
 8003854:	d001      	beq.n	800385a <HAL_UART_MspInit+0x12e>
    {
      Error_Handler();
 8003856:	f7ff fa81 	bl	8002d5c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	4a0b      	ldr	r2, [pc, #44]	; (800388c <HAL_UART_MspInit+0x160>)
 800385e:	635a      	str	r2, [r3, #52]	; 0x34
 8003860:	4a0a      	ldr	r2, [pc, #40]	; (800388c <HAL_UART_MspInit+0x160>)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8003866:	2200      	movs	r2, #0
 8003868:	2105      	movs	r1, #5
 800386a:	2025      	movs	r0, #37	; 0x25
 800386c:	f001 f858 	bl	8004920 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003870:	2025      	movs	r0, #37	; 0x25
 8003872:	f001 f871 	bl	8004958 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8003876:	e16d      	b.n	8003b54 <HAL_UART_MspInit+0x428>
 8003878:	40011000 	.word	0x40011000
 800387c:	40023800 	.word	0x40023800
 8003880:	40020000 	.word	0x40020000
 8003884:	20007d48 	.word	0x20007d48
 8003888:	40026488 	.word	0x40026488
 800388c:	20007c88 	.word	0x20007c88
 8003890:	400264b8 	.word	0x400264b8
  else if(uartHandle->Instance==USART3)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4a5a      	ldr	r2, [pc, #360]	; (8003a04 <HAL_UART_MspInit+0x2d8>)
 800389a:	4293      	cmp	r3, r2
 800389c:	f040 80c2 	bne.w	8003a24 <HAL_UART_MspInit+0x2f8>
    __HAL_RCC_USART3_CLK_ENABLE();
 80038a0:	2300      	movs	r3, #0
 80038a2:	61bb      	str	r3, [r7, #24]
 80038a4:	4b58      	ldr	r3, [pc, #352]	; (8003a08 <HAL_UART_MspInit+0x2dc>)
 80038a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038a8:	4a57      	ldr	r2, [pc, #348]	; (8003a08 <HAL_UART_MspInit+0x2dc>)
 80038aa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80038ae:	6413      	str	r3, [r2, #64]	; 0x40
 80038b0:	4b55      	ldr	r3, [pc, #340]	; (8003a08 <HAL_UART_MspInit+0x2dc>)
 80038b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038b4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80038b8:	61bb      	str	r3, [r7, #24]
 80038ba:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80038bc:	2300      	movs	r3, #0
 80038be:	617b      	str	r3, [r7, #20]
 80038c0:	4b51      	ldr	r3, [pc, #324]	; (8003a08 <HAL_UART_MspInit+0x2dc>)
 80038c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038c4:	4a50      	ldr	r2, [pc, #320]	; (8003a08 <HAL_UART_MspInit+0x2dc>)
 80038c6:	f043 0304 	orr.w	r3, r3, #4
 80038ca:	6313      	str	r3, [r2, #48]	; 0x30
 80038cc:	4b4e      	ldr	r3, [pc, #312]	; (8003a08 <HAL_UART_MspInit+0x2dc>)
 80038ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038d0:	f003 0304 	and.w	r3, r3, #4
 80038d4:	617b      	str	r3, [r7, #20]
 80038d6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80038d8:	2300      	movs	r3, #0
 80038da:	613b      	str	r3, [r7, #16]
 80038dc:	4b4a      	ldr	r3, [pc, #296]	; (8003a08 <HAL_UART_MspInit+0x2dc>)
 80038de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038e0:	4a49      	ldr	r2, [pc, #292]	; (8003a08 <HAL_UART_MspInit+0x2dc>)
 80038e2:	f043 0302 	orr.w	r3, r3, #2
 80038e6:	6313      	str	r3, [r2, #48]	; 0x30
 80038e8:	4b47      	ldr	r3, [pc, #284]	; (8003a08 <HAL_UART_MspInit+0x2dc>)
 80038ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038ec:	f003 0302 	and.w	r3, r3, #2
 80038f0:	613b      	str	r3, [r7, #16]
 80038f2:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = DEBUG_RX_Pin;
 80038f4:	2320      	movs	r3, #32
 80038f6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038f8:	2302      	movs	r3, #2
 80038fa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038fc:	2300      	movs	r3, #0
 80038fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003900:	2303      	movs	r3, #3
 8003902:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003904:	2307      	movs	r3, #7
 8003906:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(DEBUG_RX_GPIO_Port, &GPIO_InitStruct);
 8003908:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800390c:	4619      	mov	r1, r3
 800390e:	483f      	ldr	r0, [pc, #252]	; (8003a0c <HAL_UART_MspInit+0x2e0>)
 8003910:	f001 fc32 	bl	8005178 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = DEBUG_TX_Pin;
 8003914:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003918:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800391a:	2302      	movs	r3, #2
 800391c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800391e:	2300      	movs	r3, #0
 8003920:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003922:	2303      	movs	r3, #3
 8003924:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003926:	2307      	movs	r3, #7
 8003928:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(DEBUG_TX_GPIO_Port, &GPIO_InitStruct);
 800392a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800392e:	4619      	mov	r1, r3
 8003930:	4837      	ldr	r0, [pc, #220]	; (8003a10 <HAL_UART_MspInit+0x2e4>)
 8003932:	f001 fc21 	bl	8005178 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8003936:	4b37      	ldr	r3, [pc, #220]	; (8003a14 <HAL_UART_MspInit+0x2e8>)
 8003938:	4a37      	ldr	r2, [pc, #220]	; (8003a18 <HAL_UART_MspInit+0x2ec>)
 800393a:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 800393c:	4b35      	ldr	r3, [pc, #212]	; (8003a14 <HAL_UART_MspInit+0x2e8>)
 800393e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003942:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003944:	4b33      	ldr	r3, [pc, #204]	; (8003a14 <HAL_UART_MspInit+0x2e8>)
 8003946:	2200      	movs	r2, #0
 8003948:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800394a:	4b32      	ldr	r3, [pc, #200]	; (8003a14 <HAL_UART_MspInit+0x2e8>)
 800394c:	2200      	movs	r2, #0
 800394e:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003950:	4b30      	ldr	r3, [pc, #192]	; (8003a14 <HAL_UART_MspInit+0x2e8>)
 8003952:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003956:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003958:	4b2e      	ldr	r3, [pc, #184]	; (8003a14 <HAL_UART_MspInit+0x2e8>)
 800395a:	2200      	movs	r2, #0
 800395c:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800395e:	4b2d      	ldr	r3, [pc, #180]	; (8003a14 <HAL_UART_MspInit+0x2e8>)
 8003960:	2200      	movs	r2, #0
 8003962:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8003964:	4b2b      	ldr	r3, [pc, #172]	; (8003a14 <HAL_UART_MspInit+0x2e8>)
 8003966:	f44f 7280 	mov.w	r2, #256	; 0x100
 800396a:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800396c:	4b29      	ldr	r3, [pc, #164]	; (8003a14 <HAL_UART_MspInit+0x2e8>)
 800396e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003972:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003974:	4b27      	ldr	r3, [pc, #156]	; (8003a14 <HAL_UART_MspInit+0x2e8>)
 8003976:	2200      	movs	r2, #0
 8003978:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 800397a:	4826      	ldr	r0, [pc, #152]	; (8003a14 <HAL_UART_MspInit+0x2e8>)
 800397c:	f000 fffa 	bl	8004974 <HAL_DMA_Init>
 8003980:	4603      	mov	r3, r0
 8003982:	2b00      	cmp	r3, #0
 8003984:	d001      	beq.n	800398a <HAL_UART_MspInit+0x25e>
      Error_Handler();
 8003986:	f7ff f9e9 	bl	8002d5c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	4a21      	ldr	r2, [pc, #132]	; (8003a14 <HAL_UART_MspInit+0x2e8>)
 800398e:	639a      	str	r2, [r3, #56]	; 0x38
 8003990:	4a20      	ldr	r2, [pc, #128]	; (8003a14 <HAL_UART_MspInit+0x2e8>)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8003996:	4b21      	ldr	r3, [pc, #132]	; (8003a1c <HAL_UART_MspInit+0x2f0>)
 8003998:	4a21      	ldr	r2, [pc, #132]	; (8003a20 <HAL_UART_MspInit+0x2f4>)
 800399a:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 800399c:	4b1f      	ldr	r3, [pc, #124]	; (8003a1c <HAL_UART_MspInit+0x2f0>)
 800399e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80039a2:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80039a4:	4b1d      	ldr	r3, [pc, #116]	; (8003a1c <HAL_UART_MspInit+0x2f0>)
 80039a6:	2240      	movs	r2, #64	; 0x40
 80039a8:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80039aa:	4b1c      	ldr	r3, [pc, #112]	; (8003a1c <HAL_UART_MspInit+0x2f0>)
 80039ac:	2200      	movs	r2, #0
 80039ae:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80039b0:	4b1a      	ldr	r3, [pc, #104]	; (8003a1c <HAL_UART_MspInit+0x2f0>)
 80039b2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80039b6:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80039b8:	4b18      	ldr	r3, [pc, #96]	; (8003a1c <HAL_UART_MspInit+0x2f0>)
 80039ba:	2200      	movs	r2, #0
 80039bc:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80039be:	4b17      	ldr	r3, [pc, #92]	; (8003a1c <HAL_UART_MspInit+0x2f0>)
 80039c0:	2200      	movs	r2, #0
 80039c2:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 80039c4:	4b15      	ldr	r3, [pc, #84]	; (8003a1c <HAL_UART_MspInit+0x2f0>)
 80039c6:	2200      	movs	r2, #0
 80039c8:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 80039ca:	4b14      	ldr	r3, [pc, #80]	; (8003a1c <HAL_UART_MspInit+0x2f0>)
 80039cc:	2200      	movs	r2, #0
 80039ce:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80039d0:	4b12      	ldr	r3, [pc, #72]	; (8003a1c <HAL_UART_MspInit+0x2f0>)
 80039d2:	2200      	movs	r2, #0
 80039d4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80039d6:	4811      	ldr	r0, [pc, #68]	; (8003a1c <HAL_UART_MspInit+0x2f0>)
 80039d8:	f000 ffcc 	bl	8004974 <HAL_DMA_Init>
 80039dc:	4603      	mov	r3, r0
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d001      	beq.n	80039e6 <HAL_UART_MspInit+0x2ba>
      Error_Handler();
 80039e2:	f7ff f9bb 	bl	8002d5c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	4a0c      	ldr	r2, [pc, #48]	; (8003a1c <HAL_UART_MspInit+0x2f0>)
 80039ea:	635a      	str	r2, [r3, #52]	; 0x34
 80039ec:	4a0b      	ldr	r2, [pc, #44]	; (8003a1c <HAL_UART_MspInit+0x2f0>)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 80039f2:	2200      	movs	r2, #0
 80039f4:	2105      	movs	r1, #5
 80039f6:	2027      	movs	r0, #39	; 0x27
 80039f8:	f000 ff92 	bl	8004920 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80039fc:	2027      	movs	r0, #39	; 0x27
 80039fe:	f000 ffab 	bl	8004958 <HAL_NVIC_EnableIRQ>
}
 8003a02:	e0a7      	b.n	8003b54 <HAL_UART_MspInit+0x428>
 8003a04:	40004800 	.word	0x40004800
 8003a08:	40023800 	.word	0x40023800
 8003a0c:	40020800 	.word	0x40020800
 8003a10:	40020400 	.word	0x40020400
 8003a14:	20007b84 	.word	0x20007b84
 8003a18:	40026028 	.word	0x40026028
 8003a1c:	20007c28 	.word	0x20007c28
 8003a20:	40026058 	.word	0x40026058
  else if(uartHandle->Instance==USART6)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	4a4c      	ldr	r2, [pc, #304]	; (8003b5c <HAL_UART_MspInit+0x430>)
 8003a2a:	4293      	cmp	r3, r2
 8003a2c:	f040 8092 	bne.w	8003b54 <HAL_UART_MspInit+0x428>
    __HAL_RCC_USART6_CLK_ENABLE();
 8003a30:	2300      	movs	r3, #0
 8003a32:	60fb      	str	r3, [r7, #12]
 8003a34:	4b4a      	ldr	r3, [pc, #296]	; (8003b60 <HAL_UART_MspInit+0x434>)
 8003a36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a38:	4a49      	ldr	r2, [pc, #292]	; (8003b60 <HAL_UART_MspInit+0x434>)
 8003a3a:	f043 0320 	orr.w	r3, r3, #32
 8003a3e:	6453      	str	r3, [r2, #68]	; 0x44
 8003a40:	4b47      	ldr	r3, [pc, #284]	; (8003b60 <HAL_UART_MspInit+0x434>)
 8003a42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a44:	f003 0320 	and.w	r3, r3, #32
 8003a48:	60fb      	str	r3, [r7, #12]
 8003a4a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	60bb      	str	r3, [r7, #8]
 8003a50:	4b43      	ldr	r3, [pc, #268]	; (8003b60 <HAL_UART_MspInit+0x434>)
 8003a52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a54:	4a42      	ldr	r2, [pc, #264]	; (8003b60 <HAL_UART_MspInit+0x434>)
 8003a56:	f043 0304 	orr.w	r3, r3, #4
 8003a5a:	6313      	str	r3, [r2, #48]	; 0x30
 8003a5c:	4b40      	ldr	r3, [pc, #256]	; (8003b60 <HAL_UART_MspInit+0x434>)
 8003a5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a60:	f003 0304 	and.w	r3, r3, #4
 8003a64:	60bb      	str	r3, [r7, #8]
 8003a66:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = CM4_TX_Pin|CM4_RX_Pin;
 8003a68:	23c0      	movs	r3, #192	; 0xc0
 8003a6a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a6c:	2302      	movs	r3, #2
 8003a6e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a70:	2300      	movs	r3, #0
 8003a72:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a74:	2303      	movs	r3, #3
 8003a76:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8003a78:	2308      	movs	r3, #8
 8003a7a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a7c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003a80:	4619      	mov	r1, r3
 8003a82:	4838      	ldr	r0, [pc, #224]	; (8003b64 <HAL_UART_MspInit+0x438>)
 8003a84:	f001 fb78 	bl	8005178 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream2;
 8003a88:	4b37      	ldr	r3, [pc, #220]	; (8003b68 <HAL_UART_MspInit+0x43c>)
 8003a8a:	4a38      	ldr	r2, [pc, #224]	; (8003b6c <HAL_UART_MspInit+0x440>)
 8003a8c:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8003a8e:	4b36      	ldr	r3, [pc, #216]	; (8003b68 <HAL_UART_MspInit+0x43c>)
 8003a90:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8003a94:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003a96:	4b34      	ldr	r3, [pc, #208]	; (8003b68 <HAL_UART_MspInit+0x43c>)
 8003a98:	2200      	movs	r2, #0
 8003a9a:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003a9c:	4b32      	ldr	r3, [pc, #200]	; (8003b68 <HAL_UART_MspInit+0x43c>)
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003aa2:	4b31      	ldr	r3, [pc, #196]	; (8003b68 <HAL_UART_MspInit+0x43c>)
 8003aa4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003aa8:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003aaa:	4b2f      	ldr	r3, [pc, #188]	; (8003b68 <HAL_UART_MspInit+0x43c>)
 8003aac:	2200      	movs	r2, #0
 8003aae:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003ab0:	4b2d      	ldr	r3, [pc, #180]	; (8003b68 <HAL_UART_MspInit+0x43c>)
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 8003ab6:	4b2c      	ldr	r3, [pc, #176]	; (8003b68 <HAL_UART_MspInit+0x43c>)
 8003ab8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003abc:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003abe:	4b2a      	ldr	r3, [pc, #168]	; (8003b68 <HAL_UART_MspInit+0x43c>)
 8003ac0:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8003ac4:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003ac6:	4b28      	ldr	r3, [pc, #160]	; (8003b68 <HAL_UART_MspInit+0x43c>)
 8003ac8:	2200      	movs	r2, #0
 8003aca:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8003acc:	4826      	ldr	r0, [pc, #152]	; (8003b68 <HAL_UART_MspInit+0x43c>)
 8003ace:	f000 ff51 	bl	8004974 <HAL_DMA_Init>
 8003ad2:	4603      	mov	r3, r0
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d001      	beq.n	8003adc <HAL_UART_MspInit+0x3b0>
      Error_Handler();
 8003ad8:	f7ff f940 	bl	8002d5c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	4a22      	ldr	r2, [pc, #136]	; (8003b68 <HAL_UART_MspInit+0x43c>)
 8003ae0:	639a      	str	r2, [r3, #56]	; 0x38
 8003ae2:	4a21      	ldr	r2, [pc, #132]	; (8003b68 <HAL_UART_MspInit+0x43c>)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart6_tx.Instance = DMA2_Stream6;
 8003ae8:	4b21      	ldr	r3, [pc, #132]	; (8003b70 <HAL_UART_MspInit+0x444>)
 8003aea:	4a22      	ldr	r2, [pc, #136]	; (8003b74 <HAL_UART_MspInit+0x448>)
 8003aec:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 8003aee:	4b20      	ldr	r3, [pc, #128]	; (8003b70 <HAL_UART_MspInit+0x444>)
 8003af0:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8003af4:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003af6:	4b1e      	ldr	r3, [pc, #120]	; (8003b70 <HAL_UART_MspInit+0x444>)
 8003af8:	2240      	movs	r2, #64	; 0x40
 8003afa:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003afc:	4b1c      	ldr	r3, [pc, #112]	; (8003b70 <HAL_UART_MspInit+0x444>)
 8003afe:	2200      	movs	r2, #0
 8003b00:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003b02:	4b1b      	ldr	r3, [pc, #108]	; (8003b70 <HAL_UART_MspInit+0x444>)
 8003b04:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003b08:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003b0a:	4b19      	ldr	r3, [pc, #100]	; (8003b70 <HAL_UART_MspInit+0x444>)
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003b10:	4b17      	ldr	r3, [pc, #92]	; (8003b70 <HAL_UART_MspInit+0x444>)
 8003b12:	2200      	movs	r2, #0
 8003b14:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 8003b16:	4b16      	ldr	r3, [pc, #88]	; (8003b70 <HAL_UART_MspInit+0x444>)
 8003b18:	2200      	movs	r2, #0
 8003b1a:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003b1c:	4b14      	ldr	r3, [pc, #80]	; (8003b70 <HAL_UART_MspInit+0x444>)
 8003b1e:	2200      	movs	r2, #0
 8003b20:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003b22:	4b13      	ldr	r3, [pc, #76]	; (8003b70 <HAL_UART_MspInit+0x444>)
 8003b24:	2200      	movs	r2, #0
 8003b26:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 8003b28:	4811      	ldr	r0, [pc, #68]	; (8003b70 <HAL_UART_MspInit+0x444>)
 8003b2a:	f000 ff23 	bl	8004974 <HAL_DMA_Init>
 8003b2e:	4603      	mov	r3, r0
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d001      	beq.n	8003b38 <HAL_UART_MspInit+0x40c>
      Error_Handler();
 8003b34:	f7ff f912 	bl	8002d5c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart6_tx);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	4a0d      	ldr	r2, [pc, #52]	; (8003b70 <HAL_UART_MspInit+0x444>)
 8003b3c:	635a      	str	r2, [r3, #52]	; 0x34
 8003b3e:	4a0c      	ldr	r2, [pc, #48]	; (8003b70 <HAL_UART_MspInit+0x444>)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 8003b44:	2200      	movs	r2, #0
 8003b46:	2105      	movs	r1, #5
 8003b48:	2047      	movs	r0, #71	; 0x47
 8003b4a:	f000 fee9 	bl	8004920 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8003b4e:	2047      	movs	r0, #71	; 0x47
 8003b50:	f000 ff02 	bl	8004958 <HAL_NVIC_EnableIRQ>
}
 8003b54:	bf00      	nop
 8003b56:	3738      	adds	r7, #56	; 0x38
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	bd80      	pop	{r7, pc}
 8003b5c:	40011400 	.word	0x40011400
 8003b60:	40023800 	.word	0x40023800
 8003b64:	40020800 	.word	0x40020800
 8003b68:	20007b24 	.word	0x20007b24
 8003b6c:	40026440 	.word	0x40026440
 8003b70:	20007ce8 	.word	0x20007ce8
 8003b74:	400264a0 	.word	0x400264a0

08003b78 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003b78:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003bb0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003b7c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003b7e:	e003      	b.n	8003b88 <LoopCopyDataInit>

08003b80 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003b80:	4b0c      	ldr	r3, [pc, #48]	; (8003bb4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003b82:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003b84:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003b86:	3104      	adds	r1, #4

08003b88 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003b88:	480b      	ldr	r0, [pc, #44]	; (8003bb8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003b8a:	4b0c      	ldr	r3, [pc, #48]	; (8003bbc <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003b8c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003b8e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003b90:	d3f6      	bcc.n	8003b80 <CopyDataInit>
  ldr  r2, =_sbss
 8003b92:	4a0b      	ldr	r2, [pc, #44]	; (8003bc0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003b94:	e002      	b.n	8003b9c <LoopFillZerobss>

08003b96 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003b96:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003b98:	f842 3b04 	str.w	r3, [r2], #4

08003b9c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003b9c:	4b09      	ldr	r3, [pc, #36]	; (8003bc4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003b9e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003ba0:	d3f9      	bcc.n	8003b96 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003ba2:	f7ff faab 	bl	80030fc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003ba6:	f007 fbd7 	bl	800b358 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003baa:	f7ff f831 	bl	8002c10 <main>
  bx  lr    
 8003bae:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003bb0:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8003bb4:	0800b470 	.word	0x0800b470
  ldr  r0, =_sdata
 8003bb8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003bbc:	2000007c 	.word	0x2000007c
  ldr  r2, =_sbss
 8003bc0:	2000007c 	.word	0x2000007c
  ldr  r3, = _ebss
 8003bc4:	20007e34 	.word	0x20007e34

08003bc8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003bc8:	e7fe      	b.n	8003bc8 <ADC_IRQHandler>
	...

08003bcc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003bd0:	4b0e      	ldr	r3, [pc, #56]	; (8003c0c <HAL_Init+0x40>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4a0d      	ldr	r2, [pc, #52]	; (8003c0c <HAL_Init+0x40>)
 8003bd6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003bda:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003bdc:	4b0b      	ldr	r3, [pc, #44]	; (8003c0c <HAL_Init+0x40>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4a0a      	ldr	r2, [pc, #40]	; (8003c0c <HAL_Init+0x40>)
 8003be2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003be6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003be8:	4b08      	ldr	r3, [pc, #32]	; (8003c0c <HAL_Init+0x40>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4a07      	ldr	r2, [pc, #28]	; (8003c0c <HAL_Init+0x40>)
 8003bee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003bf2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003bf4:	2003      	movs	r0, #3
 8003bf6:	f000 fe88 	bl	800490a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003bfa:	2000      	movs	r0, #0
 8003bfc:	f7ff f98e 	bl	8002f1c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003c00:	f7ff f960 	bl	8002ec4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003c04:	2300      	movs	r3, #0
}
 8003c06:	4618      	mov	r0, r3
 8003c08:	bd80      	pop	{r7, pc}
 8003c0a:	bf00      	nop
 8003c0c:	40023c00 	.word	0x40023c00

08003c10 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003c10:	b480      	push	{r7}
 8003c12:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003c14:	4b06      	ldr	r3, [pc, #24]	; (8003c30 <HAL_IncTick+0x20>)
 8003c16:	781b      	ldrb	r3, [r3, #0]
 8003c18:	461a      	mov	r2, r3
 8003c1a:	4b06      	ldr	r3, [pc, #24]	; (8003c34 <HAL_IncTick+0x24>)
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	4413      	add	r3, r2
 8003c20:	4a04      	ldr	r2, [pc, #16]	; (8003c34 <HAL_IncTick+0x24>)
 8003c22:	6013      	str	r3, [r2, #0]
}
 8003c24:	bf00      	nop
 8003c26:	46bd      	mov	sp, r7
 8003c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2c:	4770      	bx	lr
 8003c2e:	bf00      	nop
 8003c30:	20000074 	.word	0x20000074
 8003c34:	20007e30 	.word	0x20007e30

08003c38 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003c38:	b480      	push	{r7}
 8003c3a:	af00      	add	r7, sp, #0
  return uwTick;
 8003c3c:	4b03      	ldr	r3, [pc, #12]	; (8003c4c <HAL_GetTick+0x14>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
}
 8003c40:	4618      	mov	r0, r3
 8003c42:	46bd      	mov	sp, r7
 8003c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c48:	4770      	bx	lr
 8003c4a:	bf00      	nop
 8003c4c:	20007e30 	.word	0x20007e30

08003c50 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b084      	sub	sp, #16
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d101      	bne.n	8003c62 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003c5e:	2301      	movs	r3, #1
 8003c60:	e0ed      	b.n	8003e3e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003c68:	b2db      	uxtb	r3, r3
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d102      	bne.n	8003c74 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003c6e:	6878      	ldr	r0, [r7, #4]
 8003c70:	f7fe fe4e 	bl	8002910 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	681a      	ldr	r2, [r3, #0]
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f022 0202 	bic.w	r2, r2, #2
 8003c82:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003c84:	f7ff ffd8 	bl	8003c38 <HAL_GetTick>
 8003c88:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003c8a:	e012      	b.n	8003cb2 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003c8c:	f7ff ffd4 	bl	8003c38 <HAL_GetTick>
 8003c90:	4602      	mov	r2, r0
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	1ad3      	subs	r3, r2, r3
 8003c96:	2b0a      	cmp	r3, #10
 8003c98:	d90b      	bls.n	8003cb2 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c9e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2205      	movs	r2, #5
 8003caa:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003cae:	2301      	movs	r3, #1
 8003cb0:	e0c5      	b.n	8003e3e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	685b      	ldr	r3, [r3, #4]
 8003cb8:	f003 0302 	and.w	r3, r3, #2
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d1e5      	bne.n	8003c8c <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	681a      	ldr	r2, [r3, #0]
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f042 0201 	orr.w	r2, r2, #1
 8003cce:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003cd0:	f7ff ffb2 	bl	8003c38 <HAL_GetTick>
 8003cd4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003cd6:	e012      	b.n	8003cfe <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003cd8:	f7ff ffae 	bl	8003c38 <HAL_GetTick>
 8003cdc:	4602      	mov	r2, r0
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	1ad3      	subs	r3, r2, r3
 8003ce2:	2b0a      	cmp	r3, #10
 8003ce4:	d90b      	bls.n	8003cfe <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cea:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2205      	movs	r2, #5
 8003cf6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	e09f      	b.n	8003e3e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	f003 0301 	and.w	r3, r3, #1
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d0e5      	beq.n	8003cd8 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	7e1b      	ldrb	r3, [r3, #24]
 8003d10:	2b01      	cmp	r3, #1
 8003d12:	d108      	bne.n	8003d26 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	681a      	ldr	r2, [r3, #0]
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003d22:	601a      	str	r2, [r3, #0]
 8003d24:	e007      	b.n	8003d36 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	681a      	ldr	r2, [r3, #0]
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003d34:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	7e5b      	ldrb	r3, [r3, #25]
 8003d3a:	2b01      	cmp	r3, #1
 8003d3c:	d108      	bne.n	8003d50 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	681a      	ldr	r2, [r3, #0]
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003d4c:	601a      	str	r2, [r3, #0]
 8003d4e:	e007      	b.n	8003d60 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	681a      	ldr	r2, [r3, #0]
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003d5e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	7e9b      	ldrb	r3, [r3, #26]
 8003d64:	2b01      	cmp	r3, #1
 8003d66:	d108      	bne.n	8003d7a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	681a      	ldr	r2, [r3, #0]
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f042 0220 	orr.w	r2, r2, #32
 8003d76:	601a      	str	r2, [r3, #0]
 8003d78:	e007      	b.n	8003d8a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	681a      	ldr	r2, [r3, #0]
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f022 0220 	bic.w	r2, r2, #32
 8003d88:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	7edb      	ldrb	r3, [r3, #27]
 8003d8e:	2b01      	cmp	r3, #1
 8003d90:	d108      	bne.n	8003da4 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	681a      	ldr	r2, [r3, #0]
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f022 0210 	bic.w	r2, r2, #16
 8003da0:	601a      	str	r2, [r3, #0]
 8003da2:	e007      	b.n	8003db4 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	681a      	ldr	r2, [r3, #0]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f042 0210 	orr.w	r2, r2, #16
 8003db2:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	7f1b      	ldrb	r3, [r3, #28]
 8003db8:	2b01      	cmp	r3, #1
 8003dba:	d108      	bne.n	8003dce <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	681a      	ldr	r2, [r3, #0]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f042 0208 	orr.w	r2, r2, #8
 8003dca:	601a      	str	r2, [r3, #0]
 8003dcc:	e007      	b.n	8003dde <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	681a      	ldr	r2, [r3, #0]
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f022 0208 	bic.w	r2, r2, #8
 8003ddc:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	7f5b      	ldrb	r3, [r3, #29]
 8003de2:	2b01      	cmp	r3, #1
 8003de4:	d108      	bne.n	8003df8 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	681a      	ldr	r2, [r3, #0]
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f042 0204 	orr.w	r2, r2, #4
 8003df4:	601a      	str	r2, [r3, #0]
 8003df6:	e007      	b.n	8003e08 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	681a      	ldr	r2, [r3, #0]
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f022 0204 	bic.w	r2, r2, #4
 8003e06:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	689a      	ldr	r2, [r3, #8]
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	68db      	ldr	r3, [r3, #12]
 8003e10:	431a      	orrs	r2, r3
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	691b      	ldr	r3, [r3, #16]
 8003e16:	431a      	orrs	r2, r3
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	695b      	ldr	r3, [r3, #20]
 8003e1c:	ea42 0103 	orr.w	r1, r2, r3
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	1e5a      	subs	r2, r3, #1
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	430a      	orrs	r2, r1
 8003e2c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2200      	movs	r2, #0
 8003e32:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2201      	movs	r2, #1
 8003e38:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003e3c:	2300      	movs	r3, #0
}
 8003e3e:	4618      	mov	r0, r3
 8003e40:	3710      	adds	r7, #16
 8003e42:	46bd      	mov	sp, r7
 8003e44:	bd80      	pop	{r7, pc}
	...

08003e48 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8003e48:	b480      	push	{r7}
 8003e4a:	b087      	sub	sp, #28
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
 8003e50:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003e5e:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8003e60:	7cfb      	ldrb	r3, [r7, #19]
 8003e62:	2b01      	cmp	r3, #1
 8003e64:	d003      	beq.n	8003e6e <HAL_CAN_ConfigFilter+0x26>
 8003e66:	7cfb      	ldrb	r3, [r7, #19]
 8003e68:	2b02      	cmp	r3, #2
 8003e6a:	f040 80be 	bne.w	8003fea <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8003e6e:	4b65      	ldr	r3, [pc, #404]	; (8004004 <HAL_CAN_ConfigFilter+0x1bc>)
 8003e70:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003e72:	697b      	ldr	r3, [r7, #20]
 8003e74:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003e78:	f043 0201 	orr.w	r2, r3, #1
 8003e7c:	697b      	ldr	r3, [r7, #20]
 8003e7e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8003e82:	697b      	ldr	r3, [r7, #20]
 8003e84:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003e88:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003e8c:	697b      	ldr	r3, [r7, #20]
 8003e8e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8003e92:	697b      	ldr	r3, [r7, #20]
 8003e94:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e9c:	021b      	lsls	r3, r3, #8
 8003e9e:	431a      	orrs	r2, r3
 8003ea0:	697b      	ldr	r3, [r7, #20]
 8003ea2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	695b      	ldr	r3, [r3, #20]
 8003eaa:	f003 031f 	and.w	r3, r3, #31
 8003eae:	2201      	movs	r2, #1
 8003eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8003eb4:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8003eb6:	697b      	ldr	r3, [r7, #20]
 8003eb8:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	43db      	mvns	r3, r3
 8003ec0:	401a      	ands	r2, r3
 8003ec2:	697b      	ldr	r3, [r7, #20]
 8003ec4:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	69db      	ldr	r3, [r3, #28]
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d123      	bne.n	8003f18 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8003ed0:	697b      	ldr	r3, [r7, #20]
 8003ed2:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	43db      	mvns	r3, r3
 8003eda:	401a      	ands	r2, r3
 8003edc:	697b      	ldr	r3, [r7, #20]
 8003ede:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	68db      	ldr	r3, [r3, #12]
 8003ee6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003eee:	683a      	ldr	r2, [r7, #0]
 8003ef0:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003ef2:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003ef4:	697b      	ldr	r3, [r7, #20]
 8003ef6:	3248      	adds	r2, #72	; 0x48
 8003ef8:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	689b      	ldr	r3, [r3, #8]
 8003f00:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003f0c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003f0e:	6979      	ldr	r1, [r7, #20]
 8003f10:	3348      	adds	r3, #72	; 0x48
 8003f12:	00db      	lsls	r3, r3, #3
 8003f14:	440b      	add	r3, r1
 8003f16:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	69db      	ldr	r3, [r3, #28]
 8003f1c:	2b01      	cmp	r3, #1
 8003f1e:	d122      	bne.n	8003f66 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8003f20:	697b      	ldr	r3, [r7, #20]
 8003f22:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	431a      	orrs	r2, r3
 8003f2a:	697b      	ldr	r3, [r7, #20]
 8003f2c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003f36:	683b      	ldr	r3, [r7, #0]
 8003f38:	685b      	ldr	r3, [r3, #4]
 8003f3a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003f3c:	683a      	ldr	r2, [r7, #0]
 8003f3e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003f40:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003f42:	697b      	ldr	r3, [r7, #20]
 8003f44:	3248      	adds	r2, #72	; 0x48
 8003f46:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	689b      	ldr	r3, [r3, #8]
 8003f4e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	68db      	ldr	r3, [r3, #12]
 8003f54:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003f5a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003f5c:	6979      	ldr	r1, [r7, #20]
 8003f5e:	3348      	adds	r3, #72	; 0x48
 8003f60:	00db      	lsls	r3, r3, #3
 8003f62:	440b      	add	r3, r1
 8003f64:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	699b      	ldr	r3, [r3, #24]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d109      	bne.n	8003f82 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8003f6e:	697b      	ldr	r3, [r7, #20]
 8003f70:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	43db      	mvns	r3, r3
 8003f78:	401a      	ands	r2, r3
 8003f7a:	697b      	ldr	r3, [r7, #20]
 8003f7c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8003f80:	e007      	b.n	8003f92 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003f82:	697b      	ldr	r3, [r7, #20]
 8003f84:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	431a      	orrs	r2, r3
 8003f8c:	697b      	ldr	r3, [r7, #20]
 8003f8e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	691b      	ldr	r3, [r3, #16]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d109      	bne.n	8003fae <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003f9a:	697b      	ldr	r3, [r7, #20]
 8003f9c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	43db      	mvns	r3, r3
 8003fa4:	401a      	ands	r2, r3
 8003fa6:	697b      	ldr	r3, [r7, #20]
 8003fa8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8003fac:	e007      	b.n	8003fbe <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003fae:	697b      	ldr	r3, [r7, #20]
 8003fb0:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	431a      	orrs	r2, r3
 8003fb8:	697b      	ldr	r3, [r7, #20]
 8003fba:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	6a1b      	ldr	r3, [r3, #32]
 8003fc2:	2b01      	cmp	r3, #1
 8003fc4:	d107      	bne.n	8003fd6 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8003fc6:	697b      	ldr	r3, [r7, #20]
 8003fc8:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	431a      	orrs	r2, r3
 8003fd0:	697b      	ldr	r3, [r7, #20]
 8003fd2:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003fd6:	697b      	ldr	r3, [r7, #20]
 8003fd8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003fdc:	f023 0201 	bic.w	r2, r3, #1
 8003fe0:	697b      	ldr	r3, [r7, #20]
 8003fe2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	e006      	b.n	8003ff8 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fee:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003ff6:	2301      	movs	r3, #1
  }
}
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	371c      	adds	r7, #28
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004002:	4770      	bx	lr
 8004004:	40006400 	.word	0x40006400

08004008 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b084      	sub	sp, #16
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004016:	b2db      	uxtb	r3, r3
 8004018:	2b01      	cmp	r3, #1
 800401a:	d12e      	bne.n	800407a <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2202      	movs	r2, #2
 8004020:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	681a      	ldr	r2, [r3, #0]
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f022 0201 	bic.w	r2, r2, #1
 8004032:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004034:	f7ff fe00 	bl	8003c38 <HAL_GetTick>
 8004038:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800403a:	e012      	b.n	8004062 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800403c:	f7ff fdfc 	bl	8003c38 <HAL_GetTick>
 8004040:	4602      	mov	r2, r0
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	1ad3      	subs	r3, r2, r3
 8004046:	2b0a      	cmp	r3, #10
 8004048:	d90b      	bls.n	8004062 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800404e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2205      	movs	r2, #5
 800405a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800405e:	2301      	movs	r3, #1
 8004060:	e012      	b.n	8004088 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	f003 0301 	and.w	r3, r3, #1
 800406c:	2b00      	cmp	r3, #0
 800406e:	d1e5      	bne.n	800403c <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2200      	movs	r2, #0
 8004074:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8004076:	2300      	movs	r3, #0
 8004078:	e006      	b.n	8004088 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800407e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004086:	2301      	movs	r3, #1
  }
}
 8004088:	4618      	mov	r0, r3
 800408a:	3710      	adds	r7, #16
 800408c:	46bd      	mov	sp, r7
 800408e:	bd80      	pop	{r7, pc}

08004090 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8004090:	b480      	push	{r7}
 8004092:	b087      	sub	sp, #28
 8004094:	af00      	add	r7, sp, #0
 8004096:	60f8      	str	r0, [r7, #12]
 8004098:	60b9      	str	r1, [r7, #8]
 800409a:	607a      	str	r2, [r7, #4]
 800409c:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80040a4:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80040a6:	7dfb      	ldrb	r3, [r7, #23]
 80040a8:	2b01      	cmp	r3, #1
 80040aa:	d003      	beq.n	80040b4 <HAL_CAN_GetRxMessage+0x24>
 80040ac:	7dfb      	ldrb	r3, [r7, #23]
 80040ae:	2b02      	cmp	r3, #2
 80040b0:	f040 80f3 	bne.w	800429a <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80040b4:	68bb      	ldr	r3, [r7, #8]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d10e      	bne.n	80040d8 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	68db      	ldr	r3, [r3, #12]
 80040c0:	f003 0303 	and.w	r3, r3, #3
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d116      	bne.n	80040f6 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040cc:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80040d4:	2301      	movs	r3, #1
 80040d6:	e0e7      	b.n	80042a8 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	691b      	ldr	r3, [r3, #16]
 80040de:	f003 0303 	and.w	r3, r3, #3
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d107      	bne.n	80040f6 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040ea:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80040f2:	2301      	movs	r3, #1
 80040f4:	e0d8      	b.n	80042a8 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681a      	ldr	r2, [r3, #0]
 80040fa:	68bb      	ldr	r3, [r7, #8]
 80040fc:	331b      	adds	r3, #27
 80040fe:	011b      	lsls	r3, r3, #4
 8004100:	4413      	add	r3, r2
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f003 0204 	and.w	r2, r3, #4
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	689b      	ldr	r3, [r3, #8]
 8004110:	2b00      	cmp	r3, #0
 8004112:	d10c      	bne.n	800412e <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	681a      	ldr	r2, [r3, #0]
 8004118:	68bb      	ldr	r3, [r7, #8]
 800411a:	331b      	adds	r3, #27
 800411c:	011b      	lsls	r3, r3, #4
 800411e:	4413      	add	r3, r2
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	0d5b      	lsrs	r3, r3, #21
 8004124:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	601a      	str	r2, [r3, #0]
 800412c:	e00b      	b.n	8004146 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681a      	ldr	r2, [r3, #0]
 8004132:	68bb      	ldr	r3, [r7, #8]
 8004134:	331b      	adds	r3, #27
 8004136:	011b      	lsls	r3, r3, #4
 8004138:	4413      	add	r3, r2
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	08db      	lsrs	r3, r3, #3
 800413e:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681a      	ldr	r2, [r3, #0]
 800414a:	68bb      	ldr	r3, [r7, #8]
 800414c:	331b      	adds	r3, #27
 800414e:	011b      	lsls	r3, r3, #4
 8004150:	4413      	add	r3, r2
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f003 0202 	and.w	r2, r3, #2
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681a      	ldr	r2, [r3, #0]
 8004160:	68bb      	ldr	r3, [r7, #8]
 8004162:	331b      	adds	r3, #27
 8004164:	011b      	lsls	r3, r3, #4
 8004166:	4413      	add	r3, r2
 8004168:	3304      	adds	r3, #4
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f003 020f 	and.w	r2, r3, #15
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681a      	ldr	r2, [r3, #0]
 8004178:	68bb      	ldr	r3, [r7, #8]
 800417a:	331b      	adds	r3, #27
 800417c:	011b      	lsls	r3, r3, #4
 800417e:	4413      	add	r3, r2
 8004180:	3304      	adds	r3, #4
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	0a1b      	lsrs	r3, r3, #8
 8004186:	b2da      	uxtb	r2, r3
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681a      	ldr	r2, [r3, #0]
 8004190:	68bb      	ldr	r3, [r7, #8]
 8004192:	331b      	adds	r3, #27
 8004194:	011b      	lsls	r3, r3, #4
 8004196:	4413      	add	r3, r2
 8004198:	3304      	adds	r3, #4
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	0c1b      	lsrs	r3, r3, #16
 800419e:	b29a      	uxth	r2, r3
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681a      	ldr	r2, [r3, #0]
 80041a8:	68bb      	ldr	r3, [r7, #8]
 80041aa:	011b      	lsls	r3, r3, #4
 80041ac:	4413      	add	r3, r2
 80041ae:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	b2da      	uxtb	r2, r3
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	681a      	ldr	r2, [r3, #0]
 80041be:	68bb      	ldr	r3, [r7, #8]
 80041c0:	011b      	lsls	r3, r3, #4
 80041c2:	4413      	add	r3, r2
 80041c4:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	0a1a      	lsrs	r2, r3, #8
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	3301      	adds	r3, #1
 80041d0:	b2d2      	uxtb	r2, r2
 80041d2:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681a      	ldr	r2, [r3, #0]
 80041d8:	68bb      	ldr	r3, [r7, #8]
 80041da:	011b      	lsls	r3, r3, #4
 80041dc:	4413      	add	r3, r2
 80041de:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	0c1a      	lsrs	r2, r3, #16
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	3302      	adds	r3, #2
 80041ea:	b2d2      	uxtb	r2, r2
 80041ec:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681a      	ldr	r2, [r3, #0]
 80041f2:	68bb      	ldr	r3, [r7, #8]
 80041f4:	011b      	lsls	r3, r3, #4
 80041f6:	4413      	add	r3, r2
 80041f8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	0e1a      	lsrs	r2, r3, #24
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	3303      	adds	r3, #3
 8004204:	b2d2      	uxtb	r2, r2
 8004206:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681a      	ldr	r2, [r3, #0]
 800420c:	68bb      	ldr	r3, [r7, #8]
 800420e:	011b      	lsls	r3, r3, #4
 8004210:	4413      	add	r3, r2
 8004212:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004216:	681a      	ldr	r2, [r3, #0]
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	3304      	adds	r3, #4
 800421c:	b2d2      	uxtb	r2, r2
 800421e:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681a      	ldr	r2, [r3, #0]
 8004224:	68bb      	ldr	r3, [r7, #8]
 8004226:	011b      	lsls	r3, r3, #4
 8004228:	4413      	add	r3, r2
 800422a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	0a1a      	lsrs	r2, r3, #8
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	3305      	adds	r3, #5
 8004236:	b2d2      	uxtb	r2, r2
 8004238:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	681a      	ldr	r2, [r3, #0]
 800423e:	68bb      	ldr	r3, [r7, #8]
 8004240:	011b      	lsls	r3, r3, #4
 8004242:	4413      	add	r3, r2
 8004244:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	0c1a      	lsrs	r2, r3, #16
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	3306      	adds	r3, #6
 8004250:	b2d2      	uxtb	r2, r2
 8004252:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681a      	ldr	r2, [r3, #0]
 8004258:	68bb      	ldr	r3, [r7, #8]
 800425a:	011b      	lsls	r3, r3, #4
 800425c:	4413      	add	r3, r2
 800425e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	0e1a      	lsrs	r2, r3, #24
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	3307      	adds	r3, #7
 800426a:	b2d2      	uxtb	r2, r2
 800426c:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800426e:	68bb      	ldr	r3, [r7, #8]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d108      	bne.n	8004286 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	68da      	ldr	r2, [r3, #12]
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f042 0220 	orr.w	r2, r2, #32
 8004282:	60da      	str	r2, [r3, #12]
 8004284:	e007      	b.n	8004296 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	691a      	ldr	r2, [r3, #16]
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f042 0220 	orr.w	r2, r2, #32
 8004294:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8004296:	2300      	movs	r3, #0
 8004298:	e006      	b.n	80042a8 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800429e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80042a6:	2301      	movs	r3, #1
  }
}
 80042a8:	4618      	mov	r0, r3
 80042aa:	371c      	adds	r7, #28
 80042ac:	46bd      	mov	sp, r7
 80042ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b2:	4770      	bx	lr

080042b4 <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 80042b4:	b480      	push	{r7}
 80042b6:	b085      	sub	sp, #20
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
 80042bc:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 80042be:	2300      	movs	r3, #0
 80042c0:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80042c8:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80042ca:	7afb      	ldrb	r3, [r7, #11]
 80042cc:	2b01      	cmp	r3, #1
 80042ce:	d002      	beq.n	80042d6 <HAL_CAN_GetRxFifoFillLevel+0x22>
 80042d0:	7afb      	ldrb	r3, [r7, #11]
 80042d2:	2b02      	cmp	r3, #2
 80042d4:	d10f      	bne.n	80042f6 <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d106      	bne.n	80042ea <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	68db      	ldr	r3, [r3, #12]
 80042e2:	f003 0303 	and.w	r3, r3, #3
 80042e6:	60fb      	str	r3, [r7, #12]
 80042e8:	e005      	b.n	80042f6 <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	691b      	ldr	r3, [r3, #16]
 80042f0:	f003 0303 	and.w	r3, r3, #3
 80042f4:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 80042f6:	68fb      	ldr	r3, [r7, #12]
}
 80042f8:	4618      	mov	r0, r3
 80042fa:	3714      	adds	r7, #20
 80042fc:	46bd      	mov	sp, r7
 80042fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004302:	4770      	bx	lr

08004304 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8004304:	b480      	push	{r7}
 8004306:	b085      	sub	sp, #20
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
 800430c:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004314:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8004316:	7bfb      	ldrb	r3, [r7, #15]
 8004318:	2b01      	cmp	r3, #1
 800431a:	d002      	beq.n	8004322 <HAL_CAN_ActivateNotification+0x1e>
 800431c:	7bfb      	ldrb	r3, [r7, #15]
 800431e:	2b02      	cmp	r3, #2
 8004320:	d109      	bne.n	8004336 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	6959      	ldr	r1, [r3, #20]
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	683a      	ldr	r2, [r7, #0]
 800432e:	430a      	orrs	r2, r1
 8004330:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8004332:	2300      	movs	r3, #0
 8004334:	e006      	b.n	8004344 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800433a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004342:	2301      	movs	r3, #1
  }
}
 8004344:	4618      	mov	r0, r3
 8004346:	3714      	adds	r7, #20
 8004348:	46bd      	mov	sp, r7
 800434a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434e:	4770      	bx	lr

08004350 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8004350:	b580      	push	{r7, lr}
 8004352:	b08a      	sub	sp, #40	; 0x28
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8004358:	2300      	movs	r3, #0
 800435a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	695b      	ldr	r3, [r3, #20]
 8004362:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	689b      	ldr	r3, [r3, #8]
 8004372:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	68db      	ldr	r3, [r3, #12]
 800437a:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	691b      	ldr	r3, [r3, #16]
 8004382:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	699b      	ldr	r3, [r3, #24]
 800438a:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800438c:	6a3b      	ldr	r3, [r7, #32]
 800438e:	f003 0301 	and.w	r3, r3, #1
 8004392:	2b00      	cmp	r3, #0
 8004394:	d07c      	beq.n	8004490 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8004396:	69bb      	ldr	r3, [r7, #24]
 8004398:	f003 0301 	and.w	r3, r3, #1
 800439c:	2b00      	cmp	r3, #0
 800439e:	d023      	beq.n	80043e8 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	2201      	movs	r2, #1
 80043a6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80043a8:	69bb      	ldr	r3, [r7, #24]
 80043aa:	f003 0302 	and.w	r3, r3, #2
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d003      	beq.n	80043ba <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80043b2:	6878      	ldr	r0, [r7, #4]
 80043b4:	f000 f983 	bl	80046be <HAL_CAN_TxMailbox0CompleteCallback>
 80043b8:	e016      	b.n	80043e8 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80043ba:	69bb      	ldr	r3, [r7, #24]
 80043bc:	f003 0304 	and.w	r3, r3, #4
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d004      	beq.n	80043ce <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80043c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043c6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80043ca:	627b      	str	r3, [r7, #36]	; 0x24
 80043cc:	e00c      	b.n	80043e8 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80043ce:	69bb      	ldr	r3, [r7, #24]
 80043d0:	f003 0308 	and.w	r3, r3, #8
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d004      	beq.n	80043e2 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80043d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043da:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80043de:	627b      	str	r3, [r7, #36]	; 0x24
 80043e0:	e002      	b.n	80043e8 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80043e2:	6878      	ldr	r0, [r7, #4]
 80043e4:	f000 f989 	bl	80046fa <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80043e8:	69bb      	ldr	r3, [r7, #24]
 80043ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d024      	beq.n	800443c <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80043fa:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80043fc:	69bb      	ldr	r3, [r7, #24]
 80043fe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004402:	2b00      	cmp	r3, #0
 8004404:	d003      	beq.n	800440e <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8004406:	6878      	ldr	r0, [r7, #4]
 8004408:	f000 f963 	bl	80046d2 <HAL_CAN_TxMailbox1CompleteCallback>
 800440c:	e016      	b.n	800443c <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800440e:	69bb      	ldr	r3, [r7, #24]
 8004410:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004414:	2b00      	cmp	r3, #0
 8004416:	d004      	beq.n	8004422 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8004418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800441a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800441e:	627b      	str	r3, [r7, #36]	; 0x24
 8004420:	e00c      	b.n	800443c <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8004422:	69bb      	ldr	r3, [r7, #24]
 8004424:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004428:	2b00      	cmp	r3, #0
 800442a:	d004      	beq.n	8004436 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800442c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800442e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004432:	627b      	str	r3, [r7, #36]	; 0x24
 8004434:	e002      	b.n	800443c <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8004436:	6878      	ldr	r0, [r7, #4]
 8004438:	f000 f969 	bl	800470e <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800443c:	69bb      	ldr	r3, [r7, #24]
 800443e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004442:	2b00      	cmp	r3, #0
 8004444:	d024      	beq.n	8004490 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800444e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8004450:	69bb      	ldr	r3, [r7, #24]
 8004452:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004456:	2b00      	cmp	r3, #0
 8004458:	d003      	beq.n	8004462 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800445a:	6878      	ldr	r0, [r7, #4]
 800445c:	f000 f943 	bl	80046e6 <HAL_CAN_TxMailbox2CompleteCallback>
 8004460:	e016      	b.n	8004490 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8004462:	69bb      	ldr	r3, [r7, #24]
 8004464:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004468:	2b00      	cmp	r3, #0
 800446a:	d004      	beq.n	8004476 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800446c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800446e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004472:	627b      	str	r3, [r7, #36]	; 0x24
 8004474:	e00c      	b.n	8004490 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8004476:	69bb      	ldr	r3, [r7, #24]
 8004478:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800447c:	2b00      	cmp	r3, #0
 800447e:	d004      	beq.n	800448a <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8004480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004482:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004486:	627b      	str	r3, [r7, #36]	; 0x24
 8004488:	e002      	b.n	8004490 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800448a:	6878      	ldr	r0, [r7, #4]
 800448c:	f000 f949 	bl	8004722 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8004490:	6a3b      	ldr	r3, [r7, #32]
 8004492:	f003 0308 	and.w	r3, r3, #8
 8004496:	2b00      	cmp	r3, #0
 8004498:	d00c      	beq.n	80044b4 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800449a:	697b      	ldr	r3, [r7, #20]
 800449c:	f003 0310 	and.w	r3, r3, #16
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d007      	beq.n	80044b4 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80044a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044a6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80044aa:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	2210      	movs	r2, #16
 80044b2:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80044b4:	6a3b      	ldr	r3, [r7, #32]
 80044b6:	f003 0304 	and.w	r3, r3, #4
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d00b      	beq.n	80044d6 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80044be:	697b      	ldr	r3, [r7, #20]
 80044c0:	f003 0308 	and.w	r3, r3, #8
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d006      	beq.n	80044d6 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	2208      	movs	r2, #8
 80044ce:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80044d0:	6878      	ldr	r0, [r7, #4]
 80044d2:	f000 f930 	bl	8004736 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80044d6:	6a3b      	ldr	r3, [r7, #32]
 80044d8:	f003 0302 	and.w	r3, r3, #2
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d009      	beq.n	80044f4 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	68db      	ldr	r3, [r3, #12]
 80044e6:	f003 0303 	and.w	r3, r3, #3
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d002      	beq.n	80044f4 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80044ee:	6878      	ldr	r0, [r7, #4]
 80044f0:	f7fc f892 	bl	8000618 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80044f4:	6a3b      	ldr	r3, [r7, #32]
 80044f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d00c      	beq.n	8004518 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80044fe:	693b      	ldr	r3, [r7, #16]
 8004500:	f003 0310 	and.w	r3, r3, #16
 8004504:	2b00      	cmp	r3, #0
 8004506:	d007      	beq.n	8004518 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8004508:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800450a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800450e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	2210      	movs	r2, #16
 8004516:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8004518:	6a3b      	ldr	r3, [r7, #32]
 800451a:	f003 0320 	and.w	r3, r3, #32
 800451e:	2b00      	cmp	r3, #0
 8004520:	d00b      	beq.n	800453a <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8004522:	693b      	ldr	r3, [r7, #16]
 8004524:	f003 0308 	and.w	r3, r3, #8
 8004528:	2b00      	cmp	r3, #0
 800452a:	d006      	beq.n	800453a <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	2208      	movs	r2, #8
 8004532:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8004534:	6878      	ldr	r0, [r7, #4]
 8004536:	f000 f912 	bl	800475e <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800453a:	6a3b      	ldr	r3, [r7, #32]
 800453c:	f003 0310 	and.w	r3, r3, #16
 8004540:	2b00      	cmp	r3, #0
 8004542:	d009      	beq.n	8004558 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	691b      	ldr	r3, [r3, #16]
 800454a:	f003 0303 	and.w	r3, r3, #3
 800454e:	2b00      	cmp	r3, #0
 8004550:	d002      	beq.n	8004558 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8004552:	6878      	ldr	r0, [r7, #4]
 8004554:	f000 f8f9 	bl	800474a <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8004558:	6a3b      	ldr	r3, [r7, #32]
 800455a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800455e:	2b00      	cmp	r3, #0
 8004560:	d00b      	beq.n	800457a <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8004562:	69fb      	ldr	r3, [r7, #28]
 8004564:	f003 0310 	and.w	r3, r3, #16
 8004568:	2b00      	cmp	r3, #0
 800456a:	d006      	beq.n	800457a <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	2210      	movs	r2, #16
 8004572:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8004574:	6878      	ldr	r0, [r7, #4]
 8004576:	f000 f8fc 	bl	8004772 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800457a:	6a3b      	ldr	r3, [r7, #32]
 800457c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004580:	2b00      	cmp	r3, #0
 8004582:	d00b      	beq.n	800459c <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8004584:	69fb      	ldr	r3, [r7, #28]
 8004586:	f003 0308 	and.w	r3, r3, #8
 800458a:	2b00      	cmp	r3, #0
 800458c:	d006      	beq.n	800459c <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	2208      	movs	r2, #8
 8004594:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8004596:	6878      	ldr	r0, [r7, #4]
 8004598:	f000 f8f5 	bl	8004786 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800459c:	6a3b      	ldr	r3, [r7, #32]
 800459e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d07b      	beq.n	800469e <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80045a6:	69fb      	ldr	r3, [r7, #28]
 80045a8:	f003 0304 	and.w	r3, r3, #4
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d072      	beq.n	8004696 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80045b0:	6a3b      	ldr	r3, [r7, #32]
 80045b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d008      	beq.n	80045cc <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d003      	beq.n	80045cc <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80045c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045c6:	f043 0301 	orr.w	r3, r3, #1
 80045ca:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80045cc:	6a3b      	ldr	r3, [r7, #32]
 80045ce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d008      	beq.n	80045e8 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d003      	beq.n	80045e8 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80045e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045e2:	f043 0302 	orr.w	r3, r3, #2
 80045e6:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80045e8:	6a3b      	ldr	r3, [r7, #32]
 80045ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d008      	beq.n	8004604 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d003      	beq.n	8004604 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80045fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045fe:	f043 0304 	orr.w	r3, r3, #4
 8004602:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004604:	6a3b      	ldr	r3, [r7, #32]
 8004606:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800460a:	2b00      	cmp	r3, #0
 800460c:	d043      	beq.n	8004696 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004614:	2b00      	cmp	r3, #0
 8004616:	d03e      	beq.n	8004696 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800461e:	2b60      	cmp	r3, #96	; 0x60
 8004620:	d02b      	beq.n	800467a <HAL_CAN_IRQHandler+0x32a>
 8004622:	2b60      	cmp	r3, #96	; 0x60
 8004624:	d82e      	bhi.n	8004684 <HAL_CAN_IRQHandler+0x334>
 8004626:	2b50      	cmp	r3, #80	; 0x50
 8004628:	d022      	beq.n	8004670 <HAL_CAN_IRQHandler+0x320>
 800462a:	2b50      	cmp	r3, #80	; 0x50
 800462c:	d82a      	bhi.n	8004684 <HAL_CAN_IRQHandler+0x334>
 800462e:	2b40      	cmp	r3, #64	; 0x40
 8004630:	d019      	beq.n	8004666 <HAL_CAN_IRQHandler+0x316>
 8004632:	2b40      	cmp	r3, #64	; 0x40
 8004634:	d826      	bhi.n	8004684 <HAL_CAN_IRQHandler+0x334>
 8004636:	2b30      	cmp	r3, #48	; 0x30
 8004638:	d010      	beq.n	800465c <HAL_CAN_IRQHandler+0x30c>
 800463a:	2b30      	cmp	r3, #48	; 0x30
 800463c:	d822      	bhi.n	8004684 <HAL_CAN_IRQHandler+0x334>
 800463e:	2b10      	cmp	r3, #16
 8004640:	d002      	beq.n	8004648 <HAL_CAN_IRQHandler+0x2f8>
 8004642:	2b20      	cmp	r3, #32
 8004644:	d005      	beq.n	8004652 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8004646:	e01d      	b.n	8004684 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8004648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800464a:	f043 0308 	orr.w	r3, r3, #8
 800464e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004650:	e019      	b.n	8004686 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8004652:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004654:	f043 0310 	orr.w	r3, r3, #16
 8004658:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800465a:	e014      	b.n	8004686 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800465c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800465e:	f043 0320 	orr.w	r3, r3, #32
 8004662:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004664:	e00f      	b.n	8004686 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8004666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004668:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800466c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800466e:	e00a      	b.n	8004686 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8004670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004672:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004676:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004678:	e005      	b.n	8004686 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800467a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800467c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004680:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004682:	e000      	b.n	8004686 <HAL_CAN_IRQHandler+0x336>
            break;
 8004684:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	699a      	ldr	r2, [r3, #24]
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8004694:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	2204      	movs	r2, #4
 800469c:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800469e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d008      	beq.n	80046b6 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80046a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046aa:	431a      	orrs	r2, r3
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80046b0:	6878      	ldr	r0, [r7, #4]
 80046b2:	f000 f872 	bl	800479a <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80046b6:	bf00      	nop
 80046b8:	3728      	adds	r7, #40	; 0x28
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bd80      	pop	{r7, pc}

080046be <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80046be:	b480      	push	{r7}
 80046c0:	b083      	sub	sp, #12
 80046c2:	af00      	add	r7, sp, #0
 80046c4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80046c6:	bf00      	nop
 80046c8:	370c      	adds	r7, #12
 80046ca:	46bd      	mov	sp, r7
 80046cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d0:	4770      	bx	lr

080046d2 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80046d2:	b480      	push	{r7}
 80046d4:	b083      	sub	sp, #12
 80046d6:	af00      	add	r7, sp, #0
 80046d8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80046da:	bf00      	nop
 80046dc:	370c      	adds	r7, #12
 80046de:	46bd      	mov	sp, r7
 80046e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e4:	4770      	bx	lr

080046e6 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80046e6:	b480      	push	{r7}
 80046e8:	b083      	sub	sp, #12
 80046ea:	af00      	add	r7, sp, #0
 80046ec:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80046ee:	bf00      	nop
 80046f0:	370c      	adds	r7, #12
 80046f2:	46bd      	mov	sp, r7
 80046f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f8:	4770      	bx	lr

080046fa <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80046fa:	b480      	push	{r7}
 80046fc:	b083      	sub	sp, #12
 80046fe:	af00      	add	r7, sp, #0
 8004700:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8004702:	bf00      	nop
 8004704:	370c      	adds	r7, #12
 8004706:	46bd      	mov	sp, r7
 8004708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470c:	4770      	bx	lr

0800470e <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800470e:	b480      	push	{r7}
 8004710:	b083      	sub	sp, #12
 8004712:	af00      	add	r7, sp, #0
 8004714:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8004716:	bf00      	nop
 8004718:	370c      	adds	r7, #12
 800471a:	46bd      	mov	sp, r7
 800471c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004720:	4770      	bx	lr

08004722 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004722:	b480      	push	{r7}
 8004724:	b083      	sub	sp, #12
 8004726:	af00      	add	r7, sp, #0
 8004728:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800472a:	bf00      	nop
 800472c:	370c      	adds	r7, #12
 800472e:	46bd      	mov	sp, r7
 8004730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004734:	4770      	bx	lr

08004736 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8004736:	b480      	push	{r7}
 8004738:	b083      	sub	sp, #12
 800473a:	af00      	add	r7, sp, #0
 800473c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800473e:	bf00      	nop
 8004740:	370c      	adds	r7, #12
 8004742:	46bd      	mov	sp, r7
 8004744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004748:	4770      	bx	lr

0800474a <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800474a:	b480      	push	{r7}
 800474c:	b083      	sub	sp, #12
 800474e:	af00      	add	r7, sp, #0
 8004750:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8004752:	bf00      	nop
 8004754:	370c      	adds	r7, #12
 8004756:	46bd      	mov	sp, r7
 8004758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475c:	4770      	bx	lr

0800475e <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800475e:	b480      	push	{r7}
 8004760:	b083      	sub	sp, #12
 8004762:	af00      	add	r7, sp, #0
 8004764:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8004766:	bf00      	nop
 8004768:	370c      	adds	r7, #12
 800476a:	46bd      	mov	sp, r7
 800476c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004770:	4770      	bx	lr

08004772 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8004772:	b480      	push	{r7}
 8004774:	b083      	sub	sp, #12
 8004776:	af00      	add	r7, sp, #0
 8004778:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800477a:	bf00      	nop
 800477c:	370c      	adds	r7, #12
 800477e:	46bd      	mov	sp, r7
 8004780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004784:	4770      	bx	lr

08004786 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8004786:	b480      	push	{r7}
 8004788:	b083      	sub	sp, #12
 800478a:	af00      	add	r7, sp, #0
 800478c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800478e:	bf00      	nop
 8004790:	370c      	adds	r7, #12
 8004792:	46bd      	mov	sp, r7
 8004794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004798:	4770      	bx	lr

0800479a <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800479a:	b480      	push	{r7}
 800479c:	b083      	sub	sp, #12
 800479e:	af00      	add	r7, sp, #0
 80047a0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80047a2:	bf00      	nop
 80047a4:	370c      	adds	r7, #12
 80047a6:	46bd      	mov	sp, r7
 80047a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ac:	4770      	bx	lr
	...

080047b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80047b0:	b480      	push	{r7}
 80047b2:	b085      	sub	sp, #20
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	f003 0307 	and.w	r3, r3, #7
 80047be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80047c0:	4b0c      	ldr	r3, [pc, #48]	; (80047f4 <__NVIC_SetPriorityGrouping+0x44>)
 80047c2:	68db      	ldr	r3, [r3, #12]
 80047c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80047c6:	68ba      	ldr	r2, [r7, #8]
 80047c8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80047cc:	4013      	ands	r3, r2
 80047ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80047d4:	68bb      	ldr	r3, [r7, #8]
 80047d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80047d8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80047dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80047e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80047e2:	4a04      	ldr	r2, [pc, #16]	; (80047f4 <__NVIC_SetPriorityGrouping+0x44>)
 80047e4:	68bb      	ldr	r3, [r7, #8]
 80047e6:	60d3      	str	r3, [r2, #12]
}
 80047e8:	bf00      	nop
 80047ea:	3714      	adds	r7, #20
 80047ec:	46bd      	mov	sp, r7
 80047ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f2:	4770      	bx	lr
 80047f4:	e000ed00 	.word	0xe000ed00

080047f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80047f8:	b480      	push	{r7}
 80047fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80047fc:	4b04      	ldr	r3, [pc, #16]	; (8004810 <__NVIC_GetPriorityGrouping+0x18>)
 80047fe:	68db      	ldr	r3, [r3, #12]
 8004800:	0a1b      	lsrs	r3, r3, #8
 8004802:	f003 0307 	and.w	r3, r3, #7
}
 8004806:	4618      	mov	r0, r3
 8004808:	46bd      	mov	sp, r7
 800480a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480e:	4770      	bx	lr
 8004810:	e000ed00 	.word	0xe000ed00

08004814 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004814:	b480      	push	{r7}
 8004816:	b083      	sub	sp, #12
 8004818:	af00      	add	r7, sp, #0
 800481a:	4603      	mov	r3, r0
 800481c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800481e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004822:	2b00      	cmp	r3, #0
 8004824:	db0b      	blt.n	800483e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004826:	79fb      	ldrb	r3, [r7, #7]
 8004828:	f003 021f 	and.w	r2, r3, #31
 800482c:	4907      	ldr	r1, [pc, #28]	; (800484c <__NVIC_EnableIRQ+0x38>)
 800482e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004832:	095b      	lsrs	r3, r3, #5
 8004834:	2001      	movs	r0, #1
 8004836:	fa00 f202 	lsl.w	r2, r0, r2
 800483a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800483e:	bf00      	nop
 8004840:	370c      	adds	r7, #12
 8004842:	46bd      	mov	sp, r7
 8004844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004848:	4770      	bx	lr
 800484a:	bf00      	nop
 800484c:	e000e100 	.word	0xe000e100

08004850 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004850:	b480      	push	{r7}
 8004852:	b083      	sub	sp, #12
 8004854:	af00      	add	r7, sp, #0
 8004856:	4603      	mov	r3, r0
 8004858:	6039      	str	r1, [r7, #0]
 800485a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800485c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004860:	2b00      	cmp	r3, #0
 8004862:	db0a      	blt.n	800487a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	b2da      	uxtb	r2, r3
 8004868:	490c      	ldr	r1, [pc, #48]	; (800489c <__NVIC_SetPriority+0x4c>)
 800486a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800486e:	0112      	lsls	r2, r2, #4
 8004870:	b2d2      	uxtb	r2, r2
 8004872:	440b      	add	r3, r1
 8004874:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004878:	e00a      	b.n	8004890 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	b2da      	uxtb	r2, r3
 800487e:	4908      	ldr	r1, [pc, #32]	; (80048a0 <__NVIC_SetPriority+0x50>)
 8004880:	79fb      	ldrb	r3, [r7, #7]
 8004882:	f003 030f 	and.w	r3, r3, #15
 8004886:	3b04      	subs	r3, #4
 8004888:	0112      	lsls	r2, r2, #4
 800488a:	b2d2      	uxtb	r2, r2
 800488c:	440b      	add	r3, r1
 800488e:	761a      	strb	r2, [r3, #24]
}
 8004890:	bf00      	nop
 8004892:	370c      	adds	r7, #12
 8004894:	46bd      	mov	sp, r7
 8004896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489a:	4770      	bx	lr
 800489c:	e000e100 	.word	0xe000e100
 80048a0:	e000ed00 	.word	0xe000ed00

080048a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80048a4:	b480      	push	{r7}
 80048a6:	b089      	sub	sp, #36	; 0x24
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	60f8      	str	r0, [r7, #12]
 80048ac:	60b9      	str	r1, [r7, #8]
 80048ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	f003 0307 	and.w	r3, r3, #7
 80048b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80048b8:	69fb      	ldr	r3, [r7, #28]
 80048ba:	f1c3 0307 	rsb	r3, r3, #7
 80048be:	2b04      	cmp	r3, #4
 80048c0:	bf28      	it	cs
 80048c2:	2304      	movcs	r3, #4
 80048c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80048c6:	69fb      	ldr	r3, [r7, #28]
 80048c8:	3304      	adds	r3, #4
 80048ca:	2b06      	cmp	r3, #6
 80048cc:	d902      	bls.n	80048d4 <NVIC_EncodePriority+0x30>
 80048ce:	69fb      	ldr	r3, [r7, #28]
 80048d0:	3b03      	subs	r3, #3
 80048d2:	e000      	b.n	80048d6 <NVIC_EncodePriority+0x32>
 80048d4:	2300      	movs	r3, #0
 80048d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80048d8:	f04f 32ff 	mov.w	r2, #4294967295
 80048dc:	69bb      	ldr	r3, [r7, #24]
 80048de:	fa02 f303 	lsl.w	r3, r2, r3
 80048e2:	43da      	mvns	r2, r3
 80048e4:	68bb      	ldr	r3, [r7, #8]
 80048e6:	401a      	ands	r2, r3
 80048e8:	697b      	ldr	r3, [r7, #20]
 80048ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80048ec:	f04f 31ff 	mov.w	r1, #4294967295
 80048f0:	697b      	ldr	r3, [r7, #20]
 80048f2:	fa01 f303 	lsl.w	r3, r1, r3
 80048f6:	43d9      	mvns	r1, r3
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80048fc:	4313      	orrs	r3, r2
         );
}
 80048fe:	4618      	mov	r0, r3
 8004900:	3724      	adds	r7, #36	; 0x24
 8004902:	46bd      	mov	sp, r7
 8004904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004908:	4770      	bx	lr

0800490a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800490a:	b580      	push	{r7, lr}
 800490c:	b082      	sub	sp, #8
 800490e:	af00      	add	r7, sp, #0
 8004910:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004912:	6878      	ldr	r0, [r7, #4]
 8004914:	f7ff ff4c 	bl	80047b0 <__NVIC_SetPriorityGrouping>
}
 8004918:	bf00      	nop
 800491a:	3708      	adds	r7, #8
 800491c:	46bd      	mov	sp, r7
 800491e:	bd80      	pop	{r7, pc}

08004920 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004920:	b580      	push	{r7, lr}
 8004922:	b086      	sub	sp, #24
 8004924:	af00      	add	r7, sp, #0
 8004926:	4603      	mov	r3, r0
 8004928:	60b9      	str	r1, [r7, #8]
 800492a:	607a      	str	r2, [r7, #4]
 800492c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800492e:	2300      	movs	r3, #0
 8004930:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004932:	f7ff ff61 	bl	80047f8 <__NVIC_GetPriorityGrouping>
 8004936:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004938:	687a      	ldr	r2, [r7, #4]
 800493a:	68b9      	ldr	r1, [r7, #8]
 800493c:	6978      	ldr	r0, [r7, #20]
 800493e:	f7ff ffb1 	bl	80048a4 <NVIC_EncodePriority>
 8004942:	4602      	mov	r2, r0
 8004944:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004948:	4611      	mov	r1, r2
 800494a:	4618      	mov	r0, r3
 800494c:	f7ff ff80 	bl	8004850 <__NVIC_SetPriority>
}
 8004950:	bf00      	nop
 8004952:	3718      	adds	r7, #24
 8004954:	46bd      	mov	sp, r7
 8004956:	bd80      	pop	{r7, pc}

08004958 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b082      	sub	sp, #8
 800495c:	af00      	add	r7, sp, #0
 800495e:	4603      	mov	r3, r0
 8004960:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004962:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004966:	4618      	mov	r0, r3
 8004968:	f7ff ff54 	bl	8004814 <__NVIC_EnableIRQ>
}
 800496c:	bf00      	nop
 800496e:	3708      	adds	r7, #8
 8004970:	46bd      	mov	sp, r7
 8004972:	bd80      	pop	{r7, pc}

08004974 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004974:	b580      	push	{r7, lr}
 8004976:	b086      	sub	sp, #24
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800497c:	2300      	movs	r3, #0
 800497e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004980:	f7ff f95a 	bl	8003c38 <HAL_GetTick>
 8004984:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2b00      	cmp	r3, #0
 800498a:	d101      	bne.n	8004990 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800498c:	2301      	movs	r3, #1
 800498e:	e099      	b.n	8004ac4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2200      	movs	r2, #0
 8004994:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2202      	movs	r2, #2
 800499c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	681a      	ldr	r2, [r3, #0]
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f022 0201 	bic.w	r2, r2, #1
 80049ae:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80049b0:	e00f      	b.n	80049d2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80049b2:	f7ff f941 	bl	8003c38 <HAL_GetTick>
 80049b6:	4602      	mov	r2, r0
 80049b8:	693b      	ldr	r3, [r7, #16]
 80049ba:	1ad3      	subs	r3, r2, r3
 80049bc:	2b05      	cmp	r3, #5
 80049be:	d908      	bls.n	80049d2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2220      	movs	r2, #32
 80049c4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	2203      	movs	r2, #3
 80049ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80049ce:	2303      	movs	r3, #3
 80049d0:	e078      	b.n	8004ac4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f003 0301 	and.w	r3, r3, #1
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d1e8      	bne.n	80049b2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80049e8:	697a      	ldr	r2, [r7, #20]
 80049ea:	4b38      	ldr	r3, [pc, #224]	; (8004acc <HAL_DMA_Init+0x158>)
 80049ec:	4013      	ands	r3, r2
 80049ee:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	685a      	ldr	r2, [r3, #4]
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	689b      	ldr	r3, [r3, #8]
 80049f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80049fe:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	691b      	ldr	r3, [r3, #16]
 8004a04:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004a0a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	699b      	ldr	r3, [r3, #24]
 8004a10:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004a16:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6a1b      	ldr	r3, [r3, #32]
 8004a1c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004a1e:	697a      	ldr	r2, [r7, #20]
 8004a20:	4313      	orrs	r3, r2
 8004a22:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a28:	2b04      	cmp	r3, #4
 8004a2a:	d107      	bne.n	8004a3c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a34:	4313      	orrs	r3, r2
 8004a36:	697a      	ldr	r2, [r7, #20]
 8004a38:	4313      	orrs	r3, r2
 8004a3a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	697a      	ldr	r2, [r7, #20]
 8004a42:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	695b      	ldr	r3, [r3, #20]
 8004a4a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004a4c:	697b      	ldr	r3, [r7, #20]
 8004a4e:	f023 0307 	bic.w	r3, r3, #7
 8004a52:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a58:	697a      	ldr	r2, [r7, #20]
 8004a5a:	4313      	orrs	r3, r2
 8004a5c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a62:	2b04      	cmp	r3, #4
 8004a64:	d117      	bne.n	8004a96 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a6a:	697a      	ldr	r2, [r7, #20]
 8004a6c:	4313      	orrs	r3, r2
 8004a6e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d00e      	beq.n	8004a96 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004a78:	6878      	ldr	r0, [r7, #4]
 8004a7a:	f000 fb01 	bl	8005080 <DMA_CheckFifoParam>
 8004a7e:	4603      	mov	r3, r0
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d008      	beq.n	8004a96 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2240      	movs	r2, #64	; 0x40
 8004a88:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	2201      	movs	r2, #1
 8004a8e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004a92:	2301      	movs	r3, #1
 8004a94:	e016      	b.n	8004ac4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	697a      	ldr	r2, [r7, #20]
 8004a9c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004a9e:	6878      	ldr	r0, [r7, #4]
 8004aa0:	f000 fab8 	bl	8005014 <DMA_CalcBaseAndBitshift>
 8004aa4:	4603      	mov	r3, r0
 8004aa6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004aac:	223f      	movs	r2, #63	; 0x3f
 8004aae:	409a      	lsls	r2, r3
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	2201      	movs	r2, #1
 8004abe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004ac2:	2300      	movs	r3, #0
}
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	3718      	adds	r7, #24
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	bd80      	pop	{r7, pc}
 8004acc:	f010803f 	.word	0xf010803f

08004ad0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b086      	sub	sp, #24
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	60f8      	str	r0, [r7, #12]
 8004ad8:	60b9      	str	r1, [r7, #8]
 8004ada:	607a      	str	r2, [r7, #4]
 8004adc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004ade:	2300      	movs	r3, #0
 8004ae0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ae6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004aee:	2b01      	cmp	r3, #1
 8004af0:	d101      	bne.n	8004af6 <HAL_DMA_Start_IT+0x26>
 8004af2:	2302      	movs	r3, #2
 8004af4:	e040      	b.n	8004b78 <HAL_DMA_Start_IT+0xa8>
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	2201      	movs	r2, #1
 8004afa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004b04:	b2db      	uxtb	r3, r3
 8004b06:	2b01      	cmp	r3, #1
 8004b08:	d12f      	bne.n	8004b6a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	2202      	movs	r2, #2
 8004b0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	2200      	movs	r2, #0
 8004b16:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	687a      	ldr	r2, [r7, #4]
 8004b1c:	68b9      	ldr	r1, [r7, #8]
 8004b1e:	68f8      	ldr	r0, [r7, #12]
 8004b20:	f000 fa4a 	bl	8004fb8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b28:	223f      	movs	r2, #63	; 0x3f
 8004b2a:	409a      	lsls	r2, r3
 8004b2c:	693b      	ldr	r3, [r7, #16]
 8004b2e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	681a      	ldr	r2, [r3, #0]
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f042 0216 	orr.w	r2, r2, #22
 8004b3e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d007      	beq.n	8004b58 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	681a      	ldr	r2, [r3, #0]
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f042 0208 	orr.w	r2, r2, #8
 8004b56:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	681a      	ldr	r2, [r3, #0]
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f042 0201 	orr.w	r2, r2, #1
 8004b66:	601a      	str	r2, [r3, #0]
 8004b68:	e005      	b.n	8004b76 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004b72:	2302      	movs	r3, #2
 8004b74:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004b76:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b78:	4618      	mov	r0, r3
 8004b7a:	3718      	adds	r7, #24
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	bd80      	pop	{r7, pc}

08004b80 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b084      	sub	sp, #16
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b8c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004b8e:	f7ff f853 	bl	8003c38 <HAL_GetTick>
 8004b92:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004b9a:	b2db      	uxtb	r3, r3
 8004b9c:	2b02      	cmp	r3, #2
 8004b9e:	d008      	beq.n	8004bb2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2280      	movs	r2, #128	; 0x80
 8004ba4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	2200      	movs	r2, #0
 8004baa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004bae:	2301      	movs	r3, #1
 8004bb0:	e052      	b.n	8004c58 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	681a      	ldr	r2, [r3, #0]
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f022 0216 	bic.w	r2, r2, #22
 8004bc0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	695a      	ldr	r2, [r3, #20]
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004bd0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d103      	bne.n	8004be2 <HAL_DMA_Abort+0x62>
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d007      	beq.n	8004bf2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	681a      	ldr	r2, [r3, #0]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f022 0208 	bic.w	r2, r2, #8
 8004bf0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	681a      	ldr	r2, [r3, #0]
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f022 0201 	bic.w	r2, r2, #1
 8004c00:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004c02:	e013      	b.n	8004c2c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004c04:	f7ff f818 	bl	8003c38 <HAL_GetTick>
 8004c08:	4602      	mov	r2, r0
 8004c0a:	68bb      	ldr	r3, [r7, #8]
 8004c0c:	1ad3      	subs	r3, r2, r3
 8004c0e:	2b05      	cmp	r3, #5
 8004c10:	d90c      	bls.n	8004c2c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2220      	movs	r2, #32
 8004c16:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2203      	movs	r2, #3
 8004c24:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8004c28:	2303      	movs	r3, #3
 8004c2a:	e015      	b.n	8004c58 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f003 0301 	and.w	r3, r3, #1
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d1e4      	bne.n	8004c04 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c3e:	223f      	movs	r2, #63	; 0x3f
 8004c40:	409a      	lsls	r2, r3
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	2200      	movs	r2, #0
 8004c4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2201      	movs	r2, #1
 8004c52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8004c56:	2300      	movs	r3, #0
}
 8004c58:	4618      	mov	r0, r3
 8004c5a:	3710      	adds	r7, #16
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	bd80      	pop	{r7, pc}

08004c60 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004c60:	b480      	push	{r7}
 8004c62:	b083      	sub	sp, #12
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004c6e:	b2db      	uxtb	r3, r3
 8004c70:	2b02      	cmp	r3, #2
 8004c72:	d004      	beq.n	8004c7e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2280      	movs	r2, #128	; 0x80
 8004c78:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	e00c      	b.n	8004c98 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2205      	movs	r2, #5
 8004c82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	681a      	ldr	r2, [r3, #0]
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f022 0201 	bic.w	r2, r2, #1
 8004c94:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004c96:	2300      	movs	r3, #0
}
 8004c98:	4618      	mov	r0, r3
 8004c9a:	370c      	adds	r7, #12
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca2:	4770      	bx	lr

08004ca4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b086      	sub	sp, #24
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004cac:	2300      	movs	r3, #0
 8004cae:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004cb0:	4b92      	ldr	r3, [pc, #584]	; (8004efc <HAL_DMA_IRQHandler+0x258>)
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	4a92      	ldr	r2, [pc, #584]	; (8004f00 <HAL_DMA_IRQHandler+0x25c>)
 8004cb6:	fba2 2303 	umull	r2, r3, r2, r3
 8004cba:	0a9b      	lsrs	r3, r3, #10
 8004cbc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cc2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004cc4:	693b      	ldr	r3, [r7, #16]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004cce:	2208      	movs	r2, #8
 8004cd0:	409a      	lsls	r2, r3
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	4013      	ands	r3, r2
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d01a      	beq.n	8004d10 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	f003 0304 	and.w	r3, r3, #4
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d013      	beq.n	8004d10 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	681a      	ldr	r2, [r3, #0]
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f022 0204 	bic.w	r2, r2, #4
 8004cf6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004cfc:	2208      	movs	r2, #8
 8004cfe:	409a      	lsls	r2, r3
 8004d00:	693b      	ldr	r3, [r7, #16]
 8004d02:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d08:	f043 0201 	orr.w	r2, r3, #1
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d14:	2201      	movs	r2, #1
 8004d16:	409a      	lsls	r2, r3
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	4013      	ands	r3, r2
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d012      	beq.n	8004d46 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	695b      	ldr	r3, [r3, #20]
 8004d26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d00b      	beq.n	8004d46 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d32:	2201      	movs	r2, #1
 8004d34:	409a      	lsls	r2, r3
 8004d36:	693b      	ldr	r3, [r7, #16]
 8004d38:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d3e:	f043 0202 	orr.w	r2, r3, #2
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d4a:	2204      	movs	r2, #4
 8004d4c:	409a      	lsls	r2, r3
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	4013      	ands	r3, r2
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d012      	beq.n	8004d7c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f003 0302 	and.w	r3, r3, #2
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d00b      	beq.n	8004d7c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d68:	2204      	movs	r2, #4
 8004d6a:	409a      	lsls	r2, r3
 8004d6c:	693b      	ldr	r3, [r7, #16]
 8004d6e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d74:	f043 0204 	orr.w	r2, r3, #4
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d80:	2210      	movs	r2, #16
 8004d82:	409a      	lsls	r2, r3
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	4013      	ands	r3, r2
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d043      	beq.n	8004e14 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f003 0308 	and.w	r3, r3, #8
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d03c      	beq.n	8004e14 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d9e:	2210      	movs	r2, #16
 8004da0:	409a      	lsls	r2, r3
 8004da2:	693b      	ldr	r3, [r7, #16]
 8004da4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d018      	beq.n	8004de6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d108      	bne.n	8004dd4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d024      	beq.n	8004e14 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dce:	6878      	ldr	r0, [r7, #4]
 8004dd0:	4798      	blx	r3
 8004dd2:	e01f      	b.n	8004e14 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d01b      	beq.n	8004e14 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004de0:	6878      	ldr	r0, [r7, #4]
 8004de2:	4798      	blx	r3
 8004de4:	e016      	b.n	8004e14 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d107      	bne.n	8004e04 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	681a      	ldr	r2, [r3, #0]
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f022 0208 	bic.w	r2, r2, #8
 8004e02:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d003      	beq.n	8004e14 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e10:	6878      	ldr	r0, [r7, #4]
 8004e12:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e18:	2220      	movs	r2, #32
 8004e1a:	409a      	lsls	r2, r3
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	4013      	ands	r3, r2
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	f000 808e 	beq.w	8004f42 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f003 0310 	and.w	r3, r3, #16
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	f000 8086 	beq.w	8004f42 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e3a:	2220      	movs	r2, #32
 8004e3c:	409a      	lsls	r2, r3
 8004e3e:	693b      	ldr	r3, [r7, #16]
 8004e40:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004e48:	b2db      	uxtb	r3, r3
 8004e4a:	2b05      	cmp	r3, #5
 8004e4c:	d136      	bne.n	8004ebc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	681a      	ldr	r2, [r3, #0]
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f022 0216 	bic.w	r2, r2, #22
 8004e5c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	695a      	ldr	r2, [r3, #20]
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004e6c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d103      	bne.n	8004e7e <HAL_DMA_IRQHandler+0x1da>
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d007      	beq.n	8004e8e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	681a      	ldr	r2, [r3, #0]
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	f022 0208 	bic.w	r2, r2, #8
 8004e8c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e92:	223f      	movs	r2, #63	; 0x3f
 8004e94:	409a      	lsls	r2, r3
 8004e96:	693b      	ldr	r3, [r7, #16]
 8004e98:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	2201      	movs	r2, #1
 8004ea6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d07d      	beq.n	8004fae <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004eb6:	6878      	ldr	r0, [r7, #4]
 8004eb8:	4798      	blx	r3
        }
        return;
 8004eba:	e078      	b.n	8004fae <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d01c      	beq.n	8004f04 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d108      	bne.n	8004eea <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d030      	beq.n	8004f42 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ee4:	6878      	ldr	r0, [r7, #4]
 8004ee6:	4798      	blx	r3
 8004ee8:	e02b      	b.n	8004f42 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d027      	beq.n	8004f42 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ef6:	6878      	ldr	r0, [r7, #4]
 8004ef8:	4798      	blx	r3
 8004efa:	e022      	b.n	8004f42 <HAL_DMA_IRQHandler+0x29e>
 8004efc:	2000006c 	.word	0x2000006c
 8004f00:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d10f      	bne.n	8004f32 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	681a      	ldr	r2, [r3, #0]
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f022 0210 	bic.w	r2, r2, #16
 8004f20:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2200      	movs	r2, #0
 8004f26:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	2201      	movs	r2, #1
 8004f2e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d003      	beq.n	8004f42 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f3e:	6878      	ldr	r0, [r7, #4]
 8004f40:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d032      	beq.n	8004fb0 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f4e:	f003 0301 	and.w	r3, r3, #1
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d022      	beq.n	8004f9c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2205      	movs	r2, #5
 8004f5a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	681a      	ldr	r2, [r3, #0]
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f022 0201 	bic.w	r2, r2, #1
 8004f6c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004f6e:	68bb      	ldr	r3, [r7, #8]
 8004f70:	3301      	adds	r3, #1
 8004f72:	60bb      	str	r3, [r7, #8]
 8004f74:	697a      	ldr	r2, [r7, #20]
 8004f76:	429a      	cmp	r2, r3
 8004f78:	d307      	bcc.n	8004f8a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f003 0301 	and.w	r3, r3, #1
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d1f2      	bne.n	8004f6e <HAL_DMA_IRQHandler+0x2ca>
 8004f88:	e000      	b.n	8004f8c <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004f8a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2200      	movs	r2, #0
 8004f90:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2201      	movs	r2, #1
 8004f98:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d005      	beq.n	8004fb0 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004fa8:	6878      	ldr	r0, [r7, #4]
 8004faa:	4798      	blx	r3
 8004fac:	e000      	b.n	8004fb0 <HAL_DMA_IRQHandler+0x30c>
        return;
 8004fae:	bf00      	nop
    }
  }
}
 8004fb0:	3718      	adds	r7, #24
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	bd80      	pop	{r7, pc}
 8004fb6:	bf00      	nop

08004fb8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004fb8:	b480      	push	{r7}
 8004fba:	b085      	sub	sp, #20
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	60f8      	str	r0, [r7, #12]
 8004fc0:	60b9      	str	r1, [r7, #8]
 8004fc2:	607a      	str	r2, [r7, #4]
 8004fc4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	681a      	ldr	r2, [r3, #0]
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004fd4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	683a      	ldr	r2, [r7, #0]
 8004fdc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	689b      	ldr	r3, [r3, #8]
 8004fe2:	2b40      	cmp	r3, #64	; 0x40
 8004fe4:	d108      	bne.n	8004ff8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	687a      	ldr	r2, [r7, #4]
 8004fec:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	68ba      	ldr	r2, [r7, #8]
 8004ff4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004ff6:	e007      	b.n	8005008 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	68ba      	ldr	r2, [r7, #8]
 8004ffe:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	687a      	ldr	r2, [r7, #4]
 8005006:	60da      	str	r2, [r3, #12]
}
 8005008:	bf00      	nop
 800500a:	3714      	adds	r7, #20
 800500c:	46bd      	mov	sp, r7
 800500e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005012:	4770      	bx	lr

08005014 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005014:	b480      	push	{r7}
 8005016:	b085      	sub	sp, #20
 8005018:	af00      	add	r7, sp, #0
 800501a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	b2db      	uxtb	r3, r3
 8005022:	3b10      	subs	r3, #16
 8005024:	4a14      	ldr	r2, [pc, #80]	; (8005078 <DMA_CalcBaseAndBitshift+0x64>)
 8005026:	fba2 2303 	umull	r2, r3, r2, r3
 800502a:	091b      	lsrs	r3, r3, #4
 800502c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800502e:	4a13      	ldr	r2, [pc, #76]	; (800507c <DMA_CalcBaseAndBitshift+0x68>)
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	4413      	add	r3, r2
 8005034:	781b      	ldrb	r3, [r3, #0]
 8005036:	461a      	mov	r2, r3
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	2b03      	cmp	r3, #3
 8005040:	d909      	bls.n	8005056 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800504a:	f023 0303 	bic.w	r3, r3, #3
 800504e:	1d1a      	adds	r2, r3, #4
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	659a      	str	r2, [r3, #88]	; 0x58
 8005054:	e007      	b.n	8005066 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800505e:	f023 0303 	bic.w	r3, r3, #3
 8005062:	687a      	ldr	r2, [r7, #4]
 8005064:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800506a:	4618      	mov	r0, r3
 800506c:	3714      	adds	r7, #20
 800506e:	46bd      	mov	sp, r7
 8005070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005074:	4770      	bx	lr
 8005076:	bf00      	nop
 8005078:	aaaaaaab 	.word	0xaaaaaaab
 800507c:	0800b458 	.word	0x0800b458

08005080 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005080:	b480      	push	{r7}
 8005082:	b085      	sub	sp, #20
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005088:	2300      	movs	r3, #0
 800508a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005090:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	699b      	ldr	r3, [r3, #24]
 8005096:	2b00      	cmp	r3, #0
 8005098:	d11f      	bne.n	80050da <DMA_CheckFifoParam+0x5a>
 800509a:	68bb      	ldr	r3, [r7, #8]
 800509c:	2b03      	cmp	r3, #3
 800509e:	d856      	bhi.n	800514e <DMA_CheckFifoParam+0xce>
 80050a0:	a201      	add	r2, pc, #4	; (adr r2, 80050a8 <DMA_CheckFifoParam+0x28>)
 80050a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050a6:	bf00      	nop
 80050a8:	080050b9 	.word	0x080050b9
 80050ac:	080050cb 	.word	0x080050cb
 80050b0:	080050b9 	.word	0x080050b9
 80050b4:	0800514f 	.word	0x0800514f
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050bc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d046      	beq.n	8005152 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80050c4:	2301      	movs	r3, #1
 80050c6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80050c8:	e043      	b.n	8005152 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050ce:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80050d2:	d140      	bne.n	8005156 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80050d4:	2301      	movs	r3, #1
 80050d6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80050d8:	e03d      	b.n	8005156 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	699b      	ldr	r3, [r3, #24]
 80050de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80050e2:	d121      	bne.n	8005128 <DMA_CheckFifoParam+0xa8>
 80050e4:	68bb      	ldr	r3, [r7, #8]
 80050e6:	2b03      	cmp	r3, #3
 80050e8:	d837      	bhi.n	800515a <DMA_CheckFifoParam+0xda>
 80050ea:	a201      	add	r2, pc, #4	; (adr r2, 80050f0 <DMA_CheckFifoParam+0x70>)
 80050ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050f0:	08005101 	.word	0x08005101
 80050f4:	08005107 	.word	0x08005107
 80050f8:	08005101 	.word	0x08005101
 80050fc:	08005119 	.word	0x08005119
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005100:	2301      	movs	r3, #1
 8005102:	73fb      	strb	r3, [r7, #15]
      break;
 8005104:	e030      	b.n	8005168 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800510a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800510e:	2b00      	cmp	r3, #0
 8005110:	d025      	beq.n	800515e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005112:	2301      	movs	r3, #1
 8005114:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005116:	e022      	b.n	800515e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800511c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005120:	d11f      	bne.n	8005162 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005122:	2301      	movs	r3, #1
 8005124:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005126:	e01c      	b.n	8005162 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005128:	68bb      	ldr	r3, [r7, #8]
 800512a:	2b02      	cmp	r3, #2
 800512c:	d903      	bls.n	8005136 <DMA_CheckFifoParam+0xb6>
 800512e:	68bb      	ldr	r3, [r7, #8]
 8005130:	2b03      	cmp	r3, #3
 8005132:	d003      	beq.n	800513c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005134:	e018      	b.n	8005168 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005136:	2301      	movs	r3, #1
 8005138:	73fb      	strb	r3, [r7, #15]
      break;
 800513a:	e015      	b.n	8005168 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005140:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005144:	2b00      	cmp	r3, #0
 8005146:	d00e      	beq.n	8005166 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005148:	2301      	movs	r3, #1
 800514a:	73fb      	strb	r3, [r7, #15]
      break;
 800514c:	e00b      	b.n	8005166 <DMA_CheckFifoParam+0xe6>
      break;
 800514e:	bf00      	nop
 8005150:	e00a      	b.n	8005168 <DMA_CheckFifoParam+0xe8>
      break;
 8005152:	bf00      	nop
 8005154:	e008      	b.n	8005168 <DMA_CheckFifoParam+0xe8>
      break;
 8005156:	bf00      	nop
 8005158:	e006      	b.n	8005168 <DMA_CheckFifoParam+0xe8>
      break;
 800515a:	bf00      	nop
 800515c:	e004      	b.n	8005168 <DMA_CheckFifoParam+0xe8>
      break;
 800515e:	bf00      	nop
 8005160:	e002      	b.n	8005168 <DMA_CheckFifoParam+0xe8>
      break;   
 8005162:	bf00      	nop
 8005164:	e000      	b.n	8005168 <DMA_CheckFifoParam+0xe8>
      break;
 8005166:	bf00      	nop
    }
  } 
  
  return status; 
 8005168:	7bfb      	ldrb	r3, [r7, #15]
}
 800516a:	4618      	mov	r0, r3
 800516c:	3714      	adds	r7, #20
 800516e:	46bd      	mov	sp, r7
 8005170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005174:	4770      	bx	lr
 8005176:	bf00      	nop

08005178 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005178:	b480      	push	{r7}
 800517a:	b089      	sub	sp, #36	; 0x24
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
 8005180:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005182:	2300      	movs	r3, #0
 8005184:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005186:	2300      	movs	r3, #0
 8005188:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800518a:	2300      	movs	r3, #0
 800518c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800518e:	2300      	movs	r3, #0
 8005190:	61fb      	str	r3, [r7, #28]
 8005192:	e165      	b.n	8005460 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005194:	2201      	movs	r2, #1
 8005196:	69fb      	ldr	r3, [r7, #28]
 8005198:	fa02 f303 	lsl.w	r3, r2, r3
 800519c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800519e:	683b      	ldr	r3, [r7, #0]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	697a      	ldr	r2, [r7, #20]
 80051a4:	4013      	ands	r3, r2
 80051a6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80051a8:	693a      	ldr	r2, [r7, #16]
 80051aa:	697b      	ldr	r3, [r7, #20]
 80051ac:	429a      	cmp	r2, r3
 80051ae:	f040 8154 	bne.w	800545a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	685b      	ldr	r3, [r3, #4]
 80051b6:	f003 0303 	and.w	r3, r3, #3
 80051ba:	2b01      	cmp	r3, #1
 80051bc:	d005      	beq.n	80051ca <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	685b      	ldr	r3, [r3, #4]
 80051c2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80051c6:	2b02      	cmp	r3, #2
 80051c8:	d130      	bne.n	800522c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	689b      	ldr	r3, [r3, #8]
 80051ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80051d0:	69fb      	ldr	r3, [r7, #28]
 80051d2:	005b      	lsls	r3, r3, #1
 80051d4:	2203      	movs	r2, #3
 80051d6:	fa02 f303 	lsl.w	r3, r2, r3
 80051da:	43db      	mvns	r3, r3
 80051dc:	69ba      	ldr	r2, [r7, #24]
 80051de:	4013      	ands	r3, r2
 80051e0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	68da      	ldr	r2, [r3, #12]
 80051e6:	69fb      	ldr	r3, [r7, #28]
 80051e8:	005b      	lsls	r3, r3, #1
 80051ea:	fa02 f303 	lsl.w	r3, r2, r3
 80051ee:	69ba      	ldr	r2, [r7, #24]
 80051f0:	4313      	orrs	r3, r2
 80051f2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	69ba      	ldr	r2, [r7, #24]
 80051f8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	685b      	ldr	r3, [r3, #4]
 80051fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005200:	2201      	movs	r2, #1
 8005202:	69fb      	ldr	r3, [r7, #28]
 8005204:	fa02 f303 	lsl.w	r3, r2, r3
 8005208:	43db      	mvns	r3, r3
 800520a:	69ba      	ldr	r2, [r7, #24]
 800520c:	4013      	ands	r3, r2
 800520e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	685b      	ldr	r3, [r3, #4]
 8005214:	091b      	lsrs	r3, r3, #4
 8005216:	f003 0201 	and.w	r2, r3, #1
 800521a:	69fb      	ldr	r3, [r7, #28]
 800521c:	fa02 f303 	lsl.w	r3, r2, r3
 8005220:	69ba      	ldr	r2, [r7, #24]
 8005222:	4313      	orrs	r3, r2
 8005224:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	69ba      	ldr	r2, [r7, #24]
 800522a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800522c:	683b      	ldr	r3, [r7, #0]
 800522e:	685b      	ldr	r3, [r3, #4]
 8005230:	f003 0303 	and.w	r3, r3, #3
 8005234:	2b03      	cmp	r3, #3
 8005236:	d017      	beq.n	8005268 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	68db      	ldr	r3, [r3, #12]
 800523c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800523e:	69fb      	ldr	r3, [r7, #28]
 8005240:	005b      	lsls	r3, r3, #1
 8005242:	2203      	movs	r2, #3
 8005244:	fa02 f303 	lsl.w	r3, r2, r3
 8005248:	43db      	mvns	r3, r3
 800524a:	69ba      	ldr	r2, [r7, #24]
 800524c:	4013      	ands	r3, r2
 800524e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	689a      	ldr	r2, [r3, #8]
 8005254:	69fb      	ldr	r3, [r7, #28]
 8005256:	005b      	lsls	r3, r3, #1
 8005258:	fa02 f303 	lsl.w	r3, r2, r3
 800525c:	69ba      	ldr	r2, [r7, #24]
 800525e:	4313      	orrs	r3, r2
 8005260:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	69ba      	ldr	r2, [r7, #24]
 8005266:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005268:	683b      	ldr	r3, [r7, #0]
 800526a:	685b      	ldr	r3, [r3, #4]
 800526c:	f003 0303 	and.w	r3, r3, #3
 8005270:	2b02      	cmp	r3, #2
 8005272:	d123      	bne.n	80052bc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005274:	69fb      	ldr	r3, [r7, #28]
 8005276:	08da      	lsrs	r2, r3, #3
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	3208      	adds	r2, #8
 800527c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005280:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005282:	69fb      	ldr	r3, [r7, #28]
 8005284:	f003 0307 	and.w	r3, r3, #7
 8005288:	009b      	lsls	r3, r3, #2
 800528a:	220f      	movs	r2, #15
 800528c:	fa02 f303 	lsl.w	r3, r2, r3
 8005290:	43db      	mvns	r3, r3
 8005292:	69ba      	ldr	r2, [r7, #24]
 8005294:	4013      	ands	r3, r2
 8005296:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	691a      	ldr	r2, [r3, #16]
 800529c:	69fb      	ldr	r3, [r7, #28]
 800529e:	f003 0307 	and.w	r3, r3, #7
 80052a2:	009b      	lsls	r3, r3, #2
 80052a4:	fa02 f303 	lsl.w	r3, r2, r3
 80052a8:	69ba      	ldr	r2, [r7, #24]
 80052aa:	4313      	orrs	r3, r2
 80052ac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80052ae:	69fb      	ldr	r3, [r7, #28]
 80052b0:	08da      	lsrs	r2, r3, #3
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	3208      	adds	r2, #8
 80052b6:	69b9      	ldr	r1, [r7, #24]
 80052b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80052c2:	69fb      	ldr	r3, [r7, #28]
 80052c4:	005b      	lsls	r3, r3, #1
 80052c6:	2203      	movs	r2, #3
 80052c8:	fa02 f303 	lsl.w	r3, r2, r3
 80052cc:	43db      	mvns	r3, r3
 80052ce:	69ba      	ldr	r2, [r7, #24]
 80052d0:	4013      	ands	r3, r2
 80052d2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80052d4:	683b      	ldr	r3, [r7, #0]
 80052d6:	685b      	ldr	r3, [r3, #4]
 80052d8:	f003 0203 	and.w	r2, r3, #3
 80052dc:	69fb      	ldr	r3, [r7, #28]
 80052de:	005b      	lsls	r3, r3, #1
 80052e0:	fa02 f303 	lsl.w	r3, r2, r3
 80052e4:	69ba      	ldr	r2, [r7, #24]
 80052e6:	4313      	orrs	r3, r2
 80052e8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	69ba      	ldr	r2, [r7, #24]
 80052ee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	685b      	ldr	r3, [r3, #4]
 80052f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	f000 80ae 	beq.w	800545a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80052fe:	2300      	movs	r3, #0
 8005300:	60fb      	str	r3, [r7, #12]
 8005302:	4b5d      	ldr	r3, [pc, #372]	; (8005478 <HAL_GPIO_Init+0x300>)
 8005304:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005306:	4a5c      	ldr	r2, [pc, #368]	; (8005478 <HAL_GPIO_Init+0x300>)
 8005308:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800530c:	6453      	str	r3, [r2, #68]	; 0x44
 800530e:	4b5a      	ldr	r3, [pc, #360]	; (8005478 <HAL_GPIO_Init+0x300>)
 8005310:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005312:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005316:	60fb      	str	r3, [r7, #12]
 8005318:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800531a:	4a58      	ldr	r2, [pc, #352]	; (800547c <HAL_GPIO_Init+0x304>)
 800531c:	69fb      	ldr	r3, [r7, #28]
 800531e:	089b      	lsrs	r3, r3, #2
 8005320:	3302      	adds	r3, #2
 8005322:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005326:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005328:	69fb      	ldr	r3, [r7, #28]
 800532a:	f003 0303 	and.w	r3, r3, #3
 800532e:	009b      	lsls	r3, r3, #2
 8005330:	220f      	movs	r2, #15
 8005332:	fa02 f303 	lsl.w	r3, r2, r3
 8005336:	43db      	mvns	r3, r3
 8005338:	69ba      	ldr	r2, [r7, #24]
 800533a:	4013      	ands	r3, r2
 800533c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	4a4f      	ldr	r2, [pc, #316]	; (8005480 <HAL_GPIO_Init+0x308>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d025      	beq.n	8005392 <HAL_GPIO_Init+0x21a>
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	4a4e      	ldr	r2, [pc, #312]	; (8005484 <HAL_GPIO_Init+0x30c>)
 800534a:	4293      	cmp	r3, r2
 800534c:	d01f      	beq.n	800538e <HAL_GPIO_Init+0x216>
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	4a4d      	ldr	r2, [pc, #308]	; (8005488 <HAL_GPIO_Init+0x310>)
 8005352:	4293      	cmp	r3, r2
 8005354:	d019      	beq.n	800538a <HAL_GPIO_Init+0x212>
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	4a4c      	ldr	r2, [pc, #304]	; (800548c <HAL_GPIO_Init+0x314>)
 800535a:	4293      	cmp	r3, r2
 800535c:	d013      	beq.n	8005386 <HAL_GPIO_Init+0x20e>
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	4a4b      	ldr	r2, [pc, #300]	; (8005490 <HAL_GPIO_Init+0x318>)
 8005362:	4293      	cmp	r3, r2
 8005364:	d00d      	beq.n	8005382 <HAL_GPIO_Init+0x20a>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	4a4a      	ldr	r2, [pc, #296]	; (8005494 <HAL_GPIO_Init+0x31c>)
 800536a:	4293      	cmp	r3, r2
 800536c:	d007      	beq.n	800537e <HAL_GPIO_Init+0x206>
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	4a49      	ldr	r2, [pc, #292]	; (8005498 <HAL_GPIO_Init+0x320>)
 8005372:	4293      	cmp	r3, r2
 8005374:	d101      	bne.n	800537a <HAL_GPIO_Init+0x202>
 8005376:	2306      	movs	r3, #6
 8005378:	e00c      	b.n	8005394 <HAL_GPIO_Init+0x21c>
 800537a:	2307      	movs	r3, #7
 800537c:	e00a      	b.n	8005394 <HAL_GPIO_Init+0x21c>
 800537e:	2305      	movs	r3, #5
 8005380:	e008      	b.n	8005394 <HAL_GPIO_Init+0x21c>
 8005382:	2304      	movs	r3, #4
 8005384:	e006      	b.n	8005394 <HAL_GPIO_Init+0x21c>
 8005386:	2303      	movs	r3, #3
 8005388:	e004      	b.n	8005394 <HAL_GPIO_Init+0x21c>
 800538a:	2302      	movs	r3, #2
 800538c:	e002      	b.n	8005394 <HAL_GPIO_Init+0x21c>
 800538e:	2301      	movs	r3, #1
 8005390:	e000      	b.n	8005394 <HAL_GPIO_Init+0x21c>
 8005392:	2300      	movs	r3, #0
 8005394:	69fa      	ldr	r2, [r7, #28]
 8005396:	f002 0203 	and.w	r2, r2, #3
 800539a:	0092      	lsls	r2, r2, #2
 800539c:	4093      	lsls	r3, r2
 800539e:	69ba      	ldr	r2, [r7, #24]
 80053a0:	4313      	orrs	r3, r2
 80053a2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80053a4:	4935      	ldr	r1, [pc, #212]	; (800547c <HAL_GPIO_Init+0x304>)
 80053a6:	69fb      	ldr	r3, [r7, #28]
 80053a8:	089b      	lsrs	r3, r3, #2
 80053aa:	3302      	adds	r3, #2
 80053ac:	69ba      	ldr	r2, [r7, #24]
 80053ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80053b2:	4b3a      	ldr	r3, [pc, #232]	; (800549c <HAL_GPIO_Init+0x324>)
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80053b8:	693b      	ldr	r3, [r7, #16]
 80053ba:	43db      	mvns	r3, r3
 80053bc:	69ba      	ldr	r2, [r7, #24]
 80053be:	4013      	ands	r3, r2
 80053c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80053c2:	683b      	ldr	r3, [r7, #0]
 80053c4:	685b      	ldr	r3, [r3, #4]
 80053c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d003      	beq.n	80053d6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80053ce:	69ba      	ldr	r2, [r7, #24]
 80053d0:	693b      	ldr	r3, [r7, #16]
 80053d2:	4313      	orrs	r3, r2
 80053d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80053d6:	4a31      	ldr	r2, [pc, #196]	; (800549c <HAL_GPIO_Init+0x324>)
 80053d8:	69bb      	ldr	r3, [r7, #24]
 80053da:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80053dc:	4b2f      	ldr	r3, [pc, #188]	; (800549c <HAL_GPIO_Init+0x324>)
 80053de:	685b      	ldr	r3, [r3, #4]
 80053e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80053e2:	693b      	ldr	r3, [r7, #16]
 80053e4:	43db      	mvns	r3, r3
 80053e6:	69ba      	ldr	r2, [r7, #24]
 80053e8:	4013      	ands	r3, r2
 80053ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80053ec:	683b      	ldr	r3, [r7, #0]
 80053ee:	685b      	ldr	r3, [r3, #4]
 80053f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d003      	beq.n	8005400 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80053f8:	69ba      	ldr	r2, [r7, #24]
 80053fa:	693b      	ldr	r3, [r7, #16]
 80053fc:	4313      	orrs	r3, r2
 80053fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005400:	4a26      	ldr	r2, [pc, #152]	; (800549c <HAL_GPIO_Init+0x324>)
 8005402:	69bb      	ldr	r3, [r7, #24]
 8005404:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005406:	4b25      	ldr	r3, [pc, #148]	; (800549c <HAL_GPIO_Init+0x324>)
 8005408:	689b      	ldr	r3, [r3, #8]
 800540a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800540c:	693b      	ldr	r3, [r7, #16]
 800540e:	43db      	mvns	r3, r3
 8005410:	69ba      	ldr	r2, [r7, #24]
 8005412:	4013      	ands	r3, r2
 8005414:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	685b      	ldr	r3, [r3, #4]
 800541a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800541e:	2b00      	cmp	r3, #0
 8005420:	d003      	beq.n	800542a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8005422:	69ba      	ldr	r2, [r7, #24]
 8005424:	693b      	ldr	r3, [r7, #16]
 8005426:	4313      	orrs	r3, r2
 8005428:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800542a:	4a1c      	ldr	r2, [pc, #112]	; (800549c <HAL_GPIO_Init+0x324>)
 800542c:	69bb      	ldr	r3, [r7, #24]
 800542e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005430:	4b1a      	ldr	r3, [pc, #104]	; (800549c <HAL_GPIO_Init+0x324>)
 8005432:	68db      	ldr	r3, [r3, #12]
 8005434:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005436:	693b      	ldr	r3, [r7, #16]
 8005438:	43db      	mvns	r3, r3
 800543a:	69ba      	ldr	r2, [r7, #24]
 800543c:	4013      	ands	r3, r2
 800543e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005440:	683b      	ldr	r3, [r7, #0]
 8005442:	685b      	ldr	r3, [r3, #4]
 8005444:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005448:	2b00      	cmp	r3, #0
 800544a:	d003      	beq.n	8005454 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800544c:	69ba      	ldr	r2, [r7, #24]
 800544e:	693b      	ldr	r3, [r7, #16]
 8005450:	4313      	orrs	r3, r2
 8005452:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005454:	4a11      	ldr	r2, [pc, #68]	; (800549c <HAL_GPIO_Init+0x324>)
 8005456:	69bb      	ldr	r3, [r7, #24]
 8005458:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800545a:	69fb      	ldr	r3, [r7, #28]
 800545c:	3301      	adds	r3, #1
 800545e:	61fb      	str	r3, [r7, #28]
 8005460:	69fb      	ldr	r3, [r7, #28]
 8005462:	2b0f      	cmp	r3, #15
 8005464:	f67f ae96 	bls.w	8005194 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005468:	bf00      	nop
 800546a:	bf00      	nop
 800546c:	3724      	adds	r7, #36	; 0x24
 800546e:	46bd      	mov	sp, r7
 8005470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005474:	4770      	bx	lr
 8005476:	bf00      	nop
 8005478:	40023800 	.word	0x40023800
 800547c:	40013800 	.word	0x40013800
 8005480:	40020000 	.word	0x40020000
 8005484:	40020400 	.word	0x40020400
 8005488:	40020800 	.word	0x40020800
 800548c:	40020c00 	.word	0x40020c00
 8005490:	40021000 	.word	0x40021000
 8005494:	40021400 	.word	0x40021400
 8005498:	40021800 	.word	0x40021800
 800549c:	40013c00 	.word	0x40013c00

080054a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80054a0:	b480      	push	{r7}
 80054a2:	b083      	sub	sp, #12
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
 80054a8:	460b      	mov	r3, r1
 80054aa:	807b      	strh	r3, [r7, #2]
 80054ac:	4613      	mov	r3, r2
 80054ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80054b0:	787b      	ldrb	r3, [r7, #1]
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d003      	beq.n	80054be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80054b6:	887a      	ldrh	r2, [r7, #2]
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80054bc:	e003      	b.n	80054c6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80054be:	887b      	ldrh	r3, [r7, #2]
 80054c0:	041a      	lsls	r2, r3, #16
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	619a      	str	r2, [r3, #24]
}
 80054c6:	bf00      	nop
 80054c8:	370c      	adds	r7, #12
 80054ca:	46bd      	mov	sp, r7
 80054cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d0:	4770      	bx	lr
	...

080054d4 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b086      	sub	sp, #24
 80054d8:	af02      	add	r7, sp, #8
 80054da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80054dc:	f7fe fbac 	bl	8003c38 <HAL_GetTick>
 80054e0:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d101      	bne.n	80054ec <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 80054e8:	2301      	movs	r3, #1
 80054ea:	e069      	b.n	80055c0 <HAL_QSPI_Init+0xec>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80054f2:	b2db      	uxtb	r3, r3
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d10b      	bne.n	8005510 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2200      	movs	r2, #0
 80054fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8005500:	6878      	ldr	r0, [r7, #4]
 8005502:	f7fd fc5f 	bl	8002dc4 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8005506:	f241 3188 	movw	r1, #5000	; 0x1388
 800550a:	6878      	ldr	r0, [r7, #4]
 800550c:	f000 fd46 	bl	8005f9c <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f423 51f8 	bic.w	r1, r3, #7936	; 0x1f00
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	689b      	ldr	r3, [r3, #8]
 800551e:	3b01      	subs	r3, #1
 8005520:	021a      	lsls	r2, r3, #8
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	430a      	orrs	r2, r1
 8005528:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800552e:	9300      	str	r3, [sp, #0]
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	2200      	movs	r2, #0
 8005534:	2120      	movs	r1, #32
 8005536:	6878      	ldr	r0, [r7, #4]
 8005538:	f000 fd71 	bl	800601e <QSPI_WaitFlagStateUntilTimeout>
 800553c:	4603      	mov	r3, r0
 800553e:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8005540:	7afb      	ldrb	r3, [r7, #11]
 8005542:	2b00      	cmp	r3, #0
 8005544:	d137      	bne.n	80055b6 <HAL_QSPI_Init+0xe2>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005550:	f023 03d0 	bic.w	r3, r3, #208	; 0xd0
 8005554:	687a      	ldr	r2, [r7, #4]
 8005556:	6852      	ldr	r2, [r2, #4]
 8005558:	0611      	lsls	r1, r2, #24
 800555a:	687a      	ldr	r2, [r7, #4]
 800555c:	68d2      	ldr	r2, [r2, #12]
 800555e:	4311      	orrs	r1, r2
 8005560:	687a      	ldr	r2, [r7, #4]
 8005562:	69d2      	ldr	r2, [r2, #28]
 8005564:	4311      	orrs	r1, r2
 8005566:	687a      	ldr	r2, [r7, #4]
 8005568:	6a12      	ldr	r2, [r2, #32]
 800556a:	4311      	orrs	r1, r2
 800556c:	687a      	ldr	r2, [r7, #4]
 800556e:	6812      	ldr	r2, [r2, #0]
 8005570:	430b      	orrs	r3, r1
 8005572:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	685a      	ldr	r2, [r3, #4]
 800557a:	4b13      	ldr	r3, [pc, #76]	; (80055c8 <HAL_QSPI_Init+0xf4>)
 800557c:	4013      	ands	r3, r2
 800557e:	687a      	ldr	r2, [r7, #4]
 8005580:	6912      	ldr	r2, [r2, #16]
 8005582:	0411      	lsls	r1, r2, #16
 8005584:	687a      	ldr	r2, [r7, #4]
 8005586:	6952      	ldr	r2, [r2, #20]
 8005588:	4311      	orrs	r1, r2
 800558a:	687a      	ldr	r2, [r7, #4]
 800558c:	6992      	ldr	r2, [r2, #24]
 800558e:	4311      	orrs	r1, r2
 8005590:	687a      	ldr	r2, [r7, #4]
 8005592:	6812      	ldr	r2, [r2, #0]
 8005594:	430b      	orrs	r3, r1
 8005596:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	681a      	ldr	r2, [r3, #0]
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f042 0201 	orr.w	r2, r2, #1
 80055a6:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2200      	movs	r2, #0
 80055ac:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	2201      	movs	r2, #1
 80055b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	2200      	movs	r2, #0
 80055ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 80055be:	7afb      	ldrb	r3, [r7, #11]
}
 80055c0:	4618      	mov	r0, r3
 80055c2:	3710      	adds	r7, #16
 80055c4:	46bd      	mov	sp, r7
 80055c6:	bd80      	pop	{r7, pc}
 80055c8:	ffe0f8fe 	.word	0xffe0f8fe

080055cc <HAL_QSPI_IRQHandler>:
  * @brief Handle QSPI interrupt request.
  * @param hqspi : QSPI handle
  * @retval None
  */
void HAL_QSPI_IRQHandler(QSPI_HandleTypeDef *hqspi)
{
 80055cc:	b580      	push	{r7, lr}
 80055ce:	b086      	sub	sp, #24
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t *data_reg;
  uint32_t flag = READ_REG(hqspi->Instance->SR);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	689b      	ldr	r3, [r3, #8]
 80055da:	617b      	str	r3, [r7, #20]
  uint32_t itsource = READ_REG(hqspi->Instance->CR);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	613b      	str	r3, [r7, #16]

  /* QSPI Fifo Threshold interrupt occurred ----------------------------------*/
  if(((flag & QSPI_FLAG_FT) != 0U) && ((itsource & QSPI_IT_FT) != 0U))
 80055e4:	697b      	ldr	r3, [r7, #20]
 80055e6:	f003 0304 	and.w	r3, r3, #4
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d064      	beq.n	80056b8 <HAL_QSPI_IRQHandler+0xec>
 80055ee:	693b      	ldr	r3, [r7, #16]
 80055f0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d05f      	beq.n	80056b8 <HAL_QSPI_IRQHandler+0xec>
  {
    data_reg = &hqspi->Instance->DR;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	3320      	adds	r3, #32
 80055fe:	60fb      	str	r3, [r7, #12]

    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005606:	b2db      	uxtb	r3, r3
 8005608:	2b12      	cmp	r3, #18
 800560a:	d125      	bne.n	8005658 <HAL_QSPI_IRQHandler+0x8c>
    {
      /* Transmission process */
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != RESET)
 800560c:	e01c      	b.n	8005648 <HAL_QSPI_IRQHandler+0x7c>
      {
        if (hqspi->TxXferCount > 0U)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005612:	2b00      	cmp	r3, #0
 8005614:	d00f      	beq.n	8005636 <HAL_QSPI_IRQHandler+0x6a>
        {
          /* Fill the FIFO until the threshold is reached */
          *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800561a:	781a      	ldrb	r2, [r3, #0]
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	701a      	strb	r2, [r3, #0]
          hqspi->pTxBuffPtr++;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005624:	1c5a      	adds	r2, r3, #1
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	625a      	str	r2, [r3, #36]	; 0x24
          hqspi->TxXferCount--;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800562e:	1e5a      	subs	r2, r3, #1
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	62da      	str	r2, [r3, #44]	; 0x2c
 8005634:	e008      	b.n	8005648 <HAL_QSPI_IRQHandler+0x7c>
        }
        else
        {
          /* No more data available for the transfer */
          /* Disable the QSPI FIFO Threshold Interrupt */
          __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_FT);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	681a      	ldr	r2, [r3, #0]
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005644:	601a      	str	r2, [r3, #0]
          break;
 8005646:	e033      	b.n	80056b0 <HAL_QSPI_IRQHandler+0xe4>
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != RESET)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	689b      	ldr	r3, [r3, #8]
 800564e:	f003 0304 	and.w	r3, r3, #4
 8005652:	2b00      	cmp	r3, #0
 8005654:	d1db      	bne.n	800560e <HAL_QSPI_IRQHandler+0x42>
 8005656:	e02b      	b.n	80056b0 <HAL_QSPI_IRQHandler+0xe4>
        }
      }
    }
    else if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_RX)
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800565e:	b2db      	uxtb	r3, r3
 8005660:	2b22      	cmp	r3, #34	; 0x22
 8005662:	d125      	bne.n	80056b0 <HAL_QSPI_IRQHandler+0xe4>
    {
      /* Receiving Process */
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != RESET)
 8005664:	e01d      	b.n	80056a2 <HAL_QSPI_IRQHandler+0xd6>
      {
        if (hqspi->RxXferCount > 0U)
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800566a:	2b00      	cmp	r3, #0
 800566c:	d010      	beq.n	8005690 <HAL_QSPI_IRQHandler+0xc4>
        {
          /* Read the FIFO until the threshold is reached */
          *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005672:	68fa      	ldr	r2, [r7, #12]
 8005674:	7812      	ldrb	r2, [r2, #0]
 8005676:	b2d2      	uxtb	r2, r2
 8005678:	701a      	strb	r2, [r3, #0]
          hqspi->pRxBuffPtr++;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800567e:	1c5a      	adds	r2, r3, #1
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	631a      	str	r2, [r3, #48]	; 0x30
          hqspi->RxXferCount--;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005688:	1e5a      	subs	r2, r3, #1
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	639a      	str	r2, [r3, #56]	; 0x38
 800568e:	e008      	b.n	80056a2 <HAL_QSPI_IRQHandler+0xd6>
        }
        else
        {
          /* All data have been received for the transfer */
          /* Disable the QSPI FIFO Threshold Interrupt */
          __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_FT);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	681a      	ldr	r2, [r3, #0]
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800569e:	601a      	str	r2, [r3, #0]
          break;
 80056a0:	e006      	b.n	80056b0 <HAL_QSPI_IRQHandler+0xe4>
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != RESET)
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	689b      	ldr	r3, [r3, #8]
 80056a8:	f003 0304 	and.w	r3, r3, #4
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d1da      	bne.n	8005666 <HAL_QSPI_IRQHandler+0x9a>

    /* FIFO Threshold callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
    hqspi->FifoThresholdCallback(hqspi);
#else
    HAL_QSPI_FifoThresholdCallback(hqspi);
 80056b0:	6878      	ldr	r0, [r7, #4]
 80056b2:	f000 fb8b 	bl	8005dcc <HAL_QSPI_FifoThresholdCallback>
 80056b6:	e142      	b.n	800593e <HAL_QSPI_IRQHandler+0x372>
#endif
  }

  /* QSPI Transfer Complete interrupt occurred -------------------------------*/
  else if(((flag & QSPI_FLAG_TC) != 0U) && ((itsource & QSPI_IT_TC) != 0U))
 80056b8:	697b      	ldr	r3, [r7, #20]
 80056ba:	f003 0302 	and.w	r3, r3, #2
 80056be:	2b00      	cmp	r3, #0
 80056c0:	f000 80b6 	beq.w	8005830 <HAL_QSPI_IRQHandler+0x264>
 80056c4:	693b      	ldr	r3, [r7, #16]
 80056c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	f000 80b0 	beq.w	8005830 <HAL_QSPI_IRQHandler+0x264>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TC);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	2202      	movs	r2, #2
 80056d6:	60da      	str	r2, [r3, #12]

    /* Disable the QSPI FIFO Threshold, Transfer Error and Transfer complete Interrupts */
    __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_TC | QSPI_IT_TE | QSPI_IT_FT);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	681a      	ldr	r2, [r3, #0]
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 80056e6:	601a      	str	r2, [r3, #0]

    /* Transfer complete callback */
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80056ee:	b2db      	uxtb	r3, r3
 80056f0:	2b12      	cmp	r3, #18
 80056f2:	d123      	bne.n	800573c <HAL_QSPI_IRQHandler+0x170>
    {
      if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f003 0304 	and.w	r3, r3, #4
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d011      	beq.n	8005726 <HAL_QSPI_IRQHandler+0x15a>
      {
        /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
        CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	681a      	ldr	r2, [r3, #0]
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f022 0204 	bic.w	r2, r2, #4
 8005710:	601a      	str	r2, [r3, #0]

        /* Disable the DMA channel */
        __HAL_DMA_DISABLE(hqspi->hdma);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	681a      	ldr	r2, [r3, #0]
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f022 0201 	bic.w	r2, r2, #1
 8005724:	601a      	str	r2, [r3, #0]
      }

      /* Clear Busy bit */
      HAL_QSPI_Abort_IT(hqspi);
 8005726:	6878      	ldr	r0, [r7, #4]
 8005728:	f000 fbdc 	bl	8005ee4 <HAL_QSPI_Abort_IT>

      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2201      	movs	r2, #1
 8005730:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* TX Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
      hqspi->TxCpltCallback(hqspi);
#else
      HAL_QSPI_TxCpltCallback(hqspi);
 8005734:	6878      	ldr	r0, [r7, #4]
 8005736:	f000 fb3f 	bl	8005db8 <HAL_QSPI_TxCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 800573a:	e0fd      	b.n	8005938 <HAL_QSPI_IRQHandler+0x36c>
#endif
    }
    else if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_RX)
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005742:	b2db      	uxtb	r3, r3
 8005744:	2b22      	cmp	r3, #34	; 0x22
 8005746:	d146      	bne.n	80057d6 <HAL_QSPI_IRQHandler+0x20a>
    {
      if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f003 0304 	and.w	r3, r3, #4
 8005752:	2b00      	cmp	r3, #0
 8005754:	d012      	beq.n	800577c <HAL_QSPI_IRQHandler+0x1b0>
      {
        /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
        CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	681a      	ldr	r2, [r3, #0]
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f022 0204 	bic.w	r2, r2, #4
 8005764:	601a      	str	r2, [r3, #0]

        /* Disable the DMA channel */
        __HAL_DMA_DISABLE(hqspi->hdma);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	681a      	ldr	r2, [r3, #0]
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f022 0201 	bic.w	r2, r2, #1
 8005778:	601a      	str	r2, [r3, #0]
 800577a:	e021      	b.n	80057c0 <HAL_QSPI_IRQHandler+0x1f4>
      }
      else
      {
        data_reg = &hqspi->Instance->DR;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	3320      	adds	r3, #32
 8005782:	60fb      	str	r3, [r7, #12]
        while(READ_BIT(hqspi->Instance->SR, QUADSPI_SR_FLEVEL) != 0U)
 8005784:	e013      	b.n	80057ae <HAL_QSPI_IRQHandler+0x1e2>
        {
          if (hqspi->RxXferCount > 0U)
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800578a:	2b00      	cmp	r3, #0
 800578c:	d017      	beq.n	80057be <HAL_QSPI_IRQHandler+0x1f2>
          {
            /* Read the last data received in the FIFO until it is empty */
            *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005792:	68fa      	ldr	r2, [r7, #12]
 8005794:	7812      	ldrb	r2, [r2, #0]
 8005796:	b2d2      	uxtb	r2, r2
 8005798:	701a      	strb	r2, [r3, #0]
            hqspi->pRxBuffPtr++;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800579e:	1c5a      	adds	r2, r3, #1
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	631a      	str	r2, [r3, #48]	; 0x30
            hqspi->RxXferCount--;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057a8:	1e5a      	subs	r2, r3, #1
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	639a      	str	r2, [r3, #56]	; 0x38
        while(READ_BIT(hqspi->Instance->SR, QUADSPI_SR_FLEVEL) != 0U)
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	689b      	ldr	r3, [r3, #8]
 80057b4:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d1e4      	bne.n	8005786 <HAL_QSPI_IRQHandler+0x1ba>
 80057bc:	e000      	b.n	80057c0 <HAL_QSPI_IRQHandler+0x1f4>
          }
          else
          {
            /* All data have been received for the transfer */
            break;
 80057be:	bf00      	nop
          }
        }
      }

      /* Workaround - Extra data written in the FIFO at the end of a read transfer */
      HAL_QSPI_Abort_IT(hqspi);
 80057c0:	6878      	ldr	r0, [r7, #4]
 80057c2:	f000 fb8f 	bl	8005ee4 <HAL_QSPI_Abort_IT>

      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2201      	movs	r2, #1
 80057ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* RX Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
      hqspi->RxCpltCallback(hqspi);
#else
      HAL_QSPI_RxCpltCallback(hqspi);
 80057ce:	6878      	ldr	r0, [r7, #4]
 80057d0:	f000 fae8 	bl	8005da4 <HAL_QSPI_RxCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 80057d4:	e0b0      	b.n	8005938 <HAL_QSPI_IRQHandler+0x36c>
#endif
    }
    else if(hqspi->State == HAL_QSPI_STATE_BUSY)
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80057dc:	b2db      	uxtb	r3, r3
 80057de:	2b02      	cmp	r3, #2
 80057e0:	d107      	bne.n	80057f2 <HAL_QSPI_IRQHandler+0x226>
    {
      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	2201      	movs	r2, #1
 80057e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Command Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
      hqspi->CmdCpltCallback(hqspi);
#else
      HAL_QSPI_CmdCpltCallback(hqspi);
 80057ea:	6878      	ldr	r0, [r7, #4]
 80057ec:	f000 fad0 	bl	8005d90 <HAL_QSPI_CmdCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 80057f0:	e0a2      	b.n	8005938 <HAL_QSPI_IRQHandler+0x36c>
#endif
    }
    else if(hqspi->State == HAL_QSPI_STATE_ABORT)
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80057f8:	b2db      	uxtb	r3, r3
 80057fa:	2b08      	cmp	r3, #8
 80057fc:	f040 809c 	bne.w	8005938 <HAL_QSPI_IRQHandler+0x36c>
    {
      /* Reset functional mode configuration to indirect write mode by default */
      CLEAR_BIT(hqspi->Instance->CCR, QUADSPI_CCR_FMODE);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	695a      	ldr	r2, [r3, #20]
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 800580e:	615a      	str	r2, [r3, #20]

      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2201      	movs	r2, #1
 8005814:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      if (hqspi->ErrorCode == HAL_QSPI_ERROR_NONE)
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800581c:	2b00      	cmp	r3, #0
 800581e:	d103      	bne.n	8005828 <HAL_QSPI_IRQHandler+0x25c>

        /* Abort Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
        hqspi->AbortCpltCallback(hqspi);
#else
        HAL_QSPI_AbortCpltCallback(hqspi);
 8005820:	6878      	ldr	r0, [r7, #4]
 8005822:	f000 faab 	bl	8005d7c <HAL_QSPI_AbortCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8005826:	e087      	b.n	8005938 <HAL_QSPI_IRQHandler+0x36c>

        /* Error callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
        hqspi->ErrorCallback(hqspi);
#else
        HAL_QSPI_ErrorCallback(hqspi);
 8005828:	6878      	ldr	r0, [r7, #4]
 800582a:	f000 fa9d 	bl	8005d68 <HAL_QSPI_ErrorCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 800582e:	e083      	b.n	8005938 <HAL_QSPI_IRQHandler+0x36c>
     /* Nothing to do */
    }
  }

  /* QSPI Status Match interrupt occurred ------------------------------------*/
  else if(((flag & QSPI_FLAG_SM) != 0U) && ((itsource & QSPI_IT_SM) != 0U))
 8005830:	697b      	ldr	r3, [r7, #20]
 8005832:	f003 0308 	and.w	r3, r3, #8
 8005836:	2b00      	cmp	r3, #0
 8005838:	d01f      	beq.n	800587a <HAL_QSPI_IRQHandler+0x2ae>
 800583a:	693b      	ldr	r3, [r7, #16]
 800583c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005840:	2b00      	cmp	r3, #0
 8005842:	d01a      	beq.n	800587a <HAL_QSPI_IRQHandler+0x2ae>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_SM);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	2208      	movs	r2, #8
 800584a:	60da      	str	r2, [r3, #12]

    /* Check if the automatic poll mode stop is activated */
    if(READ_BIT(hqspi->Instance->CR, QUADSPI_CR_APMS) != 0U)
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005856:	2b00      	cmp	r3, #0
 8005858:	d00b      	beq.n	8005872 <HAL_QSPI_IRQHandler+0x2a6>
    {
      /* Disable the QSPI Transfer Error and Status Match Interrupts */
      __HAL_QSPI_DISABLE_IT(hqspi, (QSPI_IT_SM | QSPI_IT_TE));
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	681a      	ldr	r2, [r3, #0]
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 8005868:	601a      	str	r2, [r3, #0]

      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	2201      	movs	r2, #1
 800586e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Status match callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
    hqspi->StatusMatchCallback(hqspi);
#else
    HAL_QSPI_StatusMatchCallback(hqspi);
 8005872:	6878      	ldr	r0, [r7, #4]
 8005874:	f000 fab4 	bl	8005de0 <HAL_QSPI_StatusMatchCallback>
 8005878:	e061      	b.n	800593e <HAL_QSPI_IRQHandler+0x372>
#endif
  }

  /* QSPI Transfer Error interrupt occurred ----------------------------------*/
  else if(((flag & QSPI_FLAG_TE) != 0U) && ((itsource & QSPI_IT_TE) != 0U))
 800587a:	697b      	ldr	r3, [r7, #20]
 800587c:	f003 0301 	and.w	r3, r3, #1
 8005880:	2b00      	cmp	r3, #0
 8005882:	d047      	beq.n	8005914 <HAL_QSPI_IRQHandler+0x348>
 8005884:	693b      	ldr	r3, [r7, #16]
 8005886:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800588a:	2b00      	cmp	r3, #0
 800588c:	d042      	beq.n	8005914 <HAL_QSPI_IRQHandler+0x348>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TE);
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	2201      	movs	r2, #1
 8005894:	60da      	str	r2, [r3, #12]

    /* Disable all the QSPI Interrupts */
    __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_SM | QSPI_IT_TC | QSPI_IT_TE | QSPI_IT_FT);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	681a      	ldr	r2, [r3, #0]
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 80058a4:	601a      	str	r2, [r3, #0]

    /* Set error code */
    hqspi->ErrorCode |= HAL_QSPI_ERROR_TRANSFER;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058aa:	f043 0202 	orr.w	r2, r3, #2
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	645a      	str	r2, [r3, #68]	; 0x44

    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f003 0304 	and.w	r3, r3, #4
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d021      	beq.n	8005904 <HAL_QSPI_IRQHandler+0x338>
    {
      /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	681a      	ldr	r2, [r3, #0]
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f022 0204 	bic.w	r2, r2, #4
 80058ce:	601a      	str	r2, [r3, #0]

      /* Disable the DMA channel */
      hqspi->hdma->XferAbortCallback = QSPI_DMAAbortCplt;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058d4:	4a1c      	ldr	r2, [pc, #112]	; (8005948 <HAL_QSPI_IRQHandler+0x37c>)
 80058d6:	651a      	str	r2, [r3, #80]	; 0x50
      if (HAL_DMA_Abort_IT(hqspi->hdma) != HAL_OK)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058dc:	4618      	mov	r0, r3
 80058de:	f7ff f9bf 	bl	8004c60 <HAL_DMA_Abort_IT>
 80058e2:	4603      	mov	r3, r0
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d029      	beq.n	800593c <HAL_QSPI_IRQHandler+0x370>
      {
        /* Set error code to DMA */
        hqspi->ErrorCode |= HAL_QSPI_ERROR_DMA;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058ec:	f043 0204 	orr.w	r2, r3, #4
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	645a      	str	r2, [r3, #68]	; 0x44

        /* Change state of QSPI */
        hqspi->State = HAL_QSPI_STATE_READY;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2201      	movs	r2, #1
 80058f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        
        /* Error callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
        hqspi->ErrorCallback(hqspi);
#else
        HAL_QSPI_ErrorCallback(hqspi);
 80058fc:	6878      	ldr	r0, [r7, #4]
 80058fe:	f000 fa33 	bl	8005d68 <HAL_QSPI_ErrorCallback>
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8005902:	e01b      	b.n	800593c <HAL_QSPI_IRQHandler+0x370>
      }
    }
    else
    {
      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2201      	movs	r2, #1
 8005908:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Error callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
      hqspi->ErrorCallback(hqspi);
#else
      HAL_QSPI_ErrorCallback(hqspi);
 800590c:	6878      	ldr	r0, [r7, #4]
 800590e:	f000 fa2b 	bl	8005d68 <HAL_QSPI_ErrorCallback>
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8005912:	e013      	b.n	800593c <HAL_QSPI_IRQHandler+0x370>
#endif
    }
  }

  /* QSPI Timeout interrupt occurred -----------------------------------------*/
  else if(((flag & QSPI_FLAG_TO) != 0U) && ((itsource & QSPI_IT_TO) != 0U))
 8005914:	697b      	ldr	r3, [r7, #20]
 8005916:	f003 0310 	and.w	r3, r3, #16
 800591a:	2b00      	cmp	r3, #0
 800591c:	d00f      	beq.n	800593e <HAL_QSPI_IRQHandler+0x372>
 800591e:	693b      	ldr	r3, [r7, #16]
 8005920:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005924:	2b00      	cmp	r3, #0
 8005926:	d00a      	beq.n	800593e <HAL_QSPI_IRQHandler+0x372>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TO);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	2210      	movs	r2, #16
 800592e:	60da      	str	r2, [r3, #12]

    /* Timeout callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
    hqspi->TimeOutCallback(hqspi);
#else
    HAL_QSPI_TimeOutCallback(hqspi);
 8005930:	6878      	ldr	r0, [r7, #4]
 8005932:	f000 fa5f 	bl	8005df4 <HAL_QSPI_TimeOutCallback>

   else
  {
   /* Nothing to do */
  }
}
 8005936:	e002      	b.n	800593e <HAL_QSPI_IRQHandler+0x372>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8005938:	bf00      	nop
 800593a:	e000      	b.n	800593e <HAL_QSPI_IRQHandler+0x372>
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 800593c:	bf00      	nop
}
 800593e:	bf00      	nop
 8005940:	3718      	adds	r7, #24
 8005942:	46bd      	mov	sp, r7
 8005944:	bd80      	pop	{r7, pc}
 8005946:	bf00      	nop
 8005948:	08005fb9 	.word	0x08005fb9

0800594c <HAL_QSPI_Command>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Read or Write Modes
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Command(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t Timeout)
{
 800594c:	b580      	push	{r7, lr}
 800594e:	b088      	sub	sp, #32
 8005950:	af02      	add	r7, sp, #8
 8005952:	60f8      	str	r0, [r7, #12]
 8005954:	60b9      	str	r1, [r7, #8]
 8005956:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8005958:	f7fe f96e 	bl	8003c38 <HAL_GetTick>
 800595c:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode));
  assert_param(IS_QSPI_DDR_HHC(cmd->DdrHoldHalfCycle));
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005964:	b2db      	uxtb	r3, r3
 8005966:	2b01      	cmp	r3, #1
 8005968:	d101      	bne.n	800596e <HAL_QSPI_Command+0x22>
 800596a:	2302      	movs	r3, #2
 800596c:	e048      	b.n	8005a00 <HAL_QSPI_Command+0xb4>
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	2201      	movs	r2, #1
 8005972:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800597c:	b2db      	uxtb	r3, r3
 800597e:	2b01      	cmp	r3, #1
 8005980:	d137      	bne.n	80059f2 <HAL_QSPI_Command+0xa6>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	2200      	movs	r2, #0
 8005986:	645a      	str	r2, [r3, #68]	; 0x44

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_BUSY;
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	2202      	movs	r2, #2
 800598c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	9300      	str	r3, [sp, #0]
 8005994:	693b      	ldr	r3, [r7, #16]
 8005996:	2200      	movs	r2, #0
 8005998:	2120      	movs	r1, #32
 800599a:	68f8      	ldr	r0, [r7, #12]
 800599c:	f000 fb3f 	bl	800601e <QSPI_WaitFlagStateUntilTimeout>
 80059a0:	4603      	mov	r3, r0
 80059a2:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 80059a4:	7dfb      	ldrb	r3, [r7, #23]
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d125      	bne.n	80059f6 <HAL_QSPI_Command+0xaa>
    {
      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 80059aa:	2200      	movs	r2, #0
 80059ac:	68b9      	ldr	r1, [r7, #8]
 80059ae:	68f8      	ldr	r0, [r7, #12]
 80059b0:	f000 fb6c 	bl	800608c <QSPI_Config>

      if (cmd->DataMode == QSPI_DATA_NONE)
 80059b4:	68bb      	ldr	r3, [r7, #8]
 80059b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d115      	bne.n	80059e8 <HAL_QSPI_Command+0x9c>
      {
        /* When there is no data phase, the transfer start as soon as the configuration is done
        so wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	9300      	str	r3, [sp, #0]
 80059c0:	693b      	ldr	r3, [r7, #16]
 80059c2:	2201      	movs	r2, #1
 80059c4:	2102      	movs	r1, #2
 80059c6:	68f8      	ldr	r0, [r7, #12]
 80059c8:	f000 fb29 	bl	800601e <QSPI_WaitFlagStateUntilTimeout>
 80059cc:	4603      	mov	r3, r0
 80059ce:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 80059d0:	7dfb      	ldrb	r3, [r7, #23]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d10f      	bne.n	80059f6 <HAL_QSPI_Command+0xaa>
        {
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	2202      	movs	r2, #2
 80059dc:	60da      	str	r2, [r3, #12]

          /* Update QSPI state */
          hqspi->State = HAL_QSPI_STATE_READY;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	2201      	movs	r2, #1
 80059e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80059e6:	e006      	b.n	80059f6 <HAL_QSPI_Command+0xaa>
        }
      }
      else
      {
        /* Update QSPI state */
        hqspi->State = HAL_QSPI_STATE_READY;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	2201      	movs	r2, #1
 80059ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80059f0:	e001      	b.n	80059f6 <HAL_QSPI_Command+0xaa>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 80059f2:	2302      	movs	r3, #2
 80059f4:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	2200      	movs	r2, #0
 80059fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 80059fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a00:	4618      	mov	r0, r3
 8005a02:	3718      	adds	r7, #24
 8005a04:	46bd      	mov	sp, r7
 8005a06:	bd80      	pop	{r7, pc}

08005a08 <HAL_QSPI_Transmit>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Transmit(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	b08a      	sub	sp, #40	; 0x28
 8005a0c:	af02      	add	r7, sp, #8
 8005a0e:	60f8      	str	r0, [r7, #12]
 8005a10:	60b9      	str	r1, [r7, #8]
 8005a12:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005a14:	2300      	movs	r3, #0
 8005a16:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 8005a18:	f7fe f90e 	bl	8003c38 <HAL_GetTick>
 8005a1c:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	3320      	adds	r3, #32
 8005a24:	617b      	str	r3, [r7, #20]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005a2c:	b2db      	uxtb	r3, r3
 8005a2e:	2b01      	cmp	r3, #1
 8005a30:	d101      	bne.n	8005a36 <HAL_QSPI_Transmit+0x2e>
 8005a32:	2302      	movs	r3, #2
 8005a34:	e07b      	b.n	8005b2e <HAL_QSPI_Transmit+0x126>
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	2201      	movs	r2, #1
 8005a3a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005a44:	b2db      	uxtb	r3, r3
 8005a46:	2b01      	cmp	r3, #1
 8005a48:	d16a      	bne.n	8005b20 <HAL_QSPI_Transmit+0x118>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	645a      	str	r2, [r3, #68]	; 0x44

    if(pData != NULL )
 8005a50:	68bb      	ldr	r3, [r7, #8]
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d05b      	beq.n	8005b0e <HAL_QSPI_Transmit+0x106>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX;
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	2212      	movs	r2, #18
 8005a5a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Configure counters and size of the handle */
      hqspi->TxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	691b      	ldr	r3, [r3, #16]
 8005a64:	1c5a      	adds	r2, r3, #1
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	62da      	str	r2, [r3, #44]	; 0x2c
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	691b      	ldr	r3, [r3, #16]
 8005a70:	1c5a      	adds	r2, r3, #1
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	629a      	str	r2, [r3, #40]	; 0x28
      hqspi->pTxBuffPtr = pData;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	68ba      	ldr	r2, [r7, #8]
 8005a7a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Configure QSPI: CCR register with functional as indirect write */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	695a      	ldr	r2, [r3, #20]
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8005a8a:	615a      	str	r2, [r3, #20]

      while(hqspi->TxXferCount > 0U)
 8005a8c:	e01b      	b.n	8005ac6 <HAL_QSPI_Transmit+0xbe>
      {
        /* Wait until FT flag is set to send data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_FT, SET, tickstart, Timeout);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	9300      	str	r3, [sp, #0]
 8005a92:	69bb      	ldr	r3, [r7, #24]
 8005a94:	2201      	movs	r2, #1
 8005a96:	2104      	movs	r1, #4
 8005a98:	68f8      	ldr	r0, [r7, #12]
 8005a9a:	f000 fac0 	bl	800601e <QSPI_WaitFlagStateUntilTimeout>
 8005a9e:	4603      	mov	r3, r0
 8005aa0:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 8005aa2:	7ffb      	ldrb	r3, [r7, #31]
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d113      	bne.n	8005ad0 <HAL_QSPI_Transmit+0xc8>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aac:	781a      	ldrb	r2, [r3, #0]
 8005aae:	697b      	ldr	r3, [r7, #20]
 8005ab0:	701a      	strb	r2, [r3, #0]
        hqspi->pTxBuffPtr++;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ab6:	1c5a      	adds	r2, r3, #1
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	625a      	str	r2, [r3, #36]	; 0x24
        hqspi->TxXferCount--;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ac0:	1e5a      	subs	r2, r3, #1
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	62da      	str	r2, [r3, #44]	; 0x2c
      while(hqspi->TxXferCount > 0U)
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d1df      	bne.n	8005a8e <HAL_QSPI_Transmit+0x86>
 8005ace:	e000      	b.n	8005ad2 <HAL_QSPI_Transmit+0xca>
          break;
 8005ad0:	bf00      	nop
      }

      if (status == HAL_OK)
 8005ad2:	7ffb      	ldrb	r3, [r7, #31]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d115      	bne.n	8005b04 <HAL_QSPI_Transmit+0xfc>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	9300      	str	r3, [sp, #0]
 8005adc:	69bb      	ldr	r3, [r7, #24]
 8005ade:	2201      	movs	r2, #1
 8005ae0:	2102      	movs	r1, #2
 8005ae2:	68f8      	ldr	r0, [r7, #12]
 8005ae4:	f000 fa9b 	bl	800601e <QSPI_WaitFlagStateUntilTimeout>
 8005ae8:	4603      	mov	r3, r0
 8005aea:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 8005aec:	7ffb      	ldrb	r3, [r7, #31]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d108      	bne.n	8005b04 <HAL_QSPI_Transmit+0xfc>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	2202      	movs	r2, #2
 8005af8:	60da      	str	r2, [r3, #12]

          /* Clear Busy bit */
          status = HAL_QSPI_Abort(hqspi);
 8005afa:	68f8      	ldr	r0, [r7, #12]
 8005afc:	f000 f984 	bl	8005e08 <HAL_QSPI_Abort>
 8005b00:	4603      	mov	r3, r0
 8005b02:	77fb      	strb	r3, [r7, #31]
        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	2201      	movs	r2, #1
 8005b08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005b0c:	e00a      	b.n	8005b24 <HAL_QSPI_Transmit+0x11c>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b12:	f043 0208 	orr.w	r2, r3, #8
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	645a      	str	r2, [r3, #68]	; 0x44
      status = HAL_ERROR;
 8005b1a:	2301      	movs	r3, #1
 8005b1c:	77fb      	strb	r3, [r7, #31]
 8005b1e:	e001      	b.n	8005b24 <HAL_QSPI_Transmit+0x11c>
    }
  }
  else
  {
    status = HAL_BUSY;
 8005b20:	2302      	movs	r3, #2
 8005b22:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	2200      	movs	r2, #0
 8005b28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return status;
 8005b2c:	7ffb      	ldrb	r3, [r7, #31]
}
 8005b2e:	4618      	mov	r0, r3
 8005b30:	3720      	adds	r7, #32
 8005b32:	46bd      	mov	sp, r7
 8005b34:	bd80      	pop	{r7, pc}

08005b36 <HAL_QSPI_Receive>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Receive(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 8005b36:	b580      	push	{r7, lr}
 8005b38:	b08a      	sub	sp, #40	; 0x28
 8005b3a:	af02      	add	r7, sp, #8
 8005b3c:	60f8      	str	r0, [r7, #12]
 8005b3e:	60b9      	str	r1, [r7, #8]
 8005b40:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005b42:	2300      	movs	r3, #0
 8005b44:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 8005b46:	f7fe f877 	bl	8003c38 <HAL_GetTick>
 8005b4a:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = READ_REG(hqspi->Instance->AR);
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	699b      	ldr	r3, [r3, #24]
 8005b52:	617b      	str	r3, [r7, #20]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	3320      	adds	r3, #32
 8005b5a:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005b62:	b2db      	uxtb	r3, r3
 8005b64:	2b01      	cmp	r3, #1
 8005b66:	d101      	bne.n	8005b6c <HAL_QSPI_Receive+0x36>
 8005b68:	2302      	movs	r3, #2
 8005b6a:	e082      	b.n	8005c72 <HAL_QSPI_Receive+0x13c>
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	2201      	movs	r2, #1
 8005b70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005b7a:	b2db      	uxtb	r3, r3
 8005b7c:	2b01      	cmp	r3, #1
 8005b7e:	d171      	bne.n	8005c64 <HAL_QSPI_Receive+0x12e>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	2200      	movs	r2, #0
 8005b84:	645a      	str	r2, [r3, #68]	; 0x44

    if(pData != NULL )
 8005b86:	68bb      	ldr	r3, [r7, #8]
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d062      	beq.n	8005c52 <HAL_QSPI_Receive+0x11c>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	2222      	movs	r2, #34	; 0x22
 8005b90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Configure counters and size of the handle */
      hqspi->RxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	691b      	ldr	r3, [r3, #16]
 8005b9a:	1c5a      	adds	r2, r3, #1
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	639a      	str	r2, [r3, #56]	; 0x38
      hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	691b      	ldr	r3, [r3, #16]
 8005ba6:	1c5a      	adds	r2, r3, #1
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	635a      	str	r2, [r3, #52]	; 0x34
      hqspi->pRxBuffPtr = pData;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	68ba      	ldr	r2, [r7, #8]
 8005bb0:	631a      	str	r2, [r3, #48]	; 0x30

      /* Configure QSPI: CCR register with functional as indirect read */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	695b      	ldr	r3, [r3, #20]
 8005bb8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8005bc4:	615a      	str	r2, [r3, #20]

      /* Start the transfer by re-writing the address in AR register */
      WRITE_REG(hqspi->Instance->AR, addr_reg);
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	697a      	ldr	r2, [r7, #20]
 8005bcc:	619a      	str	r2, [r3, #24]

      while(hqspi->RxXferCount > 0U)
 8005bce:	e01c      	b.n	8005c0a <HAL_QSPI_Receive+0xd4>
      {
        /* Wait until FT or TC flag is set to read received data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, (QSPI_FLAG_FT | QSPI_FLAG_TC), SET, tickstart, Timeout);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	9300      	str	r3, [sp, #0]
 8005bd4:	69bb      	ldr	r3, [r7, #24]
 8005bd6:	2201      	movs	r2, #1
 8005bd8:	2106      	movs	r1, #6
 8005bda:	68f8      	ldr	r0, [r7, #12]
 8005bdc:	f000 fa1f 	bl	800601e <QSPI_WaitFlagStateUntilTimeout>
 8005be0:	4603      	mov	r3, r0
 8005be2:	77fb      	strb	r3, [r7, #31]

        if  (status != HAL_OK)
 8005be4:	7ffb      	ldrb	r3, [r7, #31]
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d114      	bne.n	8005c14 <HAL_QSPI_Receive+0xde>
        {
          break;
        }

        *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bee:	693a      	ldr	r2, [r7, #16]
 8005bf0:	7812      	ldrb	r2, [r2, #0]
 8005bf2:	b2d2      	uxtb	r2, r2
 8005bf4:	701a      	strb	r2, [r3, #0]
        hqspi->pRxBuffPtr++;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bfa:	1c5a      	adds	r2, r3, #1
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	631a      	str	r2, [r3, #48]	; 0x30
        hqspi->RxXferCount--;
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c04:	1e5a      	subs	r2, r3, #1
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	639a      	str	r2, [r3, #56]	; 0x38
      while(hqspi->RxXferCount > 0U)
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d1de      	bne.n	8005bd0 <HAL_QSPI_Receive+0x9a>
 8005c12:	e000      	b.n	8005c16 <HAL_QSPI_Receive+0xe0>
          break;
 8005c14:	bf00      	nop
      }

      if (status == HAL_OK)
 8005c16:	7ffb      	ldrb	r3, [r7, #31]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d115      	bne.n	8005c48 <HAL_QSPI_Receive+0x112>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	9300      	str	r3, [sp, #0]
 8005c20:	69bb      	ldr	r3, [r7, #24]
 8005c22:	2201      	movs	r2, #1
 8005c24:	2102      	movs	r1, #2
 8005c26:	68f8      	ldr	r0, [r7, #12]
 8005c28:	f000 f9f9 	bl	800601e <QSPI_WaitFlagStateUntilTimeout>
 8005c2c:	4603      	mov	r3, r0
 8005c2e:	77fb      	strb	r3, [r7, #31]

        if  (status == HAL_OK)
 8005c30:	7ffb      	ldrb	r3, [r7, #31]
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d108      	bne.n	8005c48 <HAL_QSPI_Receive+0x112>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	2202      	movs	r2, #2
 8005c3c:	60da      	str	r2, [r3, #12]

          /* Workaround - Extra data written in the FIFO at the end of a read transfer */
          status = HAL_QSPI_Abort(hqspi);
 8005c3e:	68f8      	ldr	r0, [r7, #12]
 8005c40:	f000 f8e2 	bl	8005e08 <HAL_QSPI_Abort>
 8005c44:	4603      	mov	r3, r0
 8005c46:	77fb      	strb	r3, [r7, #31]
        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	2201      	movs	r2, #1
 8005c4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005c50:	e00a      	b.n	8005c68 <HAL_QSPI_Receive+0x132>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c56:	f043 0208 	orr.w	r2, r3, #8
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	645a      	str	r2, [r3, #68]	; 0x44
      status = HAL_ERROR;
 8005c5e:	2301      	movs	r3, #1
 8005c60:	77fb      	strb	r3, [r7, #31]
 8005c62:	e001      	b.n	8005c68 <HAL_QSPI_Receive+0x132>
    }
  }
  else
  {
    status = HAL_BUSY;
 8005c64:	2302      	movs	r3, #2
 8005c66:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return status;
 8005c70:	7ffb      	ldrb	r3, [r7, #31]
}
 8005c72:	4618      	mov	r0, r3
 8005c74:	3720      	adds	r7, #32
 8005c76:	46bd      	mov	sp, r7
 8005c78:	bd80      	pop	{r7, pc}

08005c7a <HAL_QSPI_AutoPolling>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_AutoPolling(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 8005c7a:	b580      	push	{r7, lr}
 8005c7c:	b088      	sub	sp, #32
 8005c7e:	af02      	add	r7, sp, #8
 8005c80:	60f8      	str	r0, [r7, #12]
 8005c82:	60b9      	str	r1, [r7, #8]
 8005c84:	607a      	str	r2, [r7, #4]
 8005c86:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8005c88:	f7fd ffd6 	bl	8003c38 <HAL_GetTick>
 8005c8c:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_INTERVAL(cfg->Interval));
  assert_param(IS_QSPI_STATUS_BYTES_SIZE(cfg->StatusBytesSize));
  assert_param(IS_QSPI_MATCH_MODE(cfg->MatchMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005c94:	b2db      	uxtb	r3, r3
 8005c96:	2b01      	cmp	r3, #1
 8005c98:	d101      	bne.n	8005c9e <HAL_QSPI_AutoPolling+0x24>
 8005c9a:	2302      	movs	r3, #2
 8005c9c:	e060      	b.n	8005d60 <HAL_QSPI_AutoPolling+0xe6>
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	2201      	movs	r2, #1
 8005ca2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005cac:	b2db      	uxtb	r3, r3
 8005cae:	2b01      	cmp	r3, #1
 8005cb0:	d14f      	bne.n	8005d52 <HAL_QSPI_AutoPolling+0xd8>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Update state */
    hqspi->State = HAL_QSPI_STATE_BUSY_AUTO_POLLING;
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	2242      	movs	r2, #66	; 0x42
 8005cbc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8005cc0:	683b      	ldr	r3, [r7, #0]
 8005cc2:	9300      	str	r3, [sp, #0]
 8005cc4:	693b      	ldr	r3, [r7, #16]
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	2120      	movs	r1, #32
 8005cca:	68f8      	ldr	r0, [r7, #12]
 8005ccc:	f000 f9a7 	bl	800601e <QSPI_WaitFlagStateUntilTimeout>
 8005cd0:	4603      	mov	r3, r0
 8005cd2:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 8005cd4:	7dfb      	ldrb	r3, [r7, #23]
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d13d      	bne.n	8005d56 <HAL_QSPI_AutoPolling+0xdc>
    {
      /* Configure QSPI: PSMAR register with the status match value */
      WRITE_REG(hqspi->Instance->PSMAR, cfg->Match);
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	687a      	ldr	r2, [r7, #4]
 8005ce0:	6812      	ldr	r2, [r2, #0]
 8005ce2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Configure QSPI: PSMKR register with the status mask value */
      WRITE_REG(hqspi->Instance->PSMKR, cfg->Mask);
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	687a      	ldr	r2, [r7, #4]
 8005cea:	6852      	ldr	r2, [r2, #4]
 8005cec:	625a      	str	r2, [r3, #36]	; 0x24

      /* Configure QSPI: PIR register with the interval value */
      WRITE_REG(hqspi->Instance->PIR, cfg->Interval);
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	687a      	ldr	r2, [r7, #4]
 8005cf4:	6892      	ldr	r2, [r2, #8]
 8005cf6:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Configure QSPI: CR register with Match mode and Automatic stop enabled
      (otherwise there will be an infinite loop in blocking mode) */
      MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PMM | QUADSPI_CR_APMS),
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	691b      	ldr	r3, [r3, #16]
 8005d06:	431a      	orrs	r2, r3
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8005d10:	601a      	str	r2, [r3, #0]
               (cfg->MatchMode | QSPI_AUTOMATIC_STOP_ENABLE));

      /* Call the configuration function */
      cmd->NbData = cfg->StatusBytesSize;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	68da      	ldr	r2, [r3, #12]
 8005d16:	68bb      	ldr	r3, [r7, #8]
 8005d18:	629a      	str	r2, [r3, #40]	; 0x28
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_AUTO_POLLING);
 8005d1a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005d1e:	68b9      	ldr	r1, [r7, #8]
 8005d20:	68f8      	ldr	r0, [r7, #12]
 8005d22:	f000 f9b3 	bl	800608c <QSPI_Config>

      /* Wait until SM flag is set to go back in idle state */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_SM, SET, tickstart, Timeout);
 8005d26:	683b      	ldr	r3, [r7, #0]
 8005d28:	9300      	str	r3, [sp, #0]
 8005d2a:	693b      	ldr	r3, [r7, #16]
 8005d2c:	2201      	movs	r2, #1
 8005d2e:	2108      	movs	r1, #8
 8005d30:	68f8      	ldr	r0, [r7, #12]
 8005d32:	f000 f974 	bl	800601e <QSPI_WaitFlagStateUntilTimeout>
 8005d36:	4603      	mov	r3, r0
 8005d38:	75fb      	strb	r3, [r7, #23]

      if (status == HAL_OK)
 8005d3a:	7dfb      	ldrb	r3, [r7, #23]
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d10a      	bne.n	8005d56 <HAL_QSPI_AutoPolling+0xdc>
      {
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_SM);
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	2208      	movs	r2, #8
 8005d46:	60da      	str	r2, [r3, #12]

        /* Update state */
        hqspi->State = HAL_QSPI_STATE_READY;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	2201      	movs	r2, #1
 8005d4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005d50:	e001      	b.n	8005d56 <HAL_QSPI_AutoPolling+0xdc>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 8005d52:	2302      	movs	r3, #2
 8005d54:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	2200      	movs	r2, #0
 8005d5a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 8005d5e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d60:	4618      	mov	r0, r3
 8005d62:	3718      	adds	r7, #24
 8005d64:	46bd      	mov	sp, r7
 8005d66:	bd80      	pop	{r7, pc}

08005d68 <HAL_QSPI_ErrorCallback>:
  * @brief  Transfer Error callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_ErrorCallback(QSPI_HandleTypeDef *hqspi)
{
 8005d68:	b480      	push	{r7}
 8005d6a:	b083      	sub	sp, #12
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_ErrorCallback could be implemented in the user file
   */
}
 8005d70:	bf00      	nop
 8005d72:	370c      	adds	r7, #12
 8005d74:	46bd      	mov	sp, r7
 8005d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7a:	4770      	bx	lr

08005d7c <HAL_QSPI_AbortCpltCallback>:
  * @brief  Abort completed callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_AbortCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 8005d7c:	b480      	push	{r7}
 8005d7e:	b083      	sub	sp, #12
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_AbortCpltCallback could be implemented in the user file
   */
}
 8005d84:	bf00      	nop
 8005d86:	370c      	adds	r7, #12
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8e:	4770      	bx	lr

08005d90 <HAL_QSPI_CmdCpltCallback>:
  * @brief  Command completed callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_CmdCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 8005d90:	b480      	push	{r7}
 8005d92:	b083      	sub	sp, #12
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_CmdCpltCallback could be implemented in the user file
   */
}
 8005d98:	bf00      	nop
 8005d9a:	370c      	adds	r7, #12
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da2:	4770      	bx	lr

08005da4 <HAL_QSPI_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_RxCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 8005da4:	b480      	push	{r7}
 8005da6:	b083      	sub	sp, #12
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_RxCpltCallback could be implemented in the user file
   */
}
 8005dac:	bf00      	nop
 8005dae:	370c      	adds	r7, #12
 8005db0:	46bd      	mov	sp, r7
 8005db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db6:	4770      	bx	lr

08005db8 <HAL_QSPI_TxCpltCallback>:
  * @brief  Tx Transfer completed callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_TxCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 8005db8:	b480      	push	{r7}
 8005dba:	b083      	sub	sp, #12
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_TxCpltCallback could be implemented in the user file
   */
}
 8005dc0:	bf00      	nop
 8005dc2:	370c      	adds	r7, #12
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dca:	4770      	bx	lr

08005dcc <HAL_QSPI_FifoThresholdCallback>:
  * @brief  FIFO Threshold callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_FifoThresholdCallback(QSPI_HandleTypeDef *hqspi)
{
 8005dcc:	b480      	push	{r7}
 8005dce:	b083      	sub	sp, #12
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_FIFOThresholdCallback could be implemented in the user file
   */
}
 8005dd4:	bf00      	nop
 8005dd6:	370c      	adds	r7, #12
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dde:	4770      	bx	lr

08005de0 <HAL_QSPI_StatusMatchCallback>:
  * @brief  Status Match callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_StatusMatchCallback(QSPI_HandleTypeDef *hqspi)
{
 8005de0:	b480      	push	{r7}
 8005de2:	b083      	sub	sp, #12
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_StatusMatchCallback could be implemented in the user file
   */
}
 8005de8:	bf00      	nop
 8005dea:	370c      	adds	r7, #12
 8005dec:	46bd      	mov	sp, r7
 8005dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df2:	4770      	bx	lr

08005df4 <HAL_QSPI_TimeOutCallback>:
  * @brief  Timeout callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_TimeOutCallback(QSPI_HandleTypeDef *hqspi)
{
 8005df4:	b480      	push	{r7}
 8005df6:	b083      	sub	sp, #12
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_TimeOutCallback could be implemented in the user file
   */
}
 8005dfc:	bf00      	nop
 8005dfe:	370c      	adds	r7, #12
 8005e00:	46bd      	mov	sp, r7
 8005e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e06:	4770      	bx	lr

08005e08 <HAL_QSPI_Abort>:
* @brief  Abort the current transmission.
* @param  hqspi : QSPI handle
* @retval HAL status
*/
HAL_StatusTypeDef HAL_QSPI_Abort(QSPI_HandleTypeDef *hqspi)
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b086      	sub	sp, #24
 8005e0c:	af02      	add	r7, sp, #8
 8005e0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005e10:	2300      	movs	r3, #0
 8005e12:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8005e14:	f7fd ff10 	bl	8003c38 <HAL_GetTick>
 8005e18:	60b8      	str	r0, [r7, #8]

  /* Check if the state is in one of the busy states */
  if (((uint32_t)hqspi->State & 0x2U) != 0U)
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005e20:	b2db      	uxtb	r3, r3
 8005e22:	f003 0302 	and.w	r3, r3, #2
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d056      	beq.n	8005ed8 <HAL_QSPI_Abort+0xd0>
  {
    /* Process unlocked */
    __HAL_UNLOCK(hqspi);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	f003 0304 	and.w	r3, r3, #4
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d017      	beq.n	8005e70 <HAL_QSPI_Abort+0x68>
    {
      /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	681a      	ldr	r2, [r3, #0]
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f022 0204 	bic.w	r2, r2, #4
 8005e4e:	601a      	str	r2, [r3, #0]

      /* Abort DMA channel */
      status = HAL_DMA_Abort(hqspi->hdma);
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e54:	4618      	mov	r0, r3
 8005e56:	f7fe fe93 	bl	8004b80 <HAL_DMA_Abort>
 8005e5a:	4603      	mov	r3, r0
 8005e5c:	73fb      	strb	r3, [r7, #15]
      if(status != HAL_OK)
 8005e5e:	7bfb      	ldrb	r3, [r7, #15]
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d005      	beq.n	8005e70 <HAL_QSPI_Abort+0x68>
      {
        hqspi->ErrorCode |= HAL_QSPI_ERROR_DMA;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e68:	f043 0204 	orr.w	r2, r3, #4
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }

    /* Configure QSPI: CR register with Abort request */
    SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	681a      	ldr	r2, [r3, #0]
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	f042 0202 	orr.w	r2, r2, #2
 8005e7e:	601a      	str	r2, [r3, #0]

    /* Wait until TC flag is set to go back in idle state */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, hqspi->Timeout);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005e84:	9300      	str	r3, [sp, #0]
 8005e86:	68bb      	ldr	r3, [r7, #8]
 8005e88:	2201      	movs	r2, #1
 8005e8a:	2102      	movs	r1, #2
 8005e8c:	6878      	ldr	r0, [r7, #4]
 8005e8e:	f000 f8c6 	bl	800601e <QSPI_WaitFlagStateUntilTimeout>
 8005e92:	4603      	mov	r3, r0
 8005e94:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8005e96:	7bfb      	ldrb	r3, [r7, #15]
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d10e      	bne.n	8005eba <HAL_QSPI_Abort+0xb2>
    {
      __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	2202      	movs	r2, #2
 8005ea2:	60da      	str	r2, [r3, #12]

      /* Wait until BUSY flag is reset */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005ea8:	9300      	str	r3, [sp, #0]
 8005eaa:	68bb      	ldr	r3, [r7, #8]
 8005eac:	2200      	movs	r2, #0
 8005eae:	2120      	movs	r1, #32
 8005eb0:	6878      	ldr	r0, [r7, #4]
 8005eb2:	f000 f8b4 	bl	800601e <QSPI_WaitFlagStateUntilTimeout>
 8005eb6:	4603      	mov	r3, r0
 8005eb8:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8005eba:	7bfb      	ldrb	r3, [r7, #15]
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d10b      	bne.n	8005ed8 <HAL_QSPI_Abort+0xd0>
    {
      /* Reset functional mode configuration to indirect write mode by default */
      CLEAR_BIT(hqspi->Instance->CCR, QUADSPI_CCR_FMODE);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	695a      	ldr	r2, [r3, #20]
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8005ece:	615a      	str	r2, [r3, #20]

      /* Update state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2201      	movs	r2, #1
 8005ed4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
  }

  return status;
 8005ed8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005eda:	4618      	mov	r0, r3
 8005edc:	3710      	adds	r7, #16
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	bd80      	pop	{r7, pc}
	...

08005ee4 <HAL_QSPI_Abort_IT>:
* @brief  Abort the current transmission (non-blocking function)
* @param  hqspi : QSPI handle
* @retval HAL status
*/
HAL_StatusTypeDef HAL_QSPI_Abort_IT(QSPI_HandleTypeDef *hqspi)
{
 8005ee4:	b580      	push	{r7, lr}
 8005ee6:	b084      	sub	sp, #16
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005eec:	2300      	movs	r3, #0
 8005eee:	73fb      	strb	r3, [r7, #15]

  /* Check if the state is in one of the busy states */
  if (((uint32_t)hqspi->State & 0x2U) != 0U)
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005ef6:	b2db      	uxtb	r3, r3
 8005ef8:	f003 0302 	and.w	r3, r3, #2
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d046      	beq.n	8005f8e <HAL_QSPI_Abort_IT+0xaa>
  {
    /* Process unlocked */
    __HAL_UNLOCK(hqspi);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2200      	movs	r2, #0
 8005f04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_ABORT;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2208      	movs	r2, #8
 8005f0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable all interrupts */
    __HAL_QSPI_DISABLE_IT(hqspi, (QSPI_IT_TO | QSPI_IT_SM | QSPI_IT_FT | QSPI_IT_TC | QSPI_IT_TE));
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	681a      	ldr	r2, [r3, #0]
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 8005f1e:	601a      	str	r2, [r3, #0]

    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f003 0304 	and.w	r3, r3, #4
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d01b      	beq.n	8005f66 <HAL_QSPI_Abort_IT+0x82>
    {
      /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	681a      	ldr	r2, [r3, #0]
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f022 0204 	bic.w	r2, r2, #4
 8005f3c:	601a      	str	r2, [r3, #0]

      /* Abort DMA channel */
      hqspi->hdma->XferAbortCallback = QSPI_DMAAbortCplt;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f42:	4a15      	ldr	r2, [pc, #84]	; (8005f98 <HAL_QSPI_Abort_IT+0xb4>)
 8005f44:	651a      	str	r2, [r3, #80]	; 0x50
      if (HAL_DMA_Abort_IT(hqspi->hdma) != HAL_OK)
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f4a:	4618      	mov	r0, r3
 8005f4c:	f7fe fe88 	bl	8004c60 <HAL_DMA_Abort_IT>
 8005f50:	4603      	mov	r3, r0
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d01b      	beq.n	8005f8e <HAL_QSPI_Abort_IT+0xaa>
      {
        /* Change state of QSPI */
        hqspi->State = HAL_QSPI_STATE_READY;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	2201      	movs	r2, #1
 8005f5a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        
        /* Abort Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
        hqspi->AbortCpltCallback(hqspi);
#else
        HAL_QSPI_AbortCpltCallback(hqspi);
 8005f5e:	6878      	ldr	r0, [r7, #4]
 8005f60:	f7ff ff0c 	bl	8005d7c <HAL_QSPI_AbortCpltCallback>
 8005f64:	e013      	b.n	8005f8e <HAL_QSPI_Abort_IT+0xaa>
      }
    }
    else
    {
      /* Clear interrupt */
      __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	2202      	movs	r2, #2
 8005f6c:	60da      	str	r2, [r3, #12]

      /* Enable the QSPI Transfer Complete Interrupt */
      __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TC);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	681a      	ldr	r2, [r3, #0]
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005f7c:	601a      	str	r2, [r3, #0]

      /* Configure QSPI: CR register with Abort request */
      SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	681a      	ldr	r2, [r3, #0]
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f042 0202 	orr.w	r2, r2, #2
 8005f8c:	601a      	str	r2, [r3, #0]
    }
  }
  return status;
 8005f8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f90:	4618      	mov	r0, r3
 8005f92:	3710      	adds	r7, #16
 8005f94:	46bd      	mov	sp, r7
 8005f96:	bd80      	pop	{r7, pc}
 8005f98:	08005fb9 	.word	0x08005fb9

08005f9c <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8005f9c:	b480      	push	{r7}
 8005f9e:	b083      	sub	sp, #12
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	6078      	str	r0, [r7, #4]
 8005fa4:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	683a      	ldr	r2, [r7, #0]
 8005faa:	649a      	str	r2, [r3, #72]	; 0x48
}
 8005fac:	bf00      	nop
 8005fae:	370c      	adds	r7, #12
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb6:	4770      	bx	lr

08005fb8 <QSPI_DMAAbortCplt>:
  * @brief  DMA QSPI abort complete callback.
  * @param  hdma : DMA handle
  * @retval None
  */
static void QSPI_DMAAbortCplt(DMA_HandleTypeDef *hdma)
{
 8005fb8:	b580      	push	{r7, lr}
 8005fba:	b084      	sub	sp, #16
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	6078      	str	r0, [r7, #4]
  QSPI_HandleTypeDef* hqspi = ( QSPI_HandleTypeDef* )(hdma->Parent);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fc4:	60fb      	str	r3, [r7, #12]

  hqspi->RxXferCount = 0U;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	2200      	movs	r2, #0
 8005fca:	639a      	str	r2, [r3, #56]	; 0x38
  hqspi->TxXferCount = 0U;
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	2200      	movs	r2, #0
 8005fd0:	62da      	str	r2, [r3, #44]	; 0x2c

  if(hqspi->State == HAL_QSPI_STATE_ABORT)
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005fd8:	b2db      	uxtb	r3, r3
 8005fda:	2b08      	cmp	r3, #8
 8005fdc:	d114      	bne.n	8006008 <QSPI_DMAAbortCplt+0x50>
  {
    /* DMA Abort called by QSPI abort */
    /* Clear interrupt */
    __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	2202      	movs	r2, #2
 8005fe4:	60da      	str	r2, [r3, #12]

    /* Enable the QSPI Transfer Complete Interrupt */
    __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TC);
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	681a      	ldr	r2, [r3, #0]
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005ff4:	601a      	str	r2, [r3, #0]

    /* Configure QSPI: CR register with Abort request */
    SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	681a      	ldr	r2, [r3, #0]
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	f042 0202 	orr.w	r2, r2, #2
 8006004:	601a      	str	r2, [r3, #0]
    hqspi->ErrorCallback(hqspi);
#else
    HAL_QSPI_ErrorCallback(hqspi);
#endif
  }
}
 8006006:	e006      	b.n	8006016 <QSPI_DMAAbortCplt+0x5e>
    hqspi->State = HAL_QSPI_STATE_READY;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	2201      	movs	r2, #1
 800600c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    HAL_QSPI_ErrorCallback(hqspi);
 8006010:	68f8      	ldr	r0, [r7, #12]
 8006012:	f7ff fea9 	bl	8005d68 <HAL_QSPI_ErrorCallback>
}
 8006016:	bf00      	nop
 8006018:	3710      	adds	r7, #16
 800601a:	46bd      	mov	sp, r7
 800601c:	bd80      	pop	{r7, pc}

0800601e <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800601e:	b580      	push	{r7, lr}
 8006020:	b084      	sub	sp, #16
 8006022:	af00      	add	r7, sp, #0
 8006024:	60f8      	str	r0, [r7, #12]
 8006026:	60b9      	str	r1, [r7, #8]
 8006028:	603b      	str	r3, [r7, #0]
 800602a:	4613      	mov	r3, r2
 800602c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800602e:	e01a      	b.n	8006066 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006030:	69bb      	ldr	r3, [r7, #24]
 8006032:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006036:	d016      	beq.n	8006066 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006038:	f7fd fdfe 	bl	8003c38 <HAL_GetTick>
 800603c:	4602      	mov	r2, r0
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	1ad3      	subs	r3, r2, r3
 8006042:	69ba      	ldr	r2, [r7, #24]
 8006044:	429a      	cmp	r2, r3
 8006046:	d302      	bcc.n	800604e <QSPI_WaitFlagStateUntilTimeout+0x30>
 8006048:	69bb      	ldr	r3, [r7, #24]
 800604a:	2b00      	cmp	r3, #0
 800604c:	d10b      	bne.n	8006066 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	2204      	movs	r2, #4
 8006052:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800605a:	f043 0201 	orr.w	r2, r3, #1
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	645a      	str	r2, [r3, #68]	; 0x44

        return HAL_ERROR;
 8006062:	2301      	movs	r3, #1
 8006064:	e00e      	b.n	8006084 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	689a      	ldr	r2, [r3, #8]
 800606c:	68bb      	ldr	r3, [r7, #8]
 800606e:	4013      	ands	r3, r2
 8006070:	2b00      	cmp	r3, #0
 8006072:	bf14      	ite	ne
 8006074:	2301      	movne	r3, #1
 8006076:	2300      	moveq	r3, #0
 8006078:	b2db      	uxtb	r3, r3
 800607a:	461a      	mov	r2, r3
 800607c:	79fb      	ldrb	r3, [r7, #7]
 800607e:	429a      	cmp	r2, r3
 8006080:	d1d6      	bne.n	8006030 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006082:	2300      	movs	r3, #0
}
 8006084:	4618      	mov	r0, r3
 8006086:	3710      	adds	r7, #16
 8006088:	46bd      	mov	sp, r7
 800608a:	bd80      	pop	{r7, pc}

0800608c <QSPI_Config>:
  *            @arg QSPI_FUNCTIONAL_MODE_AUTO_POLLING: Automatic polling mode
  *            @arg QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED: Memory-mapped mode
  * @retval None
  */
static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode)
{
 800608c:	b480      	push	{r7}
 800608e:	b085      	sub	sp, #20
 8006090:	af00      	add	r7, sp, #0
 8006092:	60f8      	str	r0, [r7, #12]
 8006094:	60b9      	str	r1, [r7, #8]
 8006096:	607a      	str	r2, [r7, #4]
  assert_param(IS_QSPI_FUNCTIONAL_MODE(FunctionalMode));

  if ((cmd->DataMode != QSPI_DATA_NONE) && (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED))
 8006098:	68bb      	ldr	r3, [r7, #8]
 800609a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800609c:	2b00      	cmp	r3, #0
 800609e:	d009      	beq.n	80060b4 <QSPI_Config+0x28>
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80060a6:	d005      	beq.n	80060b4 <QSPI_Config+0x28>
  {
    /* Configure QSPI: DLR register with the number of data to read or write */
    WRITE_REG(hqspi->Instance->DLR, (cmd->NbData - 1U));
 80060a8:	68bb      	ldr	r3, [r7, #8]
 80060aa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	3a01      	subs	r2, #1
 80060b2:	611a      	str	r2, [r3, #16]
  }

  if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE)
 80060b4:	68bb      	ldr	r3, [r7, #8]
 80060b6:	699b      	ldr	r3, [r3, #24]
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	f000 80b9 	beq.w	8006230 <QSPI_Config+0x1a4>
  {
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 80060be:	68bb      	ldr	r3, [r7, #8]
 80060c0:	6a1b      	ldr	r3, [r3, #32]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d05f      	beq.n	8006186 <QSPI_Config+0xfa>
    {
      /* Configure QSPI: ABR register with alternate bytes value */
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	68ba      	ldr	r2, [r7, #8]
 80060cc:	6892      	ldr	r2, [r2, #8]
 80060ce:	61da      	str	r2, [r3, #28]

      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 80060d0:	68bb      	ldr	r3, [r7, #8]
 80060d2:	69db      	ldr	r3, [r3, #28]
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d031      	beq.n	800613c <QSPI_Config+0xb0>
      {
        /*---- Command with instruction, address and alternate bytes ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80060d8:	68bb      	ldr	r3, [r7, #8]
 80060da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060dc:	68bb      	ldr	r3, [r7, #8]
 80060de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060e0:	431a      	orrs	r2, r3
 80060e2:	68bb      	ldr	r3, [r7, #8]
 80060e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060e6:	431a      	orrs	r2, r3
 80060e8:	68bb      	ldr	r3, [r7, #8]
 80060ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060ec:	431a      	orrs	r2, r3
 80060ee:	68bb      	ldr	r3, [r7, #8]
 80060f0:	695b      	ldr	r3, [r3, #20]
 80060f2:	049b      	lsls	r3, r3, #18
 80060f4:	431a      	orrs	r2, r3
 80060f6:	68bb      	ldr	r3, [r7, #8]
 80060f8:	691b      	ldr	r3, [r3, #16]
 80060fa:	431a      	orrs	r2, r3
 80060fc:	68bb      	ldr	r3, [r7, #8]
 80060fe:	6a1b      	ldr	r3, [r3, #32]
 8006100:	431a      	orrs	r2, r3
 8006102:	68bb      	ldr	r3, [r7, #8]
 8006104:	68db      	ldr	r3, [r3, #12]
 8006106:	431a      	orrs	r2, r3
 8006108:	68bb      	ldr	r3, [r7, #8]
 800610a:	69db      	ldr	r3, [r3, #28]
 800610c:	431a      	orrs	r2, r3
 800610e:	68bb      	ldr	r3, [r7, #8]
 8006110:	699b      	ldr	r3, [r3, #24]
 8006112:	431a      	orrs	r2, r3
 8006114:	68bb      	ldr	r3, [r7, #8]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	ea42 0103 	orr.w	r1, r2, r3
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	687a      	ldr	r2, [r7, #4]
 8006122:	430a      	orrs	r2, r1
 8006124:	615a      	str	r2, [r3, #20]
                                         cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) |
                                         cmd->AlternateBytesSize | cmd->AlternateByteMode |
                                         cmd->AddressSize | cmd->AddressMode | cmd->InstructionMode |
                                         cmd->Instruction | FunctionalMode));

        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800612c:	f000 812e 	beq.w	800638c <QSPI_Config+0x300>
        {
          /* Configure QSPI: AR register with address value */
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	68ba      	ldr	r2, [r7, #8]
 8006136:	6852      	ldr	r2, [r2, #4]
 8006138:	619a      	str	r2, [r3, #24]
                                           cmd->InstructionMode | FunctionalMode));
        }
      }
    }
  }
}
 800613a:	e127      	b.n	800638c <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800613c:	68bb      	ldr	r3, [r7, #8]
 800613e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006140:	68bb      	ldr	r3, [r7, #8]
 8006142:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006144:	431a      	orrs	r2, r3
 8006146:	68bb      	ldr	r3, [r7, #8]
 8006148:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800614a:	431a      	orrs	r2, r3
 800614c:	68bb      	ldr	r3, [r7, #8]
 800614e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006150:	431a      	orrs	r2, r3
 8006152:	68bb      	ldr	r3, [r7, #8]
 8006154:	695b      	ldr	r3, [r3, #20]
 8006156:	049b      	lsls	r3, r3, #18
 8006158:	431a      	orrs	r2, r3
 800615a:	68bb      	ldr	r3, [r7, #8]
 800615c:	691b      	ldr	r3, [r3, #16]
 800615e:	431a      	orrs	r2, r3
 8006160:	68bb      	ldr	r3, [r7, #8]
 8006162:	6a1b      	ldr	r3, [r3, #32]
 8006164:	431a      	orrs	r2, r3
 8006166:	68bb      	ldr	r3, [r7, #8]
 8006168:	69db      	ldr	r3, [r3, #28]
 800616a:	431a      	orrs	r2, r3
 800616c:	68bb      	ldr	r3, [r7, #8]
 800616e:	699b      	ldr	r3, [r3, #24]
 8006170:	431a      	orrs	r2, r3
 8006172:	68bb      	ldr	r3, [r7, #8]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	ea42 0103 	orr.w	r1, r2, r3
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	687a      	ldr	r2, [r7, #4]
 8006180:	430a      	orrs	r2, r1
 8006182:	615a      	str	r2, [r3, #20]
}
 8006184:	e102      	b.n	800638c <QSPI_Config+0x300>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8006186:	68bb      	ldr	r3, [r7, #8]
 8006188:	69db      	ldr	r3, [r3, #28]
 800618a:	2b00      	cmp	r3, #0
 800618c:	d02e      	beq.n	80061ec <QSPI_Config+0x160>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800618e:	68bb      	ldr	r3, [r7, #8]
 8006190:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006192:	68bb      	ldr	r3, [r7, #8]
 8006194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006196:	431a      	orrs	r2, r3
 8006198:	68bb      	ldr	r3, [r7, #8]
 800619a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800619c:	431a      	orrs	r2, r3
 800619e:	68bb      	ldr	r3, [r7, #8]
 80061a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061a2:	431a      	orrs	r2, r3
 80061a4:	68bb      	ldr	r3, [r7, #8]
 80061a6:	695b      	ldr	r3, [r3, #20]
 80061a8:	049b      	lsls	r3, r3, #18
 80061aa:	431a      	orrs	r2, r3
 80061ac:	68bb      	ldr	r3, [r7, #8]
 80061ae:	6a1b      	ldr	r3, [r3, #32]
 80061b0:	431a      	orrs	r2, r3
 80061b2:	68bb      	ldr	r3, [r7, #8]
 80061b4:	68db      	ldr	r3, [r3, #12]
 80061b6:	431a      	orrs	r2, r3
 80061b8:	68bb      	ldr	r3, [r7, #8]
 80061ba:	69db      	ldr	r3, [r3, #28]
 80061bc:	431a      	orrs	r2, r3
 80061be:	68bb      	ldr	r3, [r7, #8]
 80061c0:	699b      	ldr	r3, [r3, #24]
 80061c2:	431a      	orrs	r2, r3
 80061c4:	68bb      	ldr	r3, [r7, #8]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	ea42 0103 	orr.w	r1, r2, r3
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	687a      	ldr	r2, [r7, #4]
 80061d2:	430a      	orrs	r2, r1
 80061d4:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80061dc:	f000 80d6 	beq.w	800638c <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	68ba      	ldr	r2, [r7, #8]
 80061e6:	6852      	ldr	r2, [r2, #4]
 80061e8:	619a      	str	r2, [r3, #24]
}
 80061ea:	e0cf      	b.n	800638c <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80061ec:	68bb      	ldr	r3, [r7, #8]
 80061ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80061f0:	68bb      	ldr	r3, [r7, #8]
 80061f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061f4:	431a      	orrs	r2, r3
 80061f6:	68bb      	ldr	r3, [r7, #8]
 80061f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061fa:	431a      	orrs	r2, r3
 80061fc:	68bb      	ldr	r3, [r7, #8]
 80061fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006200:	431a      	orrs	r2, r3
 8006202:	68bb      	ldr	r3, [r7, #8]
 8006204:	695b      	ldr	r3, [r3, #20]
 8006206:	049b      	lsls	r3, r3, #18
 8006208:	431a      	orrs	r2, r3
 800620a:	68bb      	ldr	r3, [r7, #8]
 800620c:	6a1b      	ldr	r3, [r3, #32]
 800620e:	431a      	orrs	r2, r3
 8006210:	68bb      	ldr	r3, [r7, #8]
 8006212:	69db      	ldr	r3, [r3, #28]
 8006214:	431a      	orrs	r2, r3
 8006216:	68bb      	ldr	r3, [r7, #8]
 8006218:	699b      	ldr	r3, [r3, #24]
 800621a:	431a      	orrs	r2, r3
 800621c:	68bb      	ldr	r3, [r7, #8]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	ea42 0103 	orr.w	r1, r2, r3
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	687a      	ldr	r2, [r7, #4]
 800622a:	430a      	orrs	r2, r1
 800622c:	615a      	str	r2, [r3, #20]
}
 800622e:	e0ad      	b.n	800638c <QSPI_Config+0x300>
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 8006230:	68bb      	ldr	r3, [r7, #8]
 8006232:	6a1b      	ldr	r3, [r3, #32]
 8006234:	2b00      	cmp	r3, #0
 8006236:	d058      	beq.n	80062ea <QSPI_Config+0x25e>
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	68ba      	ldr	r2, [r7, #8]
 800623e:	6892      	ldr	r2, [r2, #8]
 8006240:	61da      	str	r2, [r3, #28]
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8006242:	68bb      	ldr	r3, [r7, #8]
 8006244:	69db      	ldr	r3, [r3, #28]
 8006246:	2b00      	cmp	r3, #0
 8006248:	d02d      	beq.n	80062a6 <QSPI_Config+0x21a>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800624a:	68bb      	ldr	r3, [r7, #8]
 800624c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800624e:	68bb      	ldr	r3, [r7, #8]
 8006250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006252:	431a      	orrs	r2, r3
 8006254:	68bb      	ldr	r3, [r7, #8]
 8006256:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006258:	431a      	orrs	r2, r3
 800625a:	68bb      	ldr	r3, [r7, #8]
 800625c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800625e:	431a      	orrs	r2, r3
 8006260:	68bb      	ldr	r3, [r7, #8]
 8006262:	695b      	ldr	r3, [r3, #20]
 8006264:	049b      	lsls	r3, r3, #18
 8006266:	431a      	orrs	r2, r3
 8006268:	68bb      	ldr	r3, [r7, #8]
 800626a:	691b      	ldr	r3, [r3, #16]
 800626c:	431a      	orrs	r2, r3
 800626e:	68bb      	ldr	r3, [r7, #8]
 8006270:	6a1b      	ldr	r3, [r3, #32]
 8006272:	431a      	orrs	r2, r3
 8006274:	68bb      	ldr	r3, [r7, #8]
 8006276:	68db      	ldr	r3, [r3, #12]
 8006278:	431a      	orrs	r2, r3
 800627a:	68bb      	ldr	r3, [r7, #8]
 800627c:	69db      	ldr	r3, [r3, #28]
 800627e:	431a      	orrs	r2, r3
 8006280:	68bb      	ldr	r3, [r7, #8]
 8006282:	699b      	ldr	r3, [r3, #24]
 8006284:	ea42 0103 	orr.w	r1, r2, r3
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	687a      	ldr	r2, [r7, #4]
 800628e:	430a      	orrs	r2, r1
 8006290:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8006298:	d078      	beq.n	800638c <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	68ba      	ldr	r2, [r7, #8]
 80062a0:	6852      	ldr	r2, [r2, #4]
 80062a2:	619a      	str	r2, [r3, #24]
}
 80062a4:	e072      	b.n	800638c <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80062a6:	68bb      	ldr	r3, [r7, #8]
 80062a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80062aa:	68bb      	ldr	r3, [r7, #8]
 80062ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062ae:	431a      	orrs	r2, r3
 80062b0:	68bb      	ldr	r3, [r7, #8]
 80062b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062b4:	431a      	orrs	r2, r3
 80062b6:	68bb      	ldr	r3, [r7, #8]
 80062b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062ba:	431a      	orrs	r2, r3
 80062bc:	68bb      	ldr	r3, [r7, #8]
 80062be:	695b      	ldr	r3, [r3, #20]
 80062c0:	049b      	lsls	r3, r3, #18
 80062c2:	431a      	orrs	r2, r3
 80062c4:	68bb      	ldr	r3, [r7, #8]
 80062c6:	691b      	ldr	r3, [r3, #16]
 80062c8:	431a      	orrs	r2, r3
 80062ca:	68bb      	ldr	r3, [r7, #8]
 80062cc:	6a1b      	ldr	r3, [r3, #32]
 80062ce:	431a      	orrs	r2, r3
 80062d0:	68bb      	ldr	r3, [r7, #8]
 80062d2:	69db      	ldr	r3, [r3, #28]
 80062d4:	431a      	orrs	r2, r3
 80062d6:	68bb      	ldr	r3, [r7, #8]
 80062d8:	699b      	ldr	r3, [r3, #24]
 80062da:	ea42 0103 	orr.w	r1, r2, r3
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	687a      	ldr	r2, [r7, #4]
 80062e4:	430a      	orrs	r2, r1
 80062e6:	615a      	str	r2, [r3, #20]
}
 80062e8:	e050      	b.n	800638c <QSPI_Config+0x300>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 80062ea:	68bb      	ldr	r3, [r7, #8]
 80062ec:	69db      	ldr	r3, [r3, #28]
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d02a      	beq.n	8006348 <QSPI_Config+0x2bc>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80062f2:	68bb      	ldr	r3, [r7, #8]
 80062f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80062f6:	68bb      	ldr	r3, [r7, #8]
 80062f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062fa:	431a      	orrs	r2, r3
 80062fc:	68bb      	ldr	r3, [r7, #8]
 80062fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006300:	431a      	orrs	r2, r3
 8006302:	68bb      	ldr	r3, [r7, #8]
 8006304:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006306:	431a      	orrs	r2, r3
 8006308:	68bb      	ldr	r3, [r7, #8]
 800630a:	695b      	ldr	r3, [r3, #20]
 800630c:	049b      	lsls	r3, r3, #18
 800630e:	431a      	orrs	r2, r3
 8006310:	68bb      	ldr	r3, [r7, #8]
 8006312:	6a1b      	ldr	r3, [r3, #32]
 8006314:	431a      	orrs	r2, r3
 8006316:	68bb      	ldr	r3, [r7, #8]
 8006318:	68db      	ldr	r3, [r3, #12]
 800631a:	431a      	orrs	r2, r3
 800631c:	68bb      	ldr	r3, [r7, #8]
 800631e:	69db      	ldr	r3, [r3, #28]
 8006320:	431a      	orrs	r2, r3
 8006322:	68bb      	ldr	r3, [r7, #8]
 8006324:	699b      	ldr	r3, [r3, #24]
 8006326:	ea42 0103 	orr.w	r1, r2, r3
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	687a      	ldr	r2, [r7, #4]
 8006330:	430a      	orrs	r2, r1
 8006332:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800633a:	d027      	beq.n	800638c <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	68ba      	ldr	r2, [r7, #8]
 8006342:	6852      	ldr	r2, [r2, #4]
 8006344:	619a      	str	r2, [r3, #24]
}
 8006346:	e021      	b.n	800638c <QSPI_Config+0x300>
        if (cmd->DataMode != QSPI_DATA_NONE)
 8006348:	68bb      	ldr	r3, [r7, #8]
 800634a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800634c:	2b00      	cmp	r3, #0
 800634e:	d01d      	beq.n	800638c <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8006350:	68bb      	ldr	r3, [r7, #8]
 8006352:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006354:	68bb      	ldr	r3, [r7, #8]
 8006356:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006358:	431a      	orrs	r2, r3
 800635a:	68bb      	ldr	r3, [r7, #8]
 800635c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800635e:	431a      	orrs	r2, r3
 8006360:	68bb      	ldr	r3, [r7, #8]
 8006362:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006364:	431a      	orrs	r2, r3
 8006366:	68bb      	ldr	r3, [r7, #8]
 8006368:	695b      	ldr	r3, [r3, #20]
 800636a:	049b      	lsls	r3, r3, #18
 800636c:	431a      	orrs	r2, r3
 800636e:	68bb      	ldr	r3, [r7, #8]
 8006370:	6a1b      	ldr	r3, [r3, #32]
 8006372:	431a      	orrs	r2, r3
 8006374:	68bb      	ldr	r3, [r7, #8]
 8006376:	69db      	ldr	r3, [r3, #28]
 8006378:	431a      	orrs	r2, r3
 800637a:	68bb      	ldr	r3, [r7, #8]
 800637c:	699b      	ldr	r3, [r3, #24]
 800637e:	ea42 0103 	orr.w	r1, r2, r3
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	687a      	ldr	r2, [r7, #4]
 8006388:	430a      	orrs	r2, r1
 800638a:	615a      	str	r2, [r3, #20]
}
 800638c:	bf00      	nop
 800638e:	3714      	adds	r7, #20
 8006390:	46bd      	mov	sp, r7
 8006392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006396:	4770      	bx	lr

08006398 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006398:	b580      	push	{r7, lr}
 800639a:	b084      	sub	sp, #16
 800639c:	af00      	add	r7, sp, #0
 800639e:	6078      	str	r0, [r7, #4]
 80063a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d101      	bne.n	80063ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80063a8:	2301      	movs	r3, #1
 80063aa:	e0cc      	b.n	8006546 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80063ac:	4b68      	ldr	r3, [pc, #416]	; (8006550 <HAL_RCC_ClockConfig+0x1b8>)
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	f003 030f 	and.w	r3, r3, #15
 80063b4:	683a      	ldr	r2, [r7, #0]
 80063b6:	429a      	cmp	r2, r3
 80063b8:	d90c      	bls.n	80063d4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80063ba:	4b65      	ldr	r3, [pc, #404]	; (8006550 <HAL_RCC_ClockConfig+0x1b8>)
 80063bc:	683a      	ldr	r2, [r7, #0]
 80063be:	b2d2      	uxtb	r2, r2
 80063c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80063c2:	4b63      	ldr	r3, [pc, #396]	; (8006550 <HAL_RCC_ClockConfig+0x1b8>)
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f003 030f 	and.w	r3, r3, #15
 80063ca:	683a      	ldr	r2, [r7, #0]
 80063cc:	429a      	cmp	r2, r3
 80063ce:	d001      	beq.n	80063d4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80063d0:	2301      	movs	r3, #1
 80063d2:	e0b8      	b.n	8006546 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f003 0302 	and.w	r3, r3, #2
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d020      	beq.n	8006422 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f003 0304 	and.w	r3, r3, #4
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d005      	beq.n	80063f8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80063ec:	4b59      	ldr	r3, [pc, #356]	; (8006554 <HAL_RCC_ClockConfig+0x1bc>)
 80063ee:	689b      	ldr	r3, [r3, #8]
 80063f0:	4a58      	ldr	r2, [pc, #352]	; (8006554 <HAL_RCC_ClockConfig+0x1bc>)
 80063f2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80063f6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	f003 0308 	and.w	r3, r3, #8
 8006400:	2b00      	cmp	r3, #0
 8006402:	d005      	beq.n	8006410 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006404:	4b53      	ldr	r3, [pc, #332]	; (8006554 <HAL_RCC_ClockConfig+0x1bc>)
 8006406:	689b      	ldr	r3, [r3, #8]
 8006408:	4a52      	ldr	r2, [pc, #328]	; (8006554 <HAL_RCC_ClockConfig+0x1bc>)
 800640a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800640e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006410:	4b50      	ldr	r3, [pc, #320]	; (8006554 <HAL_RCC_ClockConfig+0x1bc>)
 8006412:	689b      	ldr	r3, [r3, #8]
 8006414:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	689b      	ldr	r3, [r3, #8]
 800641c:	494d      	ldr	r1, [pc, #308]	; (8006554 <HAL_RCC_ClockConfig+0x1bc>)
 800641e:	4313      	orrs	r3, r2
 8006420:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	f003 0301 	and.w	r3, r3, #1
 800642a:	2b00      	cmp	r3, #0
 800642c:	d044      	beq.n	80064b8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	685b      	ldr	r3, [r3, #4]
 8006432:	2b01      	cmp	r3, #1
 8006434:	d107      	bne.n	8006446 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006436:	4b47      	ldr	r3, [pc, #284]	; (8006554 <HAL_RCC_ClockConfig+0x1bc>)
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800643e:	2b00      	cmp	r3, #0
 8006440:	d119      	bne.n	8006476 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006442:	2301      	movs	r3, #1
 8006444:	e07f      	b.n	8006546 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	685b      	ldr	r3, [r3, #4]
 800644a:	2b02      	cmp	r3, #2
 800644c:	d003      	beq.n	8006456 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006452:	2b03      	cmp	r3, #3
 8006454:	d107      	bne.n	8006466 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006456:	4b3f      	ldr	r3, [pc, #252]	; (8006554 <HAL_RCC_ClockConfig+0x1bc>)
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800645e:	2b00      	cmp	r3, #0
 8006460:	d109      	bne.n	8006476 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006462:	2301      	movs	r3, #1
 8006464:	e06f      	b.n	8006546 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006466:	4b3b      	ldr	r3, [pc, #236]	; (8006554 <HAL_RCC_ClockConfig+0x1bc>)
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	f003 0302 	and.w	r3, r3, #2
 800646e:	2b00      	cmp	r3, #0
 8006470:	d101      	bne.n	8006476 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006472:	2301      	movs	r3, #1
 8006474:	e067      	b.n	8006546 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006476:	4b37      	ldr	r3, [pc, #220]	; (8006554 <HAL_RCC_ClockConfig+0x1bc>)
 8006478:	689b      	ldr	r3, [r3, #8]
 800647a:	f023 0203 	bic.w	r2, r3, #3
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	685b      	ldr	r3, [r3, #4]
 8006482:	4934      	ldr	r1, [pc, #208]	; (8006554 <HAL_RCC_ClockConfig+0x1bc>)
 8006484:	4313      	orrs	r3, r2
 8006486:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006488:	f7fd fbd6 	bl	8003c38 <HAL_GetTick>
 800648c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800648e:	e00a      	b.n	80064a6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006490:	f7fd fbd2 	bl	8003c38 <HAL_GetTick>
 8006494:	4602      	mov	r2, r0
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	1ad3      	subs	r3, r2, r3
 800649a:	f241 3288 	movw	r2, #5000	; 0x1388
 800649e:	4293      	cmp	r3, r2
 80064a0:	d901      	bls.n	80064a6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80064a2:	2303      	movs	r3, #3
 80064a4:	e04f      	b.n	8006546 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80064a6:	4b2b      	ldr	r3, [pc, #172]	; (8006554 <HAL_RCC_ClockConfig+0x1bc>)
 80064a8:	689b      	ldr	r3, [r3, #8]
 80064aa:	f003 020c 	and.w	r2, r3, #12
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	685b      	ldr	r3, [r3, #4]
 80064b2:	009b      	lsls	r3, r3, #2
 80064b4:	429a      	cmp	r2, r3
 80064b6:	d1eb      	bne.n	8006490 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80064b8:	4b25      	ldr	r3, [pc, #148]	; (8006550 <HAL_RCC_ClockConfig+0x1b8>)
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f003 030f 	and.w	r3, r3, #15
 80064c0:	683a      	ldr	r2, [r7, #0]
 80064c2:	429a      	cmp	r2, r3
 80064c4:	d20c      	bcs.n	80064e0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80064c6:	4b22      	ldr	r3, [pc, #136]	; (8006550 <HAL_RCC_ClockConfig+0x1b8>)
 80064c8:	683a      	ldr	r2, [r7, #0]
 80064ca:	b2d2      	uxtb	r2, r2
 80064cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80064ce:	4b20      	ldr	r3, [pc, #128]	; (8006550 <HAL_RCC_ClockConfig+0x1b8>)
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f003 030f 	and.w	r3, r3, #15
 80064d6:	683a      	ldr	r2, [r7, #0]
 80064d8:	429a      	cmp	r2, r3
 80064da:	d001      	beq.n	80064e0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80064dc:	2301      	movs	r3, #1
 80064de:	e032      	b.n	8006546 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f003 0304 	and.w	r3, r3, #4
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d008      	beq.n	80064fe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80064ec:	4b19      	ldr	r3, [pc, #100]	; (8006554 <HAL_RCC_ClockConfig+0x1bc>)
 80064ee:	689b      	ldr	r3, [r3, #8]
 80064f0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	68db      	ldr	r3, [r3, #12]
 80064f8:	4916      	ldr	r1, [pc, #88]	; (8006554 <HAL_RCC_ClockConfig+0x1bc>)
 80064fa:	4313      	orrs	r3, r2
 80064fc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f003 0308 	and.w	r3, r3, #8
 8006506:	2b00      	cmp	r3, #0
 8006508:	d009      	beq.n	800651e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800650a:	4b12      	ldr	r3, [pc, #72]	; (8006554 <HAL_RCC_ClockConfig+0x1bc>)
 800650c:	689b      	ldr	r3, [r3, #8]
 800650e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	691b      	ldr	r3, [r3, #16]
 8006516:	00db      	lsls	r3, r3, #3
 8006518:	490e      	ldr	r1, [pc, #56]	; (8006554 <HAL_RCC_ClockConfig+0x1bc>)
 800651a:	4313      	orrs	r3, r2
 800651c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800651e:	f000 f887 	bl	8006630 <HAL_RCC_GetSysClockFreq>
 8006522:	4602      	mov	r2, r0
 8006524:	4b0b      	ldr	r3, [pc, #44]	; (8006554 <HAL_RCC_ClockConfig+0x1bc>)
 8006526:	689b      	ldr	r3, [r3, #8]
 8006528:	091b      	lsrs	r3, r3, #4
 800652a:	f003 030f 	and.w	r3, r3, #15
 800652e:	490a      	ldr	r1, [pc, #40]	; (8006558 <HAL_RCC_ClockConfig+0x1c0>)
 8006530:	5ccb      	ldrb	r3, [r1, r3]
 8006532:	fa22 f303 	lsr.w	r3, r2, r3
 8006536:	4a09      	ldr	r2, [pc, #36]	; (800655c <HAL_RCC_ClockConfig+0x1c4>)
 8006538:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800653a:	4b09      	ldr	r3, [pc, #36]	; (8006560 <HAL_RCC_ClockConfig+0x1c8>)
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	4618      	mov	r0, r3
 8006540:	f7fc fcec 	bl	8002f1c <HAL_InitTick>

  return HAL_OK;
 8006544:	2300      	movs	r3, #0
}
 8006546:	4618      	mov	r0, r3
 8006548:	3710      	adds	r7, #16
 800654a:	46bd      	mov	sp, r7
 800654c:	bd80      	pop	{r7, pc}
 800654e:	bf00      	nop
 8006550:	40023c00 	.word	0x40023c00
 8006554:	40023800 	.word	0x40023800
 8006558:	0800b440 	.word	0x0800b440
 800655c:	2000006c 	.word	0x2000006c
 8006560:	20000070 	.word	0x20000070

08006564 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006564:	b480      	push	{r7}
 8006566:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006568:	4b03      	ldr	r3, [pc, #12]	; (8006578 <HAL_RCC_GetHCLKFreq+0x14>)
 800656a:	681b      	ldr	r3, [r3, #0]
}
 800656c:	4618      	mov	r0, r3
 800656e:	46bd      	mov	sp, r7
 8006570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006574:	4770      	bx	lr
 8006576:	bf00      	nop
 8006578:	2000006c 	.word	0x2000006c

0800657c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800657c:	b580      	push	{r7, lr}
 800657e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006580:	f7ff fff0 	bl	8006564 <HAL_RCC_GetHCLKFreq>
 8006584:	4602      	mov	r2, r0
 8006586:	4b05      	ldr	r3, [pc, #20]	; (800659c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006588:	689b      	ldr	r3, [r3, #8]
 800658a:	0a9b      	lsrs	r3, r3, #10
 800658c:	f003 0307 	and.w	r3, r3, #7
 8006590:	4903      	ldr	r1, [pc, #12]	; (80065a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006592:	5ccb      	ldrb	r3, [r1, r3]
 8006594:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006598:	4618      	mov	r0, r3
 800659a:	bd80      	pop	{r7, pc}
 800659c:	40023800 	.word	0x40023800
 80065a0:	0800b450 	.word	0x0800b450

080065a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80065a4:	b580      	push	{r7, lr}
 80065a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80065a8:	f7ff ffdc 	bl	8006564 <HAL_RCC_GetHCLKFreq>
 80065ac:	4602      	mov	r2, r0
 80065ae:	4b05      	ldr	r3, [pc, #20]	; (80065c4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80065b0:	689b      	ldr	r3, [r3, #8]
 80065b2:	0b5b      	lsrs	r3, r3, #13
 80065b4:	f003 0307 	and.w	r3, r3, #7
 80065b8:	4903      	ldr	r1, [pc, #12]	; (80065c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80065ba:	5ccb      	ldrb	r3, [r1, r3]
 80065bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80065c0:	4618      	mov	r0, r3
 80065c2:	bd80      	pop	{r7, pc}
 80065c4:	40023800 	.word	0x40023800
 80065c8:	0800b450 	.word	0x0800b450

080065cc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80065cc:	b480      	push	{r7}
 80065ce:	b083      	sub	sp, #12
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	6078      	str	r0, [r7, #4]
 80065d4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	220f      	movs	r2, #15
 80065da:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80065dc:	4b12      	ldr	r3, [pc, #72]	; (8006628 <HAL_RCC_GetClockConfig+0x5c>)
 80065de:	689b      	ldr	r3, [r3, #8]
 80065e0:	f003 0203 	and.w	r2, r3, #3
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80065e8:	4b0f      	ldr	r3, [pc, #60]	; (8006628 <HAL_RCC_GetClockConfig+0x5c>)
 80065ea:	689b      	ldr	r3, [r3, #8]
 80065ec:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80065f4:	4b0c      	ldr	r3, [pc, #48]	; (8006628 <HAL_RCC_GetClockConfig+0x5c>)
 80065f6:	689b      	ldr	r3, [r3, #8]
 80065f8:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006600:	4b09      	ldr	r3, [pc, #36]	; (8006628 <HAL_RCC_GetClockConfig+0x5c>)
 8006602:	689b      	ldr	r3, [r3, #8]
 8006604:	08db      	lsrs	r3, r3, #3
 8006606:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800660e:	4b07      	ldr	r3, [pc, #28]	; (800662c <HAL_RCC_GetClockConfig+0x60>)
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	f003 020f 	and.w	r2, r3, #15
 8006616:	683b      	ldr	r3, [r7, #0]
 8006618:	601a      	str	r2, [r3, #0]
}
 800661a:	bf00      	nop
 800661c:	370c      	adds	r7, #12
 800661e:	46bd      	mov	sp, r7
 8006620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006624:	4770      	bx	lr
 8006626:	bf00      	nop
 8006628:	40023800 	.word	0x40023800
 800662c:	40023c00 	.word	0x40023c00

08006630 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006630:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006634:	b087      	sub	sp, #28
 8006636:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006638:	2600      	movs	r6, #0
 800663a:	60fe      	str	r6, [r7, #12]
  uint32_t pllvco = 0U;
 800663c:	2600      	movs	r6, #0
 800663e:	617e      	str	r6, [r7, #20]
  uint32_t pllp = 0U;
 8006640:	2600      	movs	r6, #0
 8006642:	60be      	str	r6, [r7, #8]
  uint32_t pllr = 0U;
 8006644:	2600      	movs	r6, #0
 8006646:	607e      	str	r6, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8006648:	2600      	movs	r6, #0
 800664a:	613e      	str	r6, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800664c:	4ea3      	ldr	r6, [pc, #652]	; (80068dc <HAL_RCC_GetSysClockFreq+0x2ac>)
 800664e:	68b6      	ldr	r6, [r6, #8]
 8006650:	f006 060c 	and.w	r6, r6, #12
 8006654:	2e0c      	cmp	r6, #12
 8006656:	f200 8137 	bhi.w	80068c8 <HAL_RCC_GetSysClockFreq+0x298>
 800665a:	f20f 0c08 	addw	ip, pc, #8
 800665e:	f85c f026 	ldr.w	pc, [ip, r6, lsl #2]
 8006662:	bf00      	nop
 8006664:	08006699 	.word	0x08006699
 8006668:	080068c9 	.word	0x080068c9
 800666c:	080068c9 	.word	0x080068c9
 8006670:	080068c9 	.word	0x080068c9
 8006674:	0800669f 	.word	0x0800669f
 8006678:	080068c9 	.word	0x080068c9
 800667c:	080068c9 	.word	0x080068c9
 8006680:	080068c9 	.word	0x080068c9
 8006684:	080066a5 	.word	0x080066a5
 8006688:	080068c9 	.word	0x080068c9
 800668c:	080068c9 	.word	0x080068c9
 8006690:	080068c9 	.word	0x080068c9
 8006694:	080067bb 	.word	0x080067bb
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006698:	4b91      	ldr	r3, [pc, #580]	; (80068e0 <HAL_RCC_GetSysClockFreq+0x2b0>)
 800669a:	613b      	str	r3, [r7, #16]
       break;
 800669c:	e117      	b.n	80068ce <HAL_RCC_GetSysClockFreq+0x29e>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800669e:	4b91      	ldr	r3, [pc, #580]	; (80068e4 <HAL_RCC_GetSysClockFreq+0x2b4>)
 80066a0:	613b      	str	r3, [r7, #16]
      break;
 80066a2:	e114      	b.n	80068ce <HAL_RCC_GetSysClockFreq+0x29e>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80066a4:	4b8d      	ldr	r3, [pc, #564]	; (80068dc <HAL_RCC_GetSysClockFreq+0x2ac>)
 80066a6:	685b      	ldr	r3, [r3, #4]
 80066a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80066ac:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80066ae:	4b8b      	ldr	r3, [pc, #556]	; (80068dc <HAL_RCC_GetSysClockFreq+0x2ac>)
 80066b0:	685b      	ldr	r3, [r3, #4]
 80066b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d024      	beq.n	8006704 <HAL_RCC_GetSysClockFreq+0xd4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80066ba:	4b88      	ldr	r3, [pc, #544]	; (80068dc <HAL_RCC_GetSysClockFreq+0x2ac>)
 80066bc:	685b      	ldr	r3, [r3, #4]
 80066be:	099b      	lsrs	r3, r3, #6
 80066c0:	461a      	mov	r2, r3
 80066c2:	f04f 0300 	mov.w	r3, #0
 80066c6:	f240 14ff 	movw	r4, #511	; 0x1ff
 80066ca:	f04f 0500 	mov.w	r5, #0
 80066ce:	ea02 0004 	and.w	r0, r2, r4
 80066d2:	ea03 0105 	and.w	r1, r3, r5
 80066d6:	4b83      	ldr	r3, [pc, #524]	; (80068e4 <HAL_RCC_GetSysClockFreq+0x2b4>)
 80066d8:	fb03 f201 	mul.w	r2, r3, r1
 80066dc:	2300      	movs	r3, #0
 80066de:	fb03 f300 	mul.w	r3, r3, r0
 80066e2:	4413      	add	r3, r2
 80066e4:	4a7f      	ldr	r2, [pc, #508]	; (80068e4 <HAL_RCC_GetSysClockFreq+0x2b4>)
 80066e6:	fba0 0102 	umull	r0, r1, r0, r2
 80066ea:	440b      	add	r3, r1
 80066ec:	4619      	mov	r1, r3
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	461a      	mov	r2, r3
 80066f2:	f04f 0300 	mov.w	r3, #0
 80066f6:	f7f9 fd8b 	bl	8000210 <__aeabi_uldivmod>
 80066fa:	4602      	mov	r2, r0
 80066fc:	460b      	mov	r3, r1
 80066fe:	4613      	mov	r3, r2
 8006700:	617b      	str	r3, [r7, #20]
 8006702:	e04c      	b.n	800679e <HAL_RCC_GetSysClockFreq+0x16e>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006704:	4b75      	ldr	r3, [pc, #468]	; (80068dc <HAL_RCC_GetSysClockFreq+0x2ac>)
 8006706:	685b      	ldr	r3, [r3, #4]
 8006708:	099b      	lsrs	r3, r3, #6
 800670a:	461a      	mov	r2, r3
 800670c:	f04f 0300 	mov.w	r3, #0
 8006710:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006714:	f04f 0100 	mov.w	r1, #0
 8006718:	ea02 0800 	and.w	r8, r2, r0
 800671c:	ea03 0901 	and.w	r9, r3, r1
 8006720:	4640      	mov	r0, r8
 8006722:	4649      	mov	r1, r9
 8006724:	f04f 0200 	mov.w	r2, #0
 8006728:	f04f 0300 	mov.w	r3, #0
 800672c:	014b      	lsls	r3, r1, #5
 800672e:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006732:	0142      	lsls	r2, r0, #5
 8006734:	4610      	mov	r0, r2
 8006736:	4619      	mov	r1, r3
 8006738:	ebb0 0008 	subs.w	r0, r0, r8
 800673c:	eb61 0109 	sbc.w	r1, r1, r9
 8006740:	f04f 0200 	mov.w	r2, #0
 8006744:	f04f 0300 	mov.w	r3, #0
 8006748:	018b      	lsls	r3, r1, #6
 800674a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800674e:	0182      	lsls	r2, r0, #6
 8006750:	1a12      	subs	r2, r2, r0
 8006752:	eb63 0301 	sbc.w	r3, r3, r1
 8006756:	f04f 0000 	mov.w	r0, #0
 800675a:	f04f 0100 	mov.w	r1, #0
 800675e:	00d9      	lsls	r1, r3, #3
 8006760:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006764:	00d0      	lsls	r0, r2, #3
 8006766:	4602      	mov	r2, r0
 8006768:	460b      	mov	r3, r1
 800676a:	eb12 0208 	adds.w	r2, r2, r8
 800676e:	eb43 0309 	adc.w	r3, r3, r9
 8006772:	f04f 0000 	mov.w	r0, #0
 8006776:	f04f 0100 	mov.w	r1, #0
 800677a:	0299      	lsls	r1, r3, #10
 800677c:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8006780:	0290      	lsls	r0, r2, #10
 8006782:	4602      	mov	r2, r0
 8006784:	460b      	mov	r3, r1
 8006786:	4610      	mov	r0, r2
 8006788:	4619      	mov	r1, r3
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	461a      	mov	r2, r3
 800678e:	f04f 0300 	mov.w	r3, #0
 8006792:	f7f9 fd3d 	bl	8000210 <__aeabi_uldivmod>
 8006796:	4602      	mov	r2, r0
 8006798:	460b      	mov	r3, r1
 800679a:	4613      	mov	r3, r2
 800679c:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800679e:	4b4f      	ldr	r3, [pc, #316]	; (80068dc <HAL_RCC_GetSysClockFreq+0x2ac>)
 80067a0:	685b      	ldr	r3, [r3, #4]
 80067a2:	0c1b      	lsrs	r3, r3, #16
 80067a4:	f003 0303 	and.w	r3, r3, #3
 80067a8:	3301      	adds	r3, #1
 80067aa:	005b      	lsls	r3, r3, #1
 80067ac:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 80067ae:	697a      	ldr	r2, [r7, #20]
 80067b0:	68bb      	ldr	r3, [r7, #8]
 80067b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80067b6:	613b      	str	r3, [r7, #16]
      break;
 80067b8:	e089      	b.n	80068ce <HAL_RCC_GetSysClockFreq+0x29e>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80067ba:	4948      	ldr	r1, [pc, #288]	; (80068dc <HAL_RCC_GetSysClockFreq+0x2ac>)
 80067bc:	6849      	ldr	r1, [r1, #4]
 80067be:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 80067c2:	60f9      	str	r1, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80067c4:	4945      	ldr	r1, [pc, #276]	; (80068dc <HAL_RCC_GetSysClockFreq+0x2ac>)
 80067c6:	6849      	ldr	r1, [r1, #4]
 80067c8:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 80067cc:	2900      	cmp	r1, #0
 80067ce:	d024      	beq.n	800681a <HAL_RCC_GetSysClockFreq+0x1ea>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80067d0:	4942      	ldr	r1, [pc, #264]	; (80068dc <HAL_RCC_GetSysClockFreq+0x2ac>)
 80067d2:	6849      	ldr	r1, [r1, #4]
 80067d4:	0989      	lsrs	r1, r1, #6
 80067d6:	4608      	mov	r0, r1
 80067d8:	f04f 0100 	mov.w	r1, #0
 80067dc:	f240 14ff 	movw	r4, #511	; 0x1ff
 80067e0:	f04f 0500 	mov.w	r5, #0
 80067e4:	ea00 0204 	and.w	r2, r0, r4
 80067e8:	ea01 0305 	and.w	r3, r1, r5
 80067ec:	493d      	ldr	r1, [pc, #244]	; (80068e4 <HAL_RCC_GetSysClockFreq+0x2b4>)
 80067ee:	fb01 f003 	mul.w	r0, r1, r3
 80067f2:	2100      	movs	r1, #0
 80067f4:	fb01 f102 	mul.w	r1, r1, r2
 80067f8:	1844      	adds	r4, r0, r1
 80067fa:	493a      	ldr	r1, [pc, #232]	; (80068e4 <HAL_RCC_GetSysClockFreq+0x2b4>)
 80067fc:	fba2 0101 	umull	r0, r1, r2, r1
 8006800:	1863      	adds	r3, r4, r1
 8006802:	4619      	mov	r1, r3
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	461a      	mov	r2, r3
 8006808:	f04f 0300 	mov.w	r3, #0
 800680c:	f7f9 fd00 	bl	8000210 <__aeabi_uldivmod>
 8006810:	4602      	mov	r2, r0
 8006812:	460b      	mov	r3, r1
 8006814:	4613      	mov	r3, r2
 8006816:	617b      	str	r3, [r7, #20]
 8006818:	e04a      	b.n	80068b0 <HAL_RCC_GetSysClockFreq+0x280>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800681a:	4b30      	ldr	r3, [pc, #192]	; (80068dc <HAL_RCC_GetSysClockFreq+0x2ac>)
 800681c:	685b      	ldr	r3, [r3, #4]
 800681e:	099b      	lsrs	r3, r3, #6
 8006820:	461a      	mov	r2, r3
 8006822:	f04f 0300 	mov.w	r3, #0
 8006826:	f240 10ff 	movw	r0, #511	; 0x1ff
 800682a:	f04f 0100 	mov.w	r1, #0
 800682e:	ea02 0400 	and.w	r4, r2, r0
 8006832:	ea03 0501 	and.w	r5, r3, r1
 8006836:	4620      	mov	r0, r4
 8006838:	4629      	mov	r1, r5
 800683a:	f04f 0200 	mov.w	r2, #0
 800683e:	f04f 0300 	mov.w	r3, #0
 8006842:	014b      	lsls	r3, r1, #5
 8006844:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006848:	0142      	lsls	r2, r0, #5
 800684a:	4610      	mov	r0, r2
 800684c:	4619      	mov	r1, r3
 800684e:	1b00      	subs	r0, r0, r4
 8006850:	eb61 0105 	sbc.w	r1, r1, r5
 8006854:	f04f 0200 	mov.w	r2, #0
 8006858:	f04f 0300 	mov.w	r3, #0
 800685c:	018b      	lsls	r3, r1, #6
 800685e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006862:	0182      	lsls	r2, r0, #6
 8006864:	1a12      	subs	r2, r2, r0
 8006866:	eb63 0301 	sbc.w	r3, r3, r1
 800686a:	f04f 0000 	mov.w	r0, #0
 800686e:	f04f 0100 	mov.w	r1, #0
 8006872:	00d9      	lsls	r1, r3, #3
 8006874:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006878:	00d0      	lsls	r0, r2, #3
 800687a:	4602      	mov	r2, r0
 800687c:	460b      	mov	r3, r1
 800687e:	1912      	adds	r2, r2, r4
 8006880:	eb45 0303 	adc.w	r3, r5, r3
 8006884:	f04f 0000 	mov.w	r0, #0
 8006888:	f04f 0100 	mov.w	r1, #0
 800688c:	0299      	lsls	r1, r3, #10
 800688e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8006892:	0290      	lsls	r0, r2, #10
 8006894:	4602      	mov	r2, r0
 8006896:	460b      	mov	r3, r1
 8006898:	4610      	mov	r0, r2
 800689a:	4619      	mov	r1, r3
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	461a      	mov	r2, r3
 80068a0:	f04f 0300 	mov.w	r3, #0
 80068a4:	f7f9 fcb4 	bl	8000210 <__aeabi_uldivmod>
 80068a8:	4602      	mov	r2, r0
 80068aa:	460b      	mov	r3, r1
 80068ac:	4613      	mov	r3, r2
 80068ae:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80068b0:	4b0a      	ldr	r3, [pc, #40]	; (80068dc <HAL_RCC_GetSysClockFreq+0x2ac>)
 80068b2:	685b      	ldr	r3, [r3, #4]
 80068b4:	0f1b      	lsrs	r3, r3, #28
 80068b6:	f003 0307 	and.w	r3, r3, #7
 80068ba:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 80068bc:	697a      	ldr	r2, [r7, #20]
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80068c4:	613b      	str	r3, [r7, #16]
      break;
 80068c6:	e002      	b.n	80068ce <HAL_RCC_GetSysClockFreq+0x29e>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80068c8:	4b05      	ldr	r3, [pc, #20]	; (80068e0 <HAL_RCC_GetSysClockFreq+0x2b0>)
 80068ca:	613b      	str	r3, [r7, #16]
      break;
 80068cc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80068ce:	693b      	ldr	r3, [r7, #16]
}
 80068d0:	4618      	mov	r0, r3
 80068d2:	371c      	adds	r7, #28
 80068d4:	46bd      	mov	sp, r7
 80068d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80068da:	bf00      	nop
 80068dc:	40023800 	.word	0x40023800
 80068e0:	00f42400 	.word	0x00f42400
 80068e4:	017d7840 	.word	0x017d7840

080068e8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80068e8:	b580      	push	{r7, lr}
 80068ea:	b086      	sub	sp, #24
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d101      	bne.n	80068fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80068f6:	2301      	movs	r3, #1
 80068f8:	e28d      	b.n	8006e16 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	f003 0301 	and.w	r3, r3, #1
 8006902:	2b00      	cmp	r3, #0
 8006904:	f000 8083 	beq.w	8006a0e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8006908:	4b94      	ldr	r3, [pc, #592]	; (8006b5c <HAL_RCC_OscConfig+0x274>)
 800690a:	689b      	ldr	r3, [r3, #8]
 800690c:	f003 030c 	and.w	r3, r3, #12
 8006910:	2b04      	cmp	r3, #4
 8006912:	d019      	beq.n	8006948 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8006914:	4b91      	ldr	r3, [pc, #580]	; (8006b5c <HAL_RCC_OscConfig+0x274>)
 8006916:	689b      	ldr	r3, [r3, #8]
 8006918:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800691c:	2b08      	cmp	r3, #8
 800691e:	d106      	bne.n	800692e <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8006920:	4b8e      	ldr	r3, [pc, #568]	; (8006b5c <HAL_RCC_OscConfig+0x274>)
 8006922:	685b      	ldr	r3, [r3, #4]
 8006924:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006928:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800692c:	d00c      	beq.n	8006948 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800692e:	4b8b      	ldr	r3, [pc, #556]	; (8006b5c <HAL_RCC_OscConfig+0x274>)
 8006930:	689b      	ldr	r3, [r3, #8]
 8006932:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8006936:	2b0c      	cmp	r3, #12
 8006938:	d112      	bne.n	8006960 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800693a:	4b88      	ldr	r3, [pc, #544]	; (8006b5c <HAL_RCC_OscConfig+0x274>)
 800693c:	685b      	ldr	r3, [r3, #4]
 800693e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006942:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006946:	d10b      	bne.n	8006960 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006948:	4b84      	ldr	r3, [pc, #528]	; (8006b5c <HAL_RCC_OscConfig+0x274>)
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006950:	2b00      	cmp	r3, #0
 8006952:	d05b      	beq.n	8006a0c <HAL_RCC_OscConfig+0x124>
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	685b      	ldr	r3, [r3, #4]
 8006958:	2b00      	cmp	r3, #0
 800695a:	d157      	bne.n	8006a0c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800695c:	2301      	movs	r3, #1
 800695e:	e25a      	b.n	8006e16 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	685b      	ldr	r3, [r3, #4]
 8006964:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006968:	d106      	bne.n	8006978 <HAL_RCC_OscConfig+0x90>
 800696a:	4b7c      	ldr	r3, [pc, #496]	; (8006b5c <HAL_RCC_OscConfig+0x274>)
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	4a7b      	ldr	r2, [pc, #492]	; (8006b5c <HAL_RCC_OscConfig+0x274>)
 8006970:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006974:	6013      	str	r3, [r2, #0]
 8006976:	e01d      	b.n	80069b4 <HAL_RCC_OscConfig+0xcc>
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	685b      	ldr	r3, [r3, #4]
 800697c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006980:	d10c      	bne.n	800699c <HAL_RCC_OscConfig+0xb4>
 8006982:	4b76      	ldr	r3, [pc, #472]	; (8006b5c <HAL_RCC_OscConfig+0x274>)
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	4a75      	ldr	r2, [pc, #468]	; (8006b5c <HAL_RCC_OscConfig+0x274>)
 8006988:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800698c:	6013      	str	r3, [r2, #0]
 800698e:	4b73      	ldr	r3, [pc, #460]	; (8006b5c <HAL_RCC_OscConfig+0x274>)
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	4a72      	ldr	r2, [pc, #456]	; (8006b5c <HAL_RCC_OscConfig+0x274>)
 8006994:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006998:	6013      	str	r3, [r2, #0]
 800699a:	e00b      	b.n	80069b4 <HAL_RCC_OscConfig+0xcc>
 800699c:	4b6f      	ldr	r3, [pc, #444]	; (8006b5c <HAL_RCC_OscConfig+0x274>)
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	4a6e      	ldr	r2, [pc, #440]	; (8006b5c <HAL_RCC_OscConfig+0x274>)
 80069a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80069a6:	6013      	str	r3, [r2, #0]
 80069a8:	4b6c      	ldr	r3, [pc, #432]	; (8006b5c <HAL_RCC_OscConfig+0x274>)
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	4a6b      	ldr	r2, [pc, #428]	; (8006b5c <HAL_RCC_OscConfig+0x274>)
 80069ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80069b2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	685b      	ldr	r3, [r3, #4]
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d013      	beq.n	80069e4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069bc:	f7fd f93c 	bl	8003c38 <HAL_GetTick>
 80069c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80069c2:	e008      	b.n	80069d6 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80069c4:	f7fd f938 	bl	8003c38 <HAL_GetTick>
 80069c8:	4602      	mov	r2, r0
 80069ca:	693b      	ldr	r3, [r7, #16]
 80069cc:	1ad3      	subs	r3, r2, r3
 80069ce:	2b64      	cmp	r3, #100	; 0x64
 80069d0:	d901      	bls.n	80069d6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80069d2:	2303      	movs	r3, #3
 80069d4:	e21f      	b.n	8006e16 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80069d6:	4b61      	ldr	r3, [pc, #388]	; (8006b5c <HAL_RCC_OscConfig+0x274>)
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d0f0      	beq.n	80069c4 <HAL_RCC_OscConfig+0xdc>
 80069e2:	e014      	b.n	8006a0e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069e4:	f7fd f928 	bl	8003c38 <HAL_GetTick>
 80069e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80069ea:	e008      	b.n	80069fe <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80069ec:	f7fd f924 	bl	8003c38 <HAL_GetTick>
 80069f0:	4602      	mov	r2, r0
 80069f2:	693b      	ldr	r3, [r7, #16]
 80069f4:	1ad3      	subs	r3, r2, r3
 80069f6:	2b64      	cmp	r3, #100	; 0x64
 80069f8:	d901      	bls.n	80069fe <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80069fa:	2303      	movs	r3, #3
 80069fc:	e20b      	b.n	8006e16 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80069fe:	4b57      	ldr	r3, [pc, #348]	; (8006b5c <HAL_RCC_OscConfig+0x274>)
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d1f0      	bne.n	80069ec <HAL_RCC_OscConfig+0x104>
 8006a0a:	e000      	b.n	8006a0e <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006a0c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	f003 0302 	and.w	r3, r3, #2
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d06f      	beq.n	8006afa <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8006a1a:	4b50      	ldr	r3, [pc, #320]	; (8006b5c <HAL_RCC_OscConfig+0x274>)
 8006a1c:	689b      	ldr	r3, [r3, #8]
 8006a1e:	f003 030c 	and.w	r3, r3, #12
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d017      	beq.n	8006a56 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8006a26:	4b4d      	ldr	r3, [pc, #308]	; (8006b5c <HAL_RCC_OscConfig+0x274>)
 8006a28:	689b      	ldr	r3, [r3, #8]
 8006a2a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8006a2e:	2b08      	cmp	r3, #8
 8006a30:	d105      	bne.n	8006a3e <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8006a32:	4b4a      	ldr	r3, [pc, #296]	; (8006b5c <HAL_RCC_OscConfig+0x274>)
 8006a34:	685b      	ldr	r3, [r3, #4]
 8006a36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d00b      	beq.n	8006a56 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006a3e:	4b47      	ldr	r3, [pc, #284]	; (8006b5c <HAL_RCC_OscConfig+0x274>)
 8006a40:	689b      	ldr	r3, [r3, #8]
 8006a42:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8006a46:	2b0c      	cmp	r3, #12
 8006a48:	d11c      	bne.n	8006a84 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006a4a:	4b44      	ldr	r3, [pc, #272]	; (8006b5c <HAL_RCC_OscConfig+0x274>)
 8006a4c:	685b      	ldr	r3, [r3, #4]
 8006a4e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d116      	bne.n	8006a84 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006a56:	4b41      	ldr	r3, [pc, #260]	; (8006b5c <HAL_RCC_OscConfig+0x274>)
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	f003 0302 	and.w	r3, r3, #2
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d005      	beq.n	8006a6e <HAL_RCC_OscConfig+0x186>
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	68db      	ldr	r3, [r3, #12]
 8006a66:	2b01      	cmp	r3, #1
 8006a68:	d001      	beq.n	8006a6e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8006a6a:	2301      	movs	r3, #1
 8006a6c:	e1d3      	b.n	8006e16 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006a6e:	4b3b      	ldr	r3, [pc, #236]	; (8006b5c <HAL_RCC_OscConfig+0x274>)
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	691b      	ldr	r3, [r3, #16]
 8006a7a:	00db      	lsls	r3, r3, #3
 8006a7c:	4937      	ldr	r1, [pc, #220]	; (8006b5c <HAL_RCC_OscConfig+0x274>)
 8006a7e:	4313      	orrs	r3, r2
 8006a80:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006a82:	e03a      	b.n	8006afa <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	68db      	ldr	r3, [r3, #12]
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d020      	beq.n	8006ace <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006a8c:	4b34      	ldr	r3, [pc, #208]	; (8006b60 <HAL_RCC_OscConfig+0x278>)
 8006a8e:	2201      	movs	r2, #1
 8006a90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a92:	f7fd f8d1 	bl	8003c38 <HAL_GetTick>
 8006a96:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006a98:	e008      	b.n	8006aac <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006a9a:	f7fd f8cd 	bl	8003c38 <HAL_GetTick>
 8006a9e:	4602      	mov	r2, r0
 8006aa0:	693b      	ldr	r3, [r7, #16]
 8006aa2:	1ad3      	subs	r3, r2, r3
 8006aa4:	2b02      	cmp	r3, #2
 8006aa6:	d901      	bls.n	8006aac <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8006aa8:	2303      	movs	r3, #3
 8006aaa:	e1b4      	b.n	8006e16 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006aac:	4b2b      	ldr	r3, [pc, #172]	; (8006b5c <HAL_RCC_OscConfig+0x274>)
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f003 0302 	and.w	r3, r3, #2
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d0f0      	beq.n	8006a9a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006ab8:	4b28      	ldr	r3, [pc, #160]	; (8006b5c <HAL_RCC_OscConfig+0x274>)
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	691b      	ldr	r3, [r3, #16]
 8006ac4:	00db      	lsls	r3, r3, #3
 8006ac6:	4925      	ldr	r1, [pc, #148]	; (8006b5c <HAL_RCC_OscConfig+0x274>)
 8006ac8:	4313      	orrs	r3, r2
 8006aca:	600b      	str	r3, [r1, #0]
 8006acc:	e015      	b.n	8006afa <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006ace:	4b24      	ldr	r3, [pc, #144]	; (8006b60 <HAL_RCC_OscConfig+0x278>)
 8006ad0:	2200      	movs	r2, #0
 8006ad2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ad4:	f7fd f8b0 	bl	8003c38 <HAL_GetTick>
 8006ad8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006ada:	e008      	b.n	8006aee <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006adc:	f7fd f8ac 	bl	8003c38 <HAL_GetTick>
 8006ae0:	4602      	mov	r2, r0
 8006ae2:	693b      	ldr	r3, [r7, #16]
 8006ae4:	1ad3      	subs	r3, r2, r3
 8006ae6:	2b02      	cmp	r3, #2
 8006ae8:	d901      	bls.n	8006aee <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8006aea:	2303      	movs	r3, #3
 8006aec:	e193      	b.n	8006e16 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006aee:	4b1b      	ldr	r3, [pc, #108]	; (8006b5c <HAL_RCC_OscConfig+0x274>)
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	f003 0302 	and.w	r3, r3, #2
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d1f0      	bne.n	8006adc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	f003 0308 	and.w	r3, r3, #8
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d036      	beq.n	8006b74 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	695b      	ldr	r3, [r3, #20]
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d016      	beq.n	8006b3c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006b0e:	4b15      	ldr	r3, [pc, #84]	; (8006b64 <HAL_RCC_OscConfig+0x27c>)
 8006b10:	2201      	movs	r2, #1
 8006b12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b14:	f7fd f890 	bl	8003c38 <HAL_GetTick>
 8006b18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006b1a:	e008      	b.n	8006b2e <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006b1c:	f7fd f88c 	bl	8003c38 <HAL_GetTick>
 8006b20:	4602      	mov	r2, r0
 8006b22:	693b      	ldr	r3, [r7, #16]
 8006b24:	1ad3      	subs	r3, r2, r3
 8006b26:	2b02      	cmp	r3, #2
 8006b28:	d901      	bls.n	8006b2e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8006b2a:	2303      	movs	r3, #3
 8006b2c:	e173      	b.n	8006e16 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006b2e:	4b0b      	ldr	r3, [pc, #44]	; (8006b5c <HAL_RCC_OscConfig+0x274>)
 8006b30:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006b32:	f003 0302 	and.w	r3, r3, #2
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d0f0      	beq.n	8006b1c <HAL_RCC_OscConfig+0x234>
 8006b3a:	e01b      	b.n	8006b74 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006b3c:	4b09      	ldr	r3, [pc, #36]	; (8006b64 <HAL_RCC_OscConfig+0x27c>)
 8006b3e:	2200      	movs	r2, #0
 8006b40:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b42:	f7fd f879 	bl	8003c38 <HAL_GetTick>
 8006b46:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006b48:	e00e      	b.n	8006b68 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006b4a:	f7fd f875 	bl	8003c38 <HAL_GetTick>
 8006b4e:	4602      	mov	r2, r0
 8006b50:	693b      	ldr	r3, [r7, #16]
 8006b52:	1ad3      	subs	r3, r2, r3
 8006b54:	2b02      	cmp	r3, #2
 8006b56:	d907      	bls.n	8006b68 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8006b58:	2303      	movs	r3, #3
 8006b5a:	e15c      	b.n	8006e16 <HAL_RCC_OscConfig+0x52e>
 8006b5c:	40023800 	.word	0x40023800
 8006b60:	42470000 	.word	0x42470000
 8006b64:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006b68:	4b8a      	ldr	r3, [pc, #552]	; (8006d94 <HAL_RCC_OscConfig+0x4ac>)
 8006b6a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006b6c:	f003 0302 	and.w	r3, r3, #2
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d1ea      	bne.n	8006b4a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	f003 0304 	and.w	r3, r3, #4
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	f000 8097 	beq.w	8006cb0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006b82:	2300      	movs	r3, #0
 8006b84:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006b86:	4b83      	ldr	r3, [pc, #524]	; (8006d94 <HAL_RCC_OscConfig+0x4ac>)
 8006b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d10f      	bne.n	8006bb2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006b92:	2300      	movs	r3, #0
 8006b94:	60bb      	str	r3, [r7, #8]
 8006b96:	4b7f      	ldr	r3, [pc, #508]	; (8006d94 <HAL_RCC_OscConfig+0x4ac>)
 8006b98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b9a:	4a7e      	ldr	r2, [pc, #504]	; (8006d94 <HAL_RCC_OscConfig+0x4ac>)
 8006b9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006ba0:	6413      	str	r3, [r2, #64]	; 0x40
 8006ba2:	4b7c      	ldr	r3, [pc, #496]	; (8006d94 <HAL_RCC_OscConfig+0x4ac>)
 8006ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ba6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006baa:	60bb      	str	r3, [r7, #8]
 8006bac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006bae:	2301      	movs	r3, #1
 8006bb0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006bb2:	4b79      	ldr	r3, [pc, #484]	; (8006d98 <HAL_RCC_OscConfig+0x4b0>)
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d118      	bne.n	8006bf0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006bbe:	4b76      	ldr	r3, [pc, #472]	; (8006d98 <HAL_RCC_OscConfig+0x4b0>)
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	4a75      	ldr	r2, [pc, #468]	; (8006d98 <HAL_RCC_OscConfig+0x4b0>)
 8006bc4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006bc8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006bca:	f7fd f835 	bl	8003c38 <HAL_GetTick>
 8006bce:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006bd0:	e008      	b.n	8006be4 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006bd2:	f7fd f831 	bl	8003c38 <HAL_GetTick>
 8006bd6:	4602      	mov	r2, r0
 8006bd8:	693b      	ldr	r3, [r7, #16]
 8006bda:	1ad3      	subs	r3, r2, r3
 8006bdc:	2b02      	cmp	r3, #2
 8006bde:	d901      	bls.n	8006be4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8006be0:	2303      	movs	r3, #3
 8006be2:	e118      	b.n	8006e16 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006be4:	4b6c      	ldr	r3, [pc, #432]	; (8006d98 <HAL_RCC_OscConfig+0x4b0>)
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d0f0      	beq.n	8006bd2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	689b      	ldr	r3, [r3, #8]
 8006bf4:	2b01      	cmp	r3, #1
 8006bf6:	d106      	bne.n	8006c06 <HAL_RCC_OscConfig+0x31e>
 8006bf8:	4b66      	ldr	r3, [pc, #408]	; (8006d94 <HAL_RCC_OscConfig+0x4ac>)
 8006bfa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bfc:	4a65      	ldr	r2, [pc, #404]	; (8006d94 <HAL_RCC_OscConfig+0x4ac>)
 8006bfe:	f043 0301 	orr.w	r3, r3, #1
 8006c02:	6713      	str	r3, [r2, #112]	; 0x70
 8006c04:	e01c      	b.n	8006c40 <HAL_RCC_OscConfig+0x358>
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	689b      	ldr	r3, [r3, #8]
 8006c0a:	2b05      	cmp	r3, #5
 8006c0c:	d10c      	bne.n	8006c28 <HAL_RCC_OscConfig+0x340>
 8006c0e:	4b61      	ldr	r3, [pc, #388]	; (8006d94 <HAL_RCC_OscConfig+0x4ac>)
 8006c10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c12:	4a60      	ldr	r2, [pc, #384]	; (8006d94 <HAL_RCC_OscConfig+0x4ac>)
 8006c14:	f043 0304 	orr.w	r3, r3, #4
 8006c18:	6713      	str	r3, [r2, #112]	; 0x70
 8006c1a:	4b5e      	ldr	r3, [pc, #376]	; (8006d94 <HAL_RCC_OscConfig+0x4ac>)
 8006c1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c1e:	4a5d      	ldr	r2, [pc, #372]	; (8006d94 <HAL_RCC_OscConfig+0x4ac>)
 8006c20:	f043 0301 	orr.w	r3, r3, #1
 8006c24:	6713      	str	r3, [r2, #112]	; 0x70
 8006c26:	e00b      	b.n	8006c40 <HAL_RCC_OscConfig+0x358>
 8006c28:	4b5a      	ldr	r3, [pc, #360]	; (8006d94 <HAL_RCC_OscConfig+0x4ac>)
 8006c2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c2c:	4a59      	ldr	r2, [pc, #356]	; (8006d94 <HAL_RCC_OscConfig+0x4ac>)
 8006c2e:	f023 0301 	bic.w	r3, r3, #1
 8006c32:	6713      	str	r3, [r2, #112]	; 0x70
 8006c34:	4b57      	ldr	r3, [pc, #348]	; (8006d94 <HAL_RCC_OscConfig+0x4ac>)
 8006c36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c38:	4a56      	ldr	r2, [pc, #344]	; (8006d94 <HAL_RCC_OscConfig+0x4ac>)
 8006c3a:	f023 0304 	bic.w	r3, r3, #4
 8006c3e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	689b      	ldr	r3, [r3, #8]
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d015      	beq.n	8006c74 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c48:	f7fc fff6 	bl	8003c38 <HAL_GetTick>
 8006c4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006c4e:	e00a      	b.n	8006c66 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006c50:	f7fc fff2 	bl	8003c38 <HAL_GetTick>
 8006c54:	4602      	mov	r2, r0
 8006c56:	693b      	ldr	r3, [r7, #16]
 8006c58:	1ad3      	subs	r3, r2, r3
 8006c5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c5e:	4293      	cmp	r3, r2
 8006c60:	d901      	bls.n	8006c66 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8006c62:	2303      	movs	r3, #3
 8006c64:	e0d7      	b.n	8006e16 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006c66:	4b4b      	ldr	r3, [pc, #300]	; (8006d94 <HAL_RCC_OscConfig+0x4ac>)
 8006c68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c6a:	f003 0302 	and.w	r3, r3, #2
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d0ee      	beq.n	8006c50 <HAL_RCC_OscConfig+0x368>
 8006c72:	e014      	b.n	8006c9e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c74:	f7fc ffe0 	bl	8003c38 <HAL_GetTick>
 8006c78:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006c7a:	e00a      	b.n	8006c92 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006c7c:	f7fc ffdc 	bl	8003c38 <HAL_GetTick>
 8006c80:	4602      	mov	r2, r0
 8006c82:	693b      	ldr	r3, [r7, #16]
 8006c84:	1ad3      	subs	r3, r2, r3
 8006c86:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c8a:	4293      	cmp	r3, r2
 8006c8c:	d901      	bls.n	8006c92 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8006c8e:	2303      	movs	r3, #3
 8006c90:	e0c1      	b.n	8006e16 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006c92:	4b40      	ldr	r3, [pc, #256]	; (8006d94 <HAL_RCC_OscConfig+0x4ac>)
 8006c94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c96:	f003 0302 	and.w	r3, r3, #2
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d1ee      	bne.n	8006c7c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006c9e:	7dfb      	ldrb	r3, [r7, #23]
 8006ca0:	2b01      	cmp	r3, #1
 8006ca2:	d105      	bne.n	8006cb0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006ca4:	4b3b      	ldr	r3, [pc, #236]	; (8006d94 <HAL_RCC_OscConfig+0x4ac>)
 8006ca6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ca8:	4a3a      	ldr	r2, [pc, #232]	; (8006d94 <HAL_RCC_OscConfig+0x4ac>)
 8006caa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006cae:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	699b      	ldr	r3, [r3, #24]
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	f000 80ad 	beq.w	8006e14 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006cba:	4b36      	ldr	r3, [pc, #216]	; (8006d94 <HAL_RCC_OscConfig+0x4ac>)
 8006cbc:	689b      	ldr	r3, [r3, #8]
 8006cbe:	f003 030c 	and.w	r3, r3, #12
 8006cc2:	2b08      	cmp	r3, #8
 8006cc4:	d060      	beq.n	8006d88 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	699b      	ldr	r3, [r3, #24]
 8006cca:	2b02      	cmp	r3, #2
 8006ccc:	d145      	bne.n	8006d5a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006cce:	4b33      	ldr	r3, [pc, #204]	; (8006d9c <HAL_RCC_OscConfig+0x4b4>)
 8006cd0:	2200      	movs	r2, #0
 8006cd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006cd4:	f7fc ffb0 	bl	8003c38 <HAL_GetTick>
 8006cd8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006cda:	e008      	b.n	8006cee <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006cdc:	f7fc ffac 	bl	8003c38 <HAL_GetTick>
 8006ce0:	4602      	mov	r2, r0
 8006ce2:	693b      	ldr	r3, [r7, #16]
 8006ce4:	1ad3      	subs	r3, r2, r3
 8006ce6:	2b02      	cmp	r3, #2
 8006ce8:	d901      	bls.n	8006cee <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8006cea:	2303      	movs	r3, #3
 8006cec:	e093      	b.n	8006e16 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006cee:	4b29      	ldr	r3, [pc, #164]	; (8006d94 <HAL_RCC_OscConfig+0x4ac>)
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d1f0      	bne.n	8006cdc <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	69da      	ldr	r2, [r3, #28]
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	6a1b      	ldr	r3, [r3, #32]
 8006d02:	431a      	orrs	r2, r3
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d08:	019b      	lsls	r3, r3, #6
 8006d0a:	431a      	orrs	r2, r3
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d10:	085b      	lsrs	r3, r3, #1
 8006d12:	3b01      	subs	r3, #1
 8006d14:	041b      	lsls	r3, r3, #16
 8006d16:	431a      	orrs	r2, r3
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d1c:	061b      	lsls	r3, r3, #24
 8006d1e:	431a      	orrs	r2, r3
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d24:	071b      	lsls	r3, r3, #28
 8006d26:	491b      	ldr	r1, [pc, #108]	; (8006d94 <HAL_RCC_OscConfig+0x4ac>)
 8006d28:	4313      	orrs	r3, r2
 8006d2a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006d2c:	4b1b      	ldr	r3, [pc, #108]	; (8006d9c <HAL_RCC_OscConfig+0x4b4>)
 8006d2e:	2201      	movs	r2, #1
 8006d30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d32:	f7fc ff81 	bl	8003c38 <HAL_GetTick>
 8006d36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006d38:	e008      	b.n	8006d4c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006d3a:	f7fc ff7d 	bl	8003c38 <HAL_GetTick>
 8006d3e:	4602      	mov	r2, r0
 8006d40:	693b      	ldr	r3, [r7, #16]
 8006d42:	1ad3      	subs	r3, r2, r3
 8006d44:	2b02      	cmp	r3, #2
 8006d46:	d901      	bls.n	8006d4c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8006d48:	2303      	movs	r3, #3
 8006d4a:	e064      	b.n	8006e16 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006d4c:	4b11      	ldr	r3, [pc, #68]	; (8006d94 <HAL_RCC_OscConfig+0x4ac>)
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d0f0      	beq.n	8006d3a <HAL_RCC_OscConfig+0x452>
 8006d58:	e05c      	b.n	8006e14 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006d5a:	4b10      	ldr	r3, [pc, #64]	; (8006d9c <HAL_RCC_OscConfig+0x4b4>)
 8006d5c:	2200      	movs	r2, #0
 8006d5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d60:	f7fc ff6a 	bl	8003c38 <HAL_GetTick>
 8006d64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006d66:	e008      	b.n	8006d7a <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006d68:	f7fc ff66 	bl	8003c38 <HAL_GetTick>
 8006d6c:	4602      	mov	r2, r0
 8006d6e:	693b      	ldr	r3, [r7, #16]
 8006d70:	1ad3      	subs	r3, r2, r3
 8006d72:	2b02      	cmp	r3, #2
 8006d74:	d901      	bls.n	8006d7a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8006d76:	2303      	movs	r3, #3
 8006d78:	e04d      	b.n	8006e16 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006d7a:	4b06      	ldr	r3, [pc, #24]	; (8006d94 <HAL_RCC_OscConfig+0x4ac>)
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d1f0      	bne.n	8006d68 <HAL_RCC_OscConfig+0x480>
 8006d86:	e045      	b.n	8006e14 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	699b      	ldr	r3, [r3, #24]
 8006d8c:	2b01      	cmp	r3, #1
 8006d8e:	d107      	bne.n	8006da0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8006d90:	2301      	movs	r3, #1
 8006d92:	e040      	b.n	8006e16 <HAL_RCC_OscConfig+0x52e>
 8006d94:	40023800 	.word	0x40023800
 8006d98:	40007000 	.word	0x40007000
 8006d9c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006da0:	4b1f      	ldr	r3, [pc, #124]	; (8006e20 <HAL_RCC_OscConfig+0x538>)
 8006da2:	685b      	ldr	r3, [r3, #4]
 8006da4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	699b      	ldr	r3, [r3, #24]
 8006daa:	2b01      	cmp	r3, #1
 8006dac:	d030      	beq.n	8006e10 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006db8:	429a      	cmp	r2, r3
 8006dba:	d129      	bne.n	8006e10 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006dc6:	429a      	cmp	r2, r3
 8006dc8:	d122      	bne.n	8006e10 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006dca:	68fa      	ldr	r2, [r7, #12]
 8006dcc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006dd0:	4013      	ands	r3, r2
 8006dd2:	687a      	ldr	r2, [r7, #4]
 8006dd4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006dd6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006dd8:	4293      	cmp	r3, r2
 8006dda:	d119      	bne.n	8006e10 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006de6:	085b      	lsrs	r3, r3, #1
 8006de8:	3b01      	subs	r3, #1
 8006dea:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006dec:	429a      	cmp	r2, r3
 8006dee:	d10f      	bne.n	8006e10 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006dfa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006dfc:	429a      	cmp	r2, r3
 8006dfe:	d107      	bne.n	8006e10 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e0a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006e0c:	429a      	cmp	r2, r3
 8006e0e:	d001      	beq.n	8006e14 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8006e10:	2301      	movs	r3, #1
 8006e12:	e000      	b.n	8006e16 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8006e14:	2300      	movs	r3, #0
}
 8006e16:	4618      	mov	r0, r3
 8006e18:	3718      	adds	r7, #24
 8006e1a:	46bd      	mov	sp, r7
 8006e1c:	bd80      	pop	{r7, pc}
 8006e1e:	bf00      	nop
 8006e20:	40023800 	.word	0x40023800

08006e24 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006e24:	b580      	push	{r7, lr}
 8006e26:	b082      	sub	sp, #8
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d101      	bne.n	8006e36 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006e32:	2301      	movs	r3, #1
 8006e34:	e041      	b.n	8006eba <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e3c:	b2db      	uxtb	r3, r3
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d106      	bne.n	8006e50 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	2200      	movs	r2, #0
 8006e46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006e4a:	6878      	ldr	r0, [r7, #4]
 8006e4c:	f7fc fb0e 	bl	800346c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2202      	movs	r2, #2
 8006e54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681a      	ldr	r2, [r3, #0]
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	3304      	adds	r3, #4
 8006e60:	4619      	mov	r1, r3
 8006e62:	4610      	mov	r0, r2
 8006e64:	f000 fbaa 	bl	80075bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	2201      	movs	r2, #1
 8006e6c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2201      	movs	r2, #1
 8006e74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2201      	movs	r2, #1
 8006e7c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2201      	movs	r2, #1
 8006e84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2201      	movs	r2, #1
 8006e8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2201      	movs	r2, #1
 8006e94:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	2201      	movs	r2, #1
 8006e9c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	2201      	movs	r2, #1
 8006ea4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	2201      	movs	r2, #1
 8006eac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2201      	movs	r2, #1
 8006eb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006eb8:	2300      	movs	r3, #0
}
 8006eba:	4618      	mov	r0, r3
 8006ebc:	3708      	adds	r7, #8
 8006ebe:	46bd      	mov	sp, r7
 8006ec0:	bd80      	pop	{r7, pc}
	...

08006ec4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006ec4:	b480      	push	{r7}
 8006ec6:	b085      	sub	sp, #20
 8006ec8:	af00      	add	r7, sp, #0
 8006eca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ed2:	b2db      	uxtb	r3, r3
 8006ed4:	2b01      	cmp	r3, #1
 8006ed6:	d001      	beq.n	8006edc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006ed8:	2301      	movs	r3, #1
 8006eda:	e04e      	b.n	8006f7a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	2202      	movs	r2, #2
 8006ee0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	68da      	ldr	r2, [r3, #12]
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	f042 0201 	orr.w	r2, r2, #1
 8006ef2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	4a23      	ldr	r2, [pc, #140]	; (8006f88 <HAL_TIM_Base_Start_IT+0xc4>)
 8006efa:	4293      	cmp	r3, r2
 8006efc:	d022      	beq.n	8006f44 <HAL_TIM_Base_Start_IT+0x80>
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f06:	d01d      	beq.n	8006f44 <HAL_TIM_Base_Start_IT+0x80>
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	4a1f      	ldr	r2, [pc, #124]	; (8006f8c <HAL_TIM_Base_Start_IT+0xc8>)
 8006f0e:	4293      	cmp	r3, r2
 8006f10:	d018      	beq.n	8006f44 <HAL_TIM_Base_Start_IT+0x80>
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	4a1e      	ldr	r2, [pc, #120]	; (8006f90 <HAL_TIM_Base_Start_IT+0xcc>)
 8006f18:	4293      	cmp	r3, r2
 8006f1a:	d013      	beq.n	8006f44 <HAL_TIM_Base_Start_IT+0x80>
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	4a1c      	ldr	r2, [pc, #112]	; (8006f94 <HAL_TIM_Base_Start_IT+0xd0>)
 8006f22:	4293      	cmp	r3, r2
 8006f24:	d00e      	beq.n	8006f44 <HAL_TIM_Base_Start_IT+0x80>
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	4a1b      	ldr	r2, [pc, #108]	; (8006f98 <HAL_TIM_Base_Start_IT+0xd4>)
 8006f2c:	4293      	cmp	r3, r2
 8006f2e:	d009      	beq.n	8006f44 <HAL_TIM_Base_Start_IT+0x80>
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	4a19      	ldr	r2, [pc, #100]	; (8006f9c <HAL_TIM_Base_Start_IT+0xd8>)
 8006f36:	4293      	cmp	r3, r2
 8006f38:	d004      	beq.n	8006f44 <HAL_TIM_Base_Start_IT+0x80>
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	4a18      	ldr	r2, [pc, #96]	; (8006fa0 <HAL_TIM_Base_Start_IT+0xdc>)
 8006f40:	4293      	cmp	r3, r2
 8006f42:	d111      	bne.n	8006f68 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	689b      	ldr	r3, [r3, #8]
 8006f4a:	f003 0307 	and.w	r3, r3, #7
 8006f4e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	2b06      	cmp	r3, #6
 8006f54:	d010      	beq.n	8006f78 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	681a      	ldr	r2, [r3, #0]
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	f042 0201 	orr.w	r2, r2, #1
 8006f64:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f66:	e007      	b.n	8006f78 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	681a      	ldr	r2, [r3, #0]
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	f042 0201 	orr.w	r2, r2, #1
 8006f76:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006f78:	2300      	movs	r3, #0
}
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	3714      	adds	r7, #20
 8006f7e:	46bd      	mov	sp, r7
 8006f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f84:	4770      	bx	lr
 8006f86:	bf00      	nop
 8006f88:	40010000 	.word	0x40010000
 8006f8c:	40000400 	.word	0x40000400
 8006f90:	40000800 	.word	0x40000800
 8006f94:	40000c00 	.word	0x40000c00
 8006f98:	40010400 	.word	0x40010400
 8006f9c:	40014000 	.word	0x40014000
 8006fa0:	40001800 	.word	0x40001800

08006fa4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006fa4:	b580      	push	{r7, lr}
 8006fa6:	b082      	sub	sp, #8
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d101      	bne.n	8006fb6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006fb2:	2301      	movs	r3, #1
 8006fb4:	e041      	b.n	800703a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006fbc:	b2db      	uxtb	r3, r3
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d106      	bne.n	8006fd0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	2200      	movs	r2, #0
 8006fc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006fca:	6878      	ldr	r0, [r7, #4]
 8006fcc:	f000 f839 	bl	8007042 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	2202      	movs	r2, #2
 8006fd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681a      	ldr	r2, [r3, #0]
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	3304      	adds	r3, #4
 8006fe0:	4619      	mov	r1, r3
 8006fe2:	4610      	mov	r0, r2
 8006fe4:	f000 faea 	bl	80075bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	2201      	movs	r2, #1
 8006fec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	2201      	movs	r2, #1
 8006ff4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	2201      	movs	r2, #1
 8006ffc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2201      	movs	r2, #1
 8007004:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2201      	movs	r2, #1
 800700c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	2201      	movs	r2, #1
 8007014:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	2201      	movs	r2, #1
 800701c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	2201      	movs	r2, #1
 8007024:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2201      	movs	r2, #1
 800702c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2201      	movs	r2, #1
 8007034:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007038:	2300      	movs	r3, #0
}
 800703a:	4618      	mov	r0, r3
 800703c:	3708      	adds	r7, #8
 800703e:	46bd      	mov	sp, r7
 8007040:	bd80      	pop	{r7, pc}

08007042 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007042:	b480      	push	{r7}
 8007044:	b083      	sub	sp, #12
 8007046:	af00      	add	r7, sp, #0
 8007048:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800704a:	bf00      	nop
 800704c:	370c      	adds	r7, #12
 800704e:	46bd      	mov	sp, r7
 8007050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007054:	4770      	bx	lr

08007056 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007056:	b580      	push	{r7, lr}
 8007058:	b082      	sub	sp, #8
 800705a:	af00      	add	r7, sp, #0
 800705c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	691b      	ldr	r3, [r3, #16]
 8007064:	f003 0302 	and.w	r3, r3, #2
 8007068:	2b02      	cmp	r3, #2
 800706a:	d122      	bne.n	80070b2 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	68db      	ldr	r3, [r3, #12]
 8007072:	f003 0302 	and.w	r3, r3, #2
 8007076:	2b02      	cmp	r3, #2
 8007078:	d11b      	bne.n	80070b2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	f06f 0202 	mvn.w	r2, #2
 8007082:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	2201      	movs	r2, #1
 8007088:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	699b      	ldr	r3, [r3, #24]
 8007090:	f003 0303 	and.w	r3, r3, #3
 8007094:	2b00      	cmp	r3, #0
 8007096:	d003      	beq.n	80070a0 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007098:	6878      	ldr	r0, [r7, #4]
 800709a:	f000 fa71 	bl	8007580 <HAL_TIM_IC_CaptureCallback>
 800709e:	e005      	b.n	80070ac <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80070a0:	6878      	ldr	r0, [r7, #4]
 80070a2:	f000 fa63 	bl	800756c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070a6:	6878      	ldr	r0, [r7, #4]
 80070a8:	f000 fa74 	bl	8007594 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	2200      	movs	r2, #0
 80070b0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	691b      	ldr	r3, [r3, #16]
 80070b8:	f003 0304 	and.w	r3, r3, #4
 80070bc:	2b04      	cmp	r3, #4
 80070be:	d122      	bne.n	8007106 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	68db      	ldr	r3, [r3, #12]
 80070c6:	f003 0304 	and.w	r3, r3, #4
 80070ca:	2b04      	cmp	r3, #4
 80070cc:	d11b      	bne.n	8007106 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	f06f 0204 	mvn.w	r2, #4
 80070d6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	2202      	movs	r2, #2
 80070dc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	699b      	ldr	r3, [r3, #24]
 80070e4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d003      	beq.n	80070f4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80070ec:	6878      	ldr	r0, [r7, #4]
 80070ee:	f000 fa47 	bl	8007580 <HAL_TIM_IC_CaptureCallback>
 80070f2:	e005      	b.n	8007100 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80070f4:	6878      	ldr	r0, [r7, #4]
 80070f6:	f000 fa39 	bl	800756c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070fa:	6878      	ldr	r0, [r7, #4]
 80070fc:	f000 fa4a 	bl	8007594 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	2200      	movs	r2, #0
 8007104:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	691b      	ldr	r3, [r3, #16]
 800710c:	f003 0308 	and.w	r3, r3, #8
 8007110:	2b08      	cmp	r3, #8
 8007112:	d122      	bne.n	800715a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	68db      	ldr	r3, [r3, #12]
 800711a:	f003 0308 	and.w	r3, r3, #8
 800711e:	2b08      	cmp	r3, #8
 8007120:	d11b      	bne.n	800715a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	f06f 0208 	mvn.w	r2, #8
 800712a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	2204      	movs	r2, #4
 8007130:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	69db      	ldr	r3, [r3, #28]
 8007138:	f003 0303 	and.w	r3, r3, #3
 800713c:	2b00      	cmp	r3, #0
 800713e:	d003      	beq.n	8007148 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007140:	6878      	ldr	r0, [r7, #4]
 8007142:	f000 fa1d 	bl	8007580 <HAL_TIM_IC_CaptureCallback>
 8007146:	e005      	b.n	8007154 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007148:	6878      	ldr	r0, [r7, #4]
 800714a:	f000 fa0f 	bl	800756c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800714e:	6878      	ldr	r0, [r7, #4]
 8007150:	f000 fa20 	bl	8007594 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	2200      	movs	r2, #0
 8007158:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	691b      	ldr	r3, [r3, #16]
 8007160:	f003 0310 	and.w	r3, r3, #16
 8007164:	2b10      	cmp	r3, #16
 8007166:	d122      	bne.n	80071ae <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	68db      	ldr	r3, [r3, #12]
 800716e:	f003 0310 	and.w	r3, r3, #16
 8007172:	2b10      	cmp	r3, #16
 8007174:	d11b      	bne.n	80071ae <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	f06f 0210 	mvn.w	r2, #16
 800717e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	2208      	movs	r2, #8
 8007184:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	69db      	ldr	r3, [r3, #28]
 800718c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007190:	2b00      	cmp	r3, #0
 8007192:	d003      	beq.n	800719c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007194:	6878      	ldr	r0, [r7, #4]
 8007196:	f000 f9f3 	bl	8007580 <HAL_TIM_IC_CaptureCallback>
 800719a:	e005      	b.n	80071a8 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800719c:	6878      	ldr	r0, [r7, #4]
 800719e:	f000 f9e5 	bl	800756c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071a2:	6878      	ldr	r0, [r7, #4]
 80071a4:	f000 f9f6 	bl	8007594 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	2200      	movs	r2, #0
 80071ac:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	691b      	ldr	r3, [r3, #16]
 80071b4:	f003 0301 	and.w	r3, r3, #1
 80071b8:	2b01      	cmp	r3, #1
 80071ba:	d10e      	bne.n	80071da <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	68db      	ldr	r3, [r3, #12]
 80071c2:	f003 0301 	and.w	r3, r3, #1
 80071c6:	2b01      	cmp	r3, #1
 80071c8:	d107      	bne.n	80071da <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	f06f 0201 	mvn.w	r2, #1
 80071d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80071d4:	6878      	ldr	r0, [r7, #4]
 80071d6:	f7fb fdaf 	bl	8002d38 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	691b      	ldr	r3, [r3, #16]
 80071e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80071e4:	2b80      	cmp	r3, #128	; 0x80
 80071e6:	d10e      	bne.n	8007206 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	68db      	ldr	r3, [r3, #12]
 80071ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80071f2:	2b80      	cmp	r3, #128	; 0x80
 80071f4:	d107      	bne.n	8007206 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80071fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007200:	6878      	ldr	r0, [r7, #4]
 8007202:	f000 fe57 	bl	8007eb4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	691b      	ldr	r3, [r3, #16]
 800720c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007210:	2b40      	cmp	r3, #64	; 0x40
 8007212:	d10e      	bne.n	8007232 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	68db      	ldr	r3, [r3, #12]
 800721a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800721e:	2b40      	cmp	r3, #64	; 0x40
 8007220:	d107      	bne.n	8007232 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800722a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800722c:	6878      	ldr	r0, [r7, #4]
 800722e:	f000 f9bb 	bl	80075a8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	691b      	ldr	r3, [r3, #16]
 8007238:	f003 0320 	and.w	r3, r3, #32
 800723c:	2b20      	cmp	r3, #32
 800723e:	d10e      	bne.n	800725e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	68db      	ldr	r3, [r3, #12]
 8007246:	f003 0320 	and.w	r3, r3, #32
 800724a:	2b20      	cmp	r3, #32
 800724c:	d107      	bne.n	800725e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	f06f 0220 	mvn.w	r2, #32
 8007256:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007258:	6878      	ldr	r0, [r7, #4]
 800725a:	f000 fe21 	bl	8007ea0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800725e:	bf00      	nop
 8007260:	3708      	adds	r7, #8
 8007262:	46bd      	mov	sp, r7
 8007264:	bd80      	pop	{r7, pc}
	...

08007268 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007268:	b580      	push	{r7, lr}
 800726a:	b084      	sub	sp, #16
 800726c:	af00      	add	r7, sp, #0
 800726e:	60f8      	str	r0, [r7, #12]
 8007270:	60b9      	str	r1, [r7, #8]
 8007272:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800727a:	2b01      	cmp	r3, #1
 800727c:	d101      	bne.n	8007282 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800727e:	2302      	movs	r3, #2
 8007280:	e0ac      	b.n	80073dc <HAL_TIM_PWM_ConfigChannel+0x174>
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	2201      	movs	r2, #1
 8007286:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	2b0c      	cmp	r3, #12
 800728e:	f200 809f 	bhi.w	80073d0 <HAL_TIM_PWM_ConfigChannel+0x168>
 8007292:	a201      	add	r2, pc, #4	; (adr r2, 8007298 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8007294:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007298:	080072cd 	.word	0x080072cd
 800729c:	080073d1 	.word	0x080073d1
 80072a0:	080073d1 	.word	0x080073d1
 80072a4:	080073d1 	.word	0x080073d1
 80072a8:	0800730d 	.word	0x0800730d
 80072ac:	080073d1 	.word	0x080073d1
 80072b0:	080073d1 	.word	0x080073d1
 80072b4:	080073d1 	.word	0x080073d1
 80072b8:	0800734f 	.word	0x0800734f
 80072bc:	080073d1 	.word	0x080073d1
 80072c0:	080073d1 	.word	0x080073d1
 80072c4:	080073d1 	.word	0x080073d1
 80072c8:	0800738f 	.word	0x0800738f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	68b9      	ldr	r1, [r7, #8]
 80072d2:	4618      	mov	r0, r3
 80072d4:	f000 fa12 	bl	80076fc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	699a      	ldr	r2, [r3, #24]
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	f042 0208 	orr.w	r2, r2, #8
 80072e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	699a      	ldr	r2, [r3, #24]
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	f022 0204 	bic.w	r2, r2, #4
 80072f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	6999      	ldr	r1, [r3, #24]
 80072fe:	68bb      	ldr	r3, [r7, #8]
 8007300:	691a      	ldr	r2, [r3, #16]
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	430a      	orrs	r2, r1
 8007308:	619a      	str	r2, [r3, #24]
      break;
 800730a:	e062      	b.n	80073d2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	68b9      	ldr	r1, [r7, #8]
 8007312:	4618      	mov	r0, r3
 8007314:	f000 fa62 	bl	80077dc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	699a      	ldr	r2, [r3, #24]
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007326:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	699a      	ldr	r2, [r3, #24]
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007336:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	6999      	ldr	r1, [r3, #24]
 800733e:	68bb      	ldr	r3, [r7, #8]
 8007340:	691b      	ldr	r3, [r3, #16]
 8007342:	021a      	lsls	r2, r3, #8
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	430a      	orrs	r2, r1
 800734a:	619a      	str	r2, [r3, #24]
      break;
 800734c:	e041      	b.n	80073d2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	68b9      	ldr	r1, [r7, #8]
 8007354:	4618      	mov	r0, r3
 8007356:	f000 fab7 	bl	80078c8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	69da      	ldr	r2, [r3, #28]
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	f042 0208 	orr.w	r2, r2, #8
 8007368:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	69da      	ldr	r2, [r3, #28]
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	f022 0204 	bic.w	r2, r2, #4
 8007378:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	69d9      	ldr	r1, [r3, #28]
 8007380:	68bb      	ldr	r3, [r7, #8]
 8007382:	691a      	ldr	r2, [r3, #16]
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	430a      	orrs	r2, r1
 800738a:	61da      	str	r2, [r3, #28]
      break;
 800738c:	e021      	b.n	80073d2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	68b9      	ldr	r1, [r7, #8]
 8007394:	4618      	mov	r0, r3
 8007396:	f000 fb0b 	bl	80079b0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	69da      	ldr	r2, [r3, #28]
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80073a8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	69da      	ldr	r2, [r3, #28]
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80073b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	69d9      	ldr	r1, [r3, #28]
 80073c0:	68bb      	ldr	r3, [r7, #8]
 80073c2:	691b      	ldr	r3, [r3, #16]
 80073c4:	021a      	lsls	r2, r3, #8
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	430a      	orrs	r2, r1
 80073cc:	61da      	str	r2, [r3, #28]
      break;
 80073ce:	e000      	b.n	80073d2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 80073d0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	2200      	movs	r2, #0
 80073d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80073da:	2300      	movs	r3, #0
}
 80073dc:	4618      	mov	r0, r3
 80073de:	3710      	adds	r7, #16
 80073e0:	46bd      	mov	sp, r7
 80073e2:	bd80      	pop	{r7, pc}

080073e4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80073e4:	b580      	push	{r7, lr}
 80073e6:	b084      	sub	sp, #16
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	6078      	str	r0, [r7, #4]
 80073ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80073f4:	2b01      	cmp	r3, #1
 80073f6:	d101      	bne.n	80073fc <HAL_TIM_ConfigClockSource+0x18>
 80073f8:	2302      	movs	r3, #2
 80073fa:	e0b3      	b.n	8007564 <HAL_TIM_ConfigClockSource+0x180>
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	2201      	movs	r2, #1
 8007400:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	2202      	movs	r2, #2
 8007408:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	689b      	ldr	r3, [r3, #8]
 8007412:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800741a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007422:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	68fa      	ldr	r2, [r7, #12]
 800742a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800742c:	683b      	ldr	r3, [r7, #0]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007434:	d03e      	beq.n	80074b4 <HAL_TIM_ConfigClockSource+0xd0>
 8007436:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800743a:	f200 8087 	bhi.w	800754c <HAL_TIM_ConfigClockSource+0x168>
 800743e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007442:	f000 8085 	beq.w	8007550 <HAL_TIM_ConfigClockSource+0x16c>
 8007446:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800744a:	d87f      	bhi.n	800754c <HAL_TIM_ConfigClockSource+0x168>
 800744c:	2b70      	cmp	r3, #112	; 0x70
 800744e:	d01a      	beq.n	8007486 <HAL_TIM_ConfigClockSource+0xa2>
 8007450:	2b70      	cmp	r3, #112	; 0x70
 8007452:	d87b      	bhi.n	800754c <HAL_TIM_ConfigClockSource+0x168>
 8007454:	2b60      	cmp	r3, #96	; 0x60
 8007456:	d050      	beq.n	80074fa <HAL_TIM_ConfigClockSource+0x116>
 8007458:	2b60      	cmp	r3, #96	; 0x60
 800745a:	d877      	bhi.n	800754c <HAL_TIM_ConfigClockSource+0x168>
 800745c:	2b50      	cmp	r3, #80	; 0x50
 800745e:	d03c      	beq.n	80074da <HAL_TIM_ConfigClockSource+0xf6>
 8007460:	2b50      	cmp	r3, #80	; 0x50
 8007462:	d873      	bhi.n	800754c <HAL_TIM_ConfigClockSource+0x168>
 8007464:	2b40      	cmp	r3, #64	; 0x40
 8007466:	d058      	beq.n	800751a <HAL_TIM_ConfigClockSource+0x136>
 8007468:	2b40      	cmp	r3, #64	; 0x40
 800746a:	d86f      	bhi.n	800754c <HAL_TIM_ConfigClockSource+0x168>
 800746c:	2b30      	cmp	r3, #48	; 0x30
 800746e:	d064      	beq.n	800753a <HAL_TIM_ConfigClockSource+0x156>
 8007470:	2b30      	cmp	r3, #48	; 0x30
 8007472:	d86b      	bhi.n	800754c <HAL_TIM_ConfigClockSource+0x168>
 8007474:	2b20      	cmp	r3, #32
 8007476:	d060      	beq.n	800753a <HAL_TIM_ConfigClockSource+0x156>
 8007478:	2b20      	cmp	r3, #32
 800747a:	d867      	bhi.n	800754c <HAL_TIM_ConfigClockSource+0x168>
 800747c:	2b00      	cmp	r3, #0
 800747e:	d05c      	beq.n	800753a <HAL_TIM_ConfigClockSource+0x156>
 8007480:	2b10      	cmp	r3, #16
 8007482:	d05a      	beq.n	800753a <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8007484:	e062      	b.n	800754c <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	6818      	ldr	r0, [r3, #0]
 800748a:	683b      	ldr	r3, [r7, #0]
 800748c:	6899      	ldr	r1, [r3, #8]
 800748e:	683b      	ldr	r3, [r7, #0]
 8007490:	685a      	ldr	r2, [r3, #4]
 8007492:	683b      	ldr	r3, [r7, #0]
 8007494:	68db      	ldr	r3, [r3, #12]
 8007496:	f000 fb5b 	bl	8007b50 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	689b      	ldr	r3, [r3, #8]
 80074a0:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80074a8:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	68fa      	ldr	r2, [r7, #12]
 80074b0:	609a      	str	r2, [r3, #8]
      break;
 80074b2:	e04e      	b.n	8007552 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	6818      	ldr	r0, [r3, #0]
 80074b8:	683b      	ldr	r3, [r7, #0]
 80074ba:	6899      	ldr	r1, [r3, #8]
 80074bc:	683b      	ldr	r3, [r7, #0]
 80074be:	685a      	ldr	r2, [r3, #4]
 80074c0:	683b      	ldr	r3, [r7, #0]
 80074c2:	68db      	ldr	r3, [r3, #12]
 80074c4:	f000 fb44 	bl	8007b50 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	689a      	ldr	r2, [r3, #8]
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80074d6:	609a      	str	r2, [r3, #8]
      break;
 80074d8:	e03b      	b.n	8007552 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	6818      	ldr	r0, [r3, #0]
 80074de:	683b      	ldr	r3, [r7, #0]
 80074e0:	6859      	ldr	r1, [r3, #4]
 80074e2:	683b      	ldr	r3, [r7, #0]
 80074e4:	68db      	ldr	r3, [r3, #12]
 80074e6:	461a      	mov	r2, r3
 80074e8:	f000 fab8 	bl	8007a5c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	2150      	movs	r1, #80	; 0x50
 80074f2:	4618      	mov	r0, r3
 80074f4:	f000 fb11 	bl	8007b1a <TIM_ITRx_SetConfig>
      break;
 80074f8:	e02b      	b.n	8007552 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	6818      	ldr	r0, [r3, #0]
 80074fe:	683b      	ldr	r3, [r7, #0]
 8007500:	6859      	ldr	r1, [r3, #4]
 8007502:	683b      	ldr	r3, [r7, #0]
 8007504:	68db      	ldr	r3, [r3, #12]
 8007506:	461a      	mov	r2, r3
 8007508:	f000 fad7 	bl	8007aba <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	2160      	movs	r1, #96	; 0x60
 8007512:	4618      	mov	r0, r3
 8007514:	f000 fb01 	bl	8007b1a <TIM_ITRx_SetConfig>
      break;
 8007518:	e01b      	b.n	8007552 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	6818      	ldr	r0, [r3, #0]
 800751e:	683b      	ldr	r3, [r7, #0]
 8007520:	6859      	ldr	r1, [r3, #4]
 8007522:	683b      	ldr	r3, [r7, #0]
 8007524:	68db      	ldr	r3, [r3, #12]
 8007526:	461a      	mov	r2, r3
 8007528:	f000 fa98 	bl	8007a5c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	2140      	movs	r1, #64	; 0x40
 8007532:	4618      	mov	r0, r3
 8007534:	f000 faf1 	bl	8007b1a <TIM_ITRx_SetConfig>
      break;
 8007538:	e00b      	b.n	8007552 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681a      	ldr	r2, [r3, #0]
 800753e:	683b      	ldr	r3, [r7, #0]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	4619      	mov	r1, r3
 8007544:	4610      	mov	r0, r2
 8007546:	f000 fae8 	bl	8007b1a <TIM_ITRx_SetConfig>
        break;
 800754a:	e002      	b.n	8007552 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800754c:	bf00      	nop
 800754e:	e000      	b.n	8007552 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8007550:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	2201      	movs	r2, #1
 8007556:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	2200      	movs	r2, #0
 800755e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007562:	2300      	movs	r3, #0
}
 8007564:	4618      	mov	r0, r3
 8007566:	3710      	adds	r7, #16
 8007568:	46bd      	mov	sp, r7
 800756a:	bd80      	pop	{r7, pc}

0800756c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800756c:	b480      	push	{r7}
 800756e:	b083      	sub	sp, #12
 8007570:	af00      	add	r7, sp, #0
 8007572:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007574:	bf00      	nop
 8007576:	370c      	adds	r7, #12
 8007578:	46bd      	mov	sp, r7
 800757a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800757e:	4770      	bx	lr

08007580 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007580:	b480      	push	{r7}
 8007582:	b083      	sub	sp, #12
 8007584:	af00      	add	r7, sp, #0
 8007586:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007588:	bf00      	nop
 800758a:	370c      	adds	r7, #12
 800758c:	46bd      	mov	sp, r7
 800758e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007592:	4770      	bx	lr

08007594 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007594:	b480      	push	{r7}
 8007596:	b083      	sub	sp, #12
 8007598:	af00      	add	r7, sp, #0
 800759a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800759c:	bf00      	nop
 800759e:	370c      	adds	r7, #12
 80075a0:	46bd      	mov	sp, r7
 80075a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a6:	4770      	bx	lr

080075a8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80075a8:	b480      	push	{r7}
 80075aa:	b083      	sub	sp, #12
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80075b0:	bf00      	nop
 80075b2:	370c      	adds	r7, #12
 80075b4:	46bd      	mov	sp, r7
 80075b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ba:	4770      	bx	lr

080075bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80075bc:	b480      	push	{r7}
 80075be:	b085      	sub	sp, #20
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	6078      	str	r0, [r7, #4]
 80075c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	4a40      	ldr	r2, [pc, #256]	; (80076d0 <TIM_Base_SetConfig+0x114>)
 80075d0:	4293      	cmp	r3, r2
 80075d2:	d013      	beq.n	80075fc <TIM_Base_SetConfig+0x40>
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80075da:	d00f      	beq.n	80075fc <TIM_Base_SetConfig+0x40>
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	4a3d      	ldr	r2, [pc, #244]	; (80076d4 <TIM_Base_SetConfig+0x118>)
 80075e0:	4293      	cmp	r3, r2
 80075e2:	d00b      	beq.n	80075fc <TIM_Base_SetConfig+0x40>
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	4a3c      	ldr	r2, [pc, #240]	; (80076d8 <TIM_Base_SetConfig+0x11c>)
 80075e8:	4293      	cmp	r3, r2
 80075ea:	d007      	beq.n	80075fc <TIM_Base_SetConfig+0x40>
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	4a3b      	ldr	r2, [pc, #236]	; (80076dc <TIM_Base_SetConfig+0x120>)
 80075f0:	4293      	cmp	r3, r2
 80075f2:	d003      	beq.n	80075fc <TIM_Base_SetConfig+0x40>
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	4a3a      	ldr	r2, [pc, #232]	; (80076e0 <TIM_Base_SetConfig+0x124>)
 80075f8:	4293      	cmp	r3, r2
 80075fa:	d108      	bne.n	800760e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007602:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007604:	683b      	ldr	r3, [r7, #0]
 8007606:	685b      	ldr	r3, [r3, #4]
 8007608:	68fa      	ldr	r2, [r7, #12]
 800760a:	4313      	orrs	r3, r2
 800760c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	4a2f      	ldr	r2, [pc, #188]	; (80076d0 <TIM_Base_SetConfig+0x114>)
 8007612:	4293      	cmp	r3, r2
 8007614:	d02b      	beq.n	800766e <TIM_Base_SetConfig+0xb2>
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800761c:	d027      	beq.n	800766e <TIM_Base_SetConfig+0xb2>
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	4a2c      	ldr	r2, [pc, #176]	; (80076d4 <TIM_Base_SetConfig+0x118>)
 8007622:	4293      	cmp	r3, r2
 8007624:	d023      	beq.n	800766e <TIM_Base_SetConfig+0xb2>
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	4a2b      	ldr	r2, [pc, #172]	; (80076d8 <TIM_Base_SetConfig+0x11c>)
 800762a:	4293      	cmp	r3, r2
 800762c:	d01f      	beq.n	800766e <TIM_Base_SetConfig+0xb2>
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	4a2a      	ldr	r2, [pc, #168]	; (80076dc <TIM_Base_SetConfig+0x120>)
 8007632:	4293      	cmp	r3, r2
 8007634:	d01b      	beq.n	800766e <TIM_Base_SetConfig+0xb2>
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	4a29      	ldr	r2, [pc, #164]	; (80076e0 <TIM_Base_SetConfig+0x124>)
 800763a:	4293      	cmp	r3, r2
 800763c:	d017      	beq.n	800766e <TIM_Base_SetConfig+0xb2>
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	4a28      	ldr	r2, [pc, #160]	; (80076e4 <TIM_Base_SetConfig+0x128>)
 8007642:	4293      	cmp	r3, r2
 8007644:	d013      	beq.n	800766e <TIM_Base_SetConfig+0xb2>
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	4a27      	ldr	r2, [pc, #156]	; (80076e8 <TIM_Base_SetConfig+0x12c>)
 800764a:	4293      	cmp	r3, r2
 800764c:	d00f      	beq.n	800766e <TIM_Base_SetConfig+0xb2>
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	4a26      	ldr	r2, [pc, #152]	; (80076ec <TIM_Base_SetConfig+0x130>)
 8007652:	4293      	cmp	r3, r2
 8007654:	d00b      	beq.n	800766e <TIM_Base_SetConfig+0xb2>
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	4a25      	ldr	r2, [pc, #148]	; (80076f0 <TIM_Base_SetConfig+0x134>)
 800765a:	4293      	cmp	r3, r2
 800765c:	d007      	beq.n	800766e <TIM_Base_SetConfig+0xb2>
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	4a24      	ldr	r2, [pc, #144]	; (80076f4 <TIM_Base_SetConfig+0x138>)
 8007662:	4293      	cmp	r3, r2
 8007664:	d003      	beq.n	800766e <TIM_Base_SetConfig+0xb2>
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	4a23      	ldr	r2, [pc, #140]	; (80076f8 <TIM_Base_SetConfig+0x13c>)
 800766a:	4293      	cmp	r3, r2
 800766c:	d108      	bne.n	8007680 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007674:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007676:	683b      	ldr	r3, [r7, #0]
 8007678:	68db      	ldr	r3, [r3, #12]
 800767a:	68fa      	ldr	r2, [r7, #12]
 800767c:	4313      	orrs	r3, r2
 800767e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007686:	683b      	ldr	r3, [r7, #0]
 8007688:	695b      	ldr	r3, [r3, #20]
 800768a:	4313      	orrs	r3, r2
 800768c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	68fa      	ldr	r2, [r7, #12]
 8007692:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007694:	683b      	ldr	r3, [r7, #0]
 8007696:	689a      	ldr	r2, [r3, #8]
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800769c:	683b      	ldr	r3, [r7, #0]
 800769e:	681a      	ldr	r2, [r3, #0]
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	4a0a      	ldr	r2, [pc, #40]	; (80076d0 <TIM_Base_SetConfig+0x114>)
 80076a8:	4293      	cmp	r3, r2
 80076aa:	d003      	beq.n	80076b4 <TIM_Base_SetConfig+0xf8>
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	4a0c      	ldr	r2, [pc, #48]	; (80076e0 <TIM_Base_SetConfig+0x124>)
 80076b0:	4293      	cmp	r3, r2
 80076b2:	d103      	bne.n	80076bc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80076b4:	683b      	ldr	r3, [r7, #0]
 80076b6:	691a      	ldr	r2, [r3, #16]
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	2201      	movs	r2, #1
 80076c0:	615a      	str	r2, [r3, #20]
}
 80076c2:	bf00      	nop
 80076c4:	3714      	adds	r7, #20
 80076c6:	46bd      	mov	sp, r7
 80076c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076cc:	4770      	bx	lr
 80076ce:	bf00      	nop
 80076d0:	40010000 	.word	0x40010000
 80076d4:	40000400 	.word	0x40000400
 80076d8:	40000800 	.word	0x40000800
 80076dc:	40000c00 	.word	0x40000c00
 80076e0:	40010400 	.word	0x40010400
 80076e4:	40014000 	.word	0x40014000
 80076e8:	40014400 	.word	0x40014400
 80076ec:	40014800 	.word	0x40014800
 80076f0:	40001800 	.word	0x40001800
 80076f4:	40001c00 	.word	0x40001c00
 80076f8:	40002000 	.word	0x40002000

080076fc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80076fc:	b480      	push	{r7}
 80076fe:	b087      	sub	sp, #28
 8007700:	af00      	add	r7, sp, #0
 8007702:	6078      	str	r0, [r7, #4]
 8007704:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	6a1b      	ldr	r3, [r3, #32]
 800770a:	f023 0201 	bic.w	r2, r3, #1
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	6a1b      	ldr	r3, [r3, #32]
 8007716:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	685b      	ldr	r3, [r3, #4]
 800771c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	699b      	ldr	r3, [r3, #24]
 8007722:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800772a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	f023 0303 	bic.w	r3, r3, #3
 8007732:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007734:	683b      	ldr	r3, [r7, #0]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	68fa      	ldr	r2, [r7, #12]
 800773a:	4313      	orrs	r3, r2
 800773c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800773e:	697b      	ldr	r3, [r7, #20]
 8007740:	f023 0302 	bic.w	r3, r3, #2
 8007744:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007746:	683b      	ldr	r3, [r7, #0]
 8007748:	689b      	ldr	r3, [r3, #8]
 800774a:	697a      	ldr	r2, [r7, #20]
 800774c:	4313      	orrs	r3, r2
 800774e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	4a20      	ldr	r2, [pc, #128]	; (80077d4 <TIM_OC1_SetConfig+0xd8>)
 8007754:	4293      	cmp	r3, r2
 8007756:	d003      	beq.n	8007760 <TIM_OC1_SetConfig+0x64>
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	4a1f      	ldr	r2, [pc, #124]	; (80077d8 <TIM_OC1_SetConfig+0xdc>)
 800775c:	4293      	cmp	r3, r2
 800775e:	d10c      	bne.n	800777a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007760:	697b      	ldr	r3, [r7, #20]
 8007762:	f023 0308 	bic.w	r3, r3, #8
 8007766:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007768:	683b      	ldr	r3, [r7, #0]
 800776a:	68db      	ldr	r3, [r3, #12]
 800776c:	697a      	ldr	r2, [r7, #20]
 800776e:	4313      	orrs	r3, r2
 8007770:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007772:	697b      	ldr	r3, [r7, #20]
 8007774:	f023 0304 	bic.w	r3, r3, #4
 8007778:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	4a15      	ldr	r2, [pc, #84]	; (80077d4 <TIM_OC1_SetConfig+0xd8>)
 800777e:	4293      	cmp	r3, r2
 8007780:	d003      	beq.n	800778a <TIM_OC1_SetConfig+0x8e>
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	4a14      	ldr	r2, [pc, #80]	; (80077d8 <TIM_OC1_SetConfig+0xdc>)
 8007786:	4293      	cmp	r3, r2
 8007788:	d111      	bne.n	80077ae <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800778a:	693b      	ldr	r3, [r7, #16]
 800778c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007790:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007792:	693b      	ldr	r3, [r7, #16]
 8007794:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007798:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800779a:	683b      	ldr	r3, [r7, #0]
 800779c:	695b      	ldr	r3, [r3, #20]
 800779e:	693a      	ldr	r2, [r7, #16]
 80077a0:	4313      	orrs	r3, r2
 80077a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80077a4:	683b      	ldr	r3, [r7, #0]
 80077a6:	699b      	ldr	r3, [r3, #24]
 80077a8:	693a      	ldr	r2, [r7, #16]
 80077aa:	4313      	orrs	r3, r2
 80077ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	693a      	ldr	r2, [r7, #16]
 80077b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	68fa      	ldr	r2, [r7, #12]
 80077b8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80077ba:	683b      	ldr	r3, [r7, #0]
 80077bc:	685a      	ldr	r2, [r3, #4]
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	697a      	ldr	r2, [r7, #20]
 80077c6:	621a      	str	r2, [r3, #32]
}
 80077c8:	bf00      	nop
 80077ca:	371c      	adds	r7, #28
 80077cc:	46bd      	mov	sp, r7
 80077ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d2:	4770      	bx	lr
 80077d4:	40010000 	.word	0x40010000
 80077d8:	40010400 	.word	0x40010400

080077dc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80077dc:	b480      	push	{r7}
 80077de:	b087      	sub	sp, #28
 80077e0:	af00      	add	r7, sp, #0
 80077e2:	6078      	str	r0, [r7, #4]
 80077e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	6a1b      	ldr	r3, [r3, #32]
 80077ea:	f023 0210 	bic.w	r2, r3, #16
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	6a1b      	ldr	r3, [r3, #32]
 80077f6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	685b      	ldr	r3, [r3, #4]
 80077fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	699b      	ldr	r3, [r3, #24]
 8007802:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800780a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007812:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007814:	683b      	ldr	r3, [r7, #0]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	021b      	lsls	r3, r3, #8
 800781a:	68fa      	ldr	r2, [r7, #12]
 800781c:	4313      	orrs	r3, r2
 800781e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007820:	697b      	ldr	r3, [r7, #20]
 8007822:	f023 0320 	bic.w	r3, r3, #32
 8007826:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007828:	683b      	ldr	r3, [r7, #0]
 800782a:	689b      	ldr	r3, [r3, #8]
 800782c:	011b      	lsls	r3, r3, #4
 800782e:	697a      	ldr	r2, [r7, #20]
 8007830:	4313      	orrs	r3, r2
 8007832:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	4a22      	ldr	r2, [pc, #136]	; (80078c0 <TIM_OC2_SetConfig+0xe4>)
 8007838:	4293      	cmp	r3, r2
 800783a:	d003      	beq.n	8007844 <TIM_OC2_SetConfig+0x68>
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	4a21      	ldr	r2, [pc, #132]	; (80078c4 <TIM_OC2_SetConfig+0xe8>)
 8007840:	4293      	cmp	r3, r2
 8007842:	d10d      	bne.n	8007860 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007844:	697b      	ldr	r3, [r7, #20]
 8007846:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800784a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800784c:	683b      	ldr	r3, [r7, #0]
 800784e:	68db      	ldr	r3, [r3, #12]
 8007850:	011b      	lsls	r3, r3, #4
 8007852:	697a      	ldr	r2, [r7, #20]
 8007854:	4313      	orrs	r3, r2
 8007856:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007858:	697b      	ldr	r3, [r7, #20]
 800785a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800785e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	4a17      	ldr	r2, [pc, #92]	; (80078c0 <TIM_OC2_SetConfig+0xe4>)
 8007864:	4293      	cmp	r3, r2
 8007866:	d003      	beq.n	8007870 <TIM_OC2_SetConfig+0x94>
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	4a16      	ldr	r2, [pc, #88]	; (80078c4 <TIM_OC2_SetConfig+0xe8>)
 800786c:	4293      	cmp	r3, r2
 800786e:	d113      	bne.n	8007898 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007870:	693b      	ldr	r3, [r7, #16]
 8007872:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007876:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007878:	693b      	ldr	r3, [r7, #16]
 800787a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800787e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007880:	683b      	ldr	r3, [r7, #0]
 8007882:	695b      	ldr	r3, [r3, #20]
 8007884:	009b      	lsls	r3, r3, #2
 8007886:	693a      	ldr	r2, [r7, #16]
 8007888:	4313      	orrs	r3, r2
 800788a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800788c:	683b      	ldr	r3, [r7, #0]
 800788e:	699b      	ldr	r3, [r3, #24]
 8007890:	009b      	lsls	r3, r3, #2
 8007892:	693a      	ldr	r2, [r7, #16]
 8007894:	4313      	orrs	r3, r2
 8007896:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	693a      	ldr	r2, [r7, #16]
 800789c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	68fa      	ldr	r2, [r7, #12]
 80078a2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80078a4:	683b      	ldr	r3, [r7, #0]
 80078a6:	685a      	ldr	r2, [r3, #4]
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	697a      	ldr	r2, [r7, #20]
 80078b0:	621a      	str	r2, [r3, #32]
}
 80078b2:	bf00      	nop
 80078b4:	371c      	adds	r7, #28
 80078b6:	46bd      	mov	sp, r7
 80078b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078bc:	4770      	bx	lr
 80078be:	bf00      	nop
 80078c0:	40010000 	.word	0x40010000
 80078c4:	40010400 	.word	0x40010400

080078c8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80078c8:	b480      	push	{r7}
 80078ca:	b087      	sub	sp, #28
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	6078      	str	r0, [r7, #4]
 80078d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	6a1b      	ldr	r3, [r3, #32]
 80078d6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	6a1b      	ldr	r3, [r3, #32]
 80078e2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	685b      	ldr	r3, [r3, #4]
 80078e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	69db      	ldr	r3, [r3, #28]
 80078ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80078f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	f023 0303 	bic.w	r3, r3, #3
 80078fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007900:	683b      	ldr	r3, [r7, #0]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	68fa      	ldr	r2, [r7, #12]
 8007906:	4313      	orrs	r3, r2
 8007908:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800790a:	697b      	ldr	r3, [r7, #20]
 800790c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007910:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007912:	683b      	ldr	r3, [r7, #0]
 8007914:	689b      	ldr	r3, [r3, #8]
 8007916:	021b      	lsls	r3, r3, #8
 8007918:	697a      	ldr	r2, [r7, #20]
 800791a:	4313      	orrs	r3, r2
 800791c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	4a21      	ldr	r2, [pc, #132]	; (80079a8 <TIM_OC3_SetConfig+0xe0>)
 8007922:	4293      	cmp	r3, r2
 8007924:	d003      	beq.n	800792e <TIM_OC3_SetConfig+0x66>
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	4a20      	ldr	r2, [pc, #128]	; (80079ac <TIM_OC3_SetConfig+0xe4>)
 800792a:	4293      	cmp	r3, r2
 800792c:	d10d      	bne.n	800794a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800792e:	697b      	ldr	r3, [r7, #20]
 8007930:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007934:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007936:	683b      	ldr	r3, [r7, #0]
 8007938:	68db      	ldr	r3, [r3, #12]
 800793a:	021b      	lsls	r3, r3, #8
 800793c:	697a      	ldr	r2, [r7, #20]
 800793e:	4313      	orrs	r3, r2
 8007940:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007942:	697b      	ldr	r3, [r7, #20]
 8007944:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007948:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	4a16      	ldr	r2, [pc, #88]	; (80079a8 <TIM_OC3_SetConfig+0xe0>)
 800794e:	4293      	cmp	r3, r2
 8007950:	d003      	beq.n	800795a <TIM_OC3_SetConfig+0x92>
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	4a15      	ldr	r2, [pc, #84]	; (80079ac <TIM_OC3_SetConfig+0xe4>)
 8007956:	4293      	cmp	r3, r2
 8007958:	d113      	bne.n	8007982 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800795a:	693b      	ldr	r3, [r7, #16]
 800795c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007960:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007962:	693b      	ldr	r3, [r7, #16]
 8007964:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007968:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800796a:	683b      	ldr	r3, [r7, #0]
 800796c:	695b      	ldr	r3, [r3, #20]
 800796e:	011b      	lsls	r3, r3, #4
 8007970:	693a      	ldr	r2, [r7, #16]
 8007972:	4313      	orrs	r3, r2
 8007974:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007976:	683b      	ldr	r3, [r7, #0]
 8007978:	699b      	ldr	r3, [r3, #24]
 800797a:	011b      	lsls	r3, r3, #4
 800797c:	693a      	ldr	r2, [r7, #16]
 800797e:	4313      	orrs	r3, r2
 8007980:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	693a      	ldr	r2, [r7, #16]
 8007986:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	68fa      	ldr	r2, [r7, #12]
 800798c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800798e:	683b      	ldr	r3, [r7, #0]
 8007990:	685a      	ldr	r2, [r3, #4]
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	697a      	ldr	r2, [r7, #20]
 800799a:	621a      	str	r2, [r3, #32]
}
 800799c:	bf00      	nop
 800799e:	371c      	adds	r7, #28
 80079a0:	46bd      	mov	sp, r7
 80079a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a6:	4770      	bx	lr
 80079a8:	40010000 	.word	0x40010000
 80079ac:	40010400 	.word	0x40010400

080079b0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80079b0:	b480      	push	{r7}
 80079b2:	b087      	sub	sp, #28
 80079b4:	af00      	add	r7, sp, #0
 80079b6:	6078      	str	r0, [r7, #4]
 80079b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	6a1b      	ldr	r3, [r3, #32]
 80079be:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	6a1b      	ldr	r3, [r3, #32]
 80079ca:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	685b      	ldr	r3, [r3, #4]
 80079d0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	69db      	ldr	r3, [r3, #28]
 80079d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80079de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80079e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80079e8:	683b      	ldr	r3, [r7, #0]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	021b      	lsls	r3, r3, #8
 80079ee:	68fa      	ldr	r2, [r7, #12]
 80079f0:	4313      	orrs	r3, r2
 80079f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80079f4:	693b      	ldr	r3, [r7, #16]
 80079f6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80079fa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80079fc:	683b      	ldr	r3, [r7, #0]
 80079fe:	689b      	ldr	r3, [r3, #8]
 8007a00:	031b      	lsls	r3, r3, #12
 8007a02:	693a      	ldr	r2, [r7, #16]
 8007a04:	4313      	orrs	r3, r2
 8007a06:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	4a12      	ldr	r2, [pc, #72]	; (8007a54 <TIM_OC4_SetConfig+0xa4>)
 8007a0c:	4293      	cmp	r3, r2
 8007a0e:	d003      	beq.n	8007a18 <TIM_OC4_SetConfig+0x68>
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	4a11      	ldr	r2, [pc, #68]	; (8007a58 <TIM_OC4_SetConfig+0xa8>)
 8007a14:	4293      	cmp	r3, r2
 8007a16:	d109      	bne.n	8007a2c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007a18:	697b      	ldr	r3, [r7, #20]
 8007a1a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007a1e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007a20:	683b      	ldr	r3, [r7, #0]
 8007a22:	695b      	ldr	r3, [r3, #20]
 8007a24:	019b      	lsls	r3, r3, #6
 8007a26:	697a      	ldr	r2, [r7, #20]
 8007a28:	4313      	orrs	r3, r2
 8007a2a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	697a      	ldr	r2, [r7, #20]
 8007a30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	68fa      	ldr	r2, [r7, #12]
 8007a36:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007a38:	683b      	ldr	r3, [r7, #0]
 8007a3a:	685a      	ldr	r2, [r3, #4]
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	693a      	ldr	r2, [r7, #16]
 8007a44:	621a      	str	r2, [r3, #32]
}
 8007a46:	bf00      	nop
 8007a48:	371c      	adds	r7, #28
 8007a4a:	46bd      	mov	sp, r7
 8007a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a50:	4770      	bx	lr
 8007a52:	bf00      	nop
 8007a54:	40010000 	.word	0x40010000
 8007a58:	40010400 	.word	0x40010400

08007a5c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007a5c:	b480      	push	{r7}
 8007a5e:	b087      	sub	sp, #28
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	60f8      	str	r0, [r7, #12]
 8007a64:	60b9      	str	r1, [r7, #8]
 8007a66:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	6a1b      	ldr	r3, [r3, #32]
 8007a6c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	6a1b      	ldr	r3, [r3, #32]
 8007a72:	f023 0201 	bic.w	r2, r3, #1
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	699b      	ldr	r3, [r3, #24]
 8007a7e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007a80:	693b      	ldr	r3, [r7, #16]
 8007a82:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007a86:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	011b      	lsls	r3, r3, #4
 8007a8c:	693a      	ldr	r2, [r7, #16]
 8007a8e:	4313      	orrs	r3, r2
 8007a90:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007a92:	697b      	ldr	r3, [r7, #20]
 8007a94:	f023 030a 	bic.w	r3, r3, #10
 8007a98:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007a9a:	697a      	ldr	r2, [r7, #20]
 8007a9c:	68bb      	ldr	r3, [r7, #8]
 8007a9e:	4313      	orrs	r3, r2
 8007aa0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	693a      	ldr	r2, [r7, #16]
 8007aa6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	697a      	ldr	r2, [r7, #20]
 8007aac:	621a      	str	r2, [r3, #32]
}
 8007aae:	bf00      	nop
 8007ab0:	371c      	adds	r7, #28
 8007ab2:	46bd      	mov	sp, r7
 8007ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab8:	4770      	bx	lr

08007aba <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007aba:	b480      	push	{r7}
 8007abc:	b087      	sub	sp, #28
 8007abe:	af00      	add	r7, sp, #0
 8007ac0:	60f8      	str	r0, [r7, #12]
 8007ac2:	60b9      	str	r1, [r7, #8]
 8007ac4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	6a1b      	ldr	r3, [r3, #32]
 8007aca:	f023 0210 	bic.w	r2, r3, #16
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	699b      	ldr	r3, [r3, #24]
 8007ad6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	6a1b      	ldr	r3, [r3, #32]
 8007adc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007ade:	697b      	ldr	r3, [r7, #20]
 8007ae0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007ae4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	031b      	lsls	r3, r3, #12
 8007aea:	697a      	ldr	r2, [r7, #20]
 8007aec:	4313      	orrs	r3, r2
 8007aee:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007af0:	693b      	ldr	r3, [r7, #16]
 8007af2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007af6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007af8:	68bb      	ldr	r3, [r7, #8]
 8007afa:	011b      	lsls	r3, r3, #4
 8007afc:	693a      	ldr	r2, [r7, #16]
 8007afe:	4313      	orrs	r3, r2
 8007b00:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	697a      	ldr	r2, [r7, #20]
 8007b06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	693a      	ldr	r2, [r7, #16]
 8007b0c:	621a      	str	r2, [r3, #32]
}
 8007b0e:	bf00      	nop
 8007b10:	371c      	adds	r7, #28
 8007b12:	46bd      	mov	sp, r7
 8007b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b18:	4770      	bx	lr

08007b1a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007b1a:	b480      	push	{r7}
 8007b1c:	b085      	sub	sp, #20
 8007b1e:	af00      	add	r7, sp, #0
 8007b20:	6078      	str	r0, [r7, #4]
 8007b22:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	689b      	ldr	r3, [r3, #8]
 8007b28:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b30:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007b32:	683a      	ldr	r2, [r7, #0]
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	4313      	orrs	r3, r2
 8007b38:	f043 0307 	orr.w	r3, r3, #7
 8007b3c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	68fa      	ldr	r2, [r7, #12]
 8007b42:	609a      	str	r2, [r3, #8]
}
 8007b44:	bf00      	nop
 8007b46:	3714      	adds	r7, #20
 8007b48:	46bd      	mov	sp, r7
 8007b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b4e:	4770      	bx	lr

08007b50 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007b50:	b480      	push	{r7}
 8007b52:	b087      	sub	sp, #28
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	60f8      	str	r0, [r7, #12]
 8007b58:	60b9      	str	r1, [r7, #8]
 8007b5a:	607a      	str	r2, [r7, #4]
 8007b5c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	689b      	ldr	r3, [r3, #8]
 8007b62:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007b64:	697b      	ldr	r3, [r7, #20]
 8007b66:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007b6a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007b6c:	683b      	ldr	r3, [r7, #0]
 8007b6e:	021a      	lsls	r2, r3, #8
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	431a      	orrs	r2, r3
 8007b74:	68bb      	ldr	r3, [r7, #8]
 8007b76:	4313      	orrs	r3, r2
 8007b78:	697a      	ldr	r2, [r7, #20]
 8007b7a:	4313      	orrs	r3, r2
 8007b7c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	697a      	ldr	r2, [r7, #20]
 8007b82:	609a      	str	r2, [r3, #8]
}
 8007b84:	bf00      	nop
 8007b86:	371c      	adds	r7, #28
 8007b88:	46bd      	mov	sp, r7
 8007b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b8e:	4770      	bx	lr

08007b90 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007b90:	b580      	push	{r7, lr}
 8007b92:	b084      	sub	sp, #16
 8007b94:	af00      	add	r7, sp, #0
 8007b96:	6078      	str	r0, [r7, #4]
 8007b98:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007b9a:	683b      	ldr	r3, [r7, #0]
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d109      	bne.n	8007bb4 <HAL_TIMEx_PWMN_Start+0x24>
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007ba6:	b2db      	uxtb	r3, r3
 8007ba8:	2b01      	cmp	r3, #1
 8007baa:	bf14      	ite	ne
 8007bac:	2301      	movne	r3, #1
 8007bae:	2300      	moveq	r3, #0
 8007bb0:	b2db      	uxtb	r3, r3
 8007bb2:	e022      	b.n	8007bfa <HAL_TIMEx_PWMN_Start+0x6a>
 8007bb4:	683b      	ldr	r3, [r7, #0]
 8007bb6:	2b04      	cmp	r3, #4
 8007bb8:	d109      	bne.n	8007bce <HAL_TIMEx_PWMN_Start+0x3e>
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007bc0:	b2db      	uxtb	r3, r3
 8007bc2:	2b01      	cmp	r3, #1
 8007bc4:	bf14      	ite	ne
 8007bc6:	2301      	movne	r3, #1
 8007bc8:	2300      	moveq	r3, #0
 8007bca:	b2db      	uxtb	r3, r3
 8007bcc:	e015      	b.n	8007bfa <HAL_TIMEx_PWMN_Start+0x6a>
 8007bce:	683b      	ldr	r3, [r7, #0]
 8007bd0:	2b08      	cmp	r3, #8
 8007bd2:	d109      	bne.n	8007be8 <HAL_TIMEx_PWMN_Start+0x58>
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007bda:	b2db      	uxtb	r3, r3
 8007bdc:	2b01      	cmp	r3, #1
 8007bde:	bf14      	ite	ne
 8007be0:	2301      	movne	r3, #1
 8007be2:	2300      	moveq	r3, #0
 8007be4:	b2db      	uxtb	r3, r3
 8007be6:	e008      	b.n	8007bfa <HAL_TIMEx_PWMN_Start+0x6a>
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007bee:	b2db      	uxtb	r3, r3
 8007bf0:	2b01      	cmp	r3, #1
 8007bf2:	bf14      	ite	ne
 8007bf4:	2301      	movne	r3, #1
 8007bf6:	2300      	moveq	r3, #0
 8007bf8:	b2db      	uxtb	r3, r3
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d001      	beq.n	8007c02 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8007bfe:	2301      	movs	r3, #1
 8007c00:	e06d      	b.n	8007cde <HAL_TIMEx_PWMN_Start+0x14e>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007c02:	683b      	ldr	r3, [r7, #0]
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d104      	bne.n	8007c12 <HAL_TIMEx_PWMN_Start+0x82>
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	2202      	movs	r2, #2
 8007c0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007c10:	e013      	b.n	8007c3a <HAL_TIMEx_PWMN_Start+0xaa>
 8007c12:	683b      	ldr	r3, [r7, #0]
 8007c14:	2b04      	cmp	r3, #4
 8007c16:	d104      	bne.n	8007c22 <HAL_TIMEx_PWMN_Start+0x92>
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	2202      	movs	r2, #2
 8007c1c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007c20:	e00b      	b.n	8007c3a <HAL_TIMEx_PWMN_Start+0xaa>
 8007c22:	683b      	ldr	r3, [r7, #0]
 8007c24:	2b08      	cmp	r3, #8
 8007c26:	d104      	bne.n	8007c32 <HAL_TIMEx_PWMN_Start+0xa2>
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	2202      	movs	r2, #2
 8007c2c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007c30:	e003      	b.n	8007c3a <HAL_TIMEx_PWMN_Start+0xaa>
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	2202      	movs	r2, #2
 8007c36:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	2204      	movs	r2, #4
 8007c40:	6839      	ldr	r1, [r7, #0]
 8007c42:	4618      	mov	r0, r3
 8007c44:	f000 f940 	bl	8007ec8 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007c56:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	4a22      	ldr	r2, [pc, #136]	; (8007ce8 <HAL_TIMEx_PWMN_Start+0x158>)
 8007c5e:	4293      	cmp	r3, r2
 8007c60:	d022      	beq.n	8007ca8 <HAL_TIMEx_PWMN_Start+0x118>
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c6a:	d01d      	beq.n	8007ca8 <HAL_TIMEx_PWMN_Start+0x118>
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	4a1e      	ldr	r2, [pc, #120]	; (8007cec <HAL_TIMEx_PWMN_Start+0x15c>)
 8007c72:	4293      	cmp	r3, r2
 8007c74:	d018      	beq.n	8007ca8 <HAL_TIMEx_PWMN_Start+0x118>
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	4a1d      	ldr	r2, [pc, #116]	; (8007cf0 <HAL_TIMEx_PWMN_Start+0x160>)
 8007c7c:	4293      	cmp	r3, r2
 8007c7e:	d013      	beq.n	8007ca8 <HAL_TIMEx_PWMN_Start+0x118>
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	4a1b      	ldr	r2, [pc, #108]	; (8007cf4 <HAL_TIMEx_PWMN_Start+0x164>)
 8007c86:	4293      	cmp	r3, r2
 8007c88:	d00e      	beq.n	8007ca8 <HAL_TIMEx_PWMN_Start+0x118>
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	4a1a      	ldr	r2, [pc, #104]	; (8007cf8 <HAL_TIMEx_PWMN_Start+0x168>)
 8007c90:	4293      	cmp	r3, r2
 8007c92:	d009      	beq.n	8007ca8 <HAL_TIMEx_PWMN_Start+0x118>
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	4a18      	ldr	r2, [pc, #96]	; (8007cfc <HAL_TIMEx_PWMN_Start+0x16c>)
 8007c9a:	4293      	cmp	r3, r2
 8007c9c:	d004      	beq.n	8007ca8 <HAL_TIMEx_PWMN_Start+0x118>
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	4a17      	ldr	r2, [pc, #92]	; (8007d00 <HAL_TIMEx_PWMN_Start+0x170>)
 8007ca4:	4293      	cmp	r3, r2
 8007ca6:	d111      	bne.n	8007ccc <HAL_TIMEx_PWMN_Start+0x13c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	689b      	ldr	r3, [r3, #8]
 8007cae:	f003 0307 	and.w	r3, r3, #7
 8007cb2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	2b06      	cmp	r3, #6
 8007cb8:	d010      	beq.n	8007cdc <HAL_TIMEx_PWMN_Start+0x14c>
    {
      __HAL_TIM_ENABLE(htim);
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	681a      	ldr	r2, [r3, #0]
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	f042 0201 	orr.w	r2, r2, #1
 8007cc8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007cca:	e007      	b.n	8007cdc <HAL_TIMEx_PWMN_Start+0x14c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	681a      	ldr	r2, [r3, #0]
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	f042 0201 	orr.w	r2, r2, #1
 8007cda:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007cdc:	2300      	movs	r3, #0
}
 8007cde:	4618      	mov	r0, r3
 8007ce0:	3710      	adds	r7, #16
 8007ce2:	46bd      	mov	sp, r7
 8007ce4:	bd80      	pop	{r7, pc}
 8007ce6:	bf00      	nop
 8007ce8:	40010000 	.word	0x40010000
 8007cec:	40000400 	.word	0x40000400
 8007cf0:	40000800 	.word	0x40000800
 8007cf4:	40000c00 	.word	0x40000c00
 8007cf8:	40010400 	.word	0x40010400
 8007cfc:	40014000 	.word	0x40014000
 8007d00:	40001800 	.word	0x40001800

08007d04 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007d04:	b480      	push	{r7}
 8007d06:	b085      	sub	sp, #20
 8007d08:	af00      	add	r7, sp, #0
 8007d0a:	6078      	str	r0, [r7, #4]
 8007d0c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007d14:	2b01      	cmp	r3, #1
 8007d16:	d101      	bne.n	8007d1c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007d18:	2302      	movs	r3, #2
 8007d1a:	e05a      	b.n	8007dd2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	2201      	movs	r2, #1
 8007d20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	2202      	movs	r2, #2
 8007d28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	685b      	ldr	r3, [r3, #4]
 8007d32:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	689b      	ldr	r3, [r3, #8]
 8007d3a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d42:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007d44:	683b      	ldr	r3, [r7, #0]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	68fa      	ldr	r2, [r7, #12]
 8007d4a:	4313      	orrs	r3, r2
 8007d4c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	68fa      	ldr	r2, [r7, #12]
 8007d54:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	4a21      	ldr	r2, [pc, #132]	; (8007de0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007d5c:	4293      	cmp	r3, r2
 8007d5e:	d022      	beq.n	8007da6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d68:	d01d      	beq.n	8007da6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	4a1d      	ldr	r2, [pc, #116]	; (8007de4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007d70:	4293      	cmp	r3, r2
 8007d72:	d018      	beq.n	8007da6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	4a1b      	ldr	r2, [pc, #108]	; (8007de8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007d7a:	4293      	cmp	r3, r2
 8007d7c:	d013      	beq.n	8007da6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	4a1a      	ldr	r2, [pc, #104]	; (8007dec <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007d84:	4293      	cmp	r3, r2
 8007d86:	d00e      	beq.n	8007da6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	4a18      	ldr	r2, [pc, #96]	; (8007df0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007d8e:	4293      	cmp	r3, r2
 8007d90:	d009      	beq.n	8007da6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	4a17      	ldr	r2, [pc, #92]	; (8007df4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007d98:	4293      	cmp	r3, r2
 8007d9a:	d004      	beq.n	8007da6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	4a15      	ldr	r2, [pc, #84]	; (8007df8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007da2:	4293      	cmp	r3, r2
 8007da4:	d10c      	bne.n	8007dc0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007da6:	68bb      	ldr	r3, [r7, #8]
 8007da8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007dac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007dae:	683b      	ldr	r3, [r7, #0]
 8007db0:	685b      	ldr	r3, [r3, #4]
 8007db2:	68ba      	ldr	r2, [r7, #8]
 8007db4:	4313      	orrs	r3, r2
 8007db6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	68ba      	ldr	r2, [r7, #8]
 8007dbe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	2201      	movs	r2, #1
 8007dc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	2200      	movs	r2, #0
 8007dcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007dd0:	2300      	movs	r3, #0
}
 8007dd2:	4618      	mov	r0, r3
 8007dd4:	3714      	adds	r7, #20
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ddc:	4770      	bx	lr
 8007dde:	bf00      	nop
 8007de0:	40010000 	.word	0x40010000
 8007de4:	40000400 	.word	0x40000400
 8007de8:	40000800 	.word	0x40000800
 8007dec:	40000c00 	.word	0x40000c00
 8007df0:	40010400 	.word	0x40010400
 8007df4:	40014000 	.word	0x40014000
 8007df8:	40001800 	.word	0x40001800

08007dfc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007dfc:	b480      	push	{r7}
 8007dfe:	b085      	sub	sp, #20
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	6078      	str	r0, [r7, #4]
 8007e04:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007e06:	2300      	movs	r3, #0
 8007e08:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007e10:	2b01      	cmp	r3, #1
 8007e12:	d101      	bne.n	8007e18 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007e14:	2302      	movs	r3, #2
 8007e16:	e03d      	b.n	8007e94 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	2201      	movs	r2, #1
 8007e1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007e26:	683b      	ldr	r3, [r7, #0]
 8007e28:	68db      	ldr	r3, [r3, #12]
 8007e2a:	4313      	orrs	r3, r2
 8007e2c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007e34:	683b      	ldr	r3, [r7, #0]
 8007e36:	689b      	ldr	r3, [r3, #8]
 8007e38:	4313      	orrs	r3, r2
 8007e3a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007e42:	683b      	ldr	r3, [r7, #0]
 8007e44:	685b      	ldr	r3, [r3, #4]
 8007e46:	4313      	orrs	r3, r2
 8007e48:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007e50:	683b      	ldr	r3, [r7, #0]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	4313      	orrs	r3, r2
 8007e56:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007e5e:	683b      	ldr	r3, [r7, #0]
 8007e60:	691b      	ldr	r3, [r3, #16]
 8007e62:	4313      	orrs	r3, r2
 8007e64:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007e6c:	683b      	ldr	r3, [r7, #0]
 8007e6e:	695b      	ldr	r3, [r3, #20]
 8007e70:	4313      	orrs	r3, r2
 8007e72:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007e7a:	683b      	ldr	r3, [r7, #0]
 8007e7c:	69db      	ldr	r3, [r3, #28]
 8007e7e:	4313      	orrs	r3, r2
 8007e80:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	68fa      	ldr	r2, [r7, #12]
 8007e88:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	2200      	movs	r2, #0
 8007e8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007e92:	2300      	movs	r3, #0
}
 8007e94:	4618      	mov	r0, r3
 8007e96:	3714      	adds	r7, #20
 8007e98:	46bd      	mov	sp, r7
 8007e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e9e:	4770      	bx	lr

08007ea0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007ea0:	b480      	push	{r7}
 8007ea2:	b083      	sub	sp, #12
 8007ea4:	af00      	add	r7, sp, #0
 8007ea6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007ea8:	bf00      	nop
 8007eaa:	370c      	adds	r7, #12
 8007eac:	46bd      	mov	sp, r7
 8007eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb2:	4770      	bx	lr

08007eb4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007eb4:	b480      	push	{r7}
 8007eb6:	b083      	sub	sp, #12
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007ebc:	bf00      	nop
 8007ebe:	370c      	adds	r7, #12
 8007ec0:	46bd      	mov	sp, r7
 8007ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec6:	4770      	bx	lr

08007ec8 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8007ec8:	b480      	push	{r7}
 8007eca:	b087      	sub	sp, #28
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	60f8      	str	r0, [r7, #12]
 8007ed0:	60b9      	str	r1, [r7, #8]
 8007ed2:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007ed4:	68bb      	ldr	r3, [r7, #8]
 8007ed6:	f003 031f 	and.w	r3, r3, #31
 8007eda:	2204      	movs	r2, #4
 8007edc:	fa02 f303 	lsl.w	r3, r2, r3
 8007ee0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	6a1a      	ldr	r2, [r3, #32]
 8007ee6:	697b      	ldr	r3, [r7, #20]
 8007ee8:	43db      	mvns	r3, r3
 8007eea:	401a      	ands	r2, r3
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	6a1a      	ldr	r2, [r3, #32]
 8007ef4:	68bb      	ldr	r3, [r7, #8]
 8007ef6:	f003 031f 	and.w	r3, r3, #31
 8007efa:	6879      	ldr	r1, [r7, #4]
 8007efc:	fa01 f303 	lsl.w	r3, r1, r3
 8007f00:	431a      	orrs	r2, r3
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	621a      	str	r2, [r3, #32]
}
 8007f06:	bf00      	nop
 8007f08:	371c      	adds	r7, #28
 8007f0a:	46bd      	mov	sp, r7
 8007f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f10:	4770      	bx	lr

08007f12 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007f12:	b580      	push	{r7, lr}
 8007f14:	b082      	sub	sp, #8
 8007f16:	af00      	add	r7, sp, #0
 8007f18:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d101      	bne.n	8007f24 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007f20:	2301      	movs	r3, #1
 8007f22:	e03f      	b.n	8007fa4 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f2a:	b2db      	uxtb	r3, r3
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d106      	bne.n	8007f3e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	2200      	movs	r2, #0
 8007f34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007f38:	6878      	ldr	r0, [r7, #4]
 8007f3a:	f7fb fbf7 	bl	800372c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	2224      	movs	r2, #36	; 0x24
 8007f42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	68da      	ldr	r2, [r3, #12]
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007f54:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007f56:	6878      	ldr	r0, [r7, #4]
 8007f58:	f000 fd92 	bl	8008a80 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	691a      	ldr	r2, [r3, #16]
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007f6a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	695a      	ldr	r2, [r3, #20]
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007f7a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	68da      	ldr	r2, [r3, #12]
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007f8a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	2200      	movs	r2, #0
 8007f90:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	2220      	movs	r2, #32
 8007f96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	2220      	movs	r2, #32
 8007f9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007fa2:	2300      	movs	r3, #0
}
 8007fa4:	4618      	mov	r0, r3
 8007fa6:	3708      	adds	r7, #8
 8007fa8:	46bd      	mov	sp, r7
 8007faa:	bd80      	pop	{r7, pc}

08007fac <HAL_HalfDuplex_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8007fac:	b580      	push	{r7, lr}
 8007fae:	b082      	sub	sp, #8
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d101      	bne.n	8007fbe <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 8007fba:	2301      	movs	r3, #1
 8007fbc:	e047      	b.n	800804e <HAL_HalfDuplex_Init+0xa2>
  /* Check the parameters */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007fc4:	b2db      	uxtb	r3, r3
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d106      	bne.n	8007fd8 <HAL_HalfDuplex_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	2200      	movs	r2, #0
 8007fce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007fd2:	6878      	ldr	r0, [r7, #4]
 8007fd4:	f7fb fbaa 	bl	800372c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	2224      	movs	r2, #36	; 0x24
 8007fdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	68da      	ldr	r2, [r3, #12]
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007fee:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007ff0:	6878      	ldr	r0, [r7, #4]
 8007ff2:	f000 fd45 	bl	8008a80 <UART_SetConfig>

  /* In half-duplex mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	691a      	ldr	r2, [r3, #16]
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008004:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	695a      	ldr	r2, [r3, #20]
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 8008014:	615a      	str	r2, [r3, #20]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	695a      	ldr	r2, [r3, #20]
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	f042 0208 	orr.w	r2, r2, #8
 8008024:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	68da      	ldr	r2, [r3, #12]
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008034:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	2200      	movs	r2, #0
 800803a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	2220      	movs	r2, #32
 8008040:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	2220      	movs	r2, #32
 8008048:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800804c:	2300      	movs	r3, #0
}
 800804e:	4618      	mov	r0, r3
 8008050:	3708      	adds	r7, #8
 8008052:	46bd      	mov	sp, r7
 8008054:	bd80      	pop	{r7, pc}
	...

08008058 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008058:	b580      	push	{r7, lr}
 800805a:	b086      	sub	sp, #24
 800805c:	af00      	add	r7, sp, #0
 800805e:	60f8      	str	r0, [r7, #12]
 8008060:	60b9      	str	r1, [r7, #8]
 8008062:	4613      	mov	r3, r2
 8008064:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800806c:	b2db      	uxtb	r3, r3
 800806e:	2b20      	cmp	r3, #32
 8008070:	d153      	bne.n	800811a <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 8008072:	68bb      	ldr	r3, [r7, #8]
 8008074:	2b00      	cmp	r3, #0
 8008076:	d002      	beq.n	800807e <HAL_UART_Transmit_DMA+0x26>
 8008078:	88fb      	ldrh	r3, [r7, #6]
 800807a:	2b00      	cmp	r3, #0
 800807c:	d101      	bne.n	8008082 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800807e:	2301      	movs	r3, #1
 8008080:	e04c      	b.n	800811c <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008088:	2b01      	cmp	r3, #1
 800808a:	d101      	bne.n	8008090 <HAL_UART_Transmit_DMA+0x38>
 800808c:	2302      	movs	r3, #2
 800808e:	e045      	b.n	800811c <HAL_UART_Transmit_DMA+0xc4>
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	2201      	movs	r2, #1
 8008094:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8008098:	68ba      	ldr	r2, [r7, #8]
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	88fa      	ldrh	r2, [r7, #6]
 80080a2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	88fa      	ldrh	r2, [r7, #6]
 80080a8:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	2200      	movs	r2, #0
 80080ae:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	2221      	movs	r2, #33	; 0x21
 80080b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80080bc:	4a19      	ldr	r2, [pc, #100]	; (8008124 <HAL_UART_Transmit_DMA+0xcc>)
 80080be:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80080c4:	4a18      	ldr	r2, [pc, #96]	; (8008128 <HAL_UART_Transmit_DMA+0xd0>)
 80080c6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80080cc:	4a17      	ldr	r2, [pc, #92]	; (800812c <HAL_UART_Transmit_DMA+0xd4>)
 80080ce:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80080d4:	2200      	movs	r2, #0
 80080d6:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 80080d8:	f107 0308 	add.w	r3, r7, #8
 80080dc:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80080e2:	697b      	ldr	r3, [r7, #20]
 80080e4:	6819      	ldr	r1, [r3, #0]
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	3304      	adds	r3, #4
 80080ec:	461a      	mov	r2, r3
 80080ee:	88fb      	ldrh	r3, [r7, #6]
 80080f0:	f7fc fcee 	bl	8004ad0 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80080fc:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	2200      	movs	r2, #0
 8008102:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	695a      	ldr	r2, [r3, #20]
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008114:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8008116:	2300      	movs	r3, #0
 8008118:	e000      	b.n	800811c <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 800811a:	2302      	movs	r3, #2
  }
}
 800811c:	4618      	mov	r0, r3
 800811e:	3718      	adds	r7, #24
 8008120:	46bd      	mov	sp, r7
 8008122:	bd80      	pop	{r7, pc}
 8008124:	0800853d 	.word	0x0800853d
 8008128:	0800858f 	.word	0x0800858f
 800812c:	08008677 	.word	0x08008677

08008130 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008130:	b580      	push	{r7, lr}
 8008132:	b084      	sub	sp, #16
 8008134:	af00      	add	r7, sp, #0
 8008136:	60f8      	str	r0, [r7, #12]
 8008138:	60b9      	str	r1, [r7, #8]
 800813a:	4613      	mov	r3, r2
 800813c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008144:	b2db      	uxtb	r3, r3
 8008146:	2b20      	cmp	r3, #32
 8008148:	d11d      	bne.n	8008186 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800814a:	68bb      	ldr	r3, [r7, #8]
 800814c:	2b00      	cmp	r3, #0
 800814e:	d002      	beq.n	8008156 <HAL_UART_Receive_DMA+0x26>
 8008150:	88fb      	ldrh	r3, [r7, #6]
 8008152:	2b00      	cmp	r3, #0
 8008154:	d101      	bne.n	800815a <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8008156:	2301      	movs	r3, #1
 8008158:	e016      	b.n	8008188 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008160:	2b01      	cmp	r3, #1
 8008162:	d101      	bne.n	8008168 <HAL_UART_Receive_DMA+0x38>
 8008164:	2302      	movs	r3, #2
 8008166:	e00f      	b.n	8008188 <HAL_UART_Receive_DMA+0x58>
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	2201      	movs	r2, #1
 800816c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	2200      	movs	r2, #0
 8008174:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_DMA(huart, pData, Size));
 8008176:	88fb      	ldrh	r3, [r7, #6]
 8008178:	461a      	mov	r2, r3
 800817a:	68b9      	ldr	r1, [r7, #8]
 800817c:	68f8      	ldr	r0, [r7, #12]
 800817e:	f000 fac5 	bl	800870c <UART_Start_Receive_DMA>
 8008182:	4603      	mov	r3, r0
 8008184:	e000      	b.n	8008188 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8008186:	2302      	movs	r3, #2
  }
}
 8008188:	4618      	mov	r0, r3
 800818a:	3710      	adds	r7, #16
 800818c:	46bd      	mov	sp, r7
 800818e:	bd80      	pop	{r7, pc}

08008190 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008190:	b580      	push	{r7, lr}
 8008192:	b08a      	sub	sp, #40	; 0x28
 8008194:	af00      	add	r7, sp, #0
 8008196:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	68db      	ldr	r3, [r3, #12]
 80081a6:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	695b      	ldr	r3, [r3, #20]
 80081ae:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 80081b0:	2300      	movs	r3, #0
 80081b2:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 80081b4:	2300      	movs	r3, #0
 80081b6:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80081b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081ba:	f003 030f 	and.w	r3, r3, #15
 80081be:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 80081c0:	69bb      	ldr	r3, [r7, #24]
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d10d      	bne.n	80081e2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80081c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081c8:	f003 0320 	and.w	r3, r3, #32
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d008      	beq.n	80081e2 <HAL_UART_IRQHandler+0x52>
 80081d0:	6a3b      	ldr	r3, [r7, #32]
 80081d2:	f003 0320 	and.w	r3, r3, #32
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d003      	beq.n	80081e2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80081da:	6878      	ldr	r0, [r7, #4]
 80081dc:	f000 fbb9 	bl	8008952 <UART_Receive_IT>
      return;
 80081e0:	e17c      	b.n	80084dc <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80081e2:	69bb      	ldr	r3, [r7, #24]
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	f000 80b1 	beq.w	800834c <HAL_UART_IRQHandler+0x1bc>
 80081ea:	69fb      	ldr	r3, [r7, #28]
 80081ec:	f003 0301 	and.w	r3, r3, #1
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d105      	bne.n	8008200 <HAL_UART_IRQHandler+0x70>
 80081f4:	6a3b      	ldr	r3, [r7, #32]
 80081f6:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	f000 80a6 	beq.w	800834c <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008202:	f003 0301 	and.w	r3, r3, #1
 8008206:	2b00      	cmp	r3, #0
 8008208:	d00a      	beq.n	8008220 <HAL_UART_IRQHandler+0x90>
 800820a:	6a3b      	ldr	r3, [r7, #32]
 800820c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008210:	2b00      	cmp	r3, #0
 8008212:	d005      	beq.n	8008220 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008218:	f043 0201 	orr.w	r2, r3, #1
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008222:	f003 0304 	and.w	r3, r3, #4
 8008226:	2b00      	cmp	r3, #0
 8008228:	d00a      	beq.n	8008240 <HAL_UART_IRQHandler+0xb0>
 800822a:	69fb      	ldr	r3, [r7, #28]
 800822c:	f003 0301 	and.w	r3, r3, #1
 8008230:	2b00      	cmp	r3, #0
 8008232:	d005      	beq.n	8008240 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008238:	f043 0202 	orr.w	r2, r3, #2
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008242:	f003 0302 	and.w	r3, r3, #2
 8008246:	2b00      	cmp	r3, #0
 8008248:	d00a      	beq.n	8008260 <HAL_UART_IRQHandler+0xd0>
 800824a:	69fb      	ldr	r3, [r7, #28]
 800824c:	f003 0301 	and.w	r3, r3, #1
 8008250:	2b00      	cmp	r3, #0
 8008252:	d005      	beq.n	8008260 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008258:	f043 0204 	orr.w	r2, r3, #4
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8008260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008262:	f003 0308 	and.w	r3, r3, #8
 8008266:	2b00      	cmp	r3, #0
 8008268:	d00f      	beq.n	800828a <HAL_UART_IRQHandler+0xfa>
 800826a:	6a3b      	ldr	r3, [r7, #32]
 800826c:	f003 0320 	and.w	r3, r3, #32
 8008270:	2b00      	cmp	r3, #0
 8008272:	d104      	bne.n	800827e <HAL_UART_IRQHandler+0xee>
 8008274:	69fb      	ldr	r3, [r7, #28]
 8008276:	f003 0301 	and.w	r3, r3, #1
 800827a:	2b00      	cmp	r3, #0
 800827c:	d005      	beq.n	800828a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008282:	f043 0208 	orr.w	r2, r3, #8
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800828e:	2b00      	cmp	r3, #0
 8008290:	f000 811f 	beq.w	80084d2 <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008296:	f003 0320 	and.w	r3, r3, #32
 800829a:	2b00      	cmp	r3, #0
 800829c:	d007      	beq.n	80082ae <HAL_UART_IRQHandler+0x11e>
 800829e:	6a3b      	ldr	r3, [r7, #32]
 80082a0:	f003 0320 	and.w	r3, r3, #32
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d002      	beq.n	80082ae <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80082a8:	6878      	ldr	r0, [r7, #4]
 80082aa:	f000 fb52 	bl	8008952 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	695b      	ldr	r3, [r3, #20]
 80082b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082b8:	2b40      	cmp	r3, #64	; 0x40
 80082ba:	bf0c      	ite	eq
 80082bc:	2301      	moveq	r3, #1
 80082be:	2300      	movne	r3, #0
 80082c0:	b2db      	uxtb	r3, r3
 80082c2:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082c8:	f003 0308 	and.w	r3, r3, #8
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d102      	bne.n	80082d6 <HAL_UART_IRQHandler+0x146>
 80082d0:	697b      	ldr	r3, [r7, #20]
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d031      	beq.n	800833a <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80082d6:	6878      	ldr	r0, [r7, #4]
 80082d8:	f000 fa92 	bl	8008800 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	695b      	ldr	r3, [r3, #20]
 80082e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082e6:	2b40      	cmp	r3, #64	; 0x40
 80082e8:	d123      	bne.n	8008332 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	695a      	ldr	r2, [r3, #20]
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80082f8:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d013      	beq.n	800832a <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008306:	4a77      	ldr	r2, [pc, #476]	; (80084e4 <HAL_UART_IRQHandler+0x354>)
 8008308:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800830e:	4618      	mov	r0, r3
 8008310:	f7fc fca6 	bl	8004c60 <HAL_DMA_Abort_IT>
 8008314:	4603      	mov	r3, r0
 8008316:	2b00      	cmp	r3, #0
 8008318:	d016      	beq.n	8008348 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800831e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008320:	687a      	ldr	r2, [r7, #4]
 8008322:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008324:	4610      	mov	r0, r2
 8008326:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008328:	e00e      	b.n	8008348 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800832a:	6878      	ldr	r0, [r7, #4]
 800832c:	f7fa f834 	bl	8002398 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008330:	e00a      	b.n	8008348 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008332:	6878      	ldr	r0, [r7, #4]
 8008334:	f7fa f830 	bl	8002398 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008338:	e006      	b.n	8008348 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800833a:	6878      	ldr	r0, [r7, #4]
 800833c:	f7fa f82c 	bl	8002398 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	2200      	movs	r2, #0
 8008344:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8008346:	e0c4      	b.n	80084d2 <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008348:	bf00      	nop
    return;
 800834a:	e0c2      	b.n	80084d2 <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008350:	2b01      	cmp	r3, #1
 8008352:	f040 80a2 	bne.w	800849a <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8008356:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008358:	f003 0310 	and.w	r3, r3, #16
 800835c:	2b00      	cmp	r3, #0
 800835e:	f000 809c 	beq.w	800849a <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8008362:	6a3b      	ldr	r3, [r7, #32]
 8008364:	f003 0310 	and.w	r3, r3, #16
 8008368:	2b00      	cmp	r3, #0
 800836a:	f000 8096 	beq.w	800849a <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800836e:	2300      	movs	r3, #0
 8008370:	60fb      	str	r3, [r7, #12]
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	60fb      	str	r3, [r7, #12]
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	685b      	ldr	r3, [r3, #4]
 8008380:	60fb      	str	r3, [r7, #12]
 8008382:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	695b      	ldr	r3, [r3, #20]
 800838a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800838e:	2b40      	cmp	r3, #64	; 0x40
 8008390:	d14f      	bne.n	8008432 <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	685b      	ldr	r3, [r3, #4]
 800839a:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 800839c:	8a3b      	ldrh	r3, [r7, #16]
 800839e:	2b00      	cmp	r3, #0
 80083a0:	f000 8099 	beq.w	80084d6 <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80083a8:	8a3a      	ldrh	r2, [r7, #16]
 80083aa:	429a      	cmp	r2, r3
 80083ac:	f080 8093 	bcs.w	80084d6 <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	8a3a      	ldrh	r2, [r7, #16]
 80083b4:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083ba:	69db      	ldr	r3, [r3, #28]
 80083bc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80083c0:	d02b      	beq.n	800841a <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	68da      	ldr	r2, [r3, #12]
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80083d0:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	695a      	ldr	r2, [r3, #20]
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	f022 0201 	bic.w	r2, r2, #1
 80083e0:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	695a      	ldr	r2, [r3, #20]
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80083f0:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	2220      	movs	r2, #32
 80083f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	2200      	movs	r2, #0
 80083fe:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	68da      	ldr	r2, [r3, #12]
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	f022 0210 	bic.w	r2, r2, #16
 800840e:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008414:	4618      	mov	r0, r3
 8008416:	f7fc fbb3 	bl	8004b80 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008422:	b29b      	uxth	r3, r3
 8008424:	1ad3      	subs	r3, r2, r3
 8008426:	b29b      	uxth	r3, r3
 8008428:	4619      	mov	r1, r3
 800842a:	6878      	ldr	r0, [r7, #4]
 800842c:	f000 f87a 	bl	8008524 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8008430:	e051      	b.n	80084d6 <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800843a:	b29b      	uxth	r3, r3
 800843c:	1ad3      	subs	r3, r2, r3
 800843e:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008444:	b29b      	uxth	r3, r3
 8008446:	2b00      	cmp	r3, #0
 8008448:	d047      	beq.n	80084da <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 800844a:	8a7b      	ldrh	r3, [r7, #18]
 800844c:	2b00      	cmp	r3, #0
 800844e:	d044      	beq.n	80084da <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	68da      	ldr	r2, [r3, #12]
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800845e:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	695a      	ldr	r2, [r3, #20]
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	f022 0201 	bic.w	r2, r2, #1
 800846e:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	2220      	movs	r2, #32
 8008474:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	2200      	movs	r2, #0
 800847c:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	68da      	ldr	r2, [r3, #12]
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	f022 0210 	bic.w	r2, r2, #16
 800848c:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800848e:	8a7b      	ldrh	r3, [r7, #18]
 8008490:	4619      	mov	r1, r3
 8008492:	6878      	ldr	r0, [r7, #4]
 8008494:	f000 f846 	bl	8008524 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8008498:	e01f      	b.n	80084da <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800849a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800849c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d008      	beq.n	80084b6 <HAL_UART_IRQHandler+0x326>
 80084a4:	6a3b      	ldr	r3, [r7, #32]
 80084a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d003      	beq.n	80084b6 <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 80084ae:	6878      	ldr	r0, [r7, #4]
 80084b0:	f000 f9e7 	bl	8008882 <UART_Transmit_IT>
    return;
 80084b4:	e012      	b.n	80084dc <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80084b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d00d      	beq.n	80084dc <HAL_UART_IRQHandler+0x34c>
 80084c0:	6a3b      	ldr	r3, [r7, #32]
 80084c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d008      	beq.n	80084dc <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 80084ca:	6878      	ldr	r0, [r7, #4]
 80084cc:	f000 fa29 	bl	8008922 <UART_EndTransmit_IT>
    return;
 80084d0:	e004      	b.n	80084dc <HAL_UART_IRQHandler+0x34c>
    return;
 80084d2:	bf00      	nop
 80084d4:	e002      	b.n	80084dc <HAL_UART_IRQHandler+0x34c>
      return;
 80084d6:	bf00      	nop
 80084d8:	e000      	b.n	80084dc <HAL_UART_IRQHandler+0x34c>
      return;
 80084da:	bf00      	nop
  }
}
 80084dc:	3728      	adds	r7, #40	; 0x28
 80084de:	46bd      	mov	sp, r7
 80084e0:	bd80      	pop	{r7, pc}
 80084e2:	bf00      	nop
 80084e4:	0800885b 	.word	0x0800885b

080084e8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80084e8:	b480      	push	{r7}
 80084ea:	b083      	sub	sp, #12
 80084ec:	af00      	add	r7, sp, #0
 80084ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80084f0:	bf00      	nop
 80084f2:	370c      	adds	r7, #12
 80084f4:	46bd      	mov	sp, r7
 80084f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084fa:	4770      	bx	lr

080084fc <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80084fc:	b480      	push	{r7}
 80084fe:	b083      	sub	sp, #12
 8008500:	af00      	add	r7, sp, #0
 8008502:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8008504:	bf00      	nop
 8008506:	370c      	adds	r7, #12
 8008508:	46bd      	mov	sp, r7
 800850a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850e:	4770      	bx	lr

08008510 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008510:	b480      	push	{r7}
 8008512:	b083      	sub	sp, #12
 8008514:	af00      	add	r7, sp, #0
 8008516:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8008518:	bf00      	nop
 800851a:	370c      	adds	r7, #12
 800851c:	46bd      	mov	sp, r7
 800851e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008522:	4770      	bx	lr

08008524 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008524:	b480      	push	{r7}
 8008526:	b083      	sub	sp, #12
 8008528:	af00      	add	r7, sp, #0
 800852a:	6078      	str	r0, [r7, #4]
 800852c:	460b      	mov	r3, r1
 800852e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008530:	bf00      	nop
 8008532:	370c      	adds	r7, #12
 8008534:	46bd      	mov	sp, r7
 8008536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853a:	4770      	bx	lr

0800853c <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800853c:	b580      	push	{r7, lr}
 800853e:	b084      	sub	sp, #16
 8008540:	af00      	add	r7, sp, #0
 8008542:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008548:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008554:	2b00      	cmp	r3, #0
 8008556:	d113      	bne.n	8008580 <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	2200      	movs	r2, #0
 800855c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	695a      	ldr	r2, [r3, #20]
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800856c:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	68da      	ldr	r2, [r3, #12]
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800857c:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800857e:	e002      	b.n	8008586 <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 8008580:	68f8      	ldr	r0, [r7, #12]
 8008582:	f7ff ffb1 	bl	80084e8 <HAL_UART_TxCpltCallback>
}
 8008586:	bf00      	nop
 8008588:	3710      	adds	r7, #16
 800858a:	46bd      	mov	sp, r7
 800858c:	bd80      	pop	{r7, pc}

0800858e <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800858e:	b580      	push	{r7, lr}
 8008590:	b084      	sub	sp, #16
 8008592:	af00      	add	r7, sp, #0
 8008594:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800859a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800859c:	68f8      	ldr	r0, [r7, #12]
 800859e:	f7ff ffad 	bl	80084fc <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80085a2:	bf00      	nop
 80085a4:	3710      	adds	r7, #16
 80085a6:	46bd      	mov	sp, r7
 80085a8:	bd80      	pop	{r7, pc}

080085aa <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80085aa:	b580      	push	{r7, lr}
 80085ac:	b084      	sub	sp, #16
 80085ae:	af00      	add	r7, sp, #0
 80085b0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085b6:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d12a      	bne.n	800861c <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	2200      	movs	r2, #0
 80085ca:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	68da      	ldr	r2, [r3, #12]
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80085da:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	695a      	ldr	r2, [r3, #20]
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	f022 0201 	bic.w	r2, r2, #1
 80085ea:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	695a      	ldr	r2, [r3, #20]
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80085fa:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	2220      	movs	r2, #32
 8008600:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008608:	2b01      	cmp	r3, #1
 800860a:	d107      	bne.n	800861c <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	68da      	ldr	r2, [r3, #12]
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	f022 0210 	bic.w	r2, r2, #16
 800861a:	60da      	str	r2, [r3, #12]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008620:	2b01      	cmp	r3, #1
 8008622:	d106      	bne.n	8008632 <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008628:	4619      	mov	r1, r3
 800862a:	68f8      	ldr	r0, [r7, #12]
 800862c:	f7ff ff7a 	bl	8008524 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008630:	e002      	b.n	8008638 <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 8008632:	68f8      	ldr	r0, [r7, #12]
 8008634:	f7f9 fe64 	bl	8002300 <HAL_UART_RxCpltCallback>
}
 8008638:	bf00      	nop
 800863a:	3710      	adds	r7, #16
 800863c:	46bd      	mov	sp, r7
 800863e:	bd80      	pop	{r7, pc}

08008640 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008640:	b580      	push	{r7, lr}
 8008642:	b084      	sub	sp, #16
 8008644:	af00      	add	r7, sp, #0
 8008646:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800864c:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008652:	2b01      	cmp	r3, #1
 8008654:	d108      	bne.n	8008668 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800865a:	085b      	lsrs	r3, r3, #1
 800865c:	b29b      	uxth	r3, r3
 800865e:	4619      	mov	r1, r3
 8008660:	68f8      	ldr	r0, [r7, #12]
 8008662:	f7ff ff5f 	bl	8008524 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008666:	e002      	b.n	800866e <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8008668:	68f8      	ldr	r0, [r7, #12]
 800866a:	f7ff ff51 	bl	8008510 <HAL_UART_RxHalfCpltCallback>
}
 800866e:	bf00      	nop
 8008670:	3710      	adds	r7, #16
 8008672:	46bd      	mov	sp, r7
 8008674:	bd80      	pop	{r7, pc}

08008676 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008676:	b580      	push	{r7, lr}
 8008678:	b084      	sub	sp, #16
 800867a:	af00      	add	r7, sp, #0
 800867c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800867e:	2300      	movs	r3, #0
 8008680:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008686:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8008688:	68bb      	ldr	r3, [r7, #8]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	695b      	ldr	r3, [r3, #20]
 800868e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008692:	2b80      	cmp	r3, #128	; 0x80
 8008694:	bf0c      	ite	eq
 8008696:	2301      	moveq	r3, #1
 8008698:	2300      	movne	r3, #0
 800869a:	b2db      	uxtb	r3, r3
 800869c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800869e:	68bb      	ldr	r3, [r7, #8]
 80086a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80086a4:	b2db      	uxtb	r3, r3
 80086a6:	2b21      	cmp	r3, #33	; 0x21
 80086a8:	d108      	bne.n	80086bc <UART_DMAError+0x46>
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d005      	beq.n	80086bc <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80086b0:	68bb      	ldr	r3, [r7, #8]
 80086b2:	2200      	movs	r2, #0
 80086b4:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80086b6:	68b8      	ldr	r0, [r7, #8]
 80086b8:	f000 f88c 	bl	80087d4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80086bc:	68bb      	ldr	r3, [r7, #8]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	695b      	ldr	r3, [r3, #20]
 80086c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086c6:	2b40      	cmp	r3, #64	; 0x40
 80086c8:	bf0c      	ite	eq
 80086ca:	2301      	moveq	r3, #1
 80086cc:	2300      	movne	r3, #0
 80086ce:	b2db      	uxtb	r3, r3
 80086d0:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80086d2:	68bb      	ldr	r3, [r7, #8]
 80086d4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80086d8:	b2db      	uxtb	r3, r3
 80086da:	2b22      	cmp	r3, #34	; 0x22
 80086dc:	d108      	bne.n	80086f0 <UART_DMAError+0x7a>
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d005      	beq.n	80086f0 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80086e4:	68bb      	ldr	r3, [r7, #8]
 80086e6:	2200      	movs	r2, #0
 80086e8:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80086ea:	68b8      	ldr	r0, [r7, #8]
 80086ec:	f000 f888 	bl	8008800 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80086f0:	68bb      	ldr	r3, [r7, #8]
 80086f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086f4:	f043 0210 	orr.w	r2, r3, #16
 80086f8:	68bb      	ldr	r3, [r7, #8]
 80086fa:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80086fc:	68b8      	ldr	r0, [r7, #8]
 80086fe:	f7f9 fe4b 	bl	8002398 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008702:	bf00      	nop
 8008704:	3710      	adds	r7, #16
 8008706:	46bd      	mov	sp, r7
 8008708:	bd80      	pop	{r7, pc}
	...

0800870c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800870c:	b580      	push	{r7, lr}
 800870e:	b086      	sub	sp, #24
 8008710:	af00      	add	r7, sp, #0
 8008712:	60f8      	str	r0, [r7, #12]
 8008714:	60b9      	str	r1, [r7, #8]
 8008716:	4613      	mov	r3, r2
 8008718:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800871a:	68ba      	ldr	r2, [r7, #8]
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	88fa      	ldrh	r2, [r7, #6]
 8008724:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	2200      	movs	r2, #0
 800872a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	2222      	movs	r2, #34	; 0x22
 8008730:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008738:	4a23      	ldr	r2, [pc, #140]	; (80087c8 <UART_Start_Receive_DMA+0xbc>)
 800873a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008740:	4a22      	ldr	r2, [pc, #136]	; (80087cc <UART_Start_Receive_DMA+0xc0>)
 8008742:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008748:	4a21      	ldr	r2, [pc, #132]	; (80087d0 <UART_Start_Receive_DMA+0xc4>)
 800874a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008750:	2200      	movs	r2, #0
 8008752:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8008754:	f107 0308 	add.w	r3, r7, #8
 8008758:	617b      	str	r3, [r7, #20]
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	3304      	adds	r3, #4
 8008764:	4619      	mov	r1, r3
 8008766:	697b      	ldr	r3, [r7, #20]
 8008768:	681a      	ldr	r2, [r3, #0]
 800876a:	88fb      	ldrh	r3, [r7, #6]
 800876c:	f7fc f9b0 	bl	8004ad0 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8008770:	2300      	movs	r3, #0
 8008772:	613b      	str	r3, [r7, #16]
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	613b      	str	r3, [r7, #16]
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	685b      	ldr	r3, [r3, #4]
 8008782:	613b      	str	r3, [r7, #16]
 8008784:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	2200      	movs	r2, #0
 800878a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	68da      	ldr	r2, [r3, #12]
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800879c:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	695a      	ldr	r2, [r3, #20]
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	f042 0201 	orr.w	r2, r2, #1
 80087ac:	615a      	str	r2, [r3, #20]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	695a      	ldr	r2, [r3, #20]
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80087bc:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 80087be:	2300      	movs	r3, #0
}
 80087c0:	4618      	mov	r0, r3
 80087c2:	3718      	adds	r7, #24
 80087c4:	46bd      	mov	sp, r7
 80087c6:	bd80      	pop	{r7, pc}
 80087c8:	080085ab 	.word	0x080085ab
 80087cc:	08008641 	.word	0x08008641
 80087d0:	08008677 	.word	0x08008677

080087d4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80087d4:	b480      	push	{r7}
 80087d6:	b083      	sub	sp, #12
 80087d8:	af00      	add	r7, sp, #0
 80087da:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	68da      	ldr	r2, [r3, #12]
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80087ea:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	2220      	movs	r2, #32
 80087f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 80087f4:	bf00      	nop
 80087f6:	370c      	adds	r7, #12
 80087f8:	46bd      	mov	sp, r7
 80087fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087fe:	4770      	bx	lr

08008800 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008800:	b480      	push	{r7}
 8008802:	b083      	sub	sp, #12
 8008804:	af00      	add	r7, sp, #0
 8008806:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	68da      	ldr	r2, [r3, #12]
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008816:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	695a      	ldr	r2, [r3, #20]
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	f022 0201 	bic.w	r2, r2, #1
 8008826:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800882c:	2b01      	cmp	r3, #1
 800882e:	d107      	bne.n	8008840 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	68da      	ldr	r2, [r3, #12]
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	f022 0210 	bic.w	r2, r2, #16
 800883e:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	2220      	movs	r2, #32
 8008844:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	2200      	movs	r2, #0
 800884c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800884e:	bf00      	nop
 8008850:	370c      	adds	r7, #12
 8008852:	46bd      	mov	sp, r7
 8008854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008858:	4770      	bx	lr

0800885a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800885a:	b580      	push	{r7, lr}
 800885c:	b084      	sub	sp, #16
 800885e:	af00      	add	r7, sp, #0
 8008860:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008866:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	2200      	movs	r2, #0
 800886c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	2200      	movs	r2, #0
 8008872:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008874:	68f8      	ldr	r0, [r7, #12]
 8008876:	f7f9 fd8f 	bl	8002398 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800887a:	bf00      	nop
 800887c:	3710      	adds	r7, #16
 800887e:	46bd      	mov	sp, r7
 8008880:	bd80      	pop	{r7, pc}

08008882 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008882:	b480      	push	{r7}
 8008884:	b085      	sub	sp, #20
 8008886:	af00      	add	r7, sp, #0
 8008888:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008890:	b2db      	uxtb	r3, r3
 8008892:	2b21      	cmp	r3, #33	; 0x21
 8008894:	d13e      	bne.n	8008914 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	689b      	ldr	r3, [r3, #8]
 800889a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800889e:	d114      	bne.n	80088ca <UART_Transmit_IT+0x48>
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	691b      	ldr	r3, [r3, #16]
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d110      	bne.n	80088ca <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	6a1b      	ldr	r3, [r3, #32]
 80088ac:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	881b      	ldrh	r3, [r3, #0]
 80088b2:	461a      	mov	r2, r3
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80088bc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	6a1b      	ldr	r3, [r3, #32]
 80088c2:	1c9a      	adds	r2, r3, #2
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	621a      	str	r2, [r3, #32]
 80088c8:	e008      	b.n	80088dc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	6a1b      	ldr	r3, [r3, #32]
 80088ce:	1c59      	adds	r1, r3, #1
 80088d0:	687a      	ldr	r2, [r7, #4]
 80088d2:	6211      	str	r1, [r2, #32]
 80088d4:	781a      	ldrb	r2, [r3, #0]
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80088e0:	b29b      	uxth	r3, r3
 80088e2:	3b01      	subs	r3, #1
 80088e4:	b29b      	uxth	r3, r3
 80088e6:	687a      	ldr	r2, [r7, #4]
 80088e8:	4619      	mov	r1, r3
 80088ea:	84d1      	strh	r1, [r2, #38]	; 0x26
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d10f      	bne.n	8008910 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	68da      	ldr	r2, [r3, #12]
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80088fe:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	68da      	ldr	r2, [r3, #12]
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800890e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008910:	2300      	movs	r3, #0
 8008912:	e000      	b.n	8008916 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008914:	2302      	movs	r3, #2
  }
}
 8008916:	4618      	mov	r0, r3
 8008918:	3714      	adds	r7, #20
 800891a:	46bd      	mov	sp, r7
 800891c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008920:	4770      	bx	lr

08008922 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008922:	b580      	push	{r7, lr}
 8008924:	b082      	sub	sp, #8
 8008926:	af00      	add	r7, sp, #0
 8008928:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	68da      	ldr	r2, [r3, #12]
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008938:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	2220      	movs	r2, #32
 800893e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008942:	6878      	ldr	r0, [r7, #4]
 8008944:	f7ff fdd0 	bl	80084e8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008948:	2300      	movs	r3, #0
}
 800894a:	4618      	mov	r0, r3
 800894c:	3708      	adds	r7, #8
 800894e:	46bd      	mov	sp, r7
 8008950:	bd80      	pop	{r7, pc}

08008952 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008952:	b580      	push	{r7, lr}
 8008954:	b084      	sub	sp, #16
 8008956:	af00      	add	r7, sp, #0
 8008958:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008960:	b2db      	uxtb	r3, r3
 8008962:	2b22      	cmp	r3, #34	; 0x22
 8008964:	f040 8087 	bne.w	8008a76 <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	689b      	ldr	r3, [r3, #8]
 800896c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008970:	d117      	bne.n	80089a2 <UART_Receive_IT+0x50>
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	691b      	ldr	r3, [r3, #16]
 8008976:	2b00      	cmp	r3, #0
 8008978:	d113      	bne.n	80089a2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800897a:	2300      	movs	r3, #0
 800897c:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008982:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	685b      	ldr	r3, [r3, #4]
 800898a:	b29b      	uxth	r3, r3
 800898c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008990:	b29a      	uxth	r2, r3
 8008992:	68bb      	ldr	r3, [r7, #8]
 8008994:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800899a:	1c9a      	adds	r2, r3, #2
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	629a      	str	r2, [r3, #40]	; 0x28
 80089a0:	e026      	b.n	80089f0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80089a6:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 80089a8:	2300      	movs	r3, #0
 80089aa:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	689b      	ldr	r3, [r3, #8]
 80089b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80089b4:	d007      	beq.n	80089c6 <UART_Receive_IT+0x74>
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	689b      	ldr	r3, [r3, #8]
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d10a      	bne.n	80089d4 <UART_Receive_IT+0x82>
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	691b      	ldr	r3, [r3, #16]
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d106      	bne.n	80089d4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	685b      	ldr	r3, [r3, #4]
 80089cc:	b2da      	uxtb	r2, r3
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	701a      	strb	r2, [r3, #0]
 80089d2:	e008      	b.n	80089e6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	685b      	ldr	r3, [r3, #4]
 80089da:	b2db      	uxtb	r3, r3
 80089dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80089e0:	b2da      	uxtb	r2, r3
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80089ea:	1c5a      	adds	r2, r3, #1
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80089f4:	b29b      	uxth	r3, r3
 80089f6:	3b01      	subs	r3, #1
 80089f8:	b29b      	uxth	r3, r3
 80089fa:	687a      	ldr	r2, [r7, #4]
 80089fc:	4619      	mov	r1, r3
 80089fe:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d136      	bne.n	8008a72 <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	68da      	ldr	r2, [r3, #12]
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	f022 0220 	bic.w	r2, r2, #32
 8008a12:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	68da      	ldr	r2, [r3, #12]
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008a22:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	695a      	ldr	r2, [r3, #20]
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	f022 0201 	bic.w	r2, r2, #1
 8008a32:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	2220      	movs	r2, #32
 8008a38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a40:	2b01      	cmp	r3, #1
 8008a42:	d10e      	bne.n	8008a62 <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	68da      	ldr	r2, [r3, #12]
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	f022 0210 	bic.w	r2, r2, #16
 8008a52:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008a58:	4619      	mov	r1, r3
 8008a5a:	6878      	ldr	r0, [r7, #4]
 8008a5c:	f7ff fd62 	bl	8008524 <HAL_UARTEx_RxEventCallback>
 8008a60:	e002      	b.n	8008a68 <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8008a62:	6878      	ldr	r0, [r7, #4]
 8008a64:	f7f9 fc4c 	bl	8002300 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	2200      	movs	r2, #0
 8008a6c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 8008a6e:	2300      	movs	r3, #0
 8008a70:	e002      	b.n	8008a78 <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 8008a72:	2300      	movs	r3, #0
 8008a74:	e000      	b.n	8008a78 <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 8008a76:	2302      	movs	r3, #2
  }
}
 8008a78:	4618      	mov	r0, r3
 8008a7a:	3710      	adds	r7, #16
 8008a7c:	46bd      	mov	sp, r7
 8008a7e:	bd80      	pop	{r7, pc}

08008a80 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008a80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a84:	b09f      	sub	sp, #124	; 0x7c
 8008a86:	af00      	add	r7, sp, #0
 8008a88:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008a8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	691b      	ldr	r3, [r3, #16]
 8008a90:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008a94:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a96:	68d9      	ldr	r1, [r3, #12]
 8008a98:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a9a:	681a      	ldr	r2, [r3, #0]
 8008a9c:	ea40 0301 	orr.w	r3, r0, r1
 8008aa0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008aa2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008aa4:	689a      	ldr	r2, [r3, #8]
 8008aa6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008aa8:	691b      	ldr	r3, [r3, #16]
 8008aaa:	431a      	orrs	r2, r3
 8008aac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008aae:	695b      	ldr	r3, [r3, #20]
 8008ab0:	431a      	orrs	r2, r3
 8008ab2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008ab4:	69db      	ldr	r3, [r3, #28]
 8008ab6:	4313      	orrs	r3, r2
 8008ab8:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8008aba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	68db      	ldr	r3, [r3, #12]
 8008ac0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008ac4:	f021 010c 	bic.w	r1, r1, #12
 8008ac8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008aca:	681a      	ldr	r2, [r3, #0]
 8008acc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008ace:	430b      	orrs	r3, r1
 8008ad0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008ad2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	695b      	ldr	r3, [r3, #20]
 8008ad8:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008adc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008ade:	6999      	ldr	r1, [r3, #24]
 8008ae0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008ae2:	681a      	ldr	r2, [r3, #0]
 8008ae4:	ea40 0301 	orr.w	r3, r0, r1
 8008ae8:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008aea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008aec:	681a      	ldr	r2, [r3, #0]
 8008aee:	4bc5      	ldr	r3, [pc, #788]	; (8008e04 <UART_SetConfig+0x384>)
 8008af0:	429a      	cmp	r2, r3
 8008af2:	d004      	beq.n	8008afe <UART_SetConfig+0x7e>
 8008af4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008af6:	681a      	ldr	r2, [r3, #0]
 8008af8:	4bc3      	ldr	r3, [pc, #780]	; (8008e08 <UART_SetConfig+0x388>)
 8008afa:	429a      	cmp	r2, r3
 8008afc:	d103      	bne.n	8008b06 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008afe:	f7fd fd51 	bl	80065a4 <HAL_RCC_GetPCLK2Freq>
 8008b02:	6778      	str	r0, [r7, #116]	; 0x74
 8008b04:	e002      	b.n	8008b0c <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008b06:	f7fd fd39 	bl	800657c <HAL_RCC_GetPCLK1Freq>
 8008b0a:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008b0c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008b0e:	69db      	ldr	r3, [r3, #28]
 8008b10:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008b14:	f040 80b6 	bne.w	8008c84 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008b18:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008b1a:	461c      	mov	r4, r3
 8008b1c:	f04f 0500 	mov.w	r5, #0
 8008b20:	4622      	mov	r2, r4
 8008b22:	462b      	mov	r3, r5
 8008b24:	1891      	adds	r1, r2, r2
 8008b26:	6439      	str	r1, [r7, #64]	; 0x40
 8008b28:	415b      	adcs	r3, r3
 8008b2a:	647b      	str	r3, [r7, #68]	; 0x44
 8008b2c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008b30:	1912      	adds	r2, r2, r4
 8008b32:	eb45 0303 	adc.w	r3, r5, r3
 8008b36:	f04f 0000 	mov.w	r0, #0
 8008b3a:	f04f 0100 	mov.w	r1, #0
 8008b3e:	00d9      	lsls	r1, r3, #3
 8008b40:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008b44:	00d0      	lsls	r0, r2, #3
 8008b46:	4602      	mov	r2, r0
 8008b48:	460b      	mov	r3, r1
 8008b4a:	1911      	adds	r1, r2, r4
 8008b4c:	6639      	str	r1, [r7, #96]	; 0x60
 8008b4e:	416b      	adcs	r3, r5
 8008b50:	667b      	str	r3, [r7, #100]	; 0x64
 8008b52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008b54:	685b      	ldr	r3, [r3, #4]
 8008b56:	461a      	mov	r2, r3
 8008b58:	f04f 0300 	mov.w	r3, #0
 8008b5c:	1891      	adds	r1, r2, r2
 8008b5e:	63b9      	str	r1, [r7, #56]	; 0x38
 8008b60:	415b      	adcs	r3, r3
 8008b62:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008b64:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008b68:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8008b6c:	f7f7 fb50 	bl	8000210 <__aeabi_uldivmod>
 8008b70:	4602      	mov	r2, r0
 8008b72:	460b      	mov	r3, r1
 8008b74:	4ba5      	ldr	r3, [pc, #660]	; (8008e0c <UART_SetConfig+0x38c>)
 8008b76:	fba3 2302 	umull	r2, r3, r3, r2
 8008b7a:	095b      	lsrs	r3, r3, #5
 8008b7c:	011e      	lsls	r6, r3, #4
 8008b7e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008b80:	461c      	mov	r4, r3
 8008b82:	f04f 0500 	mov.w	r5, #0
 8008b86:	4622      	mov	r2, r4
 8008b88:	462b      	mov	r3, r5
 8008b8a:	1891      	adds	r1, r2, r2
 8008b8c:	6339      	str	r1, [r7, #48]	; 0x30
 8008b8e:	415b      	adcs	r3, r3
 8008b90:	637b      	str	r3, [r7, #52]	; 0x34
 8008b92:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8008b96:	1912      	adds	r2, r2, r4
 8008b98:	eb45 0303 	adc.w	r3, r5, r3
 8008b9c:	f04f 0000 	mov.w	r0, #0
 8008ba0:	f04f 0100 	mov.w	r1, #0
 8008ba4:	00d9      	lsls	r1, r3, #3
 8008ba6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008baa:	00d0      	lsls	r0, r2, #3
 8008bac:	4602      	mov	r2, r0
 8008bae:	460b      	mov	r3, r1
 8008bb0:	1911      	adds	r1, r2, r4
 8008bb2:	65b9      	str	r1, [r7, #88]	; 0x58
 8008bb4:	416b      	adcs	r3, r5
 8008bb6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008bb8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008bba:	685b      	ldr	r3, [r3, #4]
 8008bbc:	461a      	mov	r2, r3
 8008bbe:	f04f 0300 	mov.w	r3, #0
 8008bc2:	1891      	adds	r1, r2, r2
 8008bc4:	62b9      	str	r1, [r7, #40]	; 0x28
 8008bc6:	415b      	adcs	r3, r3
 8008bc8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008bca:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008bce:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8008bd2:	f7f7 fb1d 	bl	8000210 <__aeabi_uldivmod>
 8008bd6:	4602      	mov	r2, r0
 8008bd8:	460b      	mov	r3, r1
 8008bda:	4b8c      	ldr	r3, [pc, #560]	; (8008e0c <UART_SetConfig+0x38c>)
 8008bdc:	fba3 1302 	umull	r1, r3, r3, r2
 8008be0:	095b      	lsrs	r3, r3, #5
 8008be2:	2164      	movs	r1, #100	; 0x64
 8008be4:	fb01 f303 	mul.w	r3, r1, r3
 8008be8:	1ad3      	subs	r3, r2, r3
 8008bea:	00db      	lsls	r3, r3, #3
 8008bec:	3332      	adds	r3, #50	; 0x32
 8008bee:	4a87      	ldr	r2, [pc, #540]	; (8008e0c <UART_SetConfig+0x38c>)
 8008bf0:	fba2 2303 	umull	r2, r3, r2, r3
 8008bf4:	095b      	lsrs	r3, r3, #5
 8008bf6:	005b      	lsls	r3, r3, #1
 8008bf8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008bfc:	441e      	add	r6, r3
 8008bfe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008c00:	4618      	mov	r0, r3
 8008c02:	f04f 0100 	mov.w	r1, #0
 8008c06:	4602      	mov	r2, r0
 8008c08:	460b      	mov	r3, r1
 8008c0a:	1894      	adds	r4, r2, r2
 8008c0c:	623c      	str	r4, [r7, #32]
 8008c0e:	415b      	adcs	r3, r3
 8008c10:	627b      	str	r3, [r7, #36]	; 0x24
 8008c12:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008c16:	1812      	adds	r2, r2, r0
 8008c18:	eb41 0303 	adc.w	r3, r1, r3
 8008c1c:	f04f 0400 	mov.w	r4, #0
 8008c20:	f04f 0500 	mov.w	r5, #0
 8008c24:	00dd      	lsls	r5, r3, #3
 8008c26:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008c2a:	00d4      	lsls	r4, r2, #3
 8008c2c:	4622      	mov	r2, r4
 8008c2e:	462b      	mov	r3, r5
 8008c30:	1814      	adds	r4, r2, r0
 8008c32:	653c      	str	r4, [r7, #80]	; 0x50
 8008c34:	414b      	adcs	r3, r1
 8008c36:	657b      	str	r3, [r7, #84]	; 0x54
 8008c38:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008c3a:	685b      	ldr	r3, [r3, #4]
 8008c3c:	461a      	mov	r2, r3
 8008c3e:	f04f 0300 	mov.w	r3, #0
 8008c42:	1891      	adds	r1, r2, r2
 8008c44:	61b9      	str	r1, [r7, #24]
 8008c46:	415b      	adcs	r3, r3
 8008c48:	61fb      	str	r3, [r7, #28]
 8008c4a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008c4e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8008c52:	f7f7 fadd 	bl	8000210 <__aeabi_uldivmod>
 8008c56:	4602      	mov	r2, r0
 8008c58:	460b      	mov	r3, r1
 8008c5a:	4b6c      	ldr	r3, [pc, #432]	; (8008e0c <UART_SetConfig+0x38c>)
 8008c5c:	fba3 1302 	umull	r1, r3, r3, r2
 8008c60:	095b      	lsrs	r3, r3, #5
 8008c62:	2164      	movs	r1, #100	; 0x64
 8008c64:	fb01 f303 	mul.w	r3, r1, r3
 8008c68:	1ad3      	subs	r3, r2, r3
 8008c6a:	00db      	lsls	r3, r3, #3
 8008c6c:	3332      	adds	r3, #50	; 0x32
 8008c6e:	4a67      	ldr	r2, [pc, #412]	; (8008e0c <UART_SetConfig+0x38c>)
 8008c70:	fba2 2303 	umull	r2, r3, r2, r3
 8008c74:	095b      	lsrs	r3, r3, #5
 8008c76:	f003 0207 	and.w	r2, r3, #7
 8008c7a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	4432      	add	r2, r6
 8008c80:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008c82:	e0b9      	b.n	8008df8 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008c84:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008c86:	461c      	mov	r4, r3
 8008c88:	f04f 0500 	mov.w	r5, #0
 8008c8c:	4622      	mov	r2, r4
 8008c8e:	462b      	mov	r3, r5
 8008c90:	1891      	adds	r1, r2, r2
 8008c92:	6139      	str	r1, [r7, #16]
 8008c94:	415b      	adcs	r3, r3
 8008c96:	617b      	str	r3, [r7, #20]
 8008c98:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8008c9c:	1912      	adds	r2, r2, r4
 8008c9e:	eb45 0303 	adc.w	r3, r5, r3
 8008ca2:	f04f 0000 	mov.w	r0, #0
 8008ca6:	f04f 0100 	mov.w	r1, #0
 8008caa:	00d9      	lsls	r1, r3, #3
 8008cac:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008cb0:	00d0      	lsls	r0, r2, #3
 8008cb2:	4602      	mov	r2, r0
 8008cb4:	460b      	mov	r3, r1
 8008cb6:	eb12 0804 	adds.w	r8, r2, r4
 8008cba:	eb43 0905 	adc.w	r9, r3, r5
 8008cbe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008cc0:	685b      	ldr	r3, [r3, #4]
 8008cc2:	4618      	mov	r0, r3
 8008cc4:	f04f 0100 	mov.w	r1, #0
 8008cc8:	f04f 0200 	mov.w	r2, #0
 8008ccc:	f04f 0300 	mov.w	r3, #0
 8008cd0:	008b      	lsls	r3, r1, #2
 8008cd2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008cd6:	0082      	lsls	r2, r0, #2
 8008cd8:	4640      	mov	r0, r8
 8008cda:	4649      	mov	r1, r9
 8008cdc:	f7f7 fa98 	bl	8000210 <__aeabi_uldivmod>
 8008ce0:	4602      	mov	r2, r0
 8008ce2:	460b      	mov	r3, r1
 8008ce4:	4b49      	ldr	r3, [pc, #292]	; (8008e0c <UART_SetConfig+0x38c>)
 8008ce6:	fba3 2302 	umull	r2, r3, r3, r2
 8008cea:	095b      	lsrs	r3, r3, #5
 8008cec:	011e      	lsls	r6, r3, #4
 8008cee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008cf0:	4618      	mov	r0, r3
 8008cf2:	f04f 0100 	mov.w	r1, #0
 8008cf6:	4602      	mov	r2, r0
 8008cf8:	460b      	mov	r3, r1
 8008cfa:	1894      	adds	r4, r2, r2
 8008cfc:	60bc      	str	r4, [r7, #8]
 8008cfe:	415b      	adcs	r3, r3
 8008d00:	60fb      	str	r3, [r7, #12]
 8008d02:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008d06:	1812      	adds	r2, r2, r0
 8008d08:	eb41 0303 	adc.w	r3, r1, r3
 8008d0c:	f04f 0400 	mov.w	r4, #0
 8008d10:	f04f 0500 	mov.w	r5, #0
 8008d14:	00dd      	lsls	r5, r3, #3
 8008d16:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008d1a:	00d4      	lsls	r4, r2, #3
 8008d1c:	4622      	mov	r2, r4
 8008d1e:	462b      	mov	r3, r5
 8008d20:	1814      	adds	r4, r2, r0
 8008d22:	64bc      	str	r4, [r7, #72]	; 0x48
 8008d24:	414b      	adcs	r3, r1
 8008d26:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008d28:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008d2a:	685b      	ldr	r3, [r3, #4]
 8008d2c:	4618      	mov	r0, r3
 8008d2e:	f04f 0100 	mov.w	r1, #0
 8008d32:	f04f 0200 	mov.w	r2, #0
 8008d36:	f04f 0300 	mov.w	r3, #0
 8008d3a:	008b      	lsls	r3, r1, #2
 8008d3c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008d40:	0082      	lsls	r2, r0, #2
 8008d42:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8008d46:	f7f7 fa63 	bl	8000210 <__aeabi_uldivmod>
 8008d4a:	4602      	mov	r2, r0
 8008d4c:	460b      	mov	r3, r1
 8008d4e:	4b2f      	ldr	r3, [pc, #188]	; (8008e0c <UART_SetConfig+0x38c>)
 8008d50:	fba3 1302 	umull	r1, r3, r3, r2
 8008d54:	095b      	lsrs	r3, r3, #5
 8008d56:	2164      	movs	r1, #100	; 0x64
 8008d58:	fb01 f303 	mul.w	r3, r1, r3
 8008d5c:	1ad3      	subs	r3, r2, r3
 8008d5e:	011b      	lsls	r3, r3, #4
 8008d60:	3332      	adds	r3, #50	; 0x32
 8008d62:	4a2a      	ldr	r2, [pc, #168]	; (8008e0c <UART_SetConfig+0x38c>)
 8008d64:	fba2 2303 	umull	r2, r3, r2, r3
 8008d68:	095b      	lsrs	r3, r3, #5
 8008d6a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008d6e:	441e      	add	r6, r3
 8008d70:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008d72:	4618      	mov	r0, r3
 8008d74:	f04f 0100 	mov.w	r1, #0
 8008d78:	4602      	mov	r2, r0
 8008d7a:	460b      	mov	r3, r1
 8008d7c:	1894      	adds	r4, r2, r2
 8008d7e:	603c      	str	r4, [r7, #0]
 8008d80:	415b      	adcs	r3, r3
 8008d82:	607b      	str	r3, [r7, #4]
 8008d84:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008d88:	1812      	adds	r2, r2, r0
 8008d8a:	eb41 0303 	adc.w	r3, r1, r3
 8008d8e:	f04f 0400 	mov.w	r4, #0
 8008d92:	f04f 0500 	mov.w	r5, #0
 8008d96:	00dd      	lsls	r5, r3, #3
 8008d98:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008d9c:	00d4      	lsls	r4, r2, #3
 8008d9e:	4622      	mov	r2, r4
 8008da0:	462b      	mov	r3, r5
 8008da2:	eb12 0a00 	adds.w	sl, r2, r0
 8008da6:	eb43 0b01 	adc.w	fp, r3, r1
 8008daa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008dac:	685b      	ldr	r3, [r3, #4]
 8008dae:	4618      	mov	r0, r3
 8008db0:	f04f 0100 	mov.w	r1, #0
 8008db4:	f04f 0200 	mov.w	r2, #0
 8008db8:	f04f 0300 	mov.w	r3, #0
 8008dbc:	008b      	lsls	r3, r1, #2
 8008dbe:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008dc2:	0082      	lsls	r2, r0, #2
 8008dc4:	4650      	mov	r0, sl
 8008dc6:	4659      	mov	r1, fp
 8008dc8:	f7f7 fa22 	bl	8000210 <__aeabi_uldivmod>
 8008dcc:	4602      	mov	r2, r0
 8008dce:	460b      	mov	r3, r1
 8008dd0:	4b0e      	ldr	r3, [pc, #56]	; (8008e0c <UART_SetConfig+0x38c>)
 8008dd2:	fba3 1302 	umull	r1, r3, r3, r2
 8008dd6:	095b      	lsrs	r3, r3, #5
 8008dd8:	2164      	movs	r1, #100	; 0x64
 8008dda:	fb01 f303 	mul.w	r3, r1, r3
 8008dde:	1ad3      	subs	r3, r2, r3
 8008de0:	011b      	lsls	r3, r3, #4
 8008de2:	3332      	adds	r3, #50	; 0x32
 8008de4:	4a09      	ldr	r2, [pc, #36]	; (8008e0c <UART_SetConfig+0x38c>)
 8008de6:	fba2 2303 	umull	r2, r3, r2, r3
 8008dea:	095b      	lsrs	r3, r3, #5
 8008dec:	f003 020f 	and.w	r2, r3, #15
 8008df0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	4432      	add	r2, r6
 8008df6:	609a      	str	r2, [r3, #8]
}
 8008df8:	bf00      	nop
 8008dfa:	377c      	adds	r7, #124	; 0x7c
 8008dfc:	46bd      	mov	sp, r7
 8008dfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e02:	bf00      	nop
 8008e04:	40011000 	.word	0x40011000
 8008e08:	40011400 	.word	0x40011400
 8008e0c:	51eb851f 	.word	0x51eb851f

08008e10 <__read_flags>:


/*
 * Reads the flag status register and returns the value of the 8-bits register
 */
uint8_t __read_flags() {
 8008e10:	b580      	push	{r7, lr}
 8008e12:	b090      	sub	sp, #64	; 0x40
 8008e14:	af00      	add	r7, sp, #0
	Command cmd = get_default_command();
 8008e16:	f107 0308 	add.w	r3, r7, #8
 8008e1a:	4618      	mov	r0, r3
 8008e1c:	f000 f988 	bl	8009130 <get_default_command>
	with_data(&cmd, 1);
 8008e20:	f107 0308 	add.w	r3, r7, #8
 8008e24:	2101      	movs	r1, #1
 8008e26:	4618      	mov	r0, r3
 8008e28:	f000 f9b8 	bl	800919c <with_data>

	if(!qspi_run(&cmd, READ_FLAG_STATUS_REGISTER)) {
 8008e2c:	f107 0308 	add.w	r3, r7, #8
 8008e30:	2170      	movs	r1, #112	; 0x70
 8008e32:	4618      	mov	r0, r3
 8008e34:	f000 f9c4 	bl	80091c0 <qspi_run>

	}

	uint8_t flags;

	if(!qspi_receive(&flags)) {
 8008e38:	1dfb      	adds	r3, r7, #7
 8008e3a:	4618      	mov	r0, r3
 8008e3c:	f000 fa28 	bl	8009290 <qspi_receive>

	}

	return flags;
 8008e40:	79fb      	ldrb	r3, [r7, #7]
}
 8008e42:	4618      	mov	r0, r3
 8008e44:	3740      	adds	r7, #64	; 0x40
 8008e46:	46bd      	mov	sp, r7
 8008e48:	bd80      	pop	{r7, pc}

08008e4a <__write_enable_latch>:

/*
 * Enables the write latch.
 * This function must be called before each PROGRAM or ERASE operation.
 */
bool __write_enable_latch() {
 8008e4a:	b5b0      	push	{r4, r5, r7, lr}
 8008e4c:	b09c      	sub	sp, #112	; 0x70
 8008e4e:	af00      	add	r7, sp, #0
	Command cmd = get_default_command();
 8008e50:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8008e54:	4618      	mov	r0, r3
 8008e56:	f000 f96b 	bl	8009130 <get_default_command>

	if(qspi_run(&cmd, WRITE_ENABLE_LATCH)) {
 8008e5a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8008e5e:	2106      	movs	r1, #6
 8008e60:	4618      	mov	r0, r3
 8008e62:	f000 f9ad 	bl	80091c0 <qspi_run>
 8008e66:	4603      	mov	r3, r0
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d022      	beq.n	8008eb2 <__write_enable_latch+0x68>
		cmd = get_default_command();
 8008e6c:	463b      	mov	r3, r7
 8008e6e:	4618      	mov	r0, r3
 8008e70:	f000 f95e 	bl	8009130 <get_default_command>
 8008e74:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8008e78:	463d      	mov	r5, r7
 8008e7a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008e7c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008e7e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008e80:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008e82:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008e84:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008e86:	e895 0003 	ldmia.w	r5, {r0, r1}
 8008e8a:	e884 0003 	stmia.w	r4, {r0, r1}

		with_data(&cmd, 1);
 8008e8e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8008e92:	2101      	movs	r1, #1
 8008e94:	4618      	mov	r0, r3
 8008e96:	f000 f981 	bl	800919c <with_data>

		if(qspi_poll(&cmd, READ_STATUS_REGISTER, 1, true)) {
 8008e9a:	f107 0038 	add.w	r0, r7, #56	; 0x38
 8008e9e:	2301      	movs	r3, #1
 8008ea0:	2201      	movs	r2, #1
 8008ea2:	2105      	movs	r1, #5
 8008ea4:	f000 f9a8 	bl	80091f8 <qspi_poll>
 8008ea8:	4603      	mov	r3, r0
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d001      	beq.n	8008eb2 <__write_enable_latch+0x68>
			return true;
 8008eae:	2301      	movs	r3, #1
 8008eb0:	e000      	b.n	8008eb4 <__write_enable_latch+0x6a>
		}
	}

	return false;
 8008eb2:	2300      	movs	r3, #0
}
 8008eb4:	4618      	mov	r0, r3
 8008eb6:	3770      	adds	r7, #112	; 0x70
 8008eb8:	46bd      	mov	sp, r7
 8008eba:	bdb0      	pop	{r4, r5, r7, pc}

08008ebc <__write_disable_latch>:

/*
 * Call this function to prevent data corruption when a hardware fault (e.g. protection fault) occurs.
 * Please refer to the documentation for details.
 */
bool __write_disable_latch() {
 8008ebc:	b580      	push	{r7, lr}
 8008ebe:	b08e      	sub	sp, #56	; 0x38
 8008ec0:	af00      	add	r7, sp, #0
	Command cmd = get_default_command();
 8008ec2:	463b      	mov	r3, r7
 8008ec4:	4618      	mov	r0, r3
 8008ec6:	f000 f933 	bl	8009130 <get_default_command>
	return qspi_run(&cmd, WRITE_ENABLE_LATCH);
 8008eca:	463b      	mov	r3, r7
 8008ecc:	2106      	movs	r1, #6
 8008ece:	4618      	mov	r0, r3
 8008ed0:	f000 f976 	bl	80091c0 <qspi_run>
 8008ed4:	4603      	mov	r3, r0
}
 8008ed6:	4618      	mov	r0, r3
 8008ed8:	3738      	adds	r7, #56	; 0x38
 8008eda:	46bd      	mov	sp, r7
 8008edc:	bd80      	pop	{r7, pc}

08008ede <flash_init>:

/*
 * Initialises the flash driver
 */
void flash_init() {
 8008ede:	b580      	push	{r7, lr}
 8008ee0:	b090      	sub	sp, #64	; 0x40
 8008ee2:	af00      	add	r7, sp, #0
	uint8_t configuration = 0b00011011; // 1 Dummy cycle
 8008ee4:	231b      	movs	r3, #27
 8008ee6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	Command cmd = get_default_command();
 8008eea:	1d3b      	adds	r3, r7, #4
 8008eec:	4618      	mov	r0, r3
 8008eee:	f000 f91f 	bl	8009130 <get_default_command>
	with_data(&cmd, 1);
 8008ef2:	1d3b      	adds	r3, r7, #4
 8008ef4:	2101      	movs	r1, #1
 8008ef6:	4618      	mov	r0, r3
 8008ef8:	f000 f950 	bl	800919c <with_data>

	__write_enable_latch();
 8008efc:	f7ff ffa5 	bl	8008e4a <__write_enable_latch>

	if(!qspi_run(&cmd, 0x81)) { // Write volatile configuration register
 8008f00:	1d3b      	adds	r3, r7, #4
 8008f02:	2181      	movs	r1, #129	; 0x81
 8008f04:	4618      	mov	r0, r3
 8008f06:	f000 f95b 	bl	80091c0 <qspi_run>

	}

	if(!qspi_transmit(&configuration)) {
 8008f0a:	f107 033f 	add.w	r3, r7, #63	; 0x3f
 8008f0e:	4618      	mov	r0, r3
 8008f10:	f000 f9a8 	bl	8009264 <qspi_transmit>

	}

	if(!qspi_poll(&cmd, READ_FLAG_STATUS_REGISTER, 7, true)) {
 8008f14:	1d38      	adds	r0, r7, #4
 8008f16:	2301      	movs	r3, #1
 8008f18:	2207      	movs	r2, #7
 8008f1a:	2170      	movs	r1, #112	; 0x70
 8008f1c:	f000 f96c 	bl	80091f8 <qspi_poll>

	}
}
 8008f20:	bf00      	nop
 8008f22:	3740      	adds	r7, #64	; 0x40
 8008f24:	46bd      	mov	sp, r7
 8008f26:	bd80      	pop	{r7, pc}

08008f28 <flash_read>:
 * Test providers:
 * 	 - read_ut.c
 *
 */

void flash_read(uint32_t address, uint8_t* buffer, uint32_t length) {
 8008f28:	b580      	push	{r7, lr}
 8008f2a:	b084      	sub	sp, #16
 8008f2c:	af00      	add	r7, sp, #0
 8008f2e:	60f8      	str	r0, [r7, #12]
 8008f30:	60b9      	str	r1, [r7, #8]
 8008f32:	607a      	str	r2, [r7, #4]
	while(QUADSPI->SR & QUADSPI_SR_BUSY);
 8008f34:	bf00      	nop
 8008f36:	4b12      	ldr	r3, [pc, #72]	; (8008f80 <flash_read+0x58>)
 8008f38:	689b      	ldr	r3, [r3, #8]
 8008f3a:	f003 0320 	and.w	r3, r3, #32
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d1f9      	bne.n	8008f36 <flash_read+0xe>
	QUADSPI->CCR = (uint32_t) (FREAD_SINGLE) | (0b00000001 << 24) | (0b00000100 << 16) | (0b00100101 << 8);
 8008f42:	4b0f      	ldr	r3, [pc, #60]	; (8008f80 <flash_read+0x58>)
 8008f44:	4a0f      	ldr	r2, [pc, #60]	; (8008f84 <flash_read+0x5c>)
 8008f46:	615a      	str	r2, [r3, #20]
	while(QUADSPI->SR & QUADSPI_SR_BUSY);
 8008f48:	bf00      	nop
 8008f4a:	4b0d      	ldr	r3, [pc, #52]	; (8008f80 <flash_read+0x58>)
 8008f4c:	689b      	ldr	r3, [r3, #8]
 8008f4e:	f003 0320 	and.w	r3, r3, #32
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d1f9      	bne.n	8008f4a <flash_read+0x22>
	QUADSPI->AR = address;
 8008f56:	4a0a      	ldr	r2, [pc, #40]	; (8008f80 <flash_read+0x58>)
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	6193      	str	r3, [r2, #24]
	while(QUADSPI->SR & QUADSPI_SR_BUSY);
 8008f5c:	bf00      	nop
 8008f5e:	4b08      	ldr	r3, [pc, #32]	; (8008f80 <flash_read+0x58>)
 8008f60:	689b      	ldr	r3, [r3, #8]
 8008f62:	f003 0320 	and.w	r3, r3, #32
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d1f9      	bne.n	8008f5e <flash_read+0x36>
	QUADSPI->DLR = length;
 8008f6a:	4a05      	ldr	r2, [pc, #20]	; (8008f80 <flash_read+0x58>)
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	6113      	str	r3, [r2, #16]

	if(!qspi_receive(buffer)) {
 8008f70:	68b8      	ldr	r0, [r7, #8]
 8008f72:	f000 f98d 	bl	8009290 <qspi_receive>

	}
}
 8008f76:	bf00      	nop
 8008f78:	3710      	adds	r7, #16
 8008f7a:	46bd      	mov	sp, r7
 8008f7c:	bd80      	pop	{r7, pc}
 8008f7e:	bf00      	nop
 8008f80:	a0001000 	.word	0xa0001000
 8008f84:	0104250b 	.word	0x0104250b

08008f88 <__flash_write_page>:
 * Test providers:
 * 	 - write_ut.c
 *
 */

void __flash_write_page(uint32_t address, uint8_t* buffer, uint32_t length) {
 8008f88:	b5b0      	push	{r4, r5, r7, lr}
 8008f8a:	b0a2      	sub	sp, #136	; 0x88
 8008f8c:	af00      	add	r7, sp, #0
 8008f8e:	6478      	str	r0, [r7, #68]	; 0x44
 8008f90:	6439      	str	r1, [r7, #64]	; 0x40
 8008f92:	63fa      	str	r2, [r7, #60]	; 0x3c
	__write_enable_latch();
 8008f94:	f7ff ff59 	bl	8008e4a <__write_enable_latch>

	Command cmd = get_default_command();
 8008f98:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8008f9c:	4618      	mov	r0, r3
 8008f9e:	f000 f8c7 	bl	8009130 <get_default_command>

	with_address(&cmd, address);
 8008fa2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8008fa6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008fa8:	4618      	mov	r0, r3
 8008faa:	f000 f8e1 	bl	8009170 <with_address>
	with_data(&cmd, length);
 8008fae:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8008fb2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008fb4:	4618      	mov	r0, r3
 8008fb6:	f000 f8f1 	bl	800919c <with_data>

	if(!qspi_run(&cmd, WRITE_SINGLE)) {
 8008fba:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8008fbe:	2102      	movs	r1, #2
 8008fc0:	4618      	mov	r0, r3
 8008fc2:	f000 f8fd 	bl	80091c0 <qspi_run>

	}

	if(!qspi_transmit(buffer)) {
 8008fc6:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8008fc8:	f000 f94c 	bl	8009264 <qspi_transmit>

	/*
	 * Checks if the controller is ready to proceed to the next command
	 */

	cmd = get_default_command();
 8008fcc:	463b      	mov	r3, r7
 8008fce:	4618      	mov	r0, r3
 8008fd0:	f000 f8ae 	bl	8009130 <get_default_command>
 8008fd4:	f107 044c 	add.w	r4, r7, #76	; 0x4c
 8008fd8:	463d      	mov	r5, r7
 8008fda:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008fdc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008fde:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008fe0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008fe2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008fe4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008fe6:	e895 0003 	ldmia.w	r5, {r0, r1}
 8008fea:	e884 0003 	stmia.w	r4, {r0, r1}
	with_data(&cmd, 1);
 8008fee:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8008ff2:	2101      	movs	r1, #1
 8008ff4:	4618      	mov	r0, r3
 8008ff6:	f000 f8d1 	bl	800919c <with_data>

	if(!qspi_poll(&cmd, READ_FLAG_STATUS_REGISTER, 7, true)) {
 8008ffa:	f107 004c 	add.w	r0, r7, #76	; 0x4c
 8008ffe:	2301      	movs	r3, #1
 8009000:	2207      	movs	r2, #7
 8009002:	2170      	movs	r1, #112	; 0x70
 8009004:	f000 f8f8 	bl	80091f8 <qspi_poll>

	}

	uint8_t flags = __read_flags();
 8009008:	f7ff ff02 	bl	8008e10 <__read_flags>
 800900c:	4603      	mov	r3, r0
 800900e:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87

	// Checks if the protection fault flag is set
	if(flags & (1 << 4)) {
 8009012:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8009016:	f003 0310 	and.w	r3, r3, #16
 800901a:	2b00      	cmp	r3, #0
 800901c:	d001      	beq.n	8009022 <__flash_write_page+0x9a>
		__write_disable_latch(); // Manually reset the latch
 800901e:	f7ff ff4d 	bl	8008ebc <__write_disable_latch>


	}
}
 8009022:	bf00      	nop
 8009024:	3788      	adds	r7, #136	; 0x88
 8009026:	46bd      	mov	sp, r7
 8009028:	bdb0      	pop	{r4, r5, r7, pc}

0800902a <flash_write>:

void flash_write(uint32_t address, uint8_t* buffer, uint32_t length) {
 800902a:	b580      	push	{r7, lr}
 800902c:	b086      	sub	sp, #24
 800902e:	af00      	add	r7, sp, #0
 8009030:	60f8      	str	r0, [r7, #12]
 8009032:	60b9      	str	r1, [r7, #8]
 8009034:	607a      	str	r2, [r7, #4]
	uint32_t internal_address = address % PAGE_SIZE;
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	b2db      	uxtb	r3, r3
 800903a:	617b      	str	r3, [r7, #20]

	while(internal_address + length > PAGE_SIZE) {
 800903c:	e016      	b.n	800906c <flash_write+0x42>
		uint32_t write_length = PAGE_SIZE - internal_address;
 800903e:	697b      	ldr	r3, [r7, #20]
 8009040:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8009044:	613b      	str	r3, [r7, #16]

		__flash_write_page(address, buffer, write_length);
 8009046:	693a      	ldr	r2, [r7, #16]
 8009048:	68b9      	ldr	r1, [r7, #8]
 800904a:	68f8      	ldr	r0, [r7, #12]
 800904c:	f7ff ff9c 	bl	8008f88 <__flash_write_page>
		buffer += write_length;
 8009050:	68ba      	ldr	r2, [r7, #8]
 8009052:	693b      	ldr	r3, [r7, #16]
 8009054:	4413      	add	r3, r2
 8009056:	60bb      	str	r3, [r7, #8]
		address += write_length;
 8009058:	68fa      	ldr	r2, [r7, #12]
 800905a:	693b      	ldr	r3, [r7, #16]
 800905c:	4413      	add	r3, r2
 800905e:	60fb      	str	r3, [r7, #12]
		length -= write_length;
 8009060:	687a      	ldr	r2, [r7, #4]
 8009062:	693b      	ldr	r3, [r7, #16]
 8009064:	1ad3      	subs	r3, r2, r3
 8009066:	607b      	str	r3, [r7, #4]

		internal_address = 0;
 8009068:	2300      	movs	r3, #0
 800906a:	617b      	str	r3, [r7, #20]
	while(internal_address + length > PAGE_SIZE) {
 800906c:	697a      	ldr	r2, [r7, #20]
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	4413      	add	r3, r2
 8009072:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009076:	d8e2      	bhi.n	800903e <flash_write+0x14>
	}

	__flash_write_page(address, buffer, length);
 8009078:	687a      	ldr	r2, [r7, #4]
 800907a:	68b9      	ldr	r1, [r7, #8]
 800907c:	68f8      	ldr	r0, [r7, #12]
 800907e:	f7ff ff83 	bl	8008f88 <__flash_write_page>
}
 8009082:	bf00      	nop
 8009084:	3718      	adds	r7, #24
 8009086:	46bd      	mov	sp, r7
 8009088:	bd80      	pop	{r7, pc}

0800908a <__flash_erase>:


   }
}

void __flash_erase(uint32_t instruction, uint32_t address) {
 800908a:	b5b0      	push	{r4, r5, r7, lr}
 800908c:	b0a0      	sub	sp, #128	; 0x80
 800908e:	af00      	add	r7, sp, #0
 8009090:	63f8      	str	r0, [r7, #60]	; 0x3c
 8009092:	63b9      	str	r1, [r7, #56]	; 0x38

	__write_enable_latch();
 8009094:	f7ff fed9 	bl	8008e4a <__write_enable_latch>


	Command cmd = get_default_command();
 8009098:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800909c:	4618      	mov	r0, r3
 800909e:	f000 f847 	bl	8009130 <get_default_command>
	with_address(&cmd, address);
 80090a2:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80090a6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80090a8:	4618      	mov	r0, r3
 80090aa:	f000 f861 	bl	8009170 <with_address>


	if(!qspi_run(&cmd, instruction)) {
 80090ae:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80090b2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80090b4:	4618      	mov	r0, r3
 80090b6:	f000 f883 	bl	80091c0 <qspi_run>
	}

	/*
	 * Checks if the controller is ready to proceed to the next command
	 */
	cmd = get_default_command();
 80090ba:	463b      	mov	r3, r7
 80090bc:	4618      	mov	r0, r3
 80090be:	f000 f837 	bl	8009130 <get_default_command>
 80090c2:	f107 0444 	add.w	r4, r7, #68	; 0x44
 80090c6:	463d      	mov	r5, r7
 80090c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80090ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80090cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80090ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80090d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80090d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80090d4:	e895 0003 	ldmia.w	r5, {r0, r1}
 80090d8:	e884 0003 	stmia.w	r4, {r0, r1}
	with_data(&cmd, 1);
 80090dc:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80090e0:	2101      	movs	r1, #1
 80090e2:	4618      	mov	r0, r3
 80090e4:	f000 f85a 	bl	800919c <with_data>

	if(!qspi_poll(&cmd, READ_FLAG_STATUS_REGISTER, 7, true)) {
 80090e8:	f107 0044 	add.w	r0, r7, #68	; 0x44
 80090ec:	2301      	movs	r3, #1
 80090ee:	2207      	movs	r2, #7
 80090f0:	2170      	movs	r1, #112	; 0x70
 80090f2:	f000 f881 	bl	80091f8 <qspi_poll>
	}

	/*
	 * Checks if the protection fault flag is set
	 */
	uint8_t flags = __read_flags();
 80090f6:	f7ff fe8b 	bl	8008e10 <__read_flags>
 80090fa:	4603      	mov	r3, r0
 80090fc:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f

	if(flags & (1 << 5)) {
 8009100:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8009104:	f003 0320 	and.w	r3, r3, #32
 8009108:	2b00      	cmp	r3, #0
 800910a:	d001      	beq.n	8009110 <__flash_erase+0x86>
		__write_disable_latch(); // Manually reset the latch
 800910c:	f7ff fed6 	bl	8008ebc <__write_disable_latch>


	}
}
 8009110:	bf00      	nop
 8009112:	3780      	adds	r7, #128	; 0x80
 8009114:	46bd      	mov	sp, r7
 8009116:	bdb0      	pop	{r4, r5, r7, pc}

08009118 <flash_erase_subsector>:

/*
 * Erases the whole sub-sector represented by the provided address.
 * The address may be any of those within the sub-sector.
 */
void flash_erase_subsector(uint32_t address) {
 8009118:	b580      	push	{r7, lr}
 800911a:	b082      	sub	sp, #8
 800911c:	af00      	add	r7, sp, #0
 800911e:	6078      	str	r0, [r7, #4]
	__flash_erase(ERASE_SUBSECTOR, address);
 8009120:	6879      	ldr	r1, [r7, #4]
 8009122:	2020      	movs	r0, #32
 8009124:	f7ff ffb1 	bl	800908a <__flash_erase>
}
 8009128:	bf00      	nop
 800912a:	3708      	adds	r7, #8
 800912c:	46bd      	mov	sp, r7
 800912e:	bd80      	pop	{r7, pc}

08009130 <get_default_command>:
#include "io_driver.h"




Command get_default_command() {
 8009130:	b5b0      	push	{r4, r5, r7, lr}
 8009132:	b090      	sub	sp, #64	; 0x40
 8009134:	af00      	add	r7, sp, #0
 8009136:	6078      	str	r0, [r7, #4]
	Command command = {
 8009138:	f107 0308 	add.w	r3, r7, #8
 800913c:	2238      	movs	r2, #56	; 0x38
 800913e:	2100      	movs	r1, #0
 8009140:	4618      	mov	r0, r3
 8009142:	f002 f93b 	bl	800b3bc <memset>
 8009146:	f44f 7380 	mov.w	r3, #256	; 0x100
 800914a:	623b      	str	r3, [r7, #32]
			.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY,
			.SIOOMode = QSPI_SIOO_INST_EVERY_CMD
		}
	};

	return command;
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	461d      	mov	r5, r3
 8009150:	f107 0408 	add.w	r4, r7, #8
 8009154:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8009156:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8009158:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800915a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800915c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800915e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8009160:	e894 0003 	ldmia.w	r4, {r0, r1}
 8009164:	e885 0003 	stmia.w	r5, {r0, r1}
}
 8009168:	6878      	ldr	r0, [r7, #4]
 800916a:	3740      	adds	r7, #64	; 0x40
 800916c:	46bd      	mov	sp, r7
 800916e:	bdb0      	pop	{r4, r5, r7, pc}

08009170 <with_address>:

/*
 * The two following functions enable the programmer to build a QSPI command very easily.
 */
void with_address(Command* cmd, uint32_t address) {
 8009170:	b480      	push	{r7}
 8009172:	b083      	sub	sp, #12
 8009174:	af00      	add	r7, sp, #0
 8009176:	6078      	str	r0, [r7, #4]
 8009178:	6039      	str	r1, [r7, #0]
	cmd->qspi_command.AddressMode = QSPI_ADDRESS_1_LINE;
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009180:	61da      	str	r2, [r3, #28]
	cmd->qspi_command.AddressSize = QSPI_ADDRESS_24_BITS;
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8009188:	60da      	str	r2, [r3, #12]
	cmd->qspi_command.Address = address;
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	683a      	ldr	r2, [r7, #0]
 800918e:	605a      	str	r2, [r3, #4]
}
 8009190:	bf00      	nop
 8009192:	370c      	adds	r7, #12
 8009194:	46bd      	mov	sp, r7
 8009196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800919a:	4770      	bx	lr

0800919c <with_data>:

void with_data(Command* cmd, uint32_t length) {
 800919c:	b480      	push	{r7}
 800919e:	b083      	sub	sp, #12
 80091a0:	af00      	add	r7, sp, #0
 80091a2:	6078      	str	r0, [r7, #4]
 80091a4:	6039      	str	r1, [r7, #0]
	cmd->qspi_command.DataMode = QSPI_DATA_1_LINE;
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80091ac:	625a      	str	r2, [r3, #36]	; 0x24
	cmd->qspi_command.NbData = length;
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	683a      	ldr	r2, [r7, #0]
 80091b2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80091b4:	bf00      	nop
 80091b6:	370c      	adds	r7, #12
 80091b8:	46bd      	mov	sp, r7
 80091ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091be:	4770      	bx	lr

080091c0 <qspi_run>:


/*
 * Higher-level abstraction layer for the QSPI interface.
 */
bool qspi_run(Command* cmd, uint32_t instruction) {
 80091c0:	b580      	push	{r7, lr}
 80091c2:	b082      	sub	sp, #8
 80091c4:	af00      	add	r7, sp, #0
 80091c6:	6078      	str	r0, [r7, #4]
 80091c8:	6039      	str	r1, [r7, #0]
	cmd->qspi_command.Instruction = instruction;
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	683a      	ldr	r2, [r7, #0]
 80091ce:	601a      	str	r2, [r3, #0]
	return HAL_QSPI_Command(&hqspi, &(cmd->qspi_command), IO_TIMEOUT) == HAL_OK;
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80091d6:	4619      	mov	r1, r3
 80091d8:	4806      	ldr	r0, [pc, #24]	; (80091f4 <qspi_run+0x34>)
 80091da:	f7fc fbb7 	bl	800594c <HAL_QSPI_Command>
 80091de:	4603      	mov	r3, r0
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	bf0c      	ite	eq
 80091e4:	2301      	moveq	r3, #1
 80091e6:	2300      	movne	r3, #0
 80091e8:	b2db      	uxtb	r3, r3
}
 80091ea:	4618      	mov	r0, r3
 80091ec:	3708      	adds	r7, #8
 80091ee:	46bd      	mov	sp, r7
 80091f0:	bd80      	pop	{r7, pc}
 80091f2:	bf00      	nop
 80091f4:	20007970 	.word	0x20007970

080091f8 <qspi_poll>:

bool qspi_poll(Command* cmd, uint32_t instruction, uint8_t bit, bool value) {
 80091f8:	b580      	push	{r7, lr}
 80091fa:	b08a      	sub	sp, #40	; 0x28
 80091fc:	af00      	add	r7, sp, #0
 80091fe:	60f8      	str	r0, [r7, #12]
 8009200:	60b9      	str	r1, [r7, #8]
 8009202:	4611      	mov	r1, r2
 8009204:	461a      	mov	r2, r3
 8009206:	460b      	mov	r3, r1
 8009208:	71fb      	strb	r3, [r7, #7]
 800920a:	4613      	mov	r3, r2
 800920c:	71bb      	strb	r3, [r7, #6]
	QSPI_AutoPollingTypeDef poller;

	poller.MatchMode = QSPI_MATCH_MODE_AND;
 800920e:	2300      	movs	r3, #0
 8009210:	623b      	str	r3, [r7, #32]
	poller.StatusBytesSize = 1;
 8009212:	2301      	movs	r3, #1
 8009214:	61fb      	str	r3, [r7, #28]
	poller.Interval = 0x10;
 8009216:	2310      	movs	r3, #16
 8009218:	61bb      	str	r3, [r7, #24]
	poller.AutomaticStop = QSPI_AUTOMATIC_STOP_ENABLE;
 800921a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800921e:	627b      	str	r3, [r7, #36]	; 0x24
	poller.Match = value << bit;
 8009220:	79ba      	ldrb	r2, [r7, #6]
 8009222:	79fb      	ldrb	r3, [r7, #7]
 8009224:	fa02 f303 	lsl.w	r3, r2, r3
 8009228:	613b      	str	r3, [r7, #16]
	poller.Mask = 1 << bit;
 800922a:	79fb      	ldrb	r3, [r7, #7]
 800922c:	2201      	movs	r2, #1
 800922e:	fa02 f303 	lsl.w	r3, r2, r3
 8009232:	617b      	str	r3, [r7, #20]

	cmd->qspi_command.Instruction = instruction;
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	68ba      	ldr	r2, [r7, #8]
 8009238:	601a      	str	r2, [r3, #0]

	return HAL_QSPI_AutoPolling(&hqspi, &(cmd->qspi_command), &poller, IO_TIMEOUT) == HAL_OK;
 800923a:	68f9      	ldr	r1, [r7, #12]
 800923c:	f107 0210 	add.w	r2, r7, #16
 8009240:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8009244:	4806      	ldr	r0, [pc, #24]	; (8009260 <qspi_poll+0x68>)
 8009246:	f7fc fd18 	bl	8005c7a <HAL_QSPI_AutoPolling>
 800924a:	4603      	mov	r3, r0
 800924c:	2b00      	cmp	r3, #0
 800924e:	bf0c      	ite	eq
 8009250:	2301      	moveq	r3, #1
 8009252:	2300      	movne	r3, #0
 8009254:	b2db      	uxtb	r3, r3
}
 8009256:	4618      	mov	r0, r3
 8009258:	3728      	adds	r7, #40	; 0x28
 800925a:	46bd      	mov	sp, r7
 800925c:	bd80      	pop	{r7, pc}
 800925e:	bf00      	nop
 8009260:	20007970 	.word	0x20007970

08009264 <qspi_transmit>:

bool qspi_transmit(uint8_t* buffer) {
 8009264:	b580      	push	{r7, lr}
 8009266:	b082      	sub	sp, #8
 8009268:	af00      	add	r7, sp, #0
 800926a:	6078      	str	r0, [r7, #4]
	return HAL_QSPI_Transmit(&hqspi, buffer, IO_TIMEOUT) == HAL_OK;
 800926c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8009270:	6879      	ldr	r1, [r7, #4]
 8009272:	4806      	ldr	r0, [pc, #24]	; (800928c <qspi_transmit+0x28>)
 8009274:	f7fc fbc8 	bl	8005a08 <HAL_QSPI_Transmit>
 8009278:	4603      	mov	r3, r0
 800927a:	2b00      	cmp	r3, #0
 800927c:	bf0c      	ite	eq
 800927e:	2301      	moveq	r3, #1
 8009280:	2300      	movne	r3, #0
 8009282:	b2db      	uxtb	r3, r3
}
 8009284:	4618      	mov	r0, r3
 8009286:	3708      	adds	r7, #8
 8009288:	46bd      	mov	sp, r7
 800928a:	bd80      	pop	{r7, pc}
 800928c:	20007970 	.word	0x20007970

08009290 <qspi_receive>:

bool qspi_receive(uint8_t* buffer) {
 8009290:	b580      	push	{r7, lr}
 8009292:	b082      	sub	sp, #8
 8009294:	af00      	add	r7, sp, #0
 8009296:	6078      	str	r0, [r7, #4]
	return HAL_QSPI_Receive(&hqspi, buffer, IO_TIMEOUT) == HAL_OK;
 8009298:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800929c:	6879      	ldr	r1, [r7, #4]
 800929e:	4806      	ldr	r0, [pc, #24]	; (80092b8 <qspi_receive+0x28>)
 80092a0:	f7fc fc49 	bl	8005b36 <HAL_QSPI_Receive>
 80092a4:	4603      	mov	r3, r0
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	bf0c      	ite	eq
 80092aa:	2301      	moveq	r3, #1
 80092ac:	2300      	movne	r3, #0
 80092ae:	b2db      	uxtb	r3, r3
}
 80092b0:	4618      	mov	r0, r3
 80092b2:	3708      	adds	r7, #8
 80092b4:	46bd      	mov	sp, r7
 80092b6:	bd80      	pop	{r7, pc}
 80092b8:	20007970 	.word	0x20007970

080092bc <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80092bc:	b480      	push	{r7}
 80092be:	b085      	sub	sp, #20
 80092c0:	af00      	add	r7, sp, #0
 80092c2:	4603      	mov	r3, r0
 80092c4:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80092c6:	2300      	movs	r3, #0
 80092c8:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80092ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80092ce:	2b84      	cmp	r3, #132	; 0x84
 80092d0:	d005      	beq.n	80092de <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80092d2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	4413      	add	r3, r2
 80092da:	3303      	adds	r3, #3
 80092dc:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80092de:	68fb      	ldr	r3, [r7, #12]
}
 80092e0:	4618      	mov	r0, r3
 80092e2:	3714      	adds	r7, #20
 80092e4:	46bd      	mov	sp, r7
 80092e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ea:	4770      	bx	lr

080092ec <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80092ec:	b580      	push	{r7, lr}
 80092ee:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80092f0:	f000 ffba 	bl	800a268 <vTaskStartScheduler>
  
  return osOK;
 80092f4:	2300      	movs	r3, #0
}
 80092f6:	4618      	mov	r0, r3
 80092f8:	bd80      	pop	{r7, pc}

080092fa <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80092fa:	b5f0      	push	{r4, r5, r6, r7, lr}
 80092fc:	b089      	sub	sp, #36	; 0x24
 80092fe:	af04      	add	r7, sp, #16
 8009300:	6078      	str	r0, [r7, #4]
 8009302:	6039      	str	r1, [r7, #0]
      return NULL;
    } 
  }
#elif( configSUPPORT_STATIC_ALLOCATION == 1 )

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	685c      	ldr	r4, [r3, #4]
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	681d      	ldr	r5, [r3, #0]
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	691e      	ldr	r6, [r3, #16]
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8009316:	4618      	mov	r0, r3
 8009318:	f7ff ffd0 	bl	80092bc <makeFreeRtosPriority>
 800931c:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	695b      	ldr	r3, [r3, #20]
 8009322:	687a      	ldr	r2, [r7, #4]
 8009324:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009326:	9202      	str	r2, [sp, #8]
 8009328:	9301      	str	r3, [sp, #4]
 800932a:	9100      	str	r1, [sp, #0]
 800932c:	683b      	ldr	r3, [r7, #0]
 800932e:	4632      	mov	r2, r6
 8009330:	4629      	mov	r1, r5
 8009332:	4620      	mov	r0, r4
 8009334:	f000 fd98 	bl	8009e68 <xTaskCreateStatic>
 8009338:	60f8      	str	r0, [r7, #12]
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800933a:	68fb      	ldr	r3, [r7, #12]
}
 800933c:	4618      	mov	r0, r3
 800933e:	3714      	adds	r7, #20
 8009340:	46bd      	mov	sp, r7
 8009342:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009344 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8009344:	b580      	push	{r7, lr}
 8009346:	b084      	sub	sp, #16
 8009348:	af00      	add	r7, sp, #0
 800934a:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	2b00      	cmp	r3, #0
 8009354:	d001      	beq.n	800935a <osDelay+0x16>
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	e000      	b.n	800935c <osDelay+0x18>
 800935a:	2301      	movs	r3, #1
 800935c:	4618      	mov	r0, r3
 800935e:	f000 ff4f 	bl	800a200 <vTaskDelay>
  
  return osOK;
 8009362:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8009364:	4618      	mov	r0, r3
 8009366:	3710      	adds	r7, #16
 8009368:	46bd      	mov	sp, r7
 800936a:	bd80      	pop	{r7, pc}

0800936c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800936c:	b480      	push	{r7}
 800936e:	b083      	sub	sp, #12
 8009370:	af00      	add	r7, sp, #0
 8009372:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	f103 0208 	add.w	r2, r3, #8
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	f04f 32ff 	mov.w	r2, #4294967295
 8009384:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	f103 0208 	add.w	r2, r3, #8
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	f103 0208 	add.w	r2, r3, #8
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	2200      	movs	r2, #0
 800939e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80093a0:	bf00      	nop
 80093a2:	370c      	adds	r7, #12
 80093a4:	46bd      	mov	sp, r7
 80093a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093aa:	4770      	bx	lr

080093ac <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80093ac:	b480      	push	{r7}
 80093ae:	b083      	sub	sp, #12
 80093b0:	af00      	add	r7, sp, #0
 80093b2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	2200      	movs	r2, #0
 80093b8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80093ba:	bf00      	nop
 80093bc:	370c      	adds	r7, #12
 80093be:	46bd      	mov	sp, r7
 80093c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093c4:	4770      	bx	lr

080093c6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80093c6:	b480      	push	{r7}
 80093c8:	b085      	sub	sp, #20
 80093ca:	af00      	add	r7, sp, #0
 80093cc:	6078      	str	r0, [r7, #4]
 80093ce:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	685b      	ldr	r3, [r3, #4]
 80093d4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80093d6:	683b      	ldr	r3, [r7, #0]
 80093d8:	68fa      	ldr	r2, [r7, #12]
 80093da:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	689a      	ldr	r2, [r3, #8]
 80093e0:	683b      	ldr	r3, [r7, #0]
 80093e2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	689b      	ldr	r3, [r3, #8]
 80093e8:	683a      	ldr	r2, [r7, #0]
 80093ea:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	683a      	ldr	r2, [r7, #0]
 80093f0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80093f2:	683b      	ldr	r3, [r7, #0]
 80093f4:	687a      	ldr	r2, [r7, #4]
 80093f6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	1c5a      	adds	r2, r3, #1
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	601a      	str	r2, [r3, #0]
}
 8009402:	bf00      	nop
 8009404:	3714      	adds	r7, #20
 8009406:	46bd      	mov	sp, r7
 8009408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800940c:	4770      	bx	lr

0800940e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800940e:	b480      	push	{r7}
 8009410:	b085      	sub	sp, #20
 8009412:	af00      	add	r7, sp, #0
 8009414:	6078      	str	r0, [r7, #4]
 8009416:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009418:	683b      	ldr	r3, [r7, #0]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800941e:	68bb      	ldr	r3, [r7, #8]
 8009420:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009424:	d103      	bne.n	800942e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	691b      	ldr	r3, [r3, #16]
 800942a:	60fb      	str	r3, [r7, #12]
 800942c:	e00c      	b.n	8009448 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	3308      	adds	r3, #8
 8009432:	60fb      	str	r3, [r7, #12]
 8009434:	e002      	b.n	800943c <vListInsert+0x2e>
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	685b      	ldr	r3, [r3, #4]
 800943a:	60fb      	str	r3, [r7, #12]
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	685b      	ldr	r3, [r3, #4]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	68ba      	ldr	r2, [r7, #8]
 8009444:	429a      	cmp	r2, r3
 8009446:	d2f6      	bcs.n	8009436 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	685a      	ldr	r2, [r3, #4]
 800944c:	683b      	ldr	r3, [r7, #0]
 800944e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009450:	683b      	ldr	r3, [r7, #0]
 8009452:	685b      	ldr	r3, [r3, #4]
 8009454:	683a      	ldr	r2, [r7, #0]
 8009456:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009458:	683b      	ldr	r3, [r7, #0]
 800945a:	68fa      	ldr	r2, [r7, #12]
 800945c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	683a      	ldr	r2, [r7, #0]
 8009462:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009464:	683b      	ldr	r3, [r7, #0]
 8009466:	687a      	ldr	r2, [r7, #4]
 8009468:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	1c5a      	adds	r2, r3, #1
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	601a      	str	r2, [r3, #0]
}
 8009474:	bf00      	nop
 8009476:	3714      	adds	r7, #20
 8009478:	46bd      	mov	sp, r7
 800947a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800947e:	4770      	bx	lr

08009480 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009480:	b480      	push	{r7}
 8009482:	b085      	sub	sp, #20
 8009484:	af00      	add	r7, sp, #0
 8009486:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	691b      	ldr	r3, [r3, #16]
 800948c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	685b      	ldr	r3, [r3, #4]
 8009492:	687a      	ldr	r2, [r7, #4]
 8009494:	6892      	ldr	r2, [r2, #8]
 8009496:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	689b      	ldr	r3, [r3, #8]
 800949c:	687a      	ldr	r2, [r7, #4]
 800949e:	6852      	ldr	r2, [r2, #4]
 80094a0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	685b      	ldr	r3, [r3, #4]
 80094a6:	687a      	ldr	r2, [r7, #4]
 80094a8:	429a      	cmp	r2, r3
 80094aa:	d103      	bne.n	80094b4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	689a      	ldr	r2, [r3, #8]
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	2200      	movs	r2, #0
 80094b8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	1e5a      	subs	r2, r3, #1
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	681b      	ldr	r3, [r3, #0]
}
 80094c8:	4618      	mov	r0, r3
 80094ca:	3714      	adds	r7, #20
 80094cc:	46bd      	mov	sp, r7
 80094ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094d2:	4770      	bx	lr

080094d4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80094d4:	b580      	push	{r7, lr}
 80094d6:	b084      	sub	sp, #16
 80094d8:	af00      	add	r7, sp, #0
 80094da:	6078      	str	r0, [r7, #4]
 80094dc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d10a      	bne.n	80094fe <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80094e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094ec:	f383 8811 	msr	BASEPRI, r3
 80094f0:	f3bf 8f6f 	isb	sy
 80094f4:	f3bf 8f4f 	dsb	sy
 80094f8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80094fa:	bf00      	nop
 80094fc:	e7fe      	b.n	80094fc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80094fe:	f001 fe09 	bl	800b114 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	681a      	ldr	r2, [r3, #0]
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800950a:	68f9      	ldr	r1, [r7, #12]
 800950c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800950e:	fb01 f303 	mul.w	r3, r1, r3
 8009512:	441a      	add	r2, r3
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	2200      	movs	r2, #0
 800951c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	681a      	ldr	r2, [r3, #0]
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	681a      	ldr	r2, [r3, #0]
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800952e:	3b01      	subs	r3, #1
 8009530:	68f9      	ldr	r1, [r7, #12]
 8009532:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009534:	fb01 f303 	mul.w	r3, r1, r3
 8009538:	441a      	add	r2, r3
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	22ff      	movs	r2, #255	; 0xff
 8009542:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	22ff      	movs	r2, #255	; 0xff
 800954a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800954e:	683b      	ldr	r3, [r7, #0]
 8009550:	2b00      	cmp	r3, #0
 8009552:	d114      	bne.n	800957e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	691b      	ldr	r3, [r3, #16]
 8009558:	2b00      	cmp	r3, #0
 800955a:	d01a      	beq.n	8009592 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	3310      	adds	r3, #16
 8009560:	4618      	mov	r0, r3
 8009562:	f001 f8ef 	bl	800a744 <xTaskRemoveFromEventList>
 8009566:	4603      	mov	r3, r0
 8009568:	2b00      	cmp	r3, #0
 800956a:	d012      	beq.n	8009592 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800956c:	4b0c      	ldr	r3, [pc, #48]	; (80095a0 <xQueueGenericReset+0xcc>)
 800956e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009572:	601a      	str	r2, [r3, #0]
 8009574:	f3bf 8f4f 	dsb	sy
 8009578:	f3bf 8f6f 	isb	sy
 800957c:	e009      	b.n	8009592 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	3310      	adds	r3, #16
 8009582:	4618      	mov	r0, r3
 8009584:	f7ff fef2 	bl	800936c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	3324      	adds	r3, #36	; 0x24
 800958c:	4618      	mov	r0, r3
 800958e:	f7ff feed 	bl	800936c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009592:	f001 fdef 	bl	800b174 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009596:	2301      	movs	r3, #1
}
 8009598:	4618      	mov	r0, r3
 800959a:	3710      	adds	r7, #16
 800959c:	46bd      	mov	sp, r7
 800959e:	bd80      	pop	{r7, pc}
 80095a0:	e000ed04 	.word	0xe000ed04

080095a4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80095a4:	b580      	push	{r7, lr}
 80095a6:	b08e      	sub	sp, #56	; 0x38
 80095a8:	af02      	add	r7, sp, #8
 80095aa:	60f8      	str	r0, [r7, #12]
 80095ac:	60b9      	str	r1, [r7, #8]
 80095ae:	607a      	str	r2, [r7, #4]
 80095b0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	d10a      	bne.n	80095ce <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80095b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095bc:	f383 8811 	msr	BASEPRI, r3
 80095c0:	f3bf 8f6f 	isb	sy
 80095c4:	f3bf 8f4f 	dsb	sy
 80095c8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80095ca:	bf00      	nop
 80095cc:	e7fe      	b.n	80095cc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80095ce:	683b      	ldr	r3, [r7, #0]
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d10a      	bne.n	80095ea <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80095d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095d8:	f383 8811 	msr	BASEPRI, r3
 80095dc:	f3bf 8f6f 	isb	sy
 80095e0:	f3bf 8f4f 	dsb	sy
 80095e4:	627b      	str	r3, [r7, #36]	; 0x24
}
 80095e6:	bf00      	nop
 80095e8:	e7fe      	b.n	80095e8 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d002      	beq.n	80095f6 <xQueueGenericCreateStatic+0x52>
 80095f0:	68bb      	ldr	r3, [r7, #8]
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d001      	beq.n	80095fa <xQueueGenericCreateStatic+0x56>
 80095f6:	2301      	movs	r3, #1
 80095f8:	e000      	b.n	80095fc <xQueueGenericCreateStatic+0x58>
 80095fa:	2300      	movs	r3, #0
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d10a      	bne.n	8009616 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8009600:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009604:	f383 8811 	msr	BASEPRI, r3
 8009608:	f3bf 8f6f 	isb	sy
 800960c:	f3bf 8f4f 	dsb	sy
 8009610:	623b      	str	r3, [r7, #32]
}
 8009612:	bf00      	nop
 8009614:	e7fe      	b.n	8009614 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	2b00      	cmp	r3, #0
 800961a:	d102      	bne.n	8009622 <xQueueGenericCreateStatic+0x7e>
 800961c:	68bb      	ldr	r3, [r7, #8]
 800961e:	2b00      	cmp	r3, #0
 8009620:	d101      	bne.n	8009626 <xQueueGenericCreateStatic+0x82>
 8009622:	2301      	movs	r3, #1
 8009624:	e000      	b.n	8009628 <xQueueGenericCreateStatic+0x84>
 8009626:	2300      	movs	r3, #0
 8009628:	2b00      	cmp	r3, #0
 800962a:	d10a      	bne.n	8009642 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800962c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009630:	f383 8811 	msr	BASEPRI, r3
 8009634:	f3bf 8f6f 	isb	sy
 8009638:	f3bf 8f4f 	dsb	sy
 800963c:	61fb      	str	r3, [r7, #28]
}
 800963e:	bf00      	nop
 8009640:	e7fe      	b.n	8009640 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009642:	2348      	movs	r3, #72	; 0x48
 8009644:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8009646:	697b      	ldr	r3, [r7, #20]
 8009648:	2b48      	cmp	r3, #72	; 0x48
 800964a:	d00a      	beq.n	8009662 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800964c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009650:	f383 8811 	msr	BASEPRI, r3
 8009654:	f3bf 8f6f 	isb	sy
 8009658:	f3bf 8f4f 	dsb	sy
 800965c:	61bb      	str	r3, [r7, #24]
}
 800965e:	bf00      	nop
 8009660:	e7fe      	b.n	8009660 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009662:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009664:	683b      	ldr	r3, [r7, #0]
 8009666:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8009668:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800966a:	2b00      	cmp	r3, #0
 800966c:	d009      	beq.n	8009682 <xQueueGenericCreateStatic+0xde>
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800966e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8009672:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009674:	9300      	str	r3, [sp, #0]
 8009676:	4613      	mov	r3, r2
 8009678:	687a      	ldr	r2, [r7, #4]
 800967a:	68b9      	ldr	r1, [r7, #8]
 800967c:	68f8      	ldr	r0, [r7, #12]
 800967e:	f000 f805 	bl	800968c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009682:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8009684:	4618      	mov	r0, r3
 8009686:	3730      	adds	r7, #48	; 0x30
 8009688:	46bd      	mov	sp, r7
 800968a:	bd80      	pop	{r7, pc}

0800968c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800968c:	b580      	push	{r7, lr}
 800968e:	b084      	sub	sp, #16
 8009690:	af00      	add	r7, sp, #0
 8009692:	60f8      	str	r0, [r7, #12]
 8009694:	60b9      	str	r1, [r7, #8]
 8009696:	607a      	str	r2, [r7, #4]
 8009698:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800969a:	68bb      	ldr	r3, [r7, #8]
 800969c:	2b00      	cmp	r3, #0
 800969e:	d103      	bne.n	80096a8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80096a0:	69bb      	ldr	r3, [r7, #24]
 80096a2:	69ba      	ldr	r2, [r7, #24]
 80096a4:	601a      	str	r2, [r3, #0]
 80096a6:	e002      	b.n	80096ae <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80096a8:	69bb      	ldr	r3, [r7, #24]
 80096aa:	687a      	ldr	r2, [r7, #4]
 80096ac:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80096ae:	69bb      	ldr	r3, [r7, #24]
 80096b0:	68fa      	ldr	r2, [r7, #12]
 80096b2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80096b4:	69bb      	ldr	r3, [r7, #24]
 80096b6:	68ba      	ldr	r2, [r7, #8]
 80096b8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80096ba:	2101      	movs	r1, #1
 80096bc:	69b8      	ldr	r0, [r7, #24]
 80096be:	f7ff ff09 	bl	80094d4 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80096c2:	bf00      	nop
 80096c4:	3710      	adds	r7, #16
 80096c6:	46bd      	mov	sp, r7
 80096c8:	bd80      	pop	{r7, pc}

080096ca <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80096ca:	b580      	push	{r7, lr}
 80096cc:	b082      	sub	sp, #8
 80096ce:	af00      	add	r7, sp, #0
 80096d0:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d00e      	beq.n	80096f6 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	2200      	movs	r2, #0
 80096dc:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	2200      	movs	r2, #0
 80096e2:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	2200      	movs	r2, #0
 80096e8:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80096ea:	2300      	movs	r3, #0
 80096ec:	2200      	movs	r2, #0
 80096ee:	2100      	movs	r1, #0
 80096f0:	6878      	ldr	r0, [r7, #4]
 80096f2:	f000 f81f 	bl	8009734 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80096f6:	bf00      	nop
 80096f8:	3708      	adds	r7, #8
 80096fa:	46bd      	mov	sp, r7
 80096fc:	bd80      	pop	{r7, pc}

080096fe <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 80096fe:	b580      	push	{r7, lr}
 8009700:	b088      	sub	sp, #32
 8009702:	af02      	add	r7, sp, #8
 8009704:	4603      	mov	r3, r0
 8009706:	6039      	str	r1, [r7, #0]
 8009708:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800970a:	2301      	movs	r3, #1
 800970c:	617b      	str	r3, [r7, #20]
 800970e:	2300      	movs	r3, #0
 8009710:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8009712:	79fb      	ldrb	r3, [r7, #7]
 8009714:	9300      	str	r3, [sp, #0]
 8009716:	683b      	ldr	r3, [r7, #0]
 8009718:	2200      	movs	r2, #0
 800971a:	6939      	ldr	r1, [r7, #16]
 800971c:	6978      	ldr	r0, [r7, #20]
 800971e:	f7ff ff41 	bl	80095a4 <xQueueGenericCreateStatic>
 8009722:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8009724:	68f8      	ldr	r0, [r7, #12]
 8009726:	f7ff ffd0 	bl	80096ca <prvInitialiseMutex>

		return xNewQueue;
 800972a:	68fb      	ldr	r3, [r7, #12]
	}
 800972c:	4618      	mov	r0, r3
 800972e:	3718      	adds	r7, #24
 8009730:	46bd      	mov	sp, r7
 8009732:	bd80      	pop	{r7, pc}

08009734 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009734:	b580      	push	{r7, lr}
 8009736:	b08e      	sub	sp, #56	; 0x38
 8009738:	af00      	add	r7, sp, #0
 800973a:	60f8      	str	r0, [r7, #12]
 800973c:	60b9      	str	r1, [r7, #8]
 800973e:	607a      	str	r2, [r7, #4]
 8009740:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009742:	2300      	movs	r3, #0
 8009744:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800974a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800974c:	2b00      	cmp	r3, #0
 800974e:	d10a      	bne.n	8009766 <xQueueGenericSend+0x32>
	__asm volatile
 8009750:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009754:	f383 8811 	msr	BASEPRI, r3
 8009758:	f3bf 8f6f 	isb	sy
 800975c:	f3bf 8f4f 	dsb	sy
 8009760:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009762:	bf00      	nop
 8009764:	e7fe      	b.n	8009764 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009766:	68bb      	ldr	r3, [r7, #8]
 8009768:	2b00      	cmp	r3, #0
 800976a:	d103      	bne.n	8009774 <xQueueGenericSend+0x40>
 800976c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800976e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009770:	2b00      	cmp	r3, #0
 8009772:	d101      	bne.n	8009778 <xQueueGenericSend+0x44>
 8009774:	2301      	movs	r3, #1
 8009776:	e000      	b.n	800977a <xQueueGenericSend+0x46>
 8009778:	2300      	movs	r3, #0
 800977a:	2b00      	cmp	r3, #0
 800977c:	d10a      	bne.n	8009794 <xQueueGenericSend+0x60>
	__asm volatile
 800977e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009782:	f383 8811 	msr	BASEPRI, r3
 8009786:	f3bf 8f6f 	isb	sy
 800978a:	f3bf 8f4f 	dsb	sy
 800978e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009790:	bf00      	nop
 8009792:	e7fe      	b.n	8009792 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009794:	683b      	ldr	r3, [r7, #0]
 8009796:	2b02      	cmp	r3, #2
 8009798:	d103      	bne.n	80097a2 <xQueueGenericSend+0x6e>
 800979a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800979c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800979e:	2b01      	cmp	r3, #1
 80097a0:	d101      	bne.n	80097a6 <xQueueGenericSend+0x72>
 80097a2:	2301      	movs	r3, #1
 80097a4:	e000      	b.n	80097a8 <xQueueGenericSend+0x74>
 80097a6:	2300      	movs	r3, #0
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d10a      	bne.n	80097c2 <xQueueGenericSend+0x8e>
	__asm volatile
 80097ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097b0:	f383 8811 	msr	BASEPRI, r3
 80097b4:	f3bf 8f6f 	isb	sy
 80097b8:	f3bf 8f4f 	dsb	sy
 80097bc:	623b      	str	r3, [r7, #32]
}
 80097be:	bf00      	nop
 80097c0:	e7fe      	b.n	80097c0 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80097c2:	f001 f955 	bl	800aa70 <xTaskGetSchedulerState>
 80097c6:	4603      	mov	r3, r0
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d102      	bne.n	80097d2 <xQueueGenericSend+0x9e>
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d101      	bne.n	80097d6 <xQueueGenericSend+0xa2>
 80097d2:	2301      	movs	r3, #1
 80097d4:	e000      	b.n	80097d8 <xQueueGenericSend+0xa4>
 80097d6:	2300      	movs	r3, #0
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d10a      	bne.n	80097f2 <xQueueGenericSend+0xbe>
	__asm volatile
 80097dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097e0:	f383 8811 	msr	BASEPRI, r3
 80097e4:	f3bf 8f6f 	isb	sy
 80097e8:	f3bf 8f4f 	dsb	sy
 80097ec:	61fb      	str	r3, [r7, #28]
}
 80097ee:	bf00      	nop
 80097f0:	e7fe      	b.n	80097f0 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80097f2:	f001 fc8f 	bl	800b114 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80097f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80097fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80097fe:	429a      	cmp	r2, r3
 8009800:	d302      	bcc.n	8009808 <xQueueGenericSend+0xd4>
 8009802:	683b      	ldr	r3, [r7, #0]
 8009804:	2b02      	cmp	r3, #2
 8009806:	d129      	bne.n	800985c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009808:	683a      	ldr	r2, [r7, #0]
 800980a:	68b9      	ldr	r1, [r7, #8]
 800980c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800980e:	f000 fa41 	bl	8009c94 <prvCopyDataToQueue>
 8009812:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009814:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009816:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009818:	2b00      	cmp	r3, #0
 800981a:	d010      	beq.n	800983e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800981c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800981e:	3324      	adds	r3, #36	; 0x24
 8009820:	4618      	mov	r0, r3
 8009822:	f000 ff8f 	bl	800a744 <xTaskRemoveFromEventList>
 8009826:	4603      	mov	r3, r0
 8009828:	2b00      	cmp	r3, #0
 800982a:	d013      	beq.n	8009854 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800982c:	4b3f      	ldr	r3, [pc, #252]	; (800992c <xQueueGenericSend+0x1f8>)
 800982e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009832:	601a      	str	r2, [r3, #0]
 8009834:	f3bf 8f4f 	dsb	sy
 8009838:	f3bf 8f6f 	isb	sy
 800983c:	e00a      	b.n	8009854 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800983e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009840:	2b00      	cmp	r3, #0
 8009842:	d007      	beq.n	8009854 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009844:	4b39      	ldr	r3, [pc, #228]	; (800992c <xQueueGenericSend+0x1f8>)
 8009846:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800984a:	601a      	str	r2, [r3, #0]
 800984c:	f3bf 8f4f 	dsb	sy
 8009850:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009854:	f001 fc8e 	bl	800b174 <vPortExitCritical>
				return pdPASS;
 8009858:	2301      	movs	r3, #1
 800985a:	e063      	b.n	8009924 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	2b00      	cmp	r3, #0
 8009860:	d103      	bne.n	800986a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009862:	f001 fc87 	bl	800b174 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009866:	2300      	movs	r3, #0
 8009868:	e05c      	b.n	8009924 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800986a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800986c:	2b00      	cmp	r3, #0
 800986e:	d106      	bne.n	800987e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009870:	f107 0314 	add.w	r3, r7, #20
 8009874:	4618      	mov	r0, r3
 8009876:	f000 ffc7 	bl	800a808 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800987a:	2301      	movs	r3, #1
 800987c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800987e:	f001 fc79 	bl	800b174 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009882:	f000 fd53 	bl	800a32c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009886:	f001 fc45 	bl	800b114 <vPortEnterCritical>
 800988a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800988c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009890:	b25b      	sxtb	r3, r3
 8009892:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009896:	d103      	bne.n	80098a0 <xQueueGenericSend+0x16c>
 8009898:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800989a:	2200      	movs	r2, #0
 800989c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80098a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098a2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80098a6:	b25b      	sxtb	r3, r3
 80098a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098ac:	d103      	bne.n	80098b6 <xQueueGenericSend+0x182>
 80098ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098b0:	2200      	movs	r2, #0
 80098b2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80098b6:	f001 fc5d 	bl	800b174 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80098ba:	1d3a      	adds	r2, r7, #4
 80098bc:	f107 0314 	add.w	r3, r7, #20
 80098c0:	4611      	mov	r1, r2
 80098c2:	4618      	mov	r0, r3
 80098c4:	f000 ffb6 	bl	800a834 <xTaskCheckForTimeOut>
 80098c8:	4603      	mov	r3, r0
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d124      	bne.n	8009918 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80098ce:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80098d0:	f000 fab2 	bl	8009e38 <prvIsQueueFull>
 80098d4:	4603      	mov	r3, r0
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d018      	beq.n	800990c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80098da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098dc:	3310      	adds	r3, #16
 80098de:	687a      	ldr	r2, [r7, #4]
 80098e0:	4611      	mov	r1, r2
 80098e2:	4618      	mov	r0, r3
 80098e4:	f000 ff0a 	bl	800a6fc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80098e8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80098ea:	f000 fa3d 	bl	8009d68 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80098ee:	f000 fd2b 	bl	800a348 <xTaskResumeAll>
 80098f2:	4603      	mov	r3, r0
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	f47f af7c 	bne.w	80097f2 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80098fa:	4b0c      	ldr	r3, [pc, #48]	; (800992c <xQueueGenericSend+0x1f8>)
 80098fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009900:	601a      	str	r2, [r3, #0]
 8009902:	f3bf 8f4f 	dsb	sy
 8009906:	f3bf 8f6f 	isb	sy
 800990a:	e772      	b.n	80097f2 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800990c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800990e:	f000 fa2b 	bl	8009d68 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009912:	f000 fd19 	bl	800a348 <xTaskResumeAll>
 8009916:	e76c      	b.n	80097f2 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009918:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800991a:	f000 fa25 	bl	8009d68 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800991e:	f000 fd13 	bl	800a348 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009922:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009924:	4618      	mov	r0, r3
 8009926:	3738      	adds	r7, #56	; 0x38
 8009928:	46bd      	mov	sp, r7
 800992a:	bd80      	pop	{r7, pc}
 800992c:	e000ed04 	.word	0xe000ed04

08009930 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009930:	b580      	push	{r7, lr}
 8009932:	b08e      	sub	sp, #56	; 0x38
 8009934:	af00      	add	r7, sp, #0
 8009936:	6078      	str	r0, [r7, #4]
 8009938:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800993e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009940:	2b00      	cmp	r3, #0
 8009942:	d10a      	bne.n	800995a <xQueueGiveFromISR+0x2a>
	__asm volatile
 8009944:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009948:	f383 8811 	msr	BASEPRI, r3
 800994c:	f3bf 8f6f 	isb	sy
 8009950:	f3bf 8f4f 	dsb	sy
 8009954:	623b      	str	r3, [r7, #32]
}
 8009956:	bf00      	nop
 8009958:	e7fe      	b.n	8009958 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800995a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800995c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800995e:	2b00      	cmp	r3, #0
 8009960:	d00a      	beq.n	8009978 <xQueueGiveFromISR+0x48>
	__asm volatile
 8009962:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009966:	f383 8811 	msr	BASEPRI, r3
 800996a:	f3bf 8f6f 	isb	sy
 800996e:	f3bf 8f4f 	dsb	sy
 8009972:	61fb      	str	r3, [r7, #28]
}
 8009974:	bf00      	nop
 8009976:	e7fe      	b.n	8009976 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8009978:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	2b00      	cmp	r3, #0
 800997e:	d103      	bne.n	8009988 <xQueueGiveFromISR+0x58>
 8009980:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009982:	689b      	ldr	r3, [r3, #8]
 8009984:	2b00      	cmp	r3, #0
 8009986:	d101      	bne.n	800998c <xQueueGiveFromISR+0x5c>
 8009988:	2301      	movs	r3, #1
 800998a:	e000      	b.n	800998e <xQueueGiveFromISR+0x5e>
 800998c:	2300      	movs	r3, #0
 800998e:	2b00      	cmp	r3, #0
 8009990:	d10a      	bne.n	80099a8 <xQueueGiveFromISR+0x78>
	__asm volatile
 8009992:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009996:	f383 8811 	msr	BASEPRI, r3
 800999a:	f3bf 8f6f 	isb	sy
 800999e:	f3bf 8f4f 	dsb	sy
 80099a2:	61bb      	str	r3, [r7, #24]
}
 80099a4:	bf00      	nop
 80099a6:	e7fe      	b.n	80099a6 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80099a8:	f001 fc96 	bl	800b2d8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80099ac:	f3ef 8211 	mrs	r2, BASEPRI
 80099b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099b4:	f383 8811 	msr	BASEPRI, r3
 80099b8:	f3bf 8f6f 	isb	sy
 80099bc:	f3bf 8f4f 	dsb	sy
 80099c0:	617a      	str	r2, [r7, #20]
 80099c2:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80099c4:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80099c6:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80099c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80099cc:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80099ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80099d2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80099d4:	429a      	cmp	r2, r3
 80099d6:	d22b      	bcs.n	8009a30 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80099d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099da:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80099de:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80099e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099e4:	1c5a      	adds	r2, r3, #1
 80099e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099e8:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80099ea:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80099ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099f2:	d112      	bne.n	8009a1a <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80099f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d016      	beq.n	8009a2a <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80099fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099fe:	3324      	adds	r3, #36	; 0x24
 8009a00:	4618      	mov	r0, r3
 8009a02:	f000 fe9f 	bl	800a744 <xTaskRemoveFromEventList>
 8009a06:	4603      	mov	r3, r0
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d00e      	beq.n	8009a2a <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009a0c:	683b      	ldr	r3, [r7, #0]
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d00b      	beq.n	8009a2a <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009a12:	683b      	ldr	r3, [r7, #0]
 8009a14:	2201      	movs	r2, #1
 8009a16:	601a      	str	r2, [r3, #0]
 8009a18:	e007      	b.n	8009a2a <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009a1a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009a1e:	3301      	adds	r3, #1
 8009a20:	b2db      	uxtb	r3, r3
 8009a22:	b25a      	sxtb	r2, r3
 8009a24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a26:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8009a2a:	2301      	movs	r3, #1
 8009a2c:	637b      	str	r3, [r7, #52]	; 0x34
 8009a2e:	e001      	b.n	8009a34 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009a30:	2300      	movs	r3, #0
 8009a32:	637b      	str	r3, [r7, #52]	; 0x34
 8009a34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a36:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009a3e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009a40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8009a42:	4618      	mov	r0, r3
 8009a44:	3738      	adds	r7, #56	; 0x38
 8009a46:	46bd      	mov	sp, r7
 8009a48:	bd80      	pop	{r7, pc}
	...

08009a4c <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8009a4c:	b580      	push	{r7, lr}
 8009a4e:	b08e      	sub	sp, #56	; 0x38
 8009a50:	af00      	add	r7, sp, #0
 8009a52:	6078      	str	r0, [r7, #4]
 8009a54:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8009a56:	2300      	movs	r3, #0
 8009a58:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8009a5e:	2300      	movs	r3, #0
 8009a60:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009a62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d10a      	bne.n	8009a7e <xQueueSemaphoreTake+0x32>
	__asm volatile
 8009a68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a6c:	f383 8811 	msr	BASEPRI, r3
 8009a70:	f3bf 8f6f 	isb	sy
 8009a74:	f3bf 8f4f 	dsb	sy
 8009a78:	623b      	str	r3, [r7, #32]
}
 8009a7a:	bf00      	nop
 8009a7c:	e7fe      	b.n	8009a7c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8009a7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d00a      	beq.n	8009a9c <xQueueSemaphoreTake+0x50>
	__asm volatile
 8009a86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a8a:	f383 8811 	msr	BASEPRI, r3
 8009a8e:	f3bf 8f6f 	isb	sy
 8009a92:	f3bf 8f4f 	dsb	sy
 8009a96:	61fb      	str	r3, [r7, #28]
}
 8009a98:	bf00      	nop
 8009a9a:	e7fe      	b.n	8009a9a <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009a9c:	f000 ffe8 	bl	800aa70 <xTaskGetSchedulerState>
 8009aa0:	4603      	mov	r3, r0
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d102      	bne.n	8009aac <xQueueSemaphoreTake+0x60>
 8009aa6:	683b      	ldr	r3, [r7, #0]
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d101      	bne.n	8009ab0 <xQueueSemaphoreTake+0x64>
 8009aac:	2301      	movs	r3, #1
 8009aae:	e000      	b.n	8009ab2 <xQueueSemaphoreTake+0x66>
 8009ab0:	2300      	movs	r3, #0
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d10a      	bne.n	8009acc <xQueueSemaphoreTake+0x80>
	__asm volatile
 8009ab6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009aba:	f383 8811 	msr	BASEPRI, r3
 8009abe:	f3bf 8f6f 	isb	sy
 8009ac2:	f3bf 8f4f 	dsb	sy
 8009ac6:	61bb      	str	r3, [r7, #24]
}
 8009ac8:	bf00      	nop
 8009aca:	e7fe      	b.n	8009aca <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009acc:	f001 fb22 	bl	800b114 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8009ad0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ad2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ad4:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8009ad6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d024      	beq.n	8009b26 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8009adc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ade:	1e5a      	subs	r2, r3, #1
 8009ae0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ae2:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009ae4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d104      	bne.n	8009af6 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8009aec:	f001 f968 	bl	800adc0 <pvTaskIncrementMutexHeldCount>
 8009af0:	4602      	mov	r2, r0
 8009af2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009af4:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009af6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009af8:	691b      	ldr	r3, [r3, #16]
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	d00f      	beq.n	8009b1e <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009afe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b00:	3310      	adds	r3, #16
 8009b02:	4618      	mov	r0, r3
 8009b04:	f000 fe1e 	bl	800a744 <xTaskRemoveFromEventList>
 8009b08:	4603      	mov	r3, r0
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d007      	beq.n	8009b1e <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009b0e:	4b54      	ldr	r3, [pc, #336]	; (8009c60 <xQueueSemaphoreTake+0x214>)
 8009b10:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009b14:	601a      	str	r2, [r3, #0]
 8009b16:	f3bf 8f4f 	dsb	sy
 8009b1a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009b1e:	f001 fb29 	bl	800b174 <vPortExitCritical>
				return pdPASS;
 8009b22:	2301      	movs	r3, #1
 8009b24:	e097      	b.n	8009c56 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009b26:	683b      	ldr	r3, [r7, #0]
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d111      	bne.n	8009b50 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8009b2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d00a      	beq.n	8009b48 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8009b32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b36:	f383 8811 	msr	BASEPRI, r3
 8009b3a:	f3bf 8f6f 	isb	sy
 8009b3e:	f3bf 8f4f 	dsb	sy
 8009b42:	617b      	str	r3, [r7, #20]
}
 8009b44:	bf00      	nop
 8009b46:	e7fe      	b.n	8009b46 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8009b48:	f001 fb14 	bl	800b174 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009b4c:	2300      	movs	r3, #0
 8009b4e:	e082      	b.n	8009c56 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009b50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d106      	bne.n	8009b64 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009b56:	f107 030c 	add.w	r3, r7, #12
 8009b5a:	4618      	mov	r0, r3
 8009b5c:	f000 fe54 	bl	800a808 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009b60:	2301      	movs	r3, #1
 8009b62:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009b64:	f001 fb06 	bl	800b174 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009b68:	f000 fbe0 	bl	800a32c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009b6c:	f001 fad2 	bl	800b114 <vPortEnterCritical>
 8009b70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b72:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009b76:	b25b      	sxtb	r3, r3
 8009b78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b7c:	d103      	bne.n	8009b86 <xQueueSemaphoreTake+0x13a>
 8009b7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b80:	2200      	movs	r2, #0
 8009b82:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009b86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b88:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009b8c:	b25b      	sxtb	r3, r3
 8009b8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b92:	d103      	bne.n	8009b9c <xQueueSemaphoreTake+0x150>
 8009b94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b96:	2200      	movs	r2, #0
 8009b98:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009b9c:	f001 faea 	bl	800b174 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009ba0:	463a      	mov	r2, r7
 8009ba2:	f107 030c 	add.w	r3, r7, #12
 8009ba6:	4611      	mov	r1, r2
 8009ba8:	4618      	mov	r0, r3
 8009baa:	f000 fe43 	bl	800a834 <xTaskCheckForTimeOut>
 8009bae:	4603      	mov	r3, r0
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	d132      	bne.n	8009c1a <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009bb4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009bb6:	f000 f929 	bl	8009e0c <prvIsQueueEmpty>
 8009bba:	4603      	mov	r3, r0
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d026      	beq.n	8009c0e <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009bc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d109      	bne.n	8009bdc <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8009bc8:	f001 faa4 	bl	800b114 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009bcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009bce:	689b      	ldr	r3, [r3, #8]
 8009bd0:	4618      	mov	r0, r3
 8009bd2:	f000 ff6b 	bl	800aaac <xTaskPriorityInherit>
 8009bd6:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8009bd8:	f001 facc 	bl	800b174 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009bdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009bde:	3324      	adds	r3, #36	; 0x24
 8009be0:	683a      	ldr	r2, [r7, #0]
 8009be2:	4611      	mov	r1, r2
 8009be4:	4618      	mov	r0, r3
 8009be6:	f000 fd89 	bl	800a6fc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009bea:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009bec:	f000 f8bc 	bl	8009d68 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009bf0:	f000 fbaa 	bl	800a348 <xTaskResumeAll>
 8009bf4:	4603      	mov	r3, r0
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	f47f af68 	bne.w	8009acc <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8009bfc:	4b18      	ldr	r3, [pc, #96]	; (8009c60 <xQueueSemaphoreTake+0x214>)
 8009bfe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009c02:	601a      	str	r2, [r3, #0]
 8009c04:	f3bf 8f4f 	dsb	sy
 8009c08:	f3bf 8f6f 	isb	sy
 8009c0c:	e75e      	b.n	8009acc <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8009c0e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009c10:	f000 f8aa 	bl	8009d68 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009c14:	f000 fb98 	bl	800a348 <xTaskResumeAll>
 8009c18:	e758      	b.n	8009acc <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8009c1a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009c1c:	f000 f8a4 	bl	8009d68 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009c20:	f000 fb92 	bl	800a348 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009c24:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009c26:	f000 f8f1 	bl	8009e0c <prvIsQueueEmpty>
 8009c2a:	4603      	mov	r3, r0
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	f43f af4d 	beq.w	8009acc <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8009c32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d00d      	beq.n	8009c54 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8009c38:	f001 fa6c 	bl	800b114 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8009c3c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009c3e:	f000 f811 	bl	8009c64 <prvGetDisinheritPriorityAfterTimeout>
 8009c42:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8009c44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c46:	689b      	ldr	r3, [r3, #8]
 8009c48:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009c4a:	4618      	mov	r0, r3
 8009c4c:	f001 f82a 	bl	800aca4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8009c50:	f001 fa90 	bl	800b174 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009c54:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009c56:	4618      	mov	r0, r3
 8009c58:	3738      	adds	r7, #56	; 0x38
 8009c5a:	46bd      	mov	sp, r7
 8009c5c:	bd80      	pop	{r7, pc}
 8009c5e:	bf00      	nop
 8009c60:	e000ed04 	.word	0xe000ed04

08009c64 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8009c64:	b480      	push	{r7}
 8009c66:	b085      	sub	sp, #20
 8009c68:	af00      	add	r7, sp, #0
 8009c6a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d006      	beq.n	8009c82 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	f1c3 0307 	rsb	r3, r3, #7
 8009c7e:	60fb      	str	r3, [r7, #12]
 8009c80:	e001      	b.n	8009c86 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8009c82:	2300      	movs	r3, #0
 8009c84:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8009c86:	68fb      	ldr	r3, [r7, #12]
	}
 8009c88:	4618      	mov	r0, r3
 8009c8a:	3714      	adds	r7, #20
 8009c8c:	46bd      	mov	sp, r7
 8009c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c92:	4770      	bx	lr

08009c94 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009c94:	b580      	push	{r7, lr}
 8009c96:	b086      	sub	sp, #24
 8009c98:	af00      	add	r7, sp, #0
 8009c9a:	60f8      	str	r0, [r7, #12]
 8009c9c:	60b9      	str	r1, [r7, #8]
 8009c9e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009ca0:	2300      	movs	r3, #0
 8009ca2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ca8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d10d      	bne.n	8009cce <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d14d      	bne.n	8009d56 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	689b      	ldr	r3, [r3, #8]
 8009cbe:	4618      	mov	r0, r3
 8009cc0:	f000 ff6a 	bl	800ab98 <xTaskPriorityDisinherit>
 8009cc4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	2200      	movs	r2, #0
 8009cca:	609a      	str	r2, [r3, #8]
 8009ccc:	e043      	b.n	8009d56 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d119      	bne.n	8009d08 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	6858      	ldr	r0, [r3, #4]
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009cdc:	461a      	mov	r2, r3
 8009cde:	68b9      	ldr	r1, [r7, #8]
 8009ce0:	f001 fb5e 	bl	800b3a0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	685a      	ldr	r2, [r3, #4]
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009cec:	441a      	add	r2, r3
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	685a      	ldr	r2, [r3, #4]
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	689b      	ldr	r3, [r3, #8]
 8009cfa:	429a      	cmp	r2, r3
 8009cfc:	d32b      	bcc.n	8009d56 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	681a      	ldr	r2, [r3, #0]
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	605a      	str	r2, [r3, #4]
 8009d06:	e026      	b.n	8009d56 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	68d8      	ldr	r0, [r3, #12]
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d10:	461a      	mov	r2, r3
 8009d12:	68b9      	ldr	r1, [r7, #8]
 8009d14:	f001 fb44 	bl	800b3a0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	68da      	ldr	r2, [r3, #12]
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d20:	425b      	negs	r3, r3
 8009d22:	441a      	add	r2, r3
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	68da      	ldr	r2, [r3, #12]
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	429a      	cmp	r2, r3
 8009d32:	d207      	bcs.n	8009d44 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	689a      	ldr	r2, [r3, #8]
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d3c:	425b      	negs	r3, r3
 8009d3e:	441a      	add	r2, r3
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	2b02      	cmp	r3, #2
 8009d48:	d105      	bne.n	8009d56 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009d4a:	693b      	ldr	r3, [r7, #16]
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d002      	beq.n	8009d56 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009d50:	693b      	ldr	r3, [r7, #16]
 8009d52:	3b01      	subs	r3, #1
 8009d54:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009d56:	693b      	ldr	r3, [r7, #16]
 8009d58:	1c5a      	adds	r2, r3, #1
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8009d5e:	697b      	ldr	r3, [r7, #20]
}
 8009d60:	4618      	mov	r0, r3
 8009d62:	3718      	adds	r7, #24
 8009d64:	46bd      	mov	sp, r7
 8009d66:	bd80      	pop	{r7, pc}

08009d68 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009d68:	b580      	push	{r7, lr}
 8009d6a:	b084      	sub	sp, #16
 8009d6c:	af00      	add	r7, sp, #0
 8009d6e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009d70:	f001 f9d0 	bl	800b114 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009d7a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009d7c:	e011      	b.n	8009da2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d012      	beq.n	8009dac <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	3324      	adds	r3, #36	; 0x24
 8009d8a:	4618      	mov	r0, r3
 8009d8c:	f000 fcda 	bl	800a744 <xTaskRemoveFromEventList>
 8009d90:	4603      	mov	r3, r0
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d001      	beq.n	8009d9a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009d96:	f000 fdaf 	bl	800a8f8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009d9a:	7bfb      	ldrb	r3, [r7, #15]
 8009d9c:	3b01      	subs	r3, #1
 8009d9e:	b2db      	uxtb	r3, r3
 8009da0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009da2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	dce9      	bgt.n	8009d7e <prvUnlockQueue+0x16>
 8009daa:	e000      	b.n	8009dae <prvUnlockQueue+0x46>
					break;
 8009dac:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	22ff      	movs	r2, #255	; 0xff
 8009db2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8009db6:	f001 f9dd 	bl	800b174 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009dba:	f001 f9ab 	bl	800b114 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009dc4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009dc6:	e011      	b.n	8009dec <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	691b      	ldr	r3, [r3, #16]
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d012      	beq.n	8009df6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	3310      	adds	r3, #16
 8009dd4:	4618      	mov	r0, r3
 8009dd6:	f000 fcb5 	bl	800a744 <xTaskRemoveFromEventList>
 8009dda:	4603      	mov	r3, r0
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	d001      	beq.n	8009de4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009de0:	f000 fd8a 	bl	800a8f8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009de4:	7bbb      	ldrb	r3, [r7, #14]
 8009de6:	3b01      	subs	r3, #1
 8009de8:	b2db      	uxtb	r3, r3
 8009dea:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009dec:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	dce9      	bgt.n	8009dc8 <prvUnlockQueue+0x60>
 8009df4:	e000      	b.n	8009df8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009df6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	22ff      	movs	r2, #255	; 0xff
 8009dfc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8009e00:	f001 f9b8 	bl	800b174 <vPortExitCritical>
}
 8009e04:	bf00      	nop
 8009e06:	3710      	adds	r7, #16
 8009e08:	46bd      	mov	sp, r7
 8009e0a:	bd80      	pop	{r7, pc}

08009e0c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009e0c:	b580      	push	{r7, lr}
 8009e0e:	b084      	sub	sp, #16
 8009e10:	af00      	add	r7, sp, #0
 8009e12:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009e14:	f001 f97e 	bl	800b114 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d102      	bne.n	8009e26 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009e20:	2301      	movs	r3, #1
 8009e22:	60fb      	str	r3, [r7, #12]
 8009e24:	e001      	b.n	8009e2a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009e26:	2300      	movs	r3, #0
 8009e28:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009e2a:	f001 f9a3 	bl	800b174 <vPortExitCritical>

	return xReturn;
 8009e2e:	68fb      	ldr	r3, [r7, #12]
}
 8009e30:	4618      	mov	r0, r3
 8009e32:	3710      	adds	r7, #16
 8009e34:	46bd      	mov	sp, r7
 8009e36:	bd80      	pop	{r7, pc}

08009e38 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009e38:	b580      	push	{r7, lr}
 8009e3a:	b084      	sub	sp, #16
 8009e3c:	af00      	add	r7, sp, #0
 8009e3e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009e40:	f001 f968 	bl	800b114 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009e4c:	429a      	cmp	r2, r3
 8009e4e:	d102      	bne.n	8009e56 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009e50:	2301      	movs	r3, #1
 8009e52:	60fb      	str	r3, [r7, #12]
 8009e54:	e001      	b.n	8009e5a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009e56:	2300      	movs	r3, #0
 8009e58:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009e5a:	f001 f98b 	bl	800b174 <vPortExitCritical>

	return xReturn;
 8009e5e:	68fb      	ldr	r3, [r7, #12]
}
 8009e60:	4618      	mov	r0, r3
 8009e62:	3710      	adds	r7, #16
 8009e64:	46bd      	mov	sp, r7
 8009e66:	bd80      	pop	{r7, pc}

08009e68 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009e68:	b580      	push	{r7, lr}
 8009e6a:	b08e      	sub	sp, #56	; 0x38
 8009e6c:	af04      	add	r7, sp, #16
 8009e6e:	60f8      	str	r0, [r7, #12]
 8009e70:	60b9      	str	r1, [r7, #8]
 8009e72:	607a      	str	r2, [r7, #4]
 8009e74:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009e76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d10a      	bne.n	8009e92 <xTaskCreateStatic+0x2a>
	__asm volatile
 8009e7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e80:	f383 8811 	msr	BASEPRI, r3
 8009e84:	f3bf 8f6f 	isb	sy
 8009e88:	f3bf 8f4f 	dsb	sy
 8009e8c:	623b      	str	r3, [r7, #32]
}
 8009e8e:	bf00      	nop
 8009e90:	e7fe      	b.n	8009e90 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009e92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d10a      	bne.n	8009eae <xTaskCreateStatic+0x46>
	__asm volatile
 8009e98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e9c:	f383 8811 	msr	BASEPRI, r3
 8009ea0:	f3bf 8f6f 	isb	sy
 8009ea4:	f3bf 8f4f 	dsb	sy
 8009ea8:	61fb      	str	r3, [r7, #28]
}
 8009eaa:	bf00      	nop
 8009eac:	e7fe      	b.n	8009eac <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009eae:	2358      	movs	r3, #88	; 0x58
 8009eb0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009eb2:	693b      	ldr	r3, [r7, #16]
 8009eb4:	2b58      	cmp	r3, #88	; 0x58
 8009eb6:	d00a      	beq.n	8009ece <xTaskCreateStatic+0x66>
	__asm volatile
 8009eb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ebc:	f383 8811 	msr	BASEPRI, r3
 8009ec0:	f3bf 8f6f 	isb	sy
 8009ec4:	f3bf 8f4f 	dsb	sy
 8009ec8:	61bb      	str	r3, [r7, #24]
}
 8009eca:	bf00      	nop
 8009ecc:	e7fe      	b.n	8009ecc <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009ece:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009ed0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d01a      	beq.n	8009f0c <xTaskCreateStatic+0xa4>
 8009ed6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	d017      	beq.n	8009f0c <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009edc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ede:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009ee0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ee2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009ee4:	631a      	str	r2, [r3, #48]	; 0x30
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009ee6:	2300      	movs	r3, #0
 8009ee8:	9303      	str	r3, [sp, #12]
 8009eea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009eec:	9302      	str	r3, [sp, #8]
 8009eee:	f107 0314 	add.w	r3, r7, #20
 8009ef2:	9301      	str	r3, [sp, #4]
 8009ef4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ef6:	9300      	str	r3, [sp, #0]
 8009ef8:	683b      	ldr	r3, [r7, #0]
 8009efa:	687a      	ldr	r2, [r7, #4]
 8009efc:	68b9      	ldr	r1, [r7, #8]
 8009efe:	68f8      	ldr	r0, [r7, #12]
 8009f00:	f000 f80b 	bl	8009f1a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009f04:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009f06:	f000 f893 	bl	800a030 <prvAddNewTaskToReadyList>
 8009f0a:	e001      	b.n	8009f10 <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 8009f0c:	2300      	movs	r3, #0
 8009f0e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009f10:	697b      	ldr	r3, [r7, #20]
	}
 8009f12:	4618      	mov	r0, r3
 8009f14:	3728      	adds	r7, #40	; 0x28
 8009f16:	46bd      	mov	sp, r7
 8009f18:	bd80      	pop	{r7, pc}

08009f1a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009f1a:	b580      	push	{r7, lr}
 8009f1c:	b088      	sub	sp, #32
 8009f1e:	af00      	add	r7, sp, #0
 8009f20:	60f8      	str	r0, [r7, #12]
 8009f22:	60b9      	str	r1, [r7, #8]
 8009f24:	607a      	str	r2, [r7, #4]
 8009f26:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009f28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f2a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8009f32:	3b01      	subs	r3, #1
 8009f34:	009b      	lsls	r3, r3, #2
 8009f36:	4413      	add	r3, r2
 8009f38:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009f3a:	69bb      	ldr	r3, [r7, #24]
 8009f3c:	f023 0307 	bic.w	r3, r3, #7
 8009f40:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009f42:	69bb      	ldr	r3, [r7, #24]
 8009f44:	f003 0307 	and.w	r3, r3, #7
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d00a      	beq.n	8009f62 <prvInitialiseNewTask+0x48>
	__asm volatile
 8009f4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f50:	f383 8811 	msr	BASEPRI, r3
 8009f54:	f3bf 8f6f 	isb	sy
 8009f58:	f3bf 8f4f 	dsb	sy
 8009f5c:	617b      	str	r3, [r7, #20]
}
 8009f5e:	bf00      	nop
 8009f60:	e7fe      	b.n	8009f60 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009f62:	68bb      	ldr	r3, [r7, #8]
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	d01f      	beq.n	8009fa8 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009f68:	2300      	movs	r3, #0
 8009f6a:	61fb      	str	r3, [r7, #28]
 8009f6c:	e012      	b.n	8009f94 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009f6e:	68ba      	ldr	r2, [r7, #8]
 8009f70:	69fb      	ldr	r3, [r7, #28]
 8009f72:	4413      	add	r3, r2
 8009f74:	7819      	ldrb	r1, [r3, #0]
 8009f76:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009f78:	69fb      	ldr	r3, [r7, #28]
 8009f7a:	4413      	add	r3, r2
 8009f7c:	3334      	adds	r3, #52	; 0x34
 8009f7e:	460a      	mov	r2, r1
 8009f80:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009f82:	68ba      	ldr	r2, [r7, #8]
 8009f84:	69fb      	ldr	r3, [r7, #28]
 8009f86:	4413      	add	r3, r2
 8009f88:	781b      	ldrb	r3, [r3, #0]
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d006      	beq.n	8009f9c <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009f8e:	69fb      	ldr	r3, [r7, #28]
 8009f90:	3301      	adds	r3, #1
 8009f92:	61fb      	str	r3, [r7, #28]
 8009f94:	69fb      	ldr	r3, [r7, #28]
 8009f96:	2b0f      	cmp	r3, #15
 8009f98:	d9e9      	bls.n	8009f6e <prvInitialiseNewTask+0x54>
 8009f9a:	e000      	b.n	8009f9e <prvInitialiseNewTask+0x84>
			{
				break;
 8009f9c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009f9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009fa0:	2200      	movs	r2, #0
 8009fa2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009fa6:	e003      	b.n	8009fb0 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009fa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009faa:	2200      	movs	r2, #0
 8009fac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009fb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fb2:	2b06      	cmp	r3, #6
 8009fb4:	d901      	bls.n	8009fba <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009fb6:	2306      	movs	r3, #6
 8009fb8:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009fba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009fbc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009fbe:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009fc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009fc2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009fc4:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8009fc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009fc8:	2200      	movs	r2, #0
 8009fca:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009fcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009fce:	3304      	adds	r3, #4
 8009fd0:	4618      	mov	r0, r3
 8009fd2:	f7ff f9eb 	bl	80093ac <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009fd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009fd8:	3318      	adds	r3, #24
 8009fda:	4618      	mov	r0, r3
 8009fdc:	f7ff f9e6 	bl	80093ac <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009fe0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009fe2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009fe4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009fe6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fe8:	f1c3 0207 	rsb	r2, r3, #7
 8009fec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009fee:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009ff0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ff2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009ff4:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 8009ff6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ff8:	2200      	movs	r2, #0
 8009ffa:	64da      	str	r2, [r3, #76]	; 0x4c
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009ffc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ffe:	2200      	movs	r2, #0
 800a000:	651a      	str	r2, [r3, #80]	; 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a002:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a004:	2200      	movs	r2, #0
 800a006:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a00a:	683a      	ldr	r2, [r7, #0]
 800a00c:	68f9      	ldr	r1, [r7, #12]
 800a00e:	69b8      	ldr	r0, [r7, #24]
 800a010:	f000 ff50 	bl	800aeb4 <pxPortInitialiseStack>
 800a014:	4602      	mov	r2, r0
 800a016:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a018:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a01a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	d002      	beq.n	800a026 <prvInitialiseNewTask+0x10c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a020:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a022:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a024:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a026:	bf00      	nop
 800a028:	3720      	adds	r7, #32
 800a02a:	46bd      	mov	sp, r7
 800a02c:	bd80      	pop	{r7, pc}
	...

0800a030 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a030:	b580      	push	{r7, lr}
 800a032:	b082      	sub	sp, #8
 800a034:	af00      	add	r7, sp, #0
 800a036:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a038:	f001 f86c 	bl	800b114 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a03c:	4b2a      	ldr	r3, [pc, #168]	; (800a0e8 <prvAddNewTaskToReadyList+0xb8>)
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	3301      	adds	r3, #1
 800a042:	4a29      	ldr	r2, [pc, #164]	; (800a0e8 <prvAddNewTaskToReadyList+0xb8>)
 800a044:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a046:	4b29      	ldr	r3, [pc, #164]	; (800a0ec <prvAddNewTaskToReadyList+0xbc>)
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	d109      	bne.n	800a062 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a04e:	4a27      	ldr	r2, [pc, #156]	; (800a0ec <prvAddNewTaskToReadyList+0xbc>)
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a054:	4b24      	ldr	r3, [pc, #144]	; (800a0e8 <prvAddNewTaskToReadyList+0xb8>)
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	2b01      	cmp	r3, #1
 800a05a:	d110      	bne.n	800a07e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a05c:	f000 fc70 	bl	800a940 <prvInitialiseTaskLists>
 800a060:	e00d      	b.n	800a07e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a062:	4b23      	ldr	r3, [pc, #140]	; (800a0f0 <prvAddNewTaskToReadyList+0xc0>)
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	2b00      	cmp	r3, #0
 800a068:	d109      	bne.n	800a07e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a06a:	4b20      	ldr	r3, [pc, #128]	; (800a0ec <prvAddNewTaskToReadyList+0xbc>)
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a074:	429a      	cmp	r2, r3
 800a076:	d802      	bhi.n	800a07e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a078:	4a1c      	ldr	r2, [pc, #112]	; (800a0ec <prvAddNewTaskToReadyList+0xbc>)
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a07e:	4b1d      	ldr	r3, [pc, #116]	; (800a0f4 <prvAddNewTaskToReadyList+0xc4>)
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	3301      	adds	r3, #1
 800a084:	4a1b      	ldr	r2, [pc, #108]	; (800a0f4 <prvAddNewTaskToReadyList+0xc4>)
 800a086:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a08c:	2201      	movs	r2, #1
 800a08e:	409a      	lsls	r2, r3
 800a090:	4b19      	ldr	r3, [pc, #100]	; (800a0f8 <prvAddNewTaskToReadyList+0xc8>)
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	4313      	orrs	r3, r2
 800a096:	4a18      	ldr	r2, [pc, #96]	; (800a0f8 <prvAddNewTaskToReadyList+0xc8>)
 800a098:	6013      	str	r3, [r2, #0]
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a09e:	4613      	mov	r3, r2
 800a0a0:	009b      	lsls	r3, r3, #2
 800a0a2:	4413      	add	r3, r2
 800a0a4:	009b      	lsls	r3, r3, #2
 800a0a6:	4a15      	ldr	r2, [pc, #84]	; (800a0fc <prvAddNewTaskToReadyList+0xcc>)
 800a0a8:	441a      	add	r2, r3
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	3304      	adds	r3, #4
 800a0ae:	4619      	mov	r1, r3
 800a0b0:	4610      	mov	r0, r2
 800a0b2:	f7ff f988 	bl	80093c6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a0b6:	f001 f85d 	bl	800b174 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a0ba:	4b0d      	ldr	r3, [pc, #52]	; (800a0f0 <prvAddNewTaskToReadyList+0xc0>)
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d00e      	beq.n	800a0e0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a0c2:	4b0a      	ldr	r3, [pc, #40]	; (800a0ec <prvAddNewTaskToReadyList+0xbc>)
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a0cc:	429a      	cmp	r2, r3
 800a0ce:	d207      	bcs.n	800a0e0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a0d0:	4b0b      	ldr	r3, [pc, #44]	; (800a100 <prvAddNewTaskToReadyList+0xd0>)
 800a0d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a0d6:	601a      	str	r2, [r3, #0]
 800a0d8:	f3bf 8f4f 	dsb	sy
 800a0dc:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a0e0:	bf00      	nop
 800a0e2:	3708      	adds	r7, #8
 800a0e4:	46bd      	mov	sp, r7
 800a0e6:	bd80      	pop	{r7, pc}
 800a0e8:	20007260 	.word	0x20007260
 800a0ec:	20007160 	.word	0x20007160
 800a0f0:	2000726c 	.word	0x2000726c
 800a0f4:	2000727c 	.word	0x2000727c
 800a0f8:	20007268 	.word	0x20007268
 800a0fc:	20007164 	.word	0x20007164
 800a100:	e000ed04 	.word	0xe000ed04

0800a104 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800a104:	b580      	push	{r7, lr}
 800a106:	b08a      	sub	sp, #40	; 0x28
 800a108:	af00      	add	r7, sp, #0
 800a10a:	6078      	str	r0, [r7, #4]
 800a10c:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800a10e:	2300      	movs	r3, #0
 800a110:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	2b00      	cmp	r3, #0
 800a116:	d10a      	bne.n	800a12e <vTaskDelayUntil+0x2a>
	__asm volatile
 800a118:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a11c:	f383 8811 	msr	BASEPRI, r3
 800a120:	f3bf 8f6f 	isb	sy
 800a124:	f3bf 8f4f 	dsb	sy
 800a128:	617b      	str	r3, [r7, #20]
}
 800a12a:	bf00      	nop
 800a12c:	e7fe      	b.n	800a12c <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800a12e:	683b      	ldr	r3, [r7, #0]
 800a130:	2b00      	cmp	r3, #0
 800a132:	d10a      	bne.n	800a14a <vTaskDelayUntil+0x46>
	__asm volatile
 800a134:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a138:	f383 8811 	msr	BASEPRI, r3
 800a13c:	f3bf 8f6f 	isb	sy
 800a140:	f3bf 8f4f 	dsb	sy
 800a144:	613b      	str	r3, [r7, #16]
}
 800a146:	bf00      	nop
 800a148:	e7fe      	b.n	800a148 <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 800a14a:	4b2a      	ldr	r3, [pc, #168]	; (800a1f4 <vTaskDelayUntil+0xf0>)
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d00a      	beq.n	800a168 <vTaskDelayUntil+0x64>
	__asm volatile
 800a152:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a156:	f383 8811 	msr	BASEPRI, r3
 800a15a:	f3bf 8f6f 	isb	sy
 800a15e:	f3bf 8f4f 	dsb	sy
 800a162:	60fb      	str	r3, [r7, #12]
}
 800a164:	bf00      	nop
 800a166:	e7fe      	b.n	800a166 <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 800a168:	f000 f8e0 	bl	800a32c <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800a16c:	4b22      	ldr	r3, [pc, #136]	; (800a1f8 <vTaskDelayUntil+0xf4>)
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	683a      	ldr	r2, [r7, #0]
 800a178:	4413      	add	r3, r2
 800a17a:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	6a3a      	ldr	r2, [r7, #32]
 800a182:	429a      	cmp	r2, r3
 800a184:	d20b      	bcs.n	800a19e <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	69fa      	ldr	r2, [r7, #28]
 800a18c:	429a      	cmp	r2, r3
 800a18e:	d211      	bcs.n	800a1b4 <vTaskDelayUntil+0xb0>
 800a190:	69fa      	ldr	r2, [r7, #28]
 800a192:	6a3b      	ldr	r3, [r7, #32]
 800a194:	429a      	cmp	r2, r3
 800a196:	d90d      	bls.n	800a1b4 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800a198:	2301      	movs	r3, #1
 800a19a:	627b      	str	r3, [r7, #36]	; 0x24
 800a19c:	e00a      	b.n	800a1b4 <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	69fa      	ldr	r2, [r7, #28]
 800a1a4:	429a      	cmp	r2, r3
 800a1a6:	d303      	bcc.n	800a1b0 <vTaskDelayUntil+0xac>
 800a1a8:	69fa      	ldr	r2, [r7, #28]
 800a1aa:	6a3b      	ldr	r3, [r7, #32]
 800a1ac:	429a      	cmp	r2, r3
 800a1ae:	d901      	bls.n	800a1b4 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800a1b0:	2301      	movs	r3, #1
 800a1b2:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	69fa      	ldr	r2, [r7, #28]
 800a1b8:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800a1ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	d006      	beq.n	800a1ce <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800a1c0:	69fa      	ldr	r2, [r7, #28]
 800a1c2:	6a3b      	ldr	r3, [r7, #32]
 800a1c4:	1ad3      	subs	r3, r2, r3
 800a1c6:	2100      	movs	r1, #0
 800a1c8:	4618      	mov	r0, r3
 800a1ca:	f000 fe0d 	bl	800ade8 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800a1ce:	f000 f8bb 	bl	800a348 <xTaskResumeAll>
 800a1d2:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a1d4:	69bb      	ldr	r3, [r7, #24]
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d107      	bne.n	800a1ea <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 800a1da:	4b08      	ldr	r3, [pc, #32]	; (800a1fc <vTaskDelayUntil+0xf8>)
 800a1dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a1e0:	601a      	str	r2, [r3, #0]
 800a1e2:	f3bf 8f4f 	dsb	sy
 800a1e6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a1ea:	bf00      	nop
 800a1ec:	3728      	adds	r7, #40	; 0x28
 800a1ee:	46bd      	mov	sp, r7
 800a1f0:	bd80      	pop	{r7, pc}
 800a1f2:	bf00      	nop
 800a1f4:	20007288 	.word	0x20007288
 800a1f8:	20007264 	.word	0x20007264
 800a1fc:	e000ed04 	.word	0xe000ed04

0800a200 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a200:	b580      	push	{r7, lr}
 800a202:	b084      	sub	sp, #16
 800a204:	af00      	add	r7, sp, #0
 800a206:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a208:	2300      	movs	r3, #0
 800a20a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d017      	beq.n	800a242 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a212:	4b13      	ldr	r3, [pc, #76]	; (800a260 <vTaskDelay+0x60>)
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	2b00      	cmp	r3, #0
 800a218:	d00a      	beq.n	800a230 <vTaskDelay+0x30>
	__asm volatile
 800a21a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a21e:	f383 8811 	msr	BASEPRI, r3
 800a222:	f3bf 8f6f 	isb	sy
 800a226:	f3bf 8f4f 	dsb	sy
 800a22a:	60bb      	str	r3, [r7, #8]
}
 800a22c:	bf00      	nop
 800a22e:	e7fe      	b.n	800a22e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800a230:	f000 f87c 	bl	800a32c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a234:	2100      	movs	r1, #0
 800a236:	6878      	ldr	r0, [r7, #4]
 800a238:	f000 fdd6 	bl	800ade8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a23c:	f000 f884 	bl	800a348 <xTaskResumeAll>
 800a240:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	2b00      	cmp	r3, #0
 800a246:	d107      	bne.n	800a258 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800a248:	4b06      	ldr	r3, [pc, #24]	; (800a264 <vTaskDelay+0x64>)
 800a24a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a24e:	601a      	str	r2, [r3, #0]
 800a250:	f3bf 8f4f 	dsb	sy
 800a254:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a258:	bf00      	nop
 800a25a:	3710      	adds	r7, #16
 800a25c:	46bd      	mov	sp, r7
 800a25e:	bd80      	pop	{r7, pc}
 800a260:	20007288 	.word	0x20007288
 800a264:	e000ed04 	.word	0xe000ed04

0800a268 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a268:	b580      	push	{r7, lr}
 800a26a:	b08a      	sub	sp, #40	; 0x28
 800a26c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a26e:	2300      	movs	r3, #0
 800a270:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a272:	2300      	movs	r3, #0
 800a274:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a276:	463a      	mov	r2, r7
 800a278:	1d39      	adds	r1, r7, #4
 800a27a:	f107 0308 	add.w	r3, r7, #8
 800a27e:	4618      	mov	r0, r3
 800a280:	f7f8 fc26 	bl	8002ad0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a284:	6839      	ldr	r1, [r7, #0]
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	68ba      	ldr	r2, [r7, #8]
 800a28a:	9202      	str	r2, [sp, #8]
 800a28c:	9301      	str	r3, [sp, #4]
 800a28e:	2300      	movs	r3, #0
 800a290:	9300      	str	r3, [sp, #0]
 800a292:	2300      	movs	r3, #0
 800a294:	460a      	mov	r2, r1
 800a296:	491f      	ldr	r1, [pc, #124]	; (800a314 <vTaskStartScheduler+0xac>)
 800a298:	481f      	ldr	r0, [pc, #124]	; (800a318 <vTaskStartScheduler+0xb0>)
 800a29a:	f7ff fde5 	bl	8009e68 <xTaskCreateStatic>
 800a29e:	4603      	mov	r3, r0
 800a2a0:	4a1e      	ldr	r2, [pc, #120]	; (800a31c <vTaskStartScheduler+0xb4>)
 800a2a2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a2a4:	4b1d      	ldr	r3, [pc, #116]	; (800a31c <vTaskStartScheduler+0xb4>)
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d002      	beq.n	800a2b2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a2ac:	2301      	movs	r3, #1
 800a2ae:	617b      	str	r3, [r7, #20]
 800a2b0:	e001      	b.n	800a2b6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a2b2:	2300      	movs	r3, #0
 800a2b4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a2b6:	697b      	ldr	r3, [r7, #20]
 800a2b8:	2b01      	cmp	r3, #1
 800a2ba:	d118      	bne.n	800a2ee <vTaskStartScheduler+0x86>
	__asm volatile
 800a2bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2c0:	f383 8811 	msr	BASEPRI, r3
 800a2c4:	f3bf 8f6f 	isb	sy
 800a2c8:	f3bf 8f4f 	dsb	sy
 800a2cc:	613b      	str	r3, [r7, #16]
}
 800a2ce:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a2d0:	4b13      	ldr	r3, [pc, #76]	; (800a320 <vTaskStartScheduler+0xb8>)
 800a2d2:	f04f 32ff 	mov.w	r2, #4294967295
 800a2d6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a2d8:	4b12      	ldr	r3, [pc, #72]	; (800a324 <vTaskStartScheduler+0xbc>)
 800a2da:	2201      	movs	r2, #1
 800a2dc:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a2de:	4b12      	ldr	r3, [pc, #72]	; (800a328 <vTaskStartScheduler+0xc0>)
 800a2e0:	2200      	movs	r2, #0
 800a2e2:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 800a2e4:	f7f8 fbdc 	bl	8002aa0 <configureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a2e8:	f000 fe72 	bl	800afd0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a2ec:	e00e      	b.n	800a30c <vTaskStartScheduler+0xa4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a2ee:	697b      	ldr	r3, [r7, #20]
 800a2f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2f4:	d10a      	bne.n	800a30c <vTaskStartScheduler+0xa4>
	__asm volatile
 800a2f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2fa:	f383 8811 	msr	BASEPRI, r3
 800a2fe:	f3bf 8f6f 	isb	sy
 800a302:	f3bf 8f4f 	dsb	sy
 800a306:	60fb      	str	r3, [r7, #12]
}
 800a308:	bf00      	nop
 800a30a:	e7fe      	b.n	800a30a <vTaskStartScheduler+0xa2>
}
 800a30c:	bf00      	nop
 800a30e:	3718      	adds	r7, #24
 800a310:	46bd      	mov	sp, r7
 800a312:	bd80      	pop	{r7, pc}
 800a314:	0800b430 	.word	0x0800b430
 800a318:	0800a911 	.word	0x0800a911
 800a31c:	20007284 	.word	0x20007284
 800a320:	20007280 	.word	0x20007280
 800a324:	2000726c 	.word	0x2000726c
 800a328:	20007264 	.word	0x20007264

0800a32c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a32c:	b480      	push	{r7}
 800a32e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800a330:	4b04      	ldr	r3, [pc, #16]	; (800a344 <vTaskSuspendAll+0x18>)
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	3301      	adds	r3, #1
 800a336:	4a03      	ldr	r2, [pc, #12]	; (800a344 <vTaskSuspendAll+0x18>)
 800a338:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800a33a:	bf00      	nop
 800a33c:	46bd      	mov	sp, r7
 800a33e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a342:	4770      	bx	lr
 800a344:	20007288 	.word	0x20007288

0800a348 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a348:	b580      	push	{r7, lr}
 800a34a:	b084      	sub	sp, #16
 800a34c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a34e:	2300      	movs	r3, #0
 800a350:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a352:	2300      	movs	r3, #0
 800a354:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a356:	4b41      	ldr	r3, [pc, #260]	; (800a45c <xTaskResumeAll+0x114>)
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d10a      	bne.n	800a374 <xTaskResumeAll+0x2c>
	__asm volatile
 800a35e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a362:	f383 8811 	msr	BASEPRI, r3
 800a366:	f3bf 8f6f 	isb	sy
 800a36a:	f3bf 8f4f 	dsb	sy
 800a36e:	603b      	str	r3, [r7, #0]
}
 800a370:	bf00      	nop
 800a372:	e7fe      	b.n	800a372 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a374:	f000 fece 	bl	800b114 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a378:	4b38      	ldr	r3, [pc, #224]	; (800a45c <xTaskResumeAll+0x114>)
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	3b01      	subs	r3, #1
 800a37e:	4a37      	ldr	r2, [pc, #220]	; (800a45c <xTaskResumeAll+0x114>)
 800a380:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a382:	4b36      	ldr	r3, [pc, #216]	; (800a45c <xTaskResumeAll+0x114>)
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	2b00      	cmp	r3, #0
 800a388:	d161      	bne.n	800a44e <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a38a:	4b35      	ldr	r3, [pc, #212]	; (800a460 <xTaskResumeAll+0x118>)
 800a38c:	681b      	ldr	r3, [r3, #0]
 800a38e:	2b00      	cmp	r3, #0
 800a390:	d05d      	beq.n	800a44e <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a392:	e02e      	b.n	800a3f2 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a394:	4b33      	ldr	r3, [pc, #204]	; (800a464 <xTaskResumeAll+0x11c>)
 800a396:	68db      	ldr	r3, [r3, #12]
 800a398:	68db      	ldr	r3, [r3, #12]
 800a39a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	3318      	adds	r3, #24
 800a3a0:	4618      	mov	r0, r3
 800a3a2:	f7ff f86d 	bl	8009480 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	3304      	adds	r3, #4
 800a3aa:	4618      	mov	r0, r3
 800a3ac:	f7ff f868 	bl	8009480 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a3b4:	2201      	movs	r2, #1
 800a3b6:	409a      	lsls	r2, r3
 800a3b8:	4b2b      	ldr	r3, [pc, #172]	; (800a468 <xTaskResumeAll+0x120>)
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	4313      	orrs	r3, r2
 800a3be:	4a2a      	ldr	r2, [pc, #168]	; (800a468 <xTaskResumeAll+0x120>)
 800a3c0:	6013      	str	r3, [r2, #0]
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a3c6:	4613      	mov	r3, r2
 800a3c8:	009b      	lsls	r3, r3, #2
 800a3ca:	4413      	add	r3, r2
 800a3cc:	009b      	lsls	r3, r3, #2
 800a3ce:	4a27      	ldr	r2, [pc, #156]	; (800a46c <xTaskResumeAll+0x124>)
 800a3d0:	441a      	add	r2, r3
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	3304      	adds	r3, #4
 800a3d6:	4619      	mov	r1, r3
 800a3d8:	4610      	mov	r0, r2
 800a3da:	f7fe fff4 	bl	80093c6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a3de:	68fb      	ldr	r3, [r7, #12]
 800a3e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a3e2:	4b23      	ldr	r3, [pc, #140]	; (800a470 <xTaskResumeAll+0x128>)
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a3e8:	429a      	cmp	r2, r3
 800a3ea:	d302      	bcc.n	800a3f2 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800a3ec:	4b21      	ldr	r3, [pc, #132]	; (800a474 <xTaskResumeAll+0x12c>)
 800a3ee:	2201      	movs	r2, #1
 800a3f0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a3f2:	4b1c      	ldr	r3, [pc, #112]	; (800a464 <xTaskResumeAll+0x11c>)
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d1cc      	bne.n	800a394 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d001      	beq.n	800a404 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a400:	f000 fb16 	bl	800aa30 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a404:	4b1c      	ldr	r3, [pc, #112]	; (800a478 <xTaskResumeAll+0x130>)
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d010      	beq.n	800a432 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a410:	f000 f846 	bl	800a4a0 <xTaskIncrementTick>
 800a414:	4603      	mov	r3, r0
 800a416:	2b00      	cmp	r3, #0
 800a418:	d002      	beq.n	800a420 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800a41a:	4b16      	ldr	r3, [pc, #88]	; (800a474 <xTaskResumeAll+0x12c>)
 800a41c:	2201      	movs	r2, #1
 800a41e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	3b01      	subs	r3, #1
 800a424:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d1f1      	bne.n	800a410 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 800a42c:	4b12      	ldr	r3, [pc, #72]	; (800a478 <xTaskResumeAll+0x130>)
 800a42e:	2200      	movs	r2, #0
 800a430:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a432:	4b10      	ldr	r3, [pc, #64]	; (800a474 <xTaskResumeAll+0x12c>)
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	2b00      	cmp	r3, #0
 800a438:	d009      	beq.n	800a44e <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a43a:	2301      	movs	r3, #1
 800a43c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a43e:	4b0f      	ldr	r3, [pc, #60]	; (800a47c <xTaskResumeAll+0x134>)
 800a440:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a444:	601a      	str	r2, [r3, #0]
 800a446:	f3bf 8f4f 	dsb	sy
 800a44a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a44e:	f000 fe91 	bl	800b174 <vPortExitCritical>

	return xAlreadyYielded;
 800a452:	68bb      	ldr	r3, [r7, #8]
}
 800a454:	4618      	mov	r0, r3
 800a456:	3710      	adds	r7, #16
 800a458:	46bd      	mov	sp, r7
 800a45a:	bd80      	pop	{r7, pc}
 800a45c:	20007288 	.word	0x20007288
 800a460:	20007260 	.word	0x20007260
 800a464:	20007220 	.word	0x20007220
 800a468:	20007268 	.word	0x20007268
 800a46c:	20007164 	.word	0x20007164
 800a470:	20007160 	.word	0x20007160
 800a474:	20007274 	.word	0x20007274
 800a478:	20007270 	.word	0x20007270
 800a47c:	e000ed04 	.word	0xe000ed04

0800a480 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a480:	b480      	push	{r7}
 800a482:	b083      	sub	sp, #12
 800a484:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800a486:	4b05      	ldr	r3, [pc, #20]	; (800a49c <xTaskGetTickCount+0x1c>)
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800a48c:	687b      	ldr	r3, [r7, #4]
}
 800a48e:	4618      	mov	r0, r3
 800a490:	370c      	adds	r7, #12
 800a492:	46bd      	mov	sp, r7
 800a494:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a498:	4770      	bx	lr
 800a49a:	bf00      	nop
 800a49c:	20007264 	.word	0x20007264

0800a4a0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a4a0:	b580      	push	{r7, lr}
 800a4a2:	b086      	sub	sp, #24
 800a4a4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a4a6:	2300      	movs	r3, #0
 800a4a8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a4aa:	4b4e      	ldr	r3, [pc, #312]	; (800a5e4 <xTaskIncrementTick+0x144>)
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	f040 808e 	bne.w	800a5d0 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a4b4:	4b4c      	ldr	r3, [pc, #304]	; (800a5e8 <xTaskIncrementTick+0x148>)
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	3301      	adds	r3, #1
 800a4ba:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a4bc:	4a4a      	ldr	r2, [pc, #296]	; (800a5e8 <xTaskIncrementTick+0x148>)
 800a4be:	693b      	ldr	r3, [r7, #16]
 800a4c0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a4c2:	693b      	ldr	r3, [r7, #16]
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d120      	bne.n	800a50a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800a4c8:	4b48      	ldr	r3, [pc, #288]	; (800a5ec <xTaskIncrementTick+0x14c>)
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d00a      	beq.n	800a4e8 <xTaskIncrementTick+0x48>
	__asm volatile
 800a4d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4d6:	f383 8811 	msr	BASEPRI, r3
 800a4da:	f3bf 8f6f 	isb	sy
 800a4de:	f3bf 8f4f 	dsb	sy
 800a4e2:	603b      	str	r3, [r7, #0]
}
 800a4e4:	bf00      	nop
 800a4e6:	e7fe      	b.n	800a4e6 <xTaskIncrementTick+0x46>
 800a4e8:	4b40      	ldr	r3, [pc, #256]	; (800a5ec <xTaskIncrementTick+0x14c>)
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	60fb      	str	r3, [r7, #12]
 800a4ee:	4b40      	ldr	r3, [pc, #256]	; (800a5f0 <xTaskIncrementTick+0x150>)
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	4a3e      	ldr	r2, [pc, #248]	; (800a5ec <xTaskIncrementTick+0x14c>)
 800a4f4:	6013      	str	r3, [r2, #0]
 800a4f6:	4a3e      	ldr	r2, [pc, #248]	; (800a5f0 <xTaskIncrementTick+0x150>)
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	6013      	str	r3, [r2, #0]
 800a4fc:	4b3d      	ldr	r3, [pc, #244]	; (800a5f4 <xTaskIncrementTick+0x154>)
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	3301      	adds	r3, #1
 800a502:	4a3c      	ldr	r2, [pc, #240]	; (800a5f4 <xTaskIncrementTick+0x154>)
 800a504:	6013      	str	r3, [r2, #0]
 800a506:	f000 fa93 	bl	800aa30 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a50a:	4b3b      	ldr	r3, [pc, #236]	; (800a5f8 <xTaskIncrementTick+0x158>)
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	693a      	ldr	r2, [r7, #16]
 800a510:	429a      	cmp	r2, r3
 800a512:	d348      	bcc.n	800a5a6 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a514:	4b35      	ldr	r3, [pc, #212]	; (800a5ec <xTaskIncrementTick+0x14c>)
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d104      	bne.n	800a528 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a51e:	4b36      	ldr	r3, [pc, #216]	; (800a5f8 <xTaskIncrementTick+0x158>)
 800a520:	f04f 32ff 	mov.w	r2, #4294967295
 800a524:	601a      	str	r2, [r3, #0]
					break;
 800a526:	e03e      	b.n	800a5a6 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a528:	4b30      	ldr	r3, [pc, #192]	; (800a5ec <xTaskIncrementTick+0x14c>)
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	68db      	ldr	r3, [r3, #12]
 800a52e:	68db      	ldr	r3, [r3, #12]
 800a530:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a532:	68bb      	ldr	r3, [r7, #8]
 800a534:	685b      	ldr	r3, [r3, #4]
 800a536:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a538:	693a      	ldr	r2, [r7, #16]
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	429a      	cmp	r2, r3
 800a53e:	d203      	bcs.n	800a548 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a540:	4a2d      	ldr	r2, [pc, #180]	; (800a5f8 <xTaskIncrementTick+0x158>)
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a546:	e02e      	b.n	800a5a6 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a548:	68bb      	ldr	r3, [r7, #8]
 800a54a:	3304      	adds	r3, #4
 800a54c:	4618      	mov	r0, r3
 800a54e:	f7fe ff97 	bl	8009480 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a552:	68bb      	ldr	r3, [r7, #8]
 800a554:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a556:	2b00      	cmp	r3, #0
 800a558:	d004      	beq.n	800a564 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a55a:	68bb      	ldr	r3, [r7, #8]
 800a55c:	3318      	adds	r3, #24
 800a55e:	4618      	mov	r0, r3
 800a560:	f7fe ff8e 	bl	8009480 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a564:	68bb      	ldr	r3, [r7, #8]
 800a566:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a568:	2201      	movs	r2, #1
 800a56a:	409a      	lsls	r2, r3
 800a56c:	4b23      	ldr	r3, [pc, #140]	; (800a5fc <xTaskIncrementTick+0x15c>)
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	4313      	orrs	r3, r2
 800a572:	4a22      	ldr	r2, [pc, #136]	; (800a5fc <xTaskIncrementTick+0x15c>)
 800a574:	6013      	str	r3, [r2, #0]
 800a576:	68bb      	ldr	r3, [r7, #8]
 800a578:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a57a:	4613      	mov	r3, r2
 800a57c:	009b      	lsls	r3, r3, #2
 800a57e:	4413      	add	r3, r2
 800a580:	009b      	lsls	r3, r3, #2
 800a582:	4a1f      	ldr	r2, [pc, #124]	; (800a600 <xTaskIncrementTick+0x160>)
 800a584:	441a      	add	r2, r3
 800a586:	68bb      	ldr	r3, [r7, #8]
 800a588:	3304      	adds	r3, #4
 800a58a:	4619      	mov	r1, r3
 800a58c:	4610      	mov	r0, r2
 800a58e:	f7fe ff1a 	bl	80093c6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a592:	68bb      	ldr	r3, [r7, #8]
 800a594:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a596:	4b1b      	ldr	r3, [pc, #108]	; (800a604 <xTaskIncrementTick+0x164>)
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a59c:	429a      	cmp	r2, r3
 800a59e:	d3b9      	bcc.n	800a514 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800a5a0:	2301      	movs	r3, #1
 800a5a2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a5a4:	e7b6      	b.n	800a514 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a5a6:	4b17      	ldr	r3, [pc, #92]	; (800a604 <xTaskIncrementTick+0x164>)
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a5ac:	4914      	ldr	r1, [pc, #80]	; (800a600 <xTaskIncrementTick+0x160>)
 800a5ae:	4613      	mov	r3, r2
 800a5b0:	009b      	lsls	r3, r3, #2
 800a5b2:	4413      	add	r3, r2
 800a5b4:	009b      	lsls	r3, r3, #2
 800a5b6:	440b      	add	r3, r1
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	2b01      	cmp	r3, #1
 800a5bc:	d901      	bls.n	800a5c2 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800a5be:	2301      	movs	r3, #1
 800a5c0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a5c2:	4b11      	ldr	r3, [pc, #68]	; (800a608 <xTaskIncrementTick+0x168>)
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	2b00      	cmp	r3, #0
 800a5c8:	d007      	beq.n	800a5da <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800a5ca:	2301      	movs	r3, #1
 800a5cc:	617b      	str	r3, [r7, #20]
 800a5ce:	e004      	b.n	800a5da <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a5d0:	4b0e      	ldr	r3, [pc, #56]	; (800a60c <xTaskIncrementTick+0x16c>)
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	3301      	adds	r3, #1
 800a5d6:	4a0d      	ldr	r2, [pc, #52]	; (800a60c <xTaskIncrementTick+0x16c>)
 800a5d8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a5da:	697b      	ldr	r3, [r7, #20]
}
 800a5dc:	4618      	mov	r0, r3
 800a5de:	3718      	adds	r7, #24
 800a5e0:	46bd      	mov	sp, r7
 800a5e2:	bd80      	pop	{r7, pc}
 800a5e4:	20007288 	.word	0x20007288
 800a5e8:	20007264 	.word	0x20007264
 800a5ec:	20007218 	.word	0x20007218
 800a5f0:	2000721c 	.word	0x2000721c
 800a5f4:	20007278 	.word	0x20007278
 800a5f8:	20007280 	.word	0x20007280
 800a5fc:	20007268 	.word	0x20007268
 800a600:	20007164 	.word	0x20007164
 800a604:	20007160 	.word	0x20007160
 800a608:	20007274 	.word	0x20007274
 800a60c:	20007270 	.word	0x20007270

0800a610 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a610:	b580      	push	{r7, lr}
 800a612:	b086      	sub	sp, #24
 800a614:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a616:	4b32      	ldr	r3, [pc, #200]	; (800a6e0 <vTaskSwitchContext+0xd0>)
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d003      	beq.n	800a626 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a61e:	4b31      	ldr	r3, [pc, #196]	; (800a6e4 <vTaskSwitchContext+0xd4>)
 800a620:	2201      	movs	r2, #1
 800a622:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a624:	e058      	b.n	800a6d8 <vTaskSwitchContext+0xc8>
		xYieldPending = pdFALSE;
 800a626:	4b2f      	ldr	r3, [pc, #188]	; (800a6e4 <vTaskSwitchContext+0xd4>)
 800a628:	2200      	movs	r2, #0
 800a62a:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 800a62c:	f7f8 fa44 	bl	8002ab8 <getRunTimeCounterValue>
 800a630:	4603      	mov	r3, r0
 800a632:	4a2d      	ldr	r2, [pc, #180]	; (800a6e8 <vTaskSwitchContext+0xd8>)
 800a634:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 800a636:	4b2c      	ldr	r3, [pc, #176]	; (800a6e8 <vTaskSwitchContext+0xd8>)
 800a638:	681a      	ldr	r2, [r3, #0]
 800a63a:	4b2c      	ldr	r3, [pc, #176]	; (800a6ec <vTaskSwitchContext+0xdc>)
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	429a      	cmp	r2, r3
 800a640:	d909      	bls.n	800a656 <vTaskSwitchContext+0x46>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 800a642:	4b2b      	ldr	r3, [pc, #172]	; (800a6f0 <vTaskSwitchContext+0xe0>)
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800a648:	4a27      	ldr	r2, [pc, #156]	; (800a6e8 <vTaskSwitchContext+0xd8>)
 800a64a:	6810      	ldr	r0, [r2, #0]
 800a64c:	4a27      	ldr	r2, [pc, #156]	; (800a6ec <vTaskSwitchContext+0xdc>)
 800a64e:	6812      	ldr	r2, [r2, #0]
 800a650:	1a82      	subs	r2, r0, r2
 800a652:	440a      	add	r2, r1
 800a654:	64da      	str	r2, [r3, #76]	; 0x4c
			ulTaskSwitchedInTime = ulTotalRunTime;
 800a656:	4b24      	ldr	r3, [pc, #144]	; (800a6e8 <vTaskSwitchContext+0xd8>)
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	4a24      	ldr	r2, [pc, #144]	; (800a6ec <vTaskSwitchContext+0xdc>)
 800a65c:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a65e:	4b25      	ldr	r3, [pc, #148]	; (800a6f4 <vTaskSwitchContext+0xe4>)
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	fab3 f383 	clz	r3, r3
 800a66a:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800a66c:	7afb      	ldrb	r3, [r7, #11]
 800a66e:	f1c3 031f 	rsb	r3, r3, #31
 800a672:	617b      	str	r3, [r7, #20]
 800a674:	4920      	ldr	r1, [pc, #128]	; (800a6f8 <vTaskSwitchContext+0xe8>)
 800a676:	697a      	ldr	r2, [r7, #20]
 800a678:	4613      	mov	r3, r2
 800a67a:	009b      	lsls	r3, r3, #2
 800a67c:	4413      	add	r3, r2
 800a67e:	009b      	lsls	r3, r3, #2
 800a680:	440b      	add	r3, r1
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	2b00      	cmp	r3, #0
 800a686:	d10a      	bne.n	800a69e <vTaskSwitchContext+0x8e>
	__asm volatile
 800a688:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a68c:	f383 8811 	msr	BASEPRI, r3
 800a690:	f3bf 8f6f 	isb	sy
 800a694:	f3bf 8f4f 	dsb	sy
 800a698:	607b      	str	r3, [r7, #4]
}
 800a69a:	bf00      	nop
 800a69c:	e7fe      	b.n	800a69c <vTaskSwitchContext+0x8c>
 800a69e:	697a      	ldr	r2, [r7, #20]
 800a6a0:	4613      	mov	r3, r2
 800a6a2:	009b      	lsls	r3, r3, #2
 800a6a4:	4413      	add	r3, r2
 800a6a6:	009b      	lsls	r3, r3, #2
 800a6a8:	4a13      	ldr	r2, [pc, #76]	; (800a6f8 <vTaskSwitchContext+0xe8>)
 800a6aa:	4413      	add	r3, r2
 800a6ac:	613b      	str	r3, [r7, #16]
 800a6ae:	693b      	ldr	r3, [r7, #16]
 800a6b0:	685b      	ldr	r3, [r3, #4]
 800a6b2:	685a      	ldr	r2, [r3, #4]
 800a6b4:	693b      	ldr	r3, [r7, #16]
 800a6b6:	605a      	str	r2, [r3, #4]
 800a6b8:	693b      	ldr	r3, [r7, #16]
 800a6ba:	685a      	ldr	r2, [r3, #4]
 800a6bc:	693b      	ldr	r3, [r7, #16]
 800a6be:	3308      	adds	r3, #8
 800a6c0:	429a      	cmp	r2, r3
 800a6c2:	d104      	bne.n	800a6ce <vTaskSwitchContext+0xbe>
 800a6c4:	693b      	ldr	r3, [r7, #16]
 800a6c6:	685b      	ldr	r3, [r3, #4]
 800a6c8:	685a      	ldr	r2, [r3, #4]
 800a6ca:	693b      	ldr	r3, [r7, #16]
 800a6cc:	605a      	str	r2, [r3, #4]
 800a6ce:	693b      	ldr	r3, [r7, #16]
 800a6d0:	685b      	ldr	r3, [r3, #4]
 800a6d2:	68db      	ldr	r3, [r3, #12]
 800a6d4:	4a06      	ldr	r2, [pc, #24]	; (800a6f0 <vTaskSwitchContext+0xe0>)
 800a6d6:	6013      	str	r3, [r2, #0]
}
 800a6d8:	bf00      	nop
 800a6da:	3718      	adds	r7, #24
 800a6dc:	46bd      	mov	sp, r7
 800a6de:	bd80      	pop	{r7, pc}
 800a6e0:	20007288 	.word	0x20007288
 800a6e4:	20007274 	.word	0x20007274
 800a6e8:	20007290 	.word	0x20007290
 800a6ec:	2000728c 	.word	0x2000728c
 800a6f0:	20007160 	.word	0x20007160
 800a6f4:	20007268 	.word	0x20007268
 800a6f8:	20007164 	.word	0x20007164

0800a6fc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a6fc:	b580      	push	{r7, lr}
 800a6fe:	b084      	sub	sp, #16
 800a700:	af00      	add	r7, sp, #0
 800a702:	6078      	str	r0, [r7, #4]
 800a704:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d10a      	bne.n	800a722 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800a70c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a710:	f383 8811 	msr	BASEPRI, r3
 800a714:	f3bf 8f6f 	isb	sy
 800a718:	f3bf 8f4f 	dsb	sy
 800a71c:	60fb      	str	r3, [r7, #12]
}
 800a71e:	bf00      	nop
 800a720:	e7fe      	b.n	800a720 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a722:	4b07      	ldr	r3, [pc, #28]	; (800a740 <vTaskPlaceOnEventList+0x44>)
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	3318      	adds	r3, #24
 800a728:	4619      	mov	r1, r3
 800a72a:	6878      	ldr	r0, [r7, #4]
 800a72c:	f7fe fe6f 	bl	800940e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a730:	2101      	movs	r1, #1
 800a732:	6838      	ldr	r0, [r7, #0]
 800a734:	f000 fb58 	bl	800ade8 <prvAddCurrentTaskToDelayedList>
}
 800a738:	bf00      	nop
 800a73a:	3710      	adds	r7, #16
 800a73c:	46bd      	mov	sp, r7
 800a73e:	bd80      	pop	{r7, pc}
 800a740:	20007160 	.word	0x20007160

0800a744 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a744:	b580      	push	{r7, lr}
 800a746:	b086      	sub	sp, #24
 800a748:	af00      	add	r7, sp, #0
 800a74a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	68db      	ldr	r3, [r3, #12]
 800a750:	68db      	ldr	r3, [r3, #12]
 800a752:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a754:	693b      	ldr	r3, [r7, #16]
 800a756:	2b00      	cmp	r3, #0
 800a758:	d10a      	bne.n	800a770 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800a75a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a75e:	f383 8811 	msr	BASEPRI, r3
 800a762:	f3bf 8f6f 	isb	sy
 800a766:	f3bf 8f4f 	dsb	sy
 800a76a:	60fb      	str	r3, [r7, #12]
}
 800a76c:	bf00      	nop
 800a76e:	e7fe      	b.n	800a76e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a770:	693b      	ldr	r3, [r7, #16]
 800a772:	3318      	adds	r3, #24
 800a774:	4618      	mov	r0, r3
 800a776:	f7fe fe83 	bl	8009480 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a77a:	4b1d      	ldr	r3, [pc, #116]	; (800a7f0 <xTaskRemoveFromEventList+0xac>)
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d11c      	bne.n	800a7bc <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a782:	693b      	ldr	r3, [r7, #16]
 800a784:	3304      	adds	r3, #4
 800a786:	4618      	mov	r0, r3
 800a788:	f7fe fe7a 	bl	8009480 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a78c:	693b      	ldr	r3, [r7, #16]
 800a78e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a790:	2201      	movs	r2, #1
 800a792:	409a      	lsls	r2, r3
 800a794:	4b17      	ldr	r3, [pc, #92]	; (800a7f4 <xTaskRemoveFromEventList+0xb0>)
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	4313      	orrs	r3, r2
 800a79a:	4a16      	ldr	r2, [pc, #88]	; (800a7f4 <xTaskRemoveFromEventList+0xb0>)
 800a79c:	6013      	str	r3, [r2, #0]
 800a79e:	693b      	ldr	r3, [r7, #16]
 800a7a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a7a2:	4613      	mov	r3, r2
 800a7a4:	009b      	lsls	r3, r3, #2
 800a7a6:	4413      	add	r3, r2
 800a7a8:	009b      	lsls	r3, r3, #2
 800a7aa:	4a13      	ldr	r2, [pc, #76]	; (800a7f8 <xTaskRemoveFromEventList+0xb4>)
 800a7ac:	441a      	add	r2, r3
 800a7ae:	693b      	ldr	r3, [r7, #16]
 800a7b0:	3304      	adds	r3, #4
 800a7b2:	4619      	mov	r1, r3
 800a7b4:	4610      	mov	r0, r2
 800a7b6:	f7fe fe06 	bl	80093c6 <vListInsertEnd>
 800a7ba:	e005      	b.n	800a7c8 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a7bc:	693b      	ldr	r3, [r7, #16]
 800a7be:	3318      	adds	r3, #24
 800a7c0:	4619      	mov	r1, r3
 800a7c2:	480e      	ldr	r0, [pc, #56]	; (800a7fc <xTaskRemoveFromEventList+0xb8>)
 800a7c4:	f7fe fdff 	bl	80093c6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a7c8:	693b      	ldr	r3, [r7, #16]
 800a7ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a7cc:	4b0c      	ldr	r3, [pc, #48]	; (800a800 <xTaskRemoveFromEventList+0xbc>)
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a7d2:	429a      	cmp	r2, r3
 800a7d4:	d905      	bls.n	800a7e2 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a7d6:	2301      	movs	r3, #1
 800a7d8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a7da:	4b0a      	ldr	r3, [pc, #40]	; (800a804 <xTaskRemoveFromEventList+0xc0>)
 800a7dc:	2201      	movs	r2, #1
 800a7de:	601a      	str	r2, [r3, #0]
 800a7e0:	e001      	b.n	800a7e6 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800a7e2:	2300      	movs	r3, #0
 800a7e4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a7e6:	697b      	ldr	r3, [r7, #20]
}
 800a7e8:	4618      	mov	r0, r3
 800a7ea:	3718      	adds	r7, #24
 800a7ec:	46bd      	mov	sp, r7
 800a7ee:	bd80      	pop	{r7, pc}
 800a7f0:	20007288 	.word	0x20007288
 800a7f4:	20007268 	.word	0x20007268
 800a7f8:	20007164 	.word	0x20007164
 800a7fc:	20007220 	.word	0x20007220
 800a800:	20007160 	.word	0x20007160
 800a804:	20007274 	.word	0x20007274

0800a808 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a808:	b480      	push	{r7}
 800a80a:	b083      	sub	sp, #12
 800a80c:	af00      	add	r7, sp, #0
 800a80e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a810:	4b06      	ldr	r3, [pc, #24]	; (800a82c <vTaskInternalSetTimeOutState+0x24>)
 800a812:	681a      	ldr	r2, [r3, #0]
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a818:	4b05      	ldr	r3, [pc, #20]	; (800a830 <vTaskInternalSetTimeOutState+0x28>)
 800a81a:	681a      	ldr	r2, [r3, #0]
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	605a      	str	r2, [r3, #4]
}
 800a820:	bf00      	nop
 800a822:	370c      	adds	r7, #12
 800a824:	46bd      	mov	sp, r7
 800a826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a82a:	4770      	bx	lr
 800a82c:	20007278 	.word	0x20007278
 800a830:	20007264 	.word	0x20007264

0800a834 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a834:	b580      	push	{r7, lr}
 800a836:	b088      	sub	sp, #32
 800a838:	af00      	add	r7, sp, #0
 800a83a:	6078      	str	r0, [r7, #4]
 800a83c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	2b00      	cmp	r3, #0
 800a842:	d10a      	bne.n	800a85a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800a844:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a848:	f383 8811 	msr	BASEPRI, r3
 800a84c:	f3bf 8f6f 	isb	sy
 800a850:	f3bf 8f4f 	dsb	sy
 800a854:	613b      	str	r3, [r7, #16]
}
 800a856:	bf00      	nop
 800a858:	e7fe      	b.n	800a858 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800a85a:	683b      	ldr	r3, [r7, #0]
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	d10a      	bne.n	800a876 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800a860:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a864:	f383 8811 	msr	BASEPRI, r3
 800a868:	f3bf 8f6f 	isb	sy
 800a86c:	f3bf 8f4f 	dsb	sy
 800a870:	60fb      	str	r3, [r7, #12]
}
 800a872:	bf00      	nop
 800a874:	e7fe      	b.n	800a874 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800a876:	f000 fc4d 	bl	800b114 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a87a:	4b1d      	ldr	r3, [pc, #116]	; (800a8f0 <xTaskCheckForTimeOut+0xbc>)
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	685b      	ldr	r3, [r3, #4]
 800a884:	69ba      	ldr	r2, [r7, #24]
 800a886:	1ad3      	subs	r3, r2, r3
 800a888:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a88a:	683b      	ldr	r3, [r7, #0]
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a892:	d102      	bne.n	800a89a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a894:	2300      	movs	r3, #0
 800a896:	61fb      	str	r3, [r7, #28]
 800a898:	e023      	b.n	800a8e2 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	681a      	ldr	r2, [r3, #0]
 800a89e:	4b15      	ldr	r3, [pc, #84]	; (800a8f4 <xTaskCheckForTimeOut+0xc0>)
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	429a      	cmp	r2, r3
 800a8a4:	d007      	beq.n	800a8b6 <xTaskCheckForTimeOut+0x82>
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	685b      	ldr	r3, [r3, #4]
 800a8aa:	69ba      	ldr	r2, [r7, #24]
 800a8ac:	429a      	cmp	r2, r3
 800a8ae:	d302      	bcc.n	800a8b6 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a8b0:	2301      	movs	r3, #1
 800a8b2:	61fb      	str	r3, [r7, #28]
 800a8b4:	e015      	b.n	800a8e2 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a8b6:	683b      	ldr	r3, [r7, #0]
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	697a      	ldr	r2, [r7, #20]
 800a8bc:	429a      	cmp	r2, r3
 800a8be:	d20b      	bcs.n	800a8d8 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a8c0:	683b      	ldr	r3, [r7, #0]
 800a8c2:	681a      	ldr	r2, [r3, #0]
 800a8c4:	697b      	ldr	r3, [r7, #20]
 800a8c6:	1ad2      	subs	r2, r2, r3
 800a8c8:	683b      	ldr	r3, [r7, #0]
 800a8ca:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a8cc:	6878      	ldr	r0, [r7, #4]
 800a8ce:	f7ff ff9b 	bl	800a808 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a8d2:	2300      	movs	r3, #0
 800a8d4:	61fb      	str	r3, [r7, #28]
 800a8d6:	e004      	b.n	800a8e2 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800a8d8:	683b      	ldr	r3, [r7, #0]
 800a8da:	2200      	movs	r2, #0
 800a8dc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a8de:	2301      	movs	r3, #1
 800a8e0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a8e2:	f000 fc47 	bl	800b174 <vPortExitCritical>

	return xReturn;
 800a8e6:	69fb      	ldr	r3, [r7, #28]
}
 800a8e8:	4618      	mov	r0, r3
 800a8ea:	3720      	adds	r7, #32
 800a8ec:	46bd      	mov	sp, r7
 800a8ee:	bd80      	pop	{r7, pc}
 800a8f0:	20007264 	.word	0x20007264
 800a8f4:	20007278 	.word	0x20007278

0800a8f8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a8f8:	b480      	push	{r7}
 800a8fa:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a8fc:	4b03      	ldr	r3, [pc, #12]	; (800a90c <vTaskMissedYield+0x14>)
 800a8fe:	2201      	movs	r2, #1
 800a900:	601a      	str	r2, [r3, #0]
}
 800a902:	bf00      	nop
 800a904:	46bd      	mov	sp, r7
 800a906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a90a:	4770      	bx	lr
 800a90c:	20007274 	.word	0x20007274

0800a910 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a910:	b580      	push	{r7, lr}
 800a912:	b082      	sub	sp, #8
 800a914:	af00      	add	r7, sp, #0
 800a916:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a918:	f000 f852 	bl	800a9c0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a91c:	4b06      	ldr	r3, [pc, #24]	; (800a938 <prvIdleTask+0x28>)
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	2b01      	cmp	r3, #1
 800a922:	d9f9      	bls.n	800a918 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a924:	4b05      	ldr	r3, [pc, #20]	; (800a93c <prvIdleTask+0x2c>)
 800a926:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a92a:	601a      	str	r2, [r3, #0]
 800a92c:	f3bf 8f4f 	dsb	sy
 800a930:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a934:	e7f0      	b.n	800a918 <prvIdleTask+0x8>
 800a936:	bf00      	nop
 800a938:	20007164 	.word	0x20007164
 800a93c:	e000ed04 	.word	0xe000ed04

0800a940 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a940:	b580      	push	{r7, lr}
 800a942:	b082      	sub	sp, #8
 800a944:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a946:	2300      	movs	r3, #0
 800a948:	607b      	str	r3, [r7, #4]
 800a94a:	e00c      	b.n	800a966 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a94c:	687a      	ldr	r2, [r7, #4]
 800a94e:	4613      	mov	r3, r2
 800a950:	009b      	lsls	r3, r3, #2
 800a952:	4413      	add	r3, r2
 800a954:	009b      	lsls	r3, r3, #2
 800a956:	4a12      	ldr	r2, [pc, #72]	; (800a9a0 <prvInitialiseTaskLists+0x60>)
 800a958:	4413      	add	r3, r2
 800a95a:	4618      	mov	r0, r3
 800a95c:	f7fe fd06 	bl	800936c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	3301      	adds	r3, #1
 800a964:	607b      	str	r3, [r7, #4]
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	2b06      	cmp	r3, #6
 800a96a:	d9ef      	bls.n	800a94c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a96c:	480d      	ldr	r0, [pc, #52]	; (800a9a4 <prvInitialiseTaskLists+0x64>)
 800a96e:	f7fe fcfd 	bl	800936c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a972:	480d      	ldr	r0, [pc, #52]	; (800a9a8 <prvInitialiseTaskLists+0x68>)
 800a974:	f7fe fcfa 	bl	800936c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a978:	480c      	ldr	r0, [pc, #48]	; (800a9ac <prvInitialiseTaskLists+0x6c>)
 800a97a:	f7fe fcf7 	bl	800936c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a97e:	480c      	ldr	r0, [pc, #48]	; (800a9b0 <prvInitialiseTaskLists+0x70>)
 800a980:	f7fe fcf4 	bl	800936c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a984:	480b      	ldr	r0, [pc, #44]	; (800a9b4 <prvInitialiseTaskLists+0x74>)
 800a986:	f7fe fcf1 	bl	800936c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a98a:	4b0b      	ldr	r3, [pc, #44]	; (800a9b8 <prvInitialiseTaskLists+0x78>)
 800a98c:	4a05      	ldr	r2, [pc, #20]	; (800a9a4 <prvInitialiseTaskLists+0x64>)
 800a98e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a990:	4b0a      	ldr	r3, [pc, #40]	; (800a9bc <prvInitialiseTaskLists+0x7c>)
 800a992:	4a05      	ldr	r2, [pc, #20]	; (800a9a8 <prvInitialiseTaskLists+0x68>)
 800a994:	601a      	str	r2, [r3, #0]
}
 800a996:	bf00      	nop
 800a998:	3708      	adds	r7, #8
 800a99a:	46bd      	mov	sp, r7
 800a99c:	bd80      	pop	{r7, pc}
 800a99e:	bf00      	nop
 800a9a0:	20007164 	.word	0x20007164
 800a9a4:	200071f0 	.word	0x200071f0
 800a9a8:	20007204 	.word	0x20007204
 800a9ac:	20007220 	.word	0x20007220
 800a9b0:	20007234 	.word	0x20007234
 800a9b4:	2000724c 	.word	0x2000724c
 800a9b8:	20007218 	.word	0x20007218
 800a9bc:	2000721c 	.word	0x2000721c

0800a9c0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a9c0:	b580      	push	{r7, lr}
 800a9c2:	b082      	sub	sp, #8
 800a9c4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a9c6:	e019      	b.n	800a9fc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a9c8:	f000 fba4 	bl	800b114 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a9cc:	4b10      	ldr	r3, [pc, #64]	; (800aa10 <prvCheckTasksWaitingTermination+0x50>)
 800a9ce:	68db      	ldr	r3, [r3, #12]
 800a9d0:	68db      	ldr	r3, [r3, #12]
 800a9d2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	3304      	adds	r3, #4
 800a9d8:	4618      	mov	r0, r3
 800a9da:	f7fe fd51 	bl	8009480 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a9de:	4b0d      	ldr	r3, [pc, #52]	; (800aa14 <prvCheckTasksWaitingTermination+0x54>)
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	3b01      	subs	r3, #1
 800a9e4:	4a0b      	ldr	r2, [pc, #44]	; (800aa14 <prvCheckTasksWaitingTermination+0x54>)
 800a9e6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a9e8:	4b0b      	ldr	r3, [pc, #44]	; (800aa18 <prvCheckTasksWaitingTermination+0x58>)
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	3b01      	subs	r3, #1
 800a9ee:	4a0a      	ldr	r2, [pc, #40]	; (800aa18 <prvCheckTasksWaitingTermination+0x58>)
 800a9f0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a9f2:	f000 fbbf 	bl	800b174 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a9f6:	6878      	ldr	r0, [r7, #4]
 800a9f8:	f000 f810 	bl	800aa1c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a9fc:	4b06      	ldr	r3, [pc, #24]	; (800aa18 <prvCheckTasksWaitingTermination+0x58>)
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	d1e1      	bne.n	800a9c8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800aa04:	bf00      	nop
 800aa06:	bf00      	nop
 800aa08:	3708      	adds	r7, #8
 800aa0a:	46bd      	mov	sp, r7
 800aa0c:	bd80      	pop	{r7, pc}
 800aa0e:	bf00      	nop
 800aa10:	20007234 	.word	0x20007234
 800aa14:	20007260 	.word	0x20007260
 800aa18:	20007248 	.word	0x20007248

0800aa1c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800aa1c:	b480      	push	{r7}
 800aa1e:	b083      	sub	sp, #12
 800aa20:	af00      	add	r7, sp, #0
 800aa22:	6078      	str	r0, [r7, #4]
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800aa24:	bf00      	nop
 800aa26:	370c      	adds	r7, #12
 800aa28:	46bd      	mov	sp, r7
 800aa2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa2e:	4770      	bx	lr

0800aa30 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800aa30:	b480      	push	{r7}
 800aa32:	b083      	sub	sp, #12
 800aa34:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800aa36:	4b0c      	ldr	r3, [pc, #48]	; (800aa68 <prvResetNextTaskUnblockTime+0x38>)
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d104      	bne.n	800aa4a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800aa40:	4b0a      	ldr	r3, [pc, #40]	; (800aa6c <prvResetNextTaskUnblockTime+0x3c>)
 800aa42:	f04f 32ff 	mov.w	r2, #4294967295
 800aa46:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800aa48:	e008      	b.n	800aa5c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aa4a:	4b07      	ldr	r3, [pc, #28]	; (800aa68 <prvResetNextTaskUnblockTime+0x38>)
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	68db      	ldr	r3, [r3, #12]
 800aa50:	68db      	ldr	r3, [r3, #12]
 800aa52:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	685b      	ldr	r3, [r3, #4]
 800aa58:	4a04      	ldr	r2, [pc, #16]	; (800aa6c <prvResetNextTaskUnblockTime+0x3c>)
 800aa5a:	6013      	str	r3, [r2, #0]
}
 800aa5c:	bf00      	nop
 800aa5e:	370c      	adds	r7, #12
 800aa60:	46bd      	mov	sp, r7
 800aa62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa66:	4770      	bx	lr
 800aa68:	20007218 	.word	0x20007218
 800aa6c:	20007280 	.word	0x20007280

0800aa70 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800aa70:	b480      	push	{r7}
 800aa72:	b083      	sub	sp, #12
 800aa74:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800aa76:	4b0b      	ldr	r3, [pc, #44]	; (800aaa4 <xTaskGetSchedulerState+0x34>)
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d102      	bne.n	800aa84 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800aa7e:	2301      	movs	r3, #1
 800aa80:	607b      	str	r3, [r7, #4]
 800aa82:	e008      	b.n	800aa96 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800aa84:	4b08      	ldr	r3, [pc, #32]	; (800aaa8 <xTaskGetSchedulerState+0x38>)
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d102      	bne.n	800aa92 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800aa8c:	2302      	movs	r3, #2
 800aa8e:	607b      	str	r3, [r7, #4]
 800aa90:	e001      	b.n	800aa96 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800aa92:	2300      	movs	r3, #0
 800aa94:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800aa96:	687b      	ldr	r3, [r7, #4]
	}
 800aa98:	4618      	mov	r0, r3
 800aa9a:	370c      	adds	r7, #12
 800aa9c:	46bd      	mov	sp, r7
 800aa9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaa2:	4770      	bx	lr
 800aaa4:	2000726c 	.word	0x2000726c
 800aaa8:	20007288 	.word	0x20007288

0800aaac <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800aaac:	b580      	push	{r7, lr}
 800aaae:	b084      	sub	sp, #16
 800aab0:	af00      	add	r7, sp, #0
 800aab2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800aab8:	2300      	movs	r3, #0
 800aaba:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d05e      	beq.n	800ab80 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800aac2:	68bb      	ldr	r3, [r7, #8]
 800aac4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aac6:	4b31      	ldr	r3, [pc, #196]	; (800ab8c <xTaskPriorityInherit+0xe0>)
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aacc:	429a      	cmp	r2, r3
 800aace:	d24e      	bcs.n	800ab6e <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800aad0:	68bb      	ldr	r3, [r7, #8]
 800aad2:	699b      	ldr	r3, [r3, #24]
 800aad4:	2b00      	cmp	r3, #0
 800aad6:	db06      	blt.n	800aae6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800aad8:	4b2c      	ldr	r3, [pc, #176]	; (800ab8c <xTaskPriorityInherit+0xe0>)
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aade:	f1c3 0207 	rsb	r2, r3, #7
 800aae2:	68bb      	ldr	r3, [r7, #8]
 800aae4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800aae6:	68bb      	ldr	r3, [r7, #8]
 800aae8:	6959      	ldr	r1, [r3, #20]
 800aaea:	68bb      	ldr	r3, [r7, #8]
 800aaec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aaee:	4613      	mov	r3, r2
 800aaf0:	009b      	lsls	r3, r3, #2
 800aaf2:	4413      	add	r3, r2
 800aaf4:	009b      	lsls	r3, r3, #2
 800aaf6:	4a26      	ldr	r2, [pc, #152]	; (800ab90 <xTaskPriorityInherit+0xe4>)
 800aaf8:	4413      	add	r3, r2
 800aafa:	4299      	cmp	r1, r3
 800aafc:	d12f      	bne.n	800ab5e <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800aafe:	68bb      	ldr	r3, [r7, #8]
 800ab00:	3304      	adds	r3, #4
 800ab02:	4618      	mov	r0, r3
 800ab04:	f7fe fcbc 	bl	8009480 <uxListRemove>
 800ab08:	4603      	mov	r3, r0
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	d10a      	bne.n	800ab24 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800ab0e:	68bb      	ldr	r3, [r7, #8]
 800ab10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab12:	2201      	movs	r2, #1
 800ab14:	fa02 f303 	lsl.w	r3, r2, r3
 800ab18:	43da      	mvns	r2, r3
 800ab1a:	4b1e      	ldr	r3, [pc, #120]	; (800ab94 <xTaskPriorityInherit+0xe8>)
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	4013      	ands	r3, r2
 800ab20:	4a1c      	ldr	r2, [pc, #112]	; (800ab94 <xTaskPriorityInherit+0xe8>)
 800ab22:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800ab24:	4b19      	ldr	r3, [pc, #100]	; (800ab8c <xTaskPriorityInherit+0xe0>)
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab2a:	68bb      	ldr	r3, [r7, #8]
 800ab2c:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800ab2e:	68bb      	ldr	r3, [r7, #8]
 800ab30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab32:	2201      	movs	r2, #1
 800ab34:	409a      	lsls	r2, r3
 800ab36:	4b17      	ldr	r3, [pc, #92]	; (800ab94 <xTaskPriorityInherit+0xe8>)
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	4313      	orrs	r3, r2
 800ab3c:	4a15      	ldr	r2, [pc, #84]	; (800ab94 <xTaskPriorityInherit+0xe8>)
 800ab3e:	6013      	str	r3, [r2, #0]
 800ab40:	68bb      	ldr	r3, [r7, #8]
 800ab42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab44:	4613      	mov	r3, r2
 800ab46:	009b      	lsls	r3, r3, #2
 800ab48:	4413      	add	r3, r2
 800ab4a:	009b      	lsls	r3, r3, #2
 800ab4c:	4a10      	ldr	r2, [pc, #64]	; (800ab90 <xTaskPriorityInherit+0xe4>)
 800ab4e:	441a      	add	r2, r3
 800ab50:	68bb      	ldr	r3, [r7, #8]
 800ab52:	3304      	adds	r3, #4
 800ab54:	4619      	mov	r1, r3
 800ab56:	4610      	mov	r0, r2
 800ab58:	f7fe fc35 	bl	80093c6 <vListInsertEnd>
 800ab5c:	e004      	b.n	800ab68 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800ab5e:	4b0b      	ldr	r3, [pc, #44]	; (800ab8c <xTaskPriorityInherit+0xe0>)
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab64:	68bb      	ldr	r3, [r7, #8]
 800ab66:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800ab68:	2301      	movs	r3, #1
 800ab6a:	60fb      	str	r3, [r7, #12]
 800ab6c:	e008      	b.n	800ab80 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800ab6e:	68bb      	ldr	r3, [r7, #8]
 800ab70:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ab72:	4b06      	ldr	r3, [pc, #24]	; (800ab8c <xTaskPriorityInherit+0xe0>)
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab78:	429a      	cmp	r2, r3
 800ab7a:	d201      	bcs.n	800ab80 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800ab7c:	2301      	movs	r3, #1
 800ab7e:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ab80:	68fb      	ldr	r3, [r7, #12]
	}
 800ab82:	4618      	mov	r0, r3
 800ab84:	3710      	adds	r7, #16
 800ab86:	46bd      	mov	sp, r7
 800ab88:	bd80      	pop	{r7, pc}
 800ab8a:	bf00      	nop
 800ab8c:	20007160 	.word	0x20007160
 800ab90:	20007164 	.word	0x20007164
 800ab94:	20007268 	.word	0x20007268

0800ab98 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800ab98:	b580      	push	{r7, lr}
 800ab9a:	b086      	sub	sp, #24
 800ab9c:	af00      	add	r7, sp, #0
 800ab9e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800aba4:	2300      	movs	r3, #0
 800aba6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	2b00      	cmp	r3, #0
 800abac:	d06e      	beq.n	800ac8c <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800abae:	4b3a      	ldr	r3, [pc, #232]	; (800ac98 <xTaskPriorityDisinherit+0x100>)
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	693a      	ldr	r2, [r7, #16]
 800abb4:	429a      	cmp	r2, r3
 800abb6:	d00a      	beq.n	800abce <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800abb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abbc:	f383 8811 	msr	BASEPRI, r3
 800abc0:	f3bf 8f6f 	isb	sy
 800abc4:	f3bf 8f4f 	dsb	sy
 800abc8:	60fb      	str	r3, [r7, #12]
}
 800abca:	bf00      	nop
 800abcc:	e7fe      	b.n	800abcc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800abce:	693b      	ldr	r3, [r7, #16]
 800abd0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	d10a      	bne.n	800abec <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800abd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abda:	f383 8811 	msr	BASEPRI, r3
 800abde:	f3bf 8f6f 	isb	sy
 800abe2:	f3bf 8f4f 	dsb	sy
 800abe6:	60bb      	str	r3, [r7, #8]
}
 800abe8:	bf00      	nop
 800abea:	e7fe      	b.n	800abea <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800abec:	693b      	ldr	r3, [r7, #16]
 800abee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800abf0:	1e5a      	subs	r2, r3, #1
 800abf2:	693b      	ldr	r3, [r7, #16]
 800abf4:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800abf6:	693b      	ldr	r3, [r7, #16]
 800abf8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800abfa:	693b      	ldr	r3, [r7, #16]
 800abfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800abfe:	429a      	cmp	r2, r3
 800ac00:	d044      	beq.n	800ac8c <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800ac02:	693b      	ldr	r3, [r7, #16]
 800ac04:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	d140      	bne.n	800ac8c <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ac0a:	693b      	ldr	r3, [r7, #16]
 800ac0c:	3304      	adds	r3, #4
 800ac0e:	4618      	mov	r0, r3
 800ac10:	f7fe fc36 	bl	8009480 <uxListRemove>
 800ac14:	4603      	mov	r3, r0
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	d115      	bne.n	800ac46 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800ac1a:	693b      	ldr	r3, [r7, #16]
 800ac1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac1e:	491f      	ldr	r1, [pc, #124]	; (800ac9c <xTaskPriorityDisinherit+0x104>)
 800ac20:	4613      	mov	r3, r2
 800ac22:	009b      	lsls	r3, r3, #2
 800ac24:	4413      	add	r3, r2
 800ac26:	009b      	lsls	r3, r3, #2
 800ac28:	440b      	add	r3, r1
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d10a      	bne.n	800ac46 <xTaskPriorityDisinherit+0xae>
 800ac30:	693b      	ldr	r3, [r7, #16]
 800ac32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac34:	2201      	movs	r2, #1
 800ac36:	fa02 f303 	lsl.w	r3, r2, r3
 800ac3a:	43da      	mvns	r2, r3
 800ac3c:	4b18      	ldr	r3, [pc, #96]	; (800aca0 <xTaskPriorityDisinherit+0x108>)
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	4013      	ands	r3, r2
 800ac42:	4a17      	ldr	r2, [pc, #92]	; (800aca0 <xTaskPriorityDisinherit+0x108>)
 800ac44:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800ac46:	693b      	ldr	r3, [r7, #16]
 800ac48:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ac4a:	693b      	ldr	r3, [r7, #16]
 800ac4c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ac4e:	693b      	ldr	r3, [r7, #16]
 800ac50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac52:	f1c3 0207 	rsb	r2, r3, #7
 800ac56:	693b      	ldr	r3, [r7, #16]
 800ac58:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800ac5a:	693b      	ldr	r3, [r7, #16]
 800ac5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac5e:	2201      	movs	r2, #1
 800ac60:	409a      	lsls	r2, r3
 800ac62:	4b0f      	ldr	r3, [pc, #60]	; (800aca0 <xTaskPriorityDisinherit+0x108>)
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	4313      	orrs	r3, r2
 800ac68:	4a0d      	ldr	r2, [pc, #52]	; (800aca0 <xTaskPriorityDisinherit+0x108>)
 800ac6a:	6013      	str	r3, [r2, #0]
 800ac6c:	693b      	ldr	r3, [r7, #16]
 800ac6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac70:	4613      	mov	r3, r2
 800ac72:	009b      	lsls	r3, r3, #2
 800ac74:	4413      	add	r3, r2
 800ac76:	009b      	lsls	r3, r3, #2
 800ac78:	4a08      	ldr	r2, [pc, #32]	; (800ac9c <xTaskPriorityDisinherit+0x104>)
 800ac7a:	441a      	add	r2, r3
 800ac7c:	693b      	ldr	r3, [r7, #16]
 800ac7e:	3304      	adds	r3, #4
 800ac80:	4619      	mov	r1, r3
 800ac82:	4610      	mov	r0, r2
 800ac84:	f7fe fb9f 	bl	80093c6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800ac88:	2301      	movs	r3, #1
 800ac8a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ac8c:	697b      	ldr	r3, [r7, #20]
	}
 800ac8e:	4618      	mov	r0, r3
 800ac90:	3718      	adds	r7, #24
 800ac92:	46bd      	mov	sp, r7
 800ac94:	bd80      	pop	{r7, pc}
 800ac96:	bf00      	nop
 800ac98:	20007160 	.word	0x20007160
 800ac9c:	20007164 	.word	0x20007164
 800aca0:	20007268 	.word	0x20007268

0800aca4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800aca4:	b580      	push	{r7, lr}
 800aca6:	b088      	sub	sp, #32
 800aca8:	af00      	add	r7, sp, #0
 800acaa:	6078      	str	r0, [r7, #4]
 800acac:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800acb2:	2301      	movs	r3, #1
 800acb4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	2b00      	cmp	r3, #0
 800acba:	d077      	beq.n	800adac <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800acbc:	69bb      	ldr	r3, [r7, #24]
 800acbe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	d10a      	bne.n	800acda <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800acc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acc8:	f383 8811 	msr	BASEPRI, r3
 800accc:	f3bf 8f6f 	isb	sy
 800acd0:	f3bf 8f4f 	dsb	sy
 800acd4:	60fb      	str	r3, [r7, #12]
}
 800acd6:	bf00      	nop
 800acd8:	e7fe      	b.n	800acd8 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800acda:	69bb      	ldr	r3, [r7, #24]
 800acdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800acde:	683a      	ldr	r2, [r7, #0]
 800ace0:	429a      	cmp	r2, r3
 800ace2:	d902      	bls.n	800acea <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800ace4:	683b      	ldr	r3, [r7, #0]
 800ace6:	61fb      	str	r3, [r7, #28]
 800ace8:	e002      	b.n	800acf0 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800acea:	69bb      	ldr	r3, [r7, #24]
 800acec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800acee:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800acf0:	69bb      	ldr	r3, [r7, #24]
 800acf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800acf4:	69fa      	ldr	r2, [r7, #28]
 800acf6:	429a      	cmp	r2, r3
 800acf8:	d058      	beq.n	800adac <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800acfa:	69bb      	ldr	r3, [r7, #24]
 800acfc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800acfe:	697a      	ldr	r2, [r7, #20]
 800ad00:	429a      	cmp	r2, r3
 800ad02:	d153      	bne.n	800adac <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800ad04:	4b2b      	ldr	r3, [pc, #172]	; (800adb4 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	69ba      	ldr	r2, [r7, #24]
 800ad0a:	429a      	cmp	r2, r3
 800ad0c:	d10a      	bne.n	800ad24 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800ad0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad12:	f383 8811 	msr	BASEPRI, r3
 800ad16:	f3bf 8f6f 	isb	sy
 800ad1a:	f3bf 8f4f 	dsb	sy
 800ad1e:	60bb      	str	r3, [r7, #8]
}
 800ad20:	bf00      	nop
 800ad22:	e7fe      	b.n	800ad22 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800ad24:	69bb      	ldr	r3, [r7, #24]
 800ad26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad28:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800ad2a:	69bb      	ldr	r3, [r7, #24]
 800ad2c:	69fa      	ldr	r2, [r7, #28]
 800ad2e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800ad30:	69bb      	ldr	r3, [r7, #24]
 800ad32:	699b      	ldr	r3, [r3, #24]
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	db04      	blt.n	800ad42 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ad38:	69fb      	ldr	r3, [r7, #28]
 800ad3a:	f1c3 0207 	rsb	r2, r3, #7
 800ad3e:	69bb      	ldr	r3, [r7, #24]
 800ad40:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800ad42:	69bb      	ldr	r3, [r7, #24]
 800ad44:	6959      	ldr	r1, [r3, #20]
 800ad46:	693a      	ldr	r2, [r7, #16]
 800ad48:	4613      	mov	r3, r2
 800ad4a:	009b      	lsls	r3, r3, #2
 800ad4c:	4413      	add	r3, r2
 800ad4e:	009b      	lsls	r3, r3, #2
 800ad50:	4a19      	ldr	r2, [pc, #100]	; (800adb8 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800ad52:	4413      	add	r3, r2
 800ad54:	4299      	cmp	r1, r3
 800ad56:	d129      	bne.n	800adac <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ad58:	69bb      	ldr	r3, [r7, #24]
 800ad5a:	3304      	adds	r3, #4
 800ad5c:	4618      	mov	r0, r3
 800ad5e:	f7fe fb8f 	bl	8009480 <uxListRemove>
 800ad62:	4603      	mov	r3, r0
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	d10a      	bne.n	800ad7e <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800ad68:	69bb      	ldr	r3, [r7, #24]
 800ad6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad6c:	2201      	movs	r2, #1
 800ad6e:	fa02 f303 	lsl.w	r3, r2, r3
 800ad72:	43da      	mvns	r2, r3
 800ad74:	4b11      	ldr	r3, [pc, #68]	; (800adbc <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	4013      	ands	r3, r2
 800ad7a:	4a10      	ldr	r2, [pc, #64]	; (800adbc <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800ad7c:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800ad7e:	69bb      	ldr	r3, [r7, #24]
 800ad80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad82:	2201      	movs	r2, #1
 800ad84:	409a      	lsls	r2, r3
 800ad86:	4b0d      	ldr	r3, [pc, #52]	; (800adbc <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	4313      	orrs	r3, r2
 800ad8c:	4a0b      	ldr	r2, [pc, #44]	; (800adbc <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800ad8e:	6013      	str	r3, [r2, #0]
 800ad90:	69bb      	ldr	r3, [r7, #24]
 800ad92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ad94:	4613      	mov	r3, r2
 800ad96:	009b      	lsls	r3, r3, #2
 800ad98:	4413      	add	r3, r2
 800ad9a:	009b      	lsls	r3, r3, #2
 800ad9c:	4a06      	ldr	r2, [pc, #24]	; (800adb8 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800ad9e:	441a      	add	r2, r3
 800ada0:	69bb      	ldr	r3, [r7, #24]
 800ada2:	3304      	adds	r3, #4
 800ada4:	4619      	mov	r1, r3
 800ada6:	4610      	mov	r0, r2
 800ada8:	f7fe fb0d 	bl	80093c6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800adac:	bf00      	nop
 800adae:	3720      	adds	r7, #32
 800adb0:	46bd      	mov	sp, r7
 800adb2:	bd80      	pop	{r7, pc}
 800adb4:	20007160 	.word	0x20007160
 800adb8:	20007164 	.word	0x20007164
 800adbc:	20007268 	.word	0x20007268

0800adc0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800adc0:	b480      	push	{r7}
 800adc2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800adc4:	4b07      	ldr	r3, [pc, #28]	; (800ade4 <pvTaskIncrementMutexHeldCount+0x24>)
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	2b00      	cmp	r3, #0
 800adca:	d004      	beq.n	800add6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800adcc:	4b05      	ldr	r3, [pc, #20]	; (800ade4 <pvTaskIncrementMutexHeldCount+0x24>)
 800adce:	681b      	ldr	r3, [r3, #0]
 800add0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800add2:	3201      	adds	r2, #1
 800add4:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800add6:	4b03      	ldr	r3, [pc, #12]	; (800ade4 <pvTaskIncrementMutexHeldCount+0x24>)
 800add8:	681b      	ldr	r3, [r3, #0]
	}
 800adda:	4618      	mov	r0, r3
 800addc:	46bd      	mov	sp, r7
 800adde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ade2:	4770      	bx	lr
 800ade4:	20007160 	.word	0x20007160

0800ade8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800ade8:	b580      	push	{r7, lr}
 800adea:	b084      	sub	sp, #16
 800adec:	af00      	add	r7, sp, #0
 800adee:	6078      	str	r0, [r7, #4]
 800adf0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800adf2:	4b29      	ldr	r3, [pc, #164]	; (800ae98 <prvAddCurrentTaskToDelayedList+0xb0>)
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800adf8:	4b28      	ldr	r3, [pc, #160]	; (800ae9c <prvAddCurrentTaskToDelayedList+0xb4>)
 800adfa:	681b      	ldr	r3, [r3, #0]
 800adfc:	3304      	adds	r3, #4
 800adfe:	4618      	mov	r0, r3
 800ae00:	f7fe fb3e 	bl	8009480 <uxListRemove>
 800ae04:	4603      	mov	r3, r0
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d10b      	bne.n	800ae22 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800ae0a:	4b24      	ldr	r3, [pc, #144]	; (800ae9c <prvAddCurrentTaskToDelayedList+0xb4>)
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae10:	2201      	movs	r2, #1
 800ae12:	fa02 f303 	lsl.w	r3, r2, r3
 800ae16:	43da      	mvns	r2, r3
 800ae18:	4b21      	ldr	r3, [pc, #132]	; (800aea0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	4013      	ands	r3, r2
 800ae1e:	4a20      	ldr	r2, [pc, #128]	; (800aea0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800ae20:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae28:	d10a      	bne.n	800ae40 <prvAddCurrentTaskToDelayedList+0x58>
 800ae2a:	683b      	ldr	r3, [r7, #0]
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	d007      	beq.n	800ae40 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ae30:	4b1a      	ldr	r3, [pc, #104]	; (800ae9c <prvAddCurrentTaskToDelayedList+0xb4>)
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	3304      	adds	r3, #4
 800ae36:	4619      	mov	r1, r3
 800ae38:	481a      	ldr	r0, [pc, #104]	; (800aea4 <prvAddCurrentTaskToDelayedList+0xbc>)
 800ae3a:	f7fe fac4 	bl	80093c6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800ae3e:	e026      	b.n	800ae8e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800ae40:	68fa      	ldr	r2, [r7, #12]
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	4413      	add	r3, r2
 800ae46:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800ae48:	4b14      	ldr	r3, [pc, #80]	; (800ae9c <prvAddCurrentTaskToDelayedList+0xb4>)
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	68ba      	ldr	r2, [r7, #8]
 800ae4e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800ae50:	68ba      	ldr	r2, [r7, #8]
 800ae52:	68fb      	ldr	r3, [r7, #12]
 800ae54:	429a      	cmp	r2, r3
 800ae56:	d209      	bcs.n	800ae6c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ae58:	4b13      	ldr	r3, [pc, #76]	; (800aea8 <prvAddCurrentTaskToDelayedList+0xc0>)
 800ae5a:	681a      	ldr	r2, [r3, #0]
 800ae5c:	4b0f      	ldr	r3, [pc, #60]	; (800ae9c <prvAddCurrentTaskToDelayedList+0xb4>)
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	3304      	adds	r3, #4
 800ae62:	4619      	mov	r1, r3
 800ae64:	4610      	mov	r0, r2
 800ae66:	f7fe fad2 	bl	800940e <vListInsert>
}
 800ae6a:	e010      	b.n	800ae8e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ae6c:	4b0f      	ldr	r3, [pc, #60]	; (800aeac <prvAddCurrentTaskToDelayedList+0xc4>)
 800ae6e:	681a      	ldr	r2, [r3, #0]
 800ae70:	4b0a      	ldr	r3, [pc, #40]	; (800ae9c <prvAddCurrentTaskToDelayedList+0xb4>)
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	3304      	adds	r3, #4
 800ae76:	4619      	mov	r1, r3
 800ae78:	4610      	mov	r0, r2
 800ae7a:	f7fe fac8 	bl	800940e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800ae7e:	4b0c      	ldr	r3, [pc, #48]	; (800aeb0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	68ba      	ldr	r2, [r7, #8]
 800ae84:	429a      	cmp	r2, r3
 800ae86:	d202      	bcs.n	800ae8e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800ae88:	4a09      	ldr	r2, [pc, #36]	; (800aeb0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800ae8a:	68bb      	ldr	r3, [r7, #8]
 800ae8c:	6013      	str	r3, [r2, #0]
}
 800ae8e:	bf00      	nop
 800ae90:	3710      	adds	r7, #16
 800ae92:	46bd      	mov	sp, r7
 800ae94:	bd80      	pop	{r7, pc}
 800ae96:	bf00      	nop
 800ae98:	20007264 	.word	0x20007264
 800ae9c:	20007160 	.word	0x20007160
 800aea0:	20007268 	.word	0x20007268
 800aea4:	2000724c 	.word	0x2000724c
 800aea8:	2000721c 	.word	0x2000721c
 800aeac:	20007218 	.word	0x20007218
 800aeb0:	20007280 	.word	0x20007280

0800aeb4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800aeb4:	b480      	push	{r7}
 800aeb6:	b085      	sub	sp, #20
 800aeb8:	af00      	add	r7, sp, #0
 800aeba:	60f8      	str	r0, [r7, #12]
 800aebc:	60b9      	str	r1, [r7, #8]
 800aebe:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800aec0:	68fb      	ldr	r3, [r7, #12]
 800aec2:	3b04      	subs	r3, #4
 800aec4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800aec6:	68fb      	ldr	r3, [r7, #12]
 800aec8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800aecc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	3b04      	subs	r3, #4
 800aed2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800aed4:	68bb      	ldr	r3, [r7, #8]
 800aed6:	f023 0201 	bic.w	r2, r3, #1
 800aeda:	68fb      	ldr	r3, [r7, #12]
 800aedc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	3b04      	subs	r3, #4
 800aee2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800aee4:	4a0c      	ldr	r2, [pc, #48]	; (800af18 <pxPortInitialiseStack+0x64>)
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800aeea:	68fb      	ldr	r3, [r7, #12]
 800aeec:	3b14      	subs	r3, #20
 800aeee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800aef0:	687a      	ldr	r2, [r7, #4]
 800aef2:	68fb      	ldr	r3, [r7, #12]
 800aef4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	3b04      	subs	r3, #4
 800aefa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800aefc:	68fb      	ldr	r3, [r7, #12]
 800aefe:	f06f 0202 	mvn.w	r2, #2
 800af02:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800af04:	68fb      	ldr	r3, [r7, #12]
 800af06:	3b20      	subs	r3, #32
 800af08:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800af0a:	68fb      	ldr	r3, [r7, #12]
}
 800af0c:	4618      	mov	r0, r3
 800af0e:	3714      	adds	r7, #20
 800af10:	46bd      	mov	sp, r7
 800af12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af16:	4770      	bx	lr
 800af18:	0800af1d 	.word	0x0800af1d

0800af1c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800af1c:	b480      	push	{r7}
 800af1e:	b085      	sub	sp, #20
 800af20:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800af22:	2300      	movs	r3, #0
 800af24:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800af26:	4b12      	ldr	r3, [pc, #72]	; (800af70 <prvTaskExitError+0x54>)
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af2e:	d00a      	beq.n	800af46 <prvTaskExitError+0x2a>
	__asm volatile
 800af30:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af34:	f383 8811 	msr	BASEPRI, r3
 800af38:	f3bf 8f6f 	isb	sy
 800af3c:	f3bf 8f4f 	dsb	sy
 800af40:	60fb      	str	r3, [r7, #12]
}
 800af42:	bf00      	nop
 800af44:	e7fe      	b.n	800af44 <prvTaskExitError+0x28>
	__asm volatile
 800af46:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af4a:	f383 8811 	msr	BASEPRI, r3
 800af4e:	f3bf 8f6f 	isb	sy
 800af52:	f3bf 8f4f 	dsb	sy
 800af56:	60bb      	str	r3, [r7, #8]
}
 800af58:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800af5a:	bf00      	nop
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	2b00      	cmp	r3, #0
 800af60:	d0fc      	beq.n	800af5c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800af62:	bf00      	nop
 800af64:	bf00      	nop
 800af66:	3714      	adds	r7, #20
 800af68:	46bd      	mov	sp, r7
 800af6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af6e:	4770      	bx	lr
 800af70:	20000078 	.word	0x20000078
	...

0800af80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800af80:	4b07      	ldr	r3, [pc, #28]	; (800afa0 <pxCurrentTCBConst2>)
 800af82:	6819      	ldr	r1, [r3, #0]
 800af84:	6808      	ldr	r0, [r1, #0]
 800af86:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af8a:	f380 8809 	msr	PSP, r0
 800af8e:	f3bf 8f6f 	isb	sy
 800af92:	f04f 0000 	mov.w	r0, #0
 800af96:	f380 8811 	msr	BASEPRI, r0
 800af9a:	4770      	bx	lr
 800af9c:	f3af 8000 	nop.w

0800afa0 <pxCurrentTCBConst2>:
 800afa0:	20007160 	.word	0x20007160
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800afa4:	bf00      	nop
 800afa6:	bf00      	nop

0800afa8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800afa8:	4808      	ldr	r0, [pc, #32]	; (800afcc <prvPortStartFirstTask+0x24>)
 800afaa:	6800      	ldr	r0, [r0, #0]
 800afac:	6800      	ldr	r0, [r0, #0]
 800afae:	f380 8808 	msr	MSP, r0
 800afb2:	f04f 0000 	mov.w	r0, #0
 800afb6:	f380 8814 	msr	CONTROL, r0
 800afba:	b662      	cpsie	i
 800afbc:	b661      	cpsie	f
 800afbe:	f3bf 8f4f 	dsb	sy
 800afc2:	f3bf 8f6f 	isb	sy
 800afc6:	df00      	svc	0
 800afc8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800afca:	bf00      	nop
 800afcc:	e000ed08 	.word	0xe000ed08

0800afd0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800afd0:	b580      	push	{r7, lr}
 800afd2:	b086      	sub	sp, #24
 800afd4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800afd6:	4b46      	ldr	r3, [pc, #280]	; (800b0f0 <xPortStartScheduler+0x120>)
 800afd8:	681b      	ldr	r3, [r3, #0]
 800afda:	4a46      	ldr	r2, [pc, #280]	; (800b0f4 <xPortStartScheduler+0x124>)
 800afdc:	4293      	cmp	r3, r2
 800afde:	d10a      	bne.n	800aff6 <xPortStartScheduler+0x26>
	__asm volatile
 800afe0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afe4:	f383 8811 	msr	BASEPRI, r3
 800afe8:	f3bf 8f6f 	isb	sy
 800afec:	f3bf 8f4f 	dsb	sy
 800aff0:	613b      	str	r3, [r7, #16]
}
 800aff2:	bf00      	nop
 800aff4:	e7fe      	b.n	800aff4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800aff6:	4b3e      	ldr	r3, [pc, #248]	; (800b0f0 <xPortStartScheduler+0x120>)
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	4a3f      	ldr	r2, [pc, #252]	; (800b0f8 <xPortStartScheduler+0x128>)
 800affc:	4293      	cmp	r3, r2
 800affe:	d10a      	bne.n	800b016 <xPortStartScheduler+0x46>
	__asm volatile
 800b000:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b004:	f383 8811 	msr	BASEPRI, r3
 800b008:	f3bf 8f6f 	isb	sy
 800b00c:	f3bf 8f4f 	dsb	sy
 800b010:	60fb      	str	r3, [r7, #12]
}
 800b012:	bf00      	nop
 800b014:	e7fe      	b.n	800b014 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b016:	4b39      	ldr	r3, [pc, #228]	; (800b0fc <xPortStartScheduler+0x12c>)
 800b018:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b01a:	697b      	ldr	r3, [r7, #20]
 800b01c:	781b      	ldrb	r3, [r3, #0]
 800b01e:	b2db      	uxtb	r3, r3
 800b020:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b022:	697b      	ldr	r3, [r7, #20]
 800b024:	22ff      	movs	r2, #255	; 0xff
 800b026:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b028:	697b      	ldr	r3, [r7, #20]
 800b02a:	781b      	ldrb	r3, [r3, #0]
 800b02c:	b2db      	uxtb	r3, r3
 800b02e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b030:	78fb      	ldrb	r3, [r7, #3]
 800b032:	b2db      	uxtb	r3, r3
 800b034:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800b038:	b2da      	uxtb	r2, r3
 800b03a:	4b31      	ldr	r3, [pc, #196]	; (800b100 <xPortStartScheduler+0x130>)
 800b03c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b03e:	4b31      	ldr	r3, [pc, #196]	; (800b104 <xPortStartScheduler+0x134>)
 800b040:	2207      	movs	r2, #7
 800b042:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b044:	e009      	b.n	800b05a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800b046:	4b2f      	ldr	r3, [pc, #188]	; (800b104 <xPortStartScheduler+0x134>)
 800b048:	681b      	ldr	r3, [r3, #0]
 800b04a:	3b01      	subs	r3, #1
 800b04c:	4a2d      	ldr	r2, [pc, #180]	; (800b104 <xPortStartScheduler+0x134>)
 800b04e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b050:	78fb      	ldrb	r3, [r7, #3]
 800b052:	b2db      	uxtb	r3, r3
 800b054:	005b      	lsls	r3, r3, #1
 800b056:	b2db      	uxtb	r3, r3
 800b058:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b05a:	78fb      	ldrb	r3, [r7, #3]
 800b05c:	b2db      	uxtb	r3, r3
 800b05e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b062:	2b80      	cmp	r3, #128	; 0x80
 800b064:	d0ef      	beq.n	800b046 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b066:	4b27      	ldr	r3, [pc, #156]	; (800b104 <xPortStartScheduler+0x134>)
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	f1c3 0307 	rsb	r3, r3, #7
 800b06e:	2b04      	cmp	r3, #4
 800b070:	d00a      	beq.n	800b088 <xPortStartScheduler+0xb8>
	__asm volatile
 800b072:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b076:	f383 8811 	msr	BASEPRI, r3
 800b07a:	f3bf 8f6f 	isb	sy
 800b07e:	f3bf 8f4f 	dsb	sy
 800b082:	60bb      	str	r3, [r7, #8]
}
 800b084:	bf00      	nop
 800b086:	e7fe      	b.n	800b086 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b088:	4b1e      	ldr	r3, [pc, #120]	; (800b104 <xPortStartScheduler+0x134>)
 800b08a:	681b      	ldr	r3, [r3, #0]
 800b08c:	021b      	lsls	r3, r3, #8
 800b08e:	4a1d      	ldr	r2, [pc, #116]	; (800b104 <xPortStartScheduler+0x134>)
 800b090:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b092:	4b1c      	ldr	r3, [pc, #112]	; (800b104 <xPortStartScheduler+0x134>)
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b09a:	4a1a      	ldr	r2, [pc, #104]	; (800b104 <xPortStartScheduler+0x134>)
 800b09c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	b2da      	uxtb	r2, r3
 800b0a2:	697b      	ldr	r3, [r7, #20]
 800b0a4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b0a6:	4b18      	ldr	r3, [pc, #96]	; (800b108 <xPortStartScheduler+0x138>)
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	4a17      	ldr	r2, [pc, #92]	; (800b108 <xPortStartScheduler+0x138>)
 800b0ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800b0b0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b0b2:	4b15      	ldr	r3, [pc, #84]	; (800b108 <xPortStartScheduler+0x138>)
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	4a14      	ldr	r2, [pc, #80]	; (800b108 <xPortStartScheduler+0x138>)
 800b0b8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800b0bc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b0be:	f000 f8dd 	bl	800b27c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b0c2:	4b12      	ldr	r3, [pc, #72]	; (800b10c <xPortStartScheduler+0x13c>)
 800b0c4:	2200      	movs	r2, #0
 800b0c6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b0c8:	f000 f8fc 	bl	800b2c4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b0cc:	4b10      	ldr	r3, [pc, #64]	; (800b110 <xPortStartScheduler+0x140>)
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	4a0f      	ldr	r2, [pc, #60]	; (800b110 <xPortStartScheduler+0x140>)
 800b0d2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800b0d6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b0d8:	f7ff ff66 	bl	800afa8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b0dc:	f7ff fa98 	bl	800a610 <vTaskSwitchContext>
	prvTaskExitError();
 800b0e0:	f7ff ff1c 	bl	800af1c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b0e4:	2300      	movs	r3, #0
}
 800b0e6:	4618      	mov	r0, r3
 800b0e8:	3718      	adds	r7, #24
 800b0ea:	46bd      	mov	sp, r7
 800b0ec:	bd80      	pop	{r7, pc}
 800b0ee:	bf00      	nop
 800b0f0:	e000ed00 	.word	0xe000ed00
 800b0f4:	410fc271 	.word	0x410fc271
 800b0f8:	410fc270 	.word	0x410fc270
 800b0fc:	e000e400 	.word	0xe000e400
 800b100:	20007294 	.word	0x20007294
 800b104:	20007298 	.word	0x20007298
 800b108:	e000ed20 	.word	0xe000ed20
 800b10c:	20000078 	.word	0x20000078
 800b110:	e000ef34 	.word	0xe000ef34

0800b114 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b114:	b480      	push	{r7}
 800b116:	b083      	sub	sp, #12
 800b118:	af00      	add	r7, sp, #0
	__asm volatile
 800b11a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b11e:	f383 8811 	msr	BASEPRI, r3
 800b122:	f3bf 8f6f 	isb	sy
 800b126:	f3bf 8f4f 	dsb	sy
 800b12a:	607b      	str	r3, [r7, #4]
}
 800b12c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b12e:	4b0f      	ldr	r3, [pc, #60]	; (800b16c <vPortEnterCritical+0x58>)
 800b130:	681b      	ldr	r3, [r3, #0]
 800b132:	3301      	adds	r3, #1
 800b134:	4a0d      	ldr	r2, [pc, #52]	; (800b16c <vPortEnterCritical+0x58>)
 800b136:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b138:	4b0c      	ldr	r3, [pc, #48]	; (800b16c <vPortEnterCritical+0x58>)
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	2b01      	cmp	r3, #1
 800b13e:	d10f      	bne.n	800b160 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b140:	4b0b      	ldr	r3, [pc, #44]	; (800b170 <vPortEnterCritical+0x5c>)
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	b2db      	uxtb	r3, r3
 800b146:	2b00      	cmp	r3, #0
 800b148:	d00a      	beq.n	800b160 <vPortEnterCritical+0x4c>
	__asm volatile
 800b14a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b14e:	f383 8811 	msr	BASEPRI, r3
 800b152:	f3bf 8f6f 	isb	sy
 800b156:	f3bf 8f4f 	dsb	sy
 800b15a:	603b      	str	r3, [r7, #0]
}
 800b15c:	bf00      	nop
 800b15e:	e7fe      	b.n	800b15e <vPortEnterCritical+0x4a>
	}
}
 800b160:	bf00      	nop
 800b162:	370c      	adds	r7, #12
 800b164:	46bd      	mov	sp, r7
 800b166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b16a:	4770      	bx	lr
 800b16c:	20000078 	.word	0x20000078
 800b170:	e000ed04 	.word	0xe000ed04

0800b174 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b174:	b480      	push	{r7}
 800b176:	b083      	sub	sp, #12
 800b178:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b17a:	4b12      	ldr	r3, [pc, #72]	; (800b1c4 <vPortExitCritical+0x50>)
 800b17c:	681b      	ldr	r3, [r3, #0]
 800b17e:	2b00      	cmp	r3, #0
 800b180:	d10a      	bne.n	800b198 <vPortExitCritical+0x24>
	__asm volatile
 800b182:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b186:	f383 8811 	msr	BASEPRI, r3
 800b18a:	f3bf 8f6f 	isb	sy
 800b18e:	f3bf 8f4f 	dsb	sy
 800b192:	607b      	str	r3, [r7, #4]
}
 800b194:	bf00      	nop
 800b196:	e7fe      	b.n	800b196 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800b198:	4b0a      	ldr	r3, [pc, #40]	; (800b1c4 <vPortExitCritical+0x50>)
 800b19a:	681b      	ldr	r3, [r3, #0]
 800b19c:	3b01      	subs	r3, #1
 800b19e:	4a09      	ldr	r2, [pc, #36]	; (800b1c4 <vPortExitCritical+0x50>)
 800b1a0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b1a2:	4b08      	ldr	r3, [pc, #32]	; (800b1c4 <vPortExitCritical+0x50>)
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d105      	bne.n	800b1b6 <vPortExitCritical+0x42>
 800b1aa:	2300      	movs	r3, #0
 800b1ac:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b1ae:	683b      	ldr	r3, [r7, #0]
 800b1b0:	f383 8811 	msr	BASEPRI, r3
}
 800b1b4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b1b6:	bf00      	nop
 800b1b8:	370c      	adds	r7, #12
 800b1ba:	46bd      	mov	sp, r7
 800b1bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1c0:	4770      	bx	lr
 800b1c2:	bf00      	nop
 800b1c4:	20000078 	.word	0x20000078
	...

0800b1d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b1d0:	f3ef 8009 	mrs	r0, PSP
 800b1d4:	f3bf 8f6f 	isb	sy
 800b1d8:	4b15      	ldr	r3, [pc, #84]	; (800b230 <pxCurrentTCBConst>)
 800b1da:	681a      	ldr	r2, [r3, #0]
 800b1dc:	f01e 0f10 	tst.w	lr, #16
 800b1e0:	bf08      	it	eq
 800b1e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b1e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1ea:	6010      	str	r0, [r2, #0]
 800b1ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b1f0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800b1f4:	f380 8811 	msr	BASEPRI, r0
 800b1f8:	f3bf 8f4f 	dsb	sy
 800b1fc:	f3bf 8f6f 	isb	sy
 800b200:	f7ff fa06 	bl	800a610 <vTaskSwitchContext>
 800b204:	f04f 0000 	mov.w	r0, #0
 800b208:	f380 8811 	msr	BASEPRI, r0
 800b20c:	bc09      	pop	{r0, r3}
 800b20e:	6819      	ldr	r1, [r3, #0]
 800b210:	6808      	ldr	r0, [r1, #0]
 800b212:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b216:	f01e 0f10 	tst.w	lr, #16
 800b21a:	bf08      	it	eq
 800b21c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b220:	f380 8809 	msr	PSP, r0
 800b224:	f3bf 8f6f 	isb	sy
 800b228:	4770      	bx	lr
 800b22a:	bf00      	nop
 800b22c:	f3af 8000 	nop.w

0800b230 <pxCurrentTCBConst>:
 800b230:	20007160 	.word	0x20007160
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b234:	bf00      	nop
 800b236:	bf00      	nop

0800b238 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b238:	b580      	push	{r7, lr}
 800b23a:	b082      	sub	sp, #8
 800b23c:	af00      	add	r7, sp, #0
	__asm volatile
 800b23e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b242:	f383 8811 	msr	BASEPRI, r3
 800b246:	f3bf 8f6f 	isb	sy
 800b24a:	f3bf 8f4f 	dsb	sy
 800b24e:	607b      	str	r3, [r7, #4]
}
 800b250:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b252:	f7ff f925 	bl	800a4a0 <xTaskIncrementTick>
 800b256:	4603      	mov	r3, r0
 800b258:	2b00      	cmp	r3, #0
 800b25a:	d003      	beq.n	800b264 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b25c:	4b06      	ldr	r3, [pc, #24]	; (800b278 <SysTick_Handler+0x40>)
 800b25e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b262:	601a      	str	r2, [r3, #0]
 800b264:	2300      	movs	r3, #0
 800b266:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b268:	683b      	ldr	r3, [r7, #0]
 800b26a:	f383 8811 	msr	BASEPRI, r3
}
 800b26e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b270:	bf00      	nop
 800b272:	3708      	adds	r7, #8
 800b274:	46bd      	mov	sp, r7
 800b276:	bd80      	pop	{r7, pc}
 800b278:	e000ed04 	.word	0xe000ed04

0800b27c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b27c:	b480      	push	{r7}
 800b27e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b280:	4b0b      	ldr	r3, [pc, #44]	; (800b2b0 <vPortSetupTimerInterrupt+0x34>)
 800b282:	2200      	movs	r2, #0
 800b284:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b286:	4b0b      	ldr	r3, [pc, #44]	; (800b2b4 <vPortSetupTimerInterrupt+0x38>)
 800b288:	2200      	movs	r2, #0
 800b28a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b28c:	4b0a      	ldr	r3, [pc, #40]	; (800b2b8 <vPortSetupTimerInterrupt+0x3c>)
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	4a0a      	ldr	r2, [pc, #40]	; (800b2bc <vPortSetupTimerInterrupt+0x40>)
 800b292:	fba2 2303 	umull	r2, r3, r2, r3
 800b296:	099b      	lsrs	r3, r3, #6
 800b298:	4a09      	ldr	r2, [pc, #36]	; (800b2c0 <vPortSetupTimerInterrupt+0x44>)
 800b29a:	3b01      	subs	r3, #1
 800b29c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b29e:	4b04      	ldr	r3, [pc, #16]	; (800b2b0 <vPortSetupTimerInterrupt+0x34>)
 800b2a0:	2207      	movs	r2, #7
 800b2a2:	601a      	str	r2, [r3, #0]
}
 800b2a4:	bf00      	nop
 800b2a6:	46bd      	mov	sp, r7
 800b2a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ac:	4770      	bx	lr
 800b2ae:	bf00      	nop
 800b2b0:	e000e010 	.word	0xe000e010
 800b2b4:	e000e018 	.word	0xe000e018
 800b2b8:	2000006c 	.word	0x2000006c
 800b2bc:	10624dd3 	.word	0x10624dd3
 800b2c0:	e000e014 	.word	0xe000e014

0800b2c4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b2c4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800b2d4 <vPortEnableVFP+0x10>
 800b2c8:	6801      	ldr	r1, [r0, #0]
 800b2ca:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800b2ce:	6001      	str	r1, [r0, #0]
 800b2d0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b2d2:	bf00      	nop
 800b2d4:	e000ed88 	.word	0xe000ed88

0800b2d8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b2d8:	b480      	push	{r7}
 800b2da:	b085      	sub	sp, #20
 800b2dc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b2de:	f3ef 8305 	mrs	r3, IPSR
 800b2e2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b2e4:	68fb      	ldr	r3, [r7, #12]
 800b2e6:	2b0f      	cmp	r3, #15
 800b2e8:	d914      	bls.n	800b314 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b2ea:	4a17      	ldr	r2, [pc, #92]	; (800b348 <vPortValidateInterruptPriority+0x70>)
 800b2ec:	68fb      	ldr	r3, [r7, #12]
 800b2ee:	4413      	add	r3, r2
 800b2f0:	781b      	ldrb	r3, [r3, #0]
 800b2f2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b2f4:	4b15      	ldr	r3, [pc, #84]	; (800b34c <vPortValidateInterruptPriority+0x74>)
 800b2f6:	781b      	ldrb	r3, [r3, #0]
 800b2f8:	7afa      	ldrb	r2, [r7, #11]
 800b2fa:	429a      	cmp	r2, r3
 800b2fc:	d20a      	bcs.n	800b314 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800b2fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b302:	f383 8811 	msr	BASEPRI, r3
 800b306:	f3bf 8f6f 	isb	sy
 800b30a:	f3bf 8f4f 	dsb	sy
 800b30e:	607b      	str	r3, [r7, #4]
}
 800b310:	bf00      	nop
 800b312:	e7fe      	b.n	800b312 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b314:	4b0e      	ldr	r3, [pc, #56]	; (800b350 <vPortValidateInterruptPriority+0x78>)
 800b316:	681b      	ldr	r3, [r3, #0]
 800b318:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800b31c:	4b0d      	ldr	r3, [pc, #52]	; (800b354 <vPortValidateInterruptPriority+0x7c>)
 800b31e:	681b      	ldr	r3, [r3, #0]
 800b320:	429a      	cmp	r2, r3
 800b322:	d90a      	bls.n	800b33a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800b324:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b328:	f383 8811 	msr	BASEPRI, r3
 800b32c:	f3bf 8f6f 	isb	sy
 800b330:	f3bf 8f4f 	dsb	sy
 800b334:	603b      	str	r3, [r7, #0]
}
 800b336:	bf00      	nop
 800b338:	e7fe      	b.n	800b338 <vPortValidateInterruptPriority+0x60>
	}
 800b33a:	bf00      	nop
 800b33c:	3714      	adds	r7, #20
 800b33e:	46bd      	mov	sp, r7
 800b340:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b344:	4770      	bx	lr
 800b346:	bf00      	nop
 800b348:	e000e3f0 	.word	0xe000e3f0
 800b34c:	20007294 	.word	0x20007294
 800b350:	e000ed0c 	.word	0xe000ed0c
 800b354:	20007298 	.word	0x20007298

0800b358 <__libc_init_array>:
 800b358:	b570      	push	{r4, r5, r6, lr}
 800b35a:	4d0d      	ldr	r5, [pc, #52]	; (800b390 <__libc_init_array+0x38>)
 800b35c:	4c0d      	ldr	r4, [pc, #52]	; (800b394 <__libc_init_array+0x3c>)
 800b35e:	1b64      	subs	r4, r4, r5
 800b360:	10a4      	asrs	r4, r4, #2
 800b362:	2600      	movs	r6, #0
 800b364:	42a6      	cmp	r6, r4
 800b366:	d109      	bne.n	800b37c <__libc_init_array+0x24>
 800b368:	4d0b      	ldr	r5, [pc, #44]	; (800b398 <__libc_init_array+0x40>)
 800b36a:	4c0c      	ldr	r4, [pc, #48]	; (800b39c <__libc_init_array+0x44>)
 800b36c:	f000 f82e 	bl	800b3cc <_init>
 800b370:	1b64      	subs	r4, r4, r5
 800b372:	10a4      	asrs	r4, r4, #2
 800b374:	2600      	movs	r6, #0
 800b376:	42a6      	cmp	r6, r4
 800b378:	d105      	bne.n	800b386 <__libc_init_array+0x2e>
 800b37a:	bd70      	pop	{r4, r5, r6, pc}
 800b37c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b380:	4798      	blx	r3
 800b382:	3601      	adds	r6, #1
 800b384:	e7ee      	b.n	800b364 <__libc_init_array+0xc>
 800b386:	f855 3b04 	ldr.w	r3, [r5], #4
 800b38a:	4798      	blx	r3
 800b38c:	3601      	adds	r6, #1
 800b38e:	e7f2      	b.n	800b376 <__libc_init_array+0x1e>
 800b390:	0800b468 	.word	0x0800b468
 800b394:	0800b468 	.word	0x0800b468
 800b398:	0800b468 	.word	0x0800b468
 800b39c:	0800b46c 	.word	0x0800b46c

0800b3a0 <memcpy>:
 800b3a0:	440a      	add	r2, r1
 800b3a2:	4291      	cmp	r1, r2
 800b3a4:	f100 33ff 	add.w	r3, r0, #4294967295
 800b3a8:	d100      	bne.n	800b3ac <memcpy+0xc>
 800b3aa:	4770      	bx	lr
 800b3ac:	b510      	push	{r4, lr}
 800b3ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b3b2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b3b6:	4291      	cmp	r1, r2
 800b3b8:	d1f9      	bne.n	800b3ae <memcpy+0xe>
 800b3ba:	bd10      	pop	{r4, pc}

0800b3bc <memset>:
 800b3bc:	4402      	add	r2, r0
 800b3be:	4603      	mov	r3, r0
 800b3c0:	4293      	cmp	r3, r2
 800b3c2:	d100      	bne.n	800b3c6 <memset+0xa>
 800b3c4:	4770      	bx	lr
 800b3c6:	f803 1b01 	strb.w	r1, [r3], #1
 800b3ca:	e7f9      	b.n	800b3c0 <memset+0x4>

0800b3cc <_init>:
 800b3cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3ce:	bf00      	nop
 800b3d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b3d2:	bc08      	pop	{r3}
 800b3d4:	469e      	mov	lr, r3
 800b3d6:	4770      	bx	lr

0800b3d8 <_fini>:
 800b3d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3da:	bf00      	nop
 800b3dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b3de:	bc08      	pop	{r3}
 800b3e0:	469e      	mov	lr, r3
 800b3e2:	4770      	bx	lr
