<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p535" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_535{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_535{left:648px;bottom:1141px;letter-spacing:-0.13px;}
#t3_535{left:777px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_535{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_535{left:70px;bottom:1083px;letter-spacing:0.17px;word-spacing:-0.03px;}
#t6_535{left:70px;bottom:824px;letter-spacing:0.13px;}
#t7_535{left:70px;bottom:801px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t8_535{left:70px;bottom:785px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t9_535{left:70px;bottom:768px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ta_535{left:70px;bottom:743px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tb_535{left:70px;bottom:727px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tc_535{left:497px;bottom:733px;}
#td_535{left:512px;bottom:727px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#te_535{left:70px;bottom:710px;letter-spacing:-0.16px;word-spacing:-1px;}
#tf_535{left:70px;bottom:693px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tg_535{left:70px;bottom:676px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#th_535{left:70px;bottom:659px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#ti_535{left:70px;bottom:635px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tj_535{left:70px;bottom:618px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tk_535{left:70px;bottom:594px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tl_535{left:70px;bottom:577px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tm_535{left:70px;bottom:552px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#tn_535{left:70px;bottom:536px;letter-spacing:-0.15px;word-spacing:-0.53px;}
#to_535{left:70px;bottom:511px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tp_535{left:70px;bottom:494px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tq_535{left:70px;bottom:478px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tr_535{left:70px;bottom:453px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ts_535{left:70px;bottom:416px;letter-spacing:0.13px;word-spacing:-0.07px;}
#tt_535{left:70px;bottom:393px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tu_535{left:70px;bottom:377px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tv_535{left:70px;bottom:360px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tw_535{left:70px;bottom:335px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tx_535{left:70px;bottom:319px;letter-spacing:-0.15px;word-spacing:-0.97px;}
#ty_535{left:70px;bottom:302px;letter-spacing:-0.15px;word-spacing:-1.18px;}
#tz_535{left:838px;bottom:309px;}
#t10_535{left:70px;bottom:285px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t11_535{left:70px;bottom:268px;letter-spacing:-0.15px;word-spacing:-0.9px;}
#t12_535{left:784px;bottom:275px;}
#t13_535{left:804px;bottom:268px;letter-spacing:-0.14px;}
#t14_535{left:70px;bottom:251px;letter-spacing:-0.35px;}
#t15_535{left:75px;bottom:1059px;letter-spacing:-0.14px;}
#t16_535{left:177px;bottom:1059px;letter-spacing:-0.13px;}
#t17_535{left:402px;bottom:1059px;letter-spacing:-0.12px;}
#t18_535{left:402px;bottom:1043px;letter-spacing:-0.18px;}
#t19_535{left:465px;bottom:1059px;letter-spacing:-0.15px;}
#t1a_535{left:465px;bottom:1043px;letter-spacing:-0.16px;word-spacing:0.07px;}
#t1b_535{left:558px;bottom:1059px;letter-spacing:-0.12px;}
#t1c_535{left:75px;bottom:1020px;letter-spacing:-0.12px;}
#t1d_535{left:177px;bottom:1020px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1e_535{left:402px;bottom:1020px;letter-spacing:-0.13px;}
#t1f_535{left:465px;bottom:1020px;letter-spacing:-0.12px;}
#t1g_535{left:558px;bottom:1020px;letter-spacing:-0.12px;}
#t1h_535{left:558px;bottom:1004px;letter-spacing:-0.12px;}
#t1i_535{left:558px;bottom:987px;letter-spacing:-0.11px;}
#t1j_535{left:75px;bottom:964px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t1k_535{left:177px;bottom:964px;letter-spacing:-0.17px;}
#t1l_535{left:224px;bottom:971px;}
#t1m_535{left:234px;bottom:964px;letter-spacing:-0.14px;}
#t1n_535{left:71px;bottom:901px;letter-spacing:-0.14px;}
#t1o_535{left:70px;bottom:882px;letter-spacing:-0.11px;}
#t1p_535{left:402px;bottom:964px;letter-spacing:-0.13px;}
#t1q_535{left:465px;bottom:964px;letter-spacing:-0.12px;}
#t1r_535{left:558px;bottom:964px;letter-spacing:-0.13px;word-spacing:-0.7px;}
#t1s_535{left:558px;bottom:947px;letter-spacing:-0.12px;}
#t1t_535{left:558px;bottom:930px;letter-spacing:-0.11px;}

.s1_535{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_535{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_535{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_535{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_535{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_535{font-size:11px;font-family:Verdana_5k9;color:#000;}
.s7_535{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s8_535{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s9_535{font-size:11px;font-family:NeoSansIntel_34d0;color:#000;}
.sa_535{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts535" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg535Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg535" style="-webkit-user-select: none;"><object width="935" height="1210" data="535/535.svg" type="image/svg+xml" id="pdf535" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_535" class="t s1_535">FSAVE/FNSAVE—Store x87 FPU State </span>
<span id="t2_535" class="t s2_535">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_535" class="t s1_535">Vol. 2A </span><span id="t4_535" class="t s1_535">3-425 </span>
<span id="t5_535" class="t s3_535">FSAVE/FNSAVE—Store x87 FPU State </span>
<span id="t6_535" class="t s4_535">Description </span>
<span id="t7_535" class="t s5_535">Stores the current FPU state (operating environment and register stack) at the specified destination in memory, </span>
<span id="t8_535" class="t s5_535">and then re-initializes the FPU. The FSAVE instruction checks for and handles pending unmasked floating-point </span>
<span id="t9_535" class="t s5_535">exceptions before storing the FPU state; the FNSAVE instruction does not. </span>
<span id="ta_535" class="t s5_535">The FPU operating environment consists of the FPU control word, status word, tag word, instruction pointer, data </span>
<span id="tb_535" class="t s5_535">pointer, and last opcode. Figures 8-9 through 8-12 in the Intel </span>
<span id="tc_535" class="t s6_535">® </span>
<span id="td_535" class="t s5_535">64 and IA-32 Architectures Software Developer’s </span>
<span id="te_535" class="t s5_535">Manual, Volume 1, show the layout in memory of the stored environment, depending on the operating mode of the </span>
<span id="tf_535" class="t s5_535">processor (protected or real) and the current operand-size attribute (16-bit or 32-bit). In virtual-8086 mode, the </span>
<span id="tg_535" class="t s5_535">real mode layouts are used. The contents of the FPU register stack are stored in the 80 bytes immediately follow </span>
<span id="th_535" class="t s5_535">the operating environment image. </span>
<span id="ti_535" class="t s5_535">The saved image reflects the state of the FPU after all floating-point instructions preceding the FSAVE/FNSAVE </span>
<span id="tj_535" class="t s5_535">instruction in the instruction stream have been executed. </span>
<span id="tk_535" class="t s5_535">After the FPU state has been saved, the FPU is reset to the same default values it is set to with the FINIT/FNINIT </span>
<span id="tl_535" class="t s5_535">instructions (see “FINIT/FNINIT—Initialize Floating-Point Unit” in this chapter). </span>
<span id="tm_535" class="t s5_535">The FSAVE/FNSAVE instructions are typically used when the operating system needs to perform a context switch, </span>
<span id="tn_535" class="t s5_535">an exception handler needs to use the FPU, or an application program needs to pass a “clean” FPU to a procedure. </span>
<span id="to_535" class="t s5_535">The assembler issues two instructions for the FSAVE instruction (an FWAIT instruction followed by an FNSAVE </span>
<span id="tp_535" class="t s5_535">instruction), and the processor executes each of these instructions separately. If an exception is generated for </span>
<span id="tq_535" class="t s5_535">either of these instructions, the save EIP points to the instruction that caused the exception. </span>
<span id="tr_535" class="t s5_535">This instruction’s operation is the same in non-64-bit modes and 64-bit mode. </span>
<span id="ts_535" class="t s4_535">IA-32 Architecture Compatibility </span>
<span id="tt_535" class="t s5_535">For Intel math coprocessors and FPUs prior to the Intel Pentium processor, an FWAIT instruction should be </span>
<span id="tu_535" class="t s5_535">executed before attempting to read from the memory image stored with a prior FSAVE/FNSAVE instruction. This </span>
<span id="tv_535" class="t s5_535">FWAIT instruction helps ensure that the storage operation has been completed. </span>
<span id="tw_535" class="t s5_535">When operating a Pentium or Intel486 processor in MS-DOS compatibility mode, it is possible (under unusual </span>
<span id="tx_535" class="t s5_535">circumstances) for an FNSAVE instruction to be interrupted prior to being executed to handle a pending FPU excep- </span>
<span id="ty_535" class="t s5_535">tion. See the section titled “No-Wait FPU Instructions Can Get FPU Interrupt in Window” in Appendix D of the Intel </span>
<span id="tz_535" class="t s6_535">® </span>
<span id="t10_535" class="t s5_535">64 and IA-32 Architectures Software Developer’s Manual, Volume 1, for a description of these circumstances. An </span>
<span id="t11_535" class="t s5_535">FNSAVE instruction cannot be interrupted in this way on later Intel processors, except for the Intel Quark </span>
<span id="t12_535" class="t s6_535">TM </span>
<span id="t13_535" class="t s5_535">X1000 </span>
<span id="t14_535" class="t s5_535">processor. </span>
<span id="t15_535" class="t s7_535">Opcode </span><span id="t16_535" class="t s7_535">Instruction </span><span id="t17_535" class="t s7_535">64-Bit </span>
<span id="t18_535" class="t s7_535">Mode </span>
<span id="t19_535" class="t s7_535">Compat/ </span>
<span id="t1a_535" class="t s7_535">Leg Mode </span>
<span id="t1b_535" class="t s7_535">Description </span>
<span id="t1c_535" class="t s8_535">9B DD /6 </span><span id="t1d_535" class="t s8_535">FSAVE m94/108byte </span><span id="t1e_535" class="t s8_535">Valid </span><span id="t1f_535" class="t s8_535">Valid </span><span id="t1g_535" class="t s8_535">Store FPU state to m94byte or m108byte after </span>
<span id="t1h_535" class="t s8_535">checking for pending unmasked floating-point </span>
<span id="t1i_535" class="t s8_535">exceptions. Then re-initialize the FPU. </span>
<span id="t1j_535" class="t s8_535">DD /6 </span><span id="t1k_535" class="t s8_535">FNSAVE </span>
<span id="t1l_535" class="t s9_535">1 </span>
<span id="t1m_535" class="t s8_535">m94/108byte </span>
<span id="t1n_535" class="t sa_535">NOTES: </span>
<span id="t1o_535" class="t s8_535">1. See IA-32 Architecture Compatibility section below. </span>
<span id="t1p_535" class="t s8_535">Valid </span><span id="t1q_535" class="t s8_535">Valid </span><span id="t1r_535" class="t s8_535">Store FPU environment to m94byte or m108byte </span>
<span id="t1s_535" class="t s8_535">without checking for pending unmasked floating- </span>
<span id="t1t_535" class="t s8_535">point exceptions. Then re-initialize the FPU. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
