{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1578214671014 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1578214671014 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 05 16:57:50 2020 " "Processing started: Sun Jan 05 16:57:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1578214671014 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1578214671014 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off snake -c snake " "Command: quartus_map --read_settings_files=on --write_settings_files=off snake -c snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1578214671014 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1578214671230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snake.v 3 3 " "Found 3 design units, including 3 entities, in source file snake.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake " "Found entity 1: snake" {  } { { "snake.v" "" { Text "D:/FPGA-final/repos/snake/snake.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578214671270 ""} { "Info" "ISGN_ENTITY_NAME" "2 divfreq " "Found entity 2: divfreq" {  } { { "snake.v" "" { Text "D:/FPGA-final/repos/snake/snake.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578214671270 ""} { "Info" "ISGN_ENTITY_NAME" "3 divfreq_mv " "Found entity 3: divfreq_mv" {  } { { "snake.v" "" { Text "D:/FPGA-final/repos/snake/snake.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578214671270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578214671270 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_div snake.v(29) " "Verilog HDL Implicit Net warning at snake.v(29): created implicit net for \"clk_div\"" {  } { { "snake.v" "" { Text "D:/FPGA-final/repos/snake/snake.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578214671270 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_mv snake.v(30) " "Verilog HDL Implicit Net warning at snake.v(30): created implicit net for \"clk_mv\"" {  } { { "snake.v" "" { Text "D:/FPGA-final/repos/snake/snake.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578214671270 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "snake " "Elaborating entity \"snake\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1578214671295 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "long snake.v(8) " "Verilog HDL or VHDL warning at snake.v(8): object \"long\" assigned a value but never read" {  } { { "snake.v" "" { Text "D:/FPGA-final/repos/snake/snake.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1578214671295 "|snake"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "moveway snake.v(9) " "Verilog HDL or VHDL warning at snake.v(9): object \"moveway\" assigned a value but never read" {  } { { "snake.v" "" { Text "D:/FPGA-final/repos/snake/snake.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1578214671295 "|snake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 snake.v(8) " "Verilog HDL assignment warning at snake.v(8): truncated value with size 32 to match size of target (1)" {  } { { "snake.v" "" { Text "D:/FPGA-final/repos/snake/snake.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578214671295 "|snake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 snake.v(37) " "Verilog HDL assignment warning at snake.v(37): truncated value with size 32 to match size of target (3)" {  } { { "snake.v" "" { Text "D:/FPGA-final/repos/snake/snake.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578214671295 "|snake"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq divfreq:F0 " "Elaborating entity \"divfreq\" for hierarchy \"divfreq:F0\"" {  } { { "snake.v" "F0" { Text "D:/FPGA-final/repos/snake/snake.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578214671300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq_mv divfreq_mv:F1 " "Elaborating entity \"divfreq_mv\" for hierarchy \"divfreq_mv:F1\"" {  } { { "snake.v" "F1" { Text "D:/FPGA-final/repos/snake/snake.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578214671310 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "snake.v" "" { Text "D:/FPGA-final/repos/snake/snake.v" 72 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1578214671657 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1578214671657 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_r\[0\] VCC " "Pin \"data_r\[0\]\" is stuck at VCC" {  } { { "snake.v" "" { Text "D:/FPGA-final/repos/snake/snake.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578214671680 "|snake|data_r[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_r\[1\] VCC " "Pin \"data_r\[1\]\" is stuck at VCC" {  } { { "snake.v" "" { Text "D:/FPGA-final/repos/snake/snake.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578214671680 "|snake|data_r[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_r\[2\] VCC " "Pin \"data_r\[2\]\" is stuck at VCC" {  } { { "snake.v" "" { Text "D:/FPGA-final/repos/snake/snake.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578214671680 "|snake|data_r[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_r\[3\] VCC " "Pin \"data_r\[3\]\" is stuck at VCC" {  } { { "snake.v" "" { Text "D:/FPGA-final/repos/snake/snake.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578214671680 "|snake|data_r[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_r\[4\] VCC " "Pin \"data_r\[4\]\" is stuck at VCC" {  } { { "snake.v" "" { Text "D:/FPGA-final/repos/snake/snake.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578214671680 "|snake|data_r[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_r\[5\] VCC " "Pin \"data_r\[5\]\" is stuck at VCC" {  } { { "snake.v" "" { Text "D:/FPGA-final/repos/snake/snake.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578214671680 "|snake|data_r[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_r\[6\] VCC " "Pin \"data_r\[6\]\" is stuck at VCC" {  } { { "snake.v" "" { Text "D:/FPGA-final/repos/snake/snake.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578214671680 "|snake|data_r[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_r\[7\] VCC " "Pin \"data_r\[7\]\" is stuck at VCC" {  } { { "snake.v" "" { Text "D:/FPGA-final/repos/snake/snake.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578214671680 "|snake|data_r[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_b\[0\] VCC " "Pin \"data_b\[0\]\" is stuck at VCC" {  } { { "snake.v" "" { Text "D:/FPGA-final/repos/snake/snake.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578214671680 "|snake|data_b[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_b\[1\] VCC " "Pin \"data_b\[1\]\" is stuck at VCC" {  } { { "snake.v" "" { Text "D:/FPGA-final/repos/snake/snake.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578214671680 "|snake|data_b[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_b\[2\] VCC " "Pin \"data_b\[2\]\" is stuck at VCC" {  } { { "snake.v" "" { Text "D:/FPGA-final/repos/snake/snake.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578214671680 "|snake|data_b[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_b\[3\] VCC " "Pin \"data_b\[3\]\" is stuck at VCC" {  } { { "snake.v" "" { Text "D:/FPGA-final/repos/snake/snake.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578214671680 "|snake|data_b[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_b\[4\] VCC " "Pin \"data_b\[4\]\" is stuck at VCC" {  } { { "snake.v" "" { Text "D:/FPGA-final/repos/snake/snake.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578214671680 "|snake|data_b[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_b\[5\] VCC " "Pin \"data_b\[5\]\" is stuck at VCC" {  } { { "snake.v" "" { Text "D:/FPGA-final/repos/snake/snake.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578214671680 "|snake|data_b[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_b\[6\] VCC " "Pin \"data_b\[6\]\" is stuck at VCC" {  } { { "snake.v" "" { Text "D:/FPGA-final/repos/snake/snake.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578214671680 "|snake|data_b[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_b\[7\] VCC " "Pin \"data_b\[7\]\" is stuck at VCC" {  } { { "snake.v" "" { Text "D:/FPGA-final/repos/snake/snake.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578214671680 "|snake|data_b[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "comm\[3\] VCC " "Pin \"comm\[3\]\" is stuck at VCC" {  } { { "snake.v" "" { Text "D:/FPGA-final/repos/snake/snake.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578214671680 "|snake|comm[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1578214671680 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "status\[5\]\[0\] High " "Register status\[5\]\[0\] will power up to High" {  } { { "snake.v" "" { Text "D:/FPGA-final/repos/snake/snake.v" 72 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1578214671690 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "status\[4\]\[0\] High " "Register status\[4\]\[0\] will power up to High" {  } { { "snake.v" "" { Text "D:/FPGA-final/repos/snake/snake.v" 72 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1578214671690 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "status\[6\]\[0\] High " "Register status\[6\]\[0\] will power up to High" {  } { { "snake.v" "" { Text "D:/FPGA-final/repos/snake/snake.v" 72 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1578214671690 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "status\[3\]\[0\] High " "Register status\[3\]\[0\] will power up to High" {  } { { "snake.v" "" { Text "D:/FPGA-final/repos/snake/snake.v" 72 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1578214671690 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "status\[1\]\[0\] High " "Register status\[1\]\[0\] will power up to High" {  } { { "snake.v" "" { Text "D:/FPGA-final/repos/snake/snake.v" 72 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1578214671690 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "status\[0\]\[0\] High " "Register status\[0\]\[0\] will power up to High" {  } { { "snake.v" "" { Text "D:/FPGA-final/repos/snake/snake.v" 72 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1578214671690 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "status\[2\]\[0\] High " "Register status\[2\]\[0\] will power up to High" {  } { { "snake.v" "" { Text "D:/FPGA-final/repos/snake/snake.v" 72 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1578214671690 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "status\[4\]\[7\] High " "Register status\[4\]\[7\] will power up to High" {  } { { "snake.v" "" { Text "D:/FPGA-final/repos/snake/snake.v" 72 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1578214671690 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "status\[5\]\[7\] High " "Register status\[5\]\[7\] will power up to High" {  } { { "snake.v" "" { Text "D:/FPGA-final/repos/snake/snake.v" 72 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1578214671690 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "status\[6\]\[7\] High " "Register status\[6\]\[7\] will power up to High" {  } { { "snake.v" "" { Text "D:/FPGA-final/repos/snake/snake.v" 72 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1578214671690 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "status\[3\]\[7\] High " "Register status\[3\]\[7\] will power up to High" {  } { { "snake.v" "" { Text "D:/FPGA-final/repos/snake/snake.v" 72 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1578214671690 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "status\[2\]\[7\] High " "Register status\[2\]\[7\] will power up to High" {  } { { "snake.v" "" { Text "D:/FPGA-final/repos/snake/snake.v" 72 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1578214671690 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1578214671690 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1578214671775 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1578214672045 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578214672045 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "direction\[1\] " "No output dependent on input pin \"direction\[1\]\"" {  } { { "snake.v" "" { Text "D:/FPGA-final/repos/snake/snake.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578214672092 "|snake|direction[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "direction\[2\] " "No output dependent on input pin \"direction\[2\]\"" {  } { { "snake.v" "" { Text "D:/FPGA-final/repos/snake/snake.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578214672092 "|snake|direction[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1578214672092 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "162 " "Implemented 162 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1578214672092 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1578214672092 ""} { "Info" "ICUT_CUT_TM_LCELLS" "128 " "Implemented 128 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1578214672092 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1578214672092 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4629 " "Peak virtual memory: 4629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1578214672108 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 05 16:57:52 2020 " "Processing ended: Sun Jan 05 16:57:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1578214672108 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1578214672108 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1578214672108 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1578214672108 ""}
