#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2712310 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x27124a0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x271cd30 .functor NOT 1, L_0x27472c0, C4<0>, C4<0>, C4<0>;
L_0x2747050 .functor XOR 1, L_0x2746ef0, L_0x2746fb0, C4<0>, C4<0>;
L_0x27471b0 .functor XOR 1, L_0x2747050, L_0x2747110, C4<0>, C4<0>;
v0x2743890_0 .net *"_ivl_10", 0 0, L_0x2747110;  1 drivers
v0x2743990_0 .net *"_ivl_12", 0 0, L_0x27471b0;  1 drivers
v0x2743a70_0 .net *"_ivl_2", 0 0, L_0x2746520;  1 drivers
v0x2743b30_0 .net *"_ivl_4", 0 0, L_0x2746ef0;  1 drivers
v0x2743c10_0 .net *"_ivl_6", 0 0, L_0x2746fb0;  1 drivers
v0x2743d40_0 .net *"_ivl_8", 0 0, L_0x2747050;  1 drivers
v0x2743e20_0 .net "a", 0 0, v0x27412a0_0;  1 drivers
v0x2743ec0_0 .net "b", 0 0, v0x2741340_0;  1 drivers
v0x2743f60_0 .net "c", 0 0, v0x27413e0_0;  1 drivers
v0x2744000_0 .var "clk", 0 0;
v0x27440a0_0 .net "d", 0 0, v0x2741550_0;  1 drivers
v0x2744140_0 .net "out_dut", 0 0, L_0x2746d90;  1 drivers
v0x27441e0_0 .net "out_ref", 0 0, L_0x27451b0;  1 drivers
v0x2744280_0 .var/2u "stats1", 159 0;
v0x2744320_0 .var/2u "strobe", 0 0;
v0x27443c0_0 .net "tb_match", 0 0, L_0x27472c0;  1 drivers
v0x2744480_0 .net "tb_mismatch", 0 0, L_0x271cd30;  1 drivers
v0x2744650_0 .net "wavedrom_enable", 0 0, v0x2741640_0;  1 drivers
v0x27446f0_0 .net "wavedrom_title", 511 0, v0x27416e0_0;  1 drivers
L_0x2746520 .concat [ 1 0 0 0], L_0x27451b0;
L_0x2746ef0 .concat [ 1 0 0 0], L_0x27451b0;
L_0x2746fb0 .concat [ 1 0 0 0], L_0x2746d90;
L_0x2747110 .concat [ 1 0 0 0], L_0x27451b0;
L_0x27472c0 .cmp/eeq 1, L_0x2746520, L_0x27471b0;
S_0x2712630 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x27124a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x2712db0 .functor NOT 1, v0x27413e0_0, C4<0>, C4<0>, C4<0>;
L_0x271d5f0 .functor NOT 1, v0x2741340_0, C4<0>, C4<0>, C4<0>;
L_0x2744900 .functor AND 1, L_0x2712db0, L_0x271d5f0, C4<1>, C4<1>;
L_0x27449a0 .functor NOT 1, v0x2741550_0, C4<0>, C4<0>, C4<0>;
L_0x2744ad0 .functor NOT 1, v0x27412a0_0, C4<0>, C4<0>, C4<0>;
L_0x2744bd0 .functor AND 1, L_0x27449a0, L_0x2744ad0, C4<1>, C4<1>;
L_0x2744cb0 .functor OR 1, L_0x2744900, L_0x2744bd0, C4<0>, C4<0>;
L_0x2744d70 .functor AND 1, v0x27412a0_0, v0x27413e0_0, C4<1>, C4<1>;
L_0x2744e30 .functor AND 1, L_0x2744d70, v0x2741550_0, C4<1>, C4<1>;
L_0x2744ef0 .functor OR 1, L_0x2744cb0, L_0x2744e30, C4<0>, C4<0>;
L_0x2745060 .functor AND 1, v0x2741340_0, v0x27413e0_0, C4<1>, C4<1>;
L_0x27450d0 .functor AND 1, L_0x2745060, v0x2741550_0, C4<1>, C4<1>;
L_0x27451b0 .functor OR 1, L_0x2744ef0, L_0x27450d0, C4<0>, C4<0>;
v0x271cfa0_0 .net *"_ivl_0", 0 0, L_0x2712db0;  1 drivers
v0x271d040_0 .net *"_ivl_10", 0 0, L_0x2744bd0;  1 drivers
v0x273fa90_0 .net *"_ivl_12", 0 0, L_0x2744cb0;  1 drivers
v0x273fb50_0 .net *"_ivl_14", 0 0, L_0x2744d70;  1 drivers
v0x273fc30_0 .net *"_ivl_16", 0 0, L_0x2744e30;  1 drivers
v0x273fd60_0 .net *"_ivl_18", 0 0, L_0x2744ef0;  1 drivers
v0x273fe40_0 .net *"_ivl_2", 0 0, L_0x271d5f0;  1 drivers
v0x273ff20_0 .net *"_ivl_20", 0 0, L_0x2745060;  1 drivers
v0x2740000_0 .net *"_ivl_22", 0 0, L_0x27450d0;  1 drivers
v0x27400e0_0 .net *"_ivl_4", 0 0, L_0x2744900;  1 drivers
v0x27401c0_0 .net *"_ivl_6", 0 0, L_0x27449a0;  1 drivers
v0x27402a0_0 .net *"_ivl_8", 0 0, L_0x2744ad0;  1 drivers
v0x2740380_0 .net "a", 0 0, v0x27412a0_0;  alias, 1 drivers
v0x2740440_0 .net "b", 0 0, v0x2741340_0;  alias, 1 drivers
v0x2740500_0 .net "c", 0 0, v0x27413e0_0;  alias, 1 drivers
v0x27405c0_0 .net "d", 0 0, v0x2741550_0;  alias, 1 drivers
v0x2740680_0 .net "out", 0 0, L_0x27451b0;  alias, 1 drivers
S_0x27407e0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x27124a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x27412a0_0 .var "a", 0 0;
v0x2741340_0 .var "b", 0 0;
v0x27413e0_0 .var "c", 0 0;
v0x27414b0_0 .net "clk", 0 0, v0x2744000_0;  1 drivers
v0x2741550_0 .var "d", 0 0;
v0x2741640_0 .var "wavedrom_enable", 0 0;
v0x27416e0_0 .var "wavedrom_title", 511 0;
S_0x2740a80 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x27407e0;
 .timescale -12 -12;
v0x2740ce0_0 .var/2s "count", 31 0;
E_0x270d260/0 .event negedge, v0x27414b0_0;
E_0x270d260/1 .event posedge, v0x27414b0_0;
E_0x270d260 .event/or E_0x270d260/0, E_0x270d260/1;
E_0x270d4b0 .event negedge, v0x27414b0_0;
E_0x26f79f0 .event posedge, v0x27414b0_0;
S_0x2740de0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x27407e0;
 .timescale -12 -12;
v0x2740fe0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x27410c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x27407e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2741840 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x27124a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x2745310 .functor NOT 1, v0x27413e0_0, C4<0>, C4<0>, C4<0>;
L_0x2745380 .functor NOT 1, v0x2741550_0, C4<0>, C4<0>, C4<0>;
L_0x2745410 .functor AND 1, L_0x2745310, L_0x2745380, C4<1>, C4<1>;
L_0x2745520 .functor NOT 1, v0x27412a0_0, C4<0>, C4<0>, C4<0>;
L_0x27455c0 .functor NOT 1, v0x2741340_0, C4<0>, C4<0>, C4<0>;
L_0x2745630 .functor AND 1, L_0x2745520, L_0x27455c0, C4<1>, C4<1>;
L_0x2745780 .functor NOT 1, v0x27413e0_0, C4<0>, C4<0>, C4<0>;
L_0x2745900 .functor AND 1, L_0x2745630, L_0x2745780, C4<1>, C4<1>;
L_0x2745a60 .functor OR 1, L_0x2745410, L_0x2745900, C4<0>, C4<0>;
L_0x2745b70 .functor NOT 1, v0x2741340_0, C4<0>, C4<0>, C4<0>;
L_0x2745c40 .functor AND 1, L_0x2745b70, v0x2741550_0, C4<1>, C4<1>;
L_0x2745dc0 .functor OR 1, L_0x2745a60, L_0x2745c40, C4<0>, C4<0>;
L_0x2745f40 .functor NOT 1, v0x27412a0_0, C4<0>, C4<0>, C4<0>;
L_0x2745fb0 .functor AND 1, L_0x2745f40, v0x2741550_0, C4<1>, C4<1>;
L_0x2745ed0 .functor NOT 1, v0x2741340_0, C4<0>, C4<0>, C4<0>;
L_0x2746200 .functor AND 1, L_0x2745fb0, L_0x2745ed0, C4<1>, C4<1>;
L_0x27463a0 .functor OR 1, L_0x2745dc0, L_0x2746200, C4<0>, C4<0>;
L_0x27464b0 .functor AND 1, v0x27413e0_0, v0x2741550_0, C4<1>, C4<1>;
L_0x27465c0 .functor AND 1, L_0x27464b0, v0x2741340_0, C4<1>, C4<1>;
L_0x2746680 .functor OR 1, L_0x27463a0, L_0x27465c0, C4<0>, C4<0>;
L_0x2746840 .functor AND 1, v0x27412a0_0, v0x2741340_0, C4<1>, C4<1>;
L_0x27469c0 .functor AND 1, L_0x2746840, v0x2741550_0, C4<1>, C4<1>;
L_0x2746b40 .functor NOT 1, v0x27413e0_0, C4<0>, C4<0>, C4<0>;
L_0x2746bb0 .functor AND 1, L_0x27469c0, L_0x2746b40, C4<1>, C4<1>;
L_0x2746d90 .functor OR 1, L_0x2746680, L_0x2746bb0, C4<0>, C4<0>;
v0x2741b30_0 .net *"_ivl_0", 0 0, L_0x2745310;  1 drivers
v0x2741c10_0 .net *"_ivl_10", 0 0, L_0x2745630;  1 drivers
v0x2741cf0_0 .net *"_ivl_12", 0 0, L_0x2745780;  1 drivers
v0x2741de0_0 .net *"_ivl_14", 0 0, L_0x2745900;  1 drivers
v0x2741ec0_0 .net *"_ivl_16", 0 0, L_0x2745a60;  1 drivers
v0x2741ff0_0 .net *"_ivl_18", 0 0, L_0x2745b70;  1 drivers
v0x27420d0_0 .net *"_ivl_2", 0 0, L_0x2745380;  1 drivers
v0x27421b0_0 .net *"_ivl_20", 0 0, L_0x2745c40;  1 drivers
v0x2742290_0 .net *"_ivl_22", 0 0, L_0x2745dc0;  1 drivers
v0x2742370_0 .net *"_ivl_24", 0 0, L_0x2745f40;  1 drivers
v0x2742450_0 .net *"_ivl_26", 0 0, L_0x2745fb0;  1 drivers
v0x2742530_0 .net *"_ivl_28", 0 0, L_0x2745ed0;  1 drivers
v0x2742610_0 .net *"_ivl_30", 0 0, L_0x2746200;  1 drivers
v0x27426f0_0 .net *"_ivl_32", 0 0, L_0x27463a0;  1 drivers
v0x27427d0_0 .net *"_ivl_34", 0 0, L_0x27464b0;  1 drivers
v0x27428b0_0 .net *"_ivl_36", 0 0, L_0x27465c0;  1 drivers
v0x2742990_0 .net *"_ivl_38", 0 0, L_0x2746680;  1 drivers
v0x2742b80_0 .net *"_ivl_4", 0 0, L_0x2745410;  1 drivers
v0x2742c60_0 .net *"_ivl_40", 0 0, L_0x2746840;  1 drivers
v0x2742d40_0 .net *"_ivl_42", 0 0, L_0x27469c0;  1 drivers
v0x2742e20_0 .net *"_ivl_44", 0 0, L_0x2746b40;  1 drivers
v0x2742f00_0 .net *"_ivl_46", 0 0, L_0x2746bb0;  1 drivers
v0x2742fe0_0 .net *"_ivl_6", 0 0, L_0x2745520;  1 drivers
v0x27430c0_0 .net *"_ivl_8", 0 0, L_0x27455c0;  1 drivers
v0x27431a0_0 .net "a", 0 0, v0x27412a0_0;  alias, 1 drivers
v0x2743240_0 .net "b", 0 0, v0x2741340_0;  alias, 1 drivers
v0x2743330_0 .net "c", 0 0, v0x27413e0_0;  alias, 1 drivers
v0x2743420_0 .net "d", 0 0, v0x2741550_0;  alias, 1 drivers
v0x2743510_0 .net "out", 0 0, L_0x2746d90;  alias, 1 drivers
S_0x2743670 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x27124a0;
 .timescale -12 -12;
E_0x270d000 .event anyedge, v0x2744320_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2744320_0;
    %nor/r;
    %assign/vec4 v0x2744320_0, 0;
    %wait E_0x270d000;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27407e0;
T_3 ;
    %fork t_1, S_0x2740a80;
    %jmp t_0;
    .scope S_0x2740a80;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2740ce0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2741550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27413e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2741340_0, 0;
    %assign/vec4 v0x27412a0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26f79f0;
    %load/vec4 v0x2740ce0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x2740ce0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2741550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27413e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2741340_0, 0;
    %assign/vec4 v0x27412a0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x270d4b0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x27410c0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x270d260;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x27412a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2741340_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27413e0_0, 0;
    %assign/vec4 v0x2741550_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x27407e0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x27124a0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2744000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2744320_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x27124a0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x2744000_0;
    %inv;
    %store/vec4 v0x2744000_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x27124a0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27414b0_0, v0x2744480_0, v0x2743e20_0, v0x2743ec0_0, v0x2743f60_0, v0x27440a0_0, v0x27441e0_0, v0x2744140_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x27124a0;
T_7 ;
    %load/vec4 v0x2744280_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x2744280_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2744280_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x2744280_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2744280_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2744280_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2744280_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x27124a0;
T_8 ;
    %wait E_0x270d260;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2744280_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2744280_0, 4, 32;
    %load/vec4 v0x27443c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x2744280_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2744280_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2744280_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2744280_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x27441e0_0;
    %load/vec4 v0x27441e0_0;
    %load/vec4 v0x2744140_0;
    %xor;
    %load/vec4 v0x27441e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x2744280_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2744280_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x2744280_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2744280_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth5/human/kmap2/iter1/response1/top_module.sv";
