OpenROAD v2.0-17941-g7fb347f37 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 12 thread(s).
detailed_route -output_drc ./reports/sky130hd/shapipe/base/5_route_drc.rpt -output_maze ./results/sky130hd/shapipe/base/maze.log -bottom_routing_layer met1 -top_routing_layer met5 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.

Design:                   shapipe
Die area:                 ( 0 0 ) ( 657430 657430 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     23223
Number of terminals:      771
Number of snets:          2
Number of nets:           18429

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 398.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 781340.
[INFO DRT-0033] mcon shape region query size = 501590.
[INFO DRT-0033] met1 shape region query size = 140079.
[INFO DRT-0033] via shape region query size = 28920.
[INFO DRT-0033] met2 shape region query size = 17758.
[INFO DRT-0033] via2 shape region query size = 23136.
[INFO DRT-0033] met3 shape region query size = 17717.
[INFO DRT-0033] via3 shape region query size = 23136.
[INFO DRT-0033] met4 shape region query size = 6984.
[INFO DRT-0033] via4 shape region query size = 1152.
[INFO DRT-0033] met5 shape region query size = 1200.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3241 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 398 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 10714 groups.
#scanned instances     = 23223
#unique  instances     = 398
#stdCellGenAp          = 14756
#stdCellValidPlanarAp  = 217
#stdCellValidViaAp     = 9633
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 69078
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:16:45, elapsed time = 00:01:29, memory = 433.54 (MB), peak = 446.80 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     194411

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 95 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 95 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 57780.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 45089.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 25302.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 7872.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2169.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 319.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 493.88 (MB), peak = 493.88 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 85251 vertical wires in 2 frboxes and 53280 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 12653 vertical wires in 2 frboxes and 17322 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:05, memory = 1084.12 (MB), peak = 1084.12 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1084.12 (MB), peak = 1084.12 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:13, memory = 1518.70 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:26, memory = 1800.33 (MB).
    Completing 30% with 3334 violations.
    elapsed time = 00:00:42, memory = 1874.60 (MB).
    Completing 40% with 3334 violations.
    elapsed time = 00:00:57, memory = 2009.98 (MB).
    Completing 50% with 3334 violations.
    elapsed time = 00:01:15, memory = 1849.96 (MB).
    Completing 60% with 6787 violations.
    elapsed time = 00:01:35, memory = 1965.37 (MB).
    Completing 70% with 6787 violations.
    elapsed time = 00:01:46, memory = 1916.70 (MB).
    Completing 80% with 9912 violations.
    elapsed time = 00:01:58, memory = 2060.77 (MB).
    Completing 90% with 9912 violations.
    elapsed time = 00:02:15, memory = 2163.90 (MB).
    Completing 100% with 12955 violations.
    elapsed time = 00:02:23, memory = 2043.13 (MB).
[INFO DRT-0199]   Number of violations = 15322.
Viol/Layer         li1   mcon   met1    via   met2   met3   via3   met4   via4   met5
Cut Spacing          0     23      0      1      0      0      0      0      2      0
Metal Spacing       14      0   2250      0    930    277      0     62      0     58
Min Hole             0      0      8      0      2      0      0      0      0      0
Recheck             66      0   1205      0    696    209      0    107      0     84
Short                7     13   6181      7   2623    355      1     42      4     95
[INFO DRT-0267] cpu time = 00:24:20, elapsed time = 00:02:24, memory = 2224.16 (MB), peak = 2224.16 (MB)
Total wire length = 1026338 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 277284 um.
Total wire length on LAYER met2 = 421695 um.
Total wire length on LAYER met3 = 216897 um.
Total wire length on LAYER met4 = 94368 um.
Total wire length on LAYER met5 = 16092 um.
Total number of vias = 176695.
Up-via summary (total 176695):

-------------------------
 FR_MASTERSLICE         0
            li1     68779
           met1     85625
           met2     17380
           met3      4376
           met4       535
-------------------------
                   176695


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 15322 violations.
    elapsed time = 00:00:10, memory = 2224.16 (MB).
    Completing 20% with 15322 violations.
    elapsed time = 00:00:28, memory = 2374.85 (MB).
    Completing 30% with 13711 violations.
    elapsed time = 00:00:45, memory = 2249.57 (MB).
    Completing 40% with 13711 violations.
    elapsed time = 00:01:03, memory = 2295.68 (MB).
    Completing 50% with 13711 violations.
    elapsed time = 00:01:16, memory = 2262.97 (MB).
    Completing 60% with 12032 violations.
    elapsed time = 00:01:33, memory = 2263.99 (MB).
    Completing 70% with 12032 violations.
    elapsed time = 00:01:44, memory = 2336.71 (MB).
    Completing 80% with 10120 violations.
    elapsed time = 00:01:58, memory = 2265.99 (MB).
    Completing 90% with 10120 violations.
    elapsed time = 00:02:14, memory = 2268.31 (MB).
    Completing 100% with 8092 violations.
    elapsed time = 00:02:24, memory = 2268.55 (MB).
[INFO DRT-0199]   Number of violations = 8096.
Viol/Layer        mcon   met1   met2   met3   met4   via4   met5
Cut Spacing         20      0      0      0      0      1      0
Metal Spacing        0   1563    577    109     15      0      0
Recheck              0      4      0      0      0      0      0
Short                0   4655   1097     45      9      0      1
[INFO DRT-0267] cpu time = 00:23:26, elapsed time = 00:02:25, memory = 2271.39 (MB), peak = 2400.33 (MB)
Total wire length = 1017363 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 275272 um.
Total wire length on LAYER met2 = 418245 um.
Total wire length on LAYER met3 = 215952 um.
Total wire length on LAYER met4 = 93194 um.
Total wire length on LAYER met5 = 14699 um.
Total number of vias = 175226.
Up-via summary (total 175226):

-------------------------
 FR_MASTERSLICE         0
            li1     68842
           met1     84470
           met2     17252
           met3      4241
           met4       421
-------------------------
                   175226


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 8096 violations.
    elapsed time = 00:00:08, memory = 2273.39 (MB).
    Completing 20% with 8096 violations.
    elapsed time = 00:00:24, memory = 2273.54 (MB).
    Completing 30% with 8001 violations.
    elapsed time = 00:00:29, memory = 2274.59 (MB).
    Completing 40% with 8001 violations.
    elapsed time = 00:00:47, memory = 2309.63 (MB).
    Completing 50% with 8001 violations.
    elapsed time = 00:00:59, memory = 2315.14 (MB).
    Completing 60% with 8081 violations.
    elapsed time = 00:01:12, memory = 2281.38 (MB).
    Completing 70% with 8081 violations.
    elapsed time = 00:01:21, memory = 2372.56 (MB).
    Completing 80% with 8054 violations.
    elapsed time = 00:01:51, memory = 2312.09 (MB).
    Completing 90% with 8054 violations.
    elapsed time = 00:02:10, memory = 2350.32 (MB).
    Completing 100% with 7687 violations.
    elapsed time = 00:02:24, memory = 2318.18 (MB).
[INFO DRT-0199]   Number of violations = 7687.
Viol/Layer        mcon   met1    via   met2   met3   met4   met5
Cut Spacing          7      0      0      0      0      0      0
Metal Spacing        0   1484      0    500    108      8      2
Short                0   4437      5   1072     50     12      2
[INFO DRT-0267] cpu time = 00:23:04, elapsed time = 00:02:25, memory = 2323.59 (MB), peak = 2457.46 (MB)
Total wire length = 1015095 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 274542 um.
Total wire length on LAYER met2 = 416691 um.
Total wire length on LAYER met3 = 216503 um.
Total wire length on LAYER met4 = 93519 um.
Total wire length on LAYER met5 = 13837 um.
Total number of vias = 174810.
Up-via summary (total 174810):

-------------------------
 FR_MASTERSLICE         0
            li1     68829
           met1     84087
           met2     17323
           met3      4199
           met4       372
-------------------------
                   174810


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 7687 violations.
    elapsed time = 00:00:14, memory = 2343.59 (MB).
    Completing 20% with 7687 violations.
    elapsed time = 00:00:32, memory = 2530.84 (MB).
    Completing 30% with 6033 violations.
    elapsed time = 00:00:53, memory = 2414.03 (MB).
    Completing 40% with 6033 violations.
    elapsed time = 00:01:04, memory = 2541.82 (MB).
    Completing 50% with 6033 violations.
    elapsed time = 00:01:49, memory = 2420.82 (MB).
    Completing 60% with 4483 violations.
    elapsed time = 00:02:07, memory = 2478.25 (MB).
    Completing 70% with 4483 violations.
    elapsed time = 00:02:15, memory = 2498.66 (MB).
    Completing 80% with 2724 violations.
    elapsed time = 00:02:27, memory = 2432.91 (MB).
    Completing 90% with 2724 violations.
    elapsed time = 00:02:40, memory = 2486.88 (MB).
    Completing 100% with 1292 violations.
    elapsed time = 00:02:49, memory = 2380.62 (MB).
[INFO DRT-0199]   Number of violations = 1292.
Viol/Layer        met1    via   met2   met3   met4
Cut Spacing          0      2      0      0      0
Metal Spacing      324      0    197     24      1
Short              548      0    186     10      0
[INFO DRT-0267] cpu time = 00:23:10, elapsed time = 00:02:50, memory = 2380.62 (MB), peak = 2595.82 (MB)
Total wire length = 1014674 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 268615 um.
Total wire length on LAYER met2 = 410022 um.
Total wire length on LAYER met3 = 221551 um.
Total wire length on LAYER met4 = 100719 um.
Total wire length on LAYER met5 = 13763 um.
Total number of vias = 178291.
Up-via summary (total 178291):

-------------------------
 FR_MASTERSLICE         0
            li1     68838
           met1     85038
           met2     19137
           met3      4914
           met4       364
-------------------------
                   178291


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 1292 violations.
    elapsed time = 00:00:01, memory = 2380.62 (MB).
    Completing 20% with 1292 violations.
    elapsed time = 00:00:04, memory = 2497.14 (MB).
    Completing 30% with 996 violations.
    elapsed time = 00:00:09, memory = 2380.82 (MB).
    Completing 40% with 996 violations.
    elapsed time = 00:00:10, memory = 2455.84 (MB).
    Completing 50% with 996 violations.
    elapsed time = 00:00:15, memory = 2380.84 (MB).
    Completing 60% with 813 violations.
    elapsed time = 00:00:18, memory = 2399.91 (MB).
    Completing 70% with 813 violations.
    elapsed time = 00:00:23, memory = 2328.72 (MB).
    Completing 80% with 432 violations.
    elapsed time = 00:00:27, memory = 2328.72 (MB).
    Completing 90% with 432 violations.
    elapsed time = 00:00:30, memory = 2361.47 (MB).
    Completing 100% with 99 violations.
    elapsed time = 00:00:34, memory = 2328.72 (MB).
[INFO DRT-0199]   Number of violations = 99.
Viol/Layer        met1   met2
Metal Spacing       35     11
Short               44      9
[INFO DRT-0267] cpu time = 00:04:03, elapsed time = 00:00:34, memory = 2328.72 (MB), peak = 2595.82 (MB)
Total wire length = 1014521 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 267869 um.
Total wire length on LAYER met2 = 409694 um.
Total wire length on LAYER met3 = 222003 um.
Total wire length on LAYER met4 = 101241 um.
Total wire length on LAYER met5 = 13711 um.
Total number of vias = 178496.
Up-via summary (total 178496):

-------------------------
 FR_MASTERSLICE         0
            li1     68839
           met1     85127
           met2     19217
           met3      4952
           met4       361
-------------------------
                   178496


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 99 violations.
    elapsed time = 00:00:00, memory = 2328.72 (MB).
    Completing 20% with 99 violations.
    elapsed time = 00:00:00, memory = 2328.72 (MB).
    Completing 30% with 91 violations.
    elapsed time = 00:00:07, memory = 2328.72 (MB).
    Completing 40% with 91 violations.
    elapsed time = 00:00:07, memory = 2328.72 (MB).
    Completing 50% with 91 violations.
    elapsed time = 00:00:09, memory = 2328.91 (MB).
    Completing 60% with 74 violations.
    elapsed time = 00:00:09, memory = 2328.91 (MB).
    Completing 70% with 74 violations.
    elapsed time = 00:00:09, memory = 2328.91 (MB).
    Completing 80% with 23 violations.
    elapsed time = 00:00:10, memory = 2328.91 (MB).
    Completing 90% with 23 violations.
    elapsed time = 00:00:10, memory = 2328.91 (MB).
    Completing 100% with 7 violations.
    elapsed time = 00:00:13, memory = 2328.91 (MB).
[INFO DRT-0199]   Number of violations = 7.
Viol/Layer        met1   met2
Metal Spacing        5      0
Short                0      2
[INFO DRT-0267] cpu time = 00:00:28, elapsed time = 00:00:14, memory = 2328.91 (MB), peak = 2595.82 (MB)
Total wire length = 1014457 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 267764 um.
Total wire length on LAYER met2 = 409586 um.
Total wire length on LAYER met3 = 222050 um.
Total wire length on LAYER met4 = 101343 um.
Total wire length on LAYER met5 = 13711 um.
Total number of vias = 178512.
Up-via summary (total 178512):

-------------------------
 FR_MASTERSLICE         0
            li1     68840
           met1     85116
           met2     19230
           met3      4965
           met4       361
-------------------------
                   178512


[INFO DRT-0195] Start 6th stubborn tiles iteration.
    Completing 10% with 7 violations.
    elapsed time = 00:00:03, memory = 2328.91 (MB).
    Completing 20% with 7 violations.
    elapsed time = 00:00:05, memory = 2328.91 (MB).
    Completing 30% with 7 violations.
    elapsed time = 00:00:11, memory = 2328.91 (MB).
    Completing 40% with 7 violations.
    elapsed time = 00:00:13, memory = 2379.61 (MB).
    Completing 50% with 7 violations.
    elapsed time = 00:00:15, memory = 2483.19 (MB).
    Completing 60% with 7 violations.
    elapsed time = 00:00:17, memory = 2521.58 (MB).
    Completing 70% with 7 violations.
    elapsed time = 00:00:18, memory = 2657.61 (MB).
    Completing 80% with 7 violations.
    elapsed time = 00:00:20, memory = 2773.54 (MB).
    Completing 90% with 7 violations.
    elapsed time = 00:00:21, memory = 2936.10 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:28, memory = 3037.55 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:04:12, elapsed time = 00:00:28, memory = 3037.55 (MB), peak = 3048.51 (MB)
Total wire length = 1014453 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 267757 um.
Total wire length on LAYER met2 = 409581 um.
Total wire length on LAYER met3 = 222058 um.
Total wire length on LAYER met4 = 101343 um.
Total wire length on LAYER met5 = 13711 um.
Total number of vias = 178514.
Up-via summary (total 178514):

-------------------------
 FR_MASTERSLICE         0
            li1     68840
           met1     85116
           met2     19232
           met3      4965
           met4       361
-------------------------
                   178514


[INFO DRT-0198] Complete detail routing.
Total wire length = 1014453 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 267757 um.
Total wire length on LAYER met2 = 409581 um.
Total wire length on LAYER met3 = 222058 um.
Total wire length on LAYER met4 = 101343 um.
Total wire length on LAYER met5 = 13711 um.
Total number of vias = 178514.
Up-via summary (total 178514):

-------------------------
 FR_MASTERSLICE         0
            li1     68840
           met1     85116
           met2     19232
           met3      4965
           met4       361
-------------------------
                   178514


[INFO DRT-0267] cpu time = 01:42:48, elapsed time = 00:11:22, memory = 3037.55 (MB), peak = 3048.51 (MB)

[INFO DRT-0180] Post processing.
[INFO GRT-0012] Found 22 antenna violations.
[INFO GRT-0015] Inserted 29 diodes.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3241 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 398 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 10717 groups.
#scanned instances     = 23252
#unique  instances     = 398
#stdCellGenAp          = 14756
#stdCellValidPlanarAp  = 217
#stdCellValidViaAp     = 9633
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 69078
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:19:03, elapsed time = 00:01:40, memory = 2986.42 (MB), peak = 3048.51 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.

[INFO DRT-0157] Number of guides:     202664

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 95 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 95 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0026]   Complete 200000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 57795.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 45088.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 25287.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 7855.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2157.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 317.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2986.42 (MB), peak = 3048.51 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 85239 vertical wires in 2 frboxes and 53260 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 12583 vertical wires in 2 frboxes and 17395 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:04, memory = 2937.54 (MB), peak = 3048.51 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2937.54 (MB), peak = 3048.51 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 2960.31 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:03, memory = 3046.90 (MB).
    Completing 30% with 137 violations.
    elapsed time = 00:00:06, memory = 2928.65 (MB).
    Completing 40% with 137 violations.
    elapsed time = 00:00:08, memory = 3016.72 (MB).
    Completing 50% with 137 violations.
    elapsed time = 00:00:10, memory = 2929.00 (MB).
    Completing 60% with 254 violations.
    elapsed time = 00:00:17, memory = 2959.76 (MB).
    Completing 70% with 254 violations.
    elapsed time = 00:00:18, memory = 2990.43 (MB).
    Completing 80% with 344 violations.
    elapsed time = 00:00:20, memory = 2990.62 (MB).
    Completing 90% with 344 violations.
    elapsed time = 00:00:23, memory = 3023.30 (MB).
    Completing 100% with 377 violations.
    elapsed time = 00:00:24, memory = 2873.38 (MB).
[INFO DRT-0199]   Number of violations = 448.
Viol/Layer        met1   met2   met3   via3   met4   met5
Metal Spacing       10     26     15      0      9      9
Recheck              3     27     17      0     14     10
Short               38    145     76      1     36     12
[INFO DRT-0267] cpu time = 00:04:01, elapsed time = 00:00:24, memory = 3013.47 (MB), peak = 3063.95 (MB)
Total wire length = 1014451 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 267757 um.
Total wire length on LAYER met2 = 409610 um.
Total wire length on LAYER met3 = 220976 um.
Total wire length on LAYER met4 = 101355 um.
Total wire length on LAYER met5 = 14751 um.
Total number of vias = 178651.
Up-via summary (total 178651):

-------------------------
 FR_MASTERSLICE         0
            li1     68881
           met1     85158
           met2     19260
           met3      4971
           met4       381
-------------------------
                   178651


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 448 violations.
    elapsed time = 00:00:01, memory = 3013.47 (MB).
    Completing 20% with 448 violations.
    elapsed time = 00:00:03, memory = 3064.50 (MB).
    Completing 30% with 364 violations.
    elapsed time = 00:00:06, memory = 2993.78 (MB).
    Completing 40% with 364 violations.
    elapsed time = 00:00:08, memory = 3058.20 (MB).
    Completing 50% with 364 violations.
    elapsed time = 00:00:09, memory = 2993.79 (MB).
    Completing 60% with 289 violations.
    elapsed time = 00:00:12, memory = 3027.01 (MB).
    Completing 70% with 289 violations.
    elapsed time = 00:00:14, memory = 3066.59 (MB).
    Completing 80% with 179 violations.
    elapsed time = 00:00:16, memory = 3027.33 (MB).
    Completing 90% with 179 violations.
    elapsed time = 00:00:19, memory = 3026.05 (MB).
    Completing 100% with 97 violations.
    elapsed time = 00:00:20, memory = 2993.86 (MB).
[INFO DRT-0199]   Number of violations = 97.
Viol/Layer        met1   met2   met3   met4   met5
Metal Spacing        1      9      8      0     14
Short                7     41     12      3      2
[INFO DRT-0267] cpu time = 00:03:54, elapsed time = 00:00:20, memory = 2993.86 (MB), peak = 3109.11 (MB)
Total wire length = 1014307 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 267748 um.
Total wire length on LAYER met2 = 409573 um.
Total wire length on LAYER met3 = 220991 um.
Total wire length on LAYER met4 = 101329 um.
Total wire length on LAYER met5 = 14664 um.
Total number of vias = 178626.
Up-via summary (total 178626):

-------------------------
 FR_MASTERSLICE         0
            li1     68882
           met1     85138
           met2     19253
           met3      4974
           met4       379
-------------------------
                   178626


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 97 violations.
    elapsed time = 00:00:00, memory = 2993.86 (MB).
    Completing 20% with 97 violations.
    elapsed time = 00:00:00, memory = 2993.86 (MB).
    Completing 30% with 90 violations.
    elapsed time = 00:00:00, memory = 2993.86 (MB).
    Completing 40% with 90 violations.
    elapsed time = 00:00:00, memory = 2993.86 (MB).
    Completing 50% with 90 violations.
    elapsed time = 00:00:00, memory = 2993.86 (MB).
    Completing 60% with 92 violations.
    elapsed time = 00:00:05, memory = 2993.86 (MB).
    Completing 70% with 92 violations.
    elapsed time = 00:00:05, memory = 2993.86 (MB).
    Completing 80% with 82 violations.
    elapsed time = 00:00:06, memory = 2993.86 (MB).
    Completing 90% with 82 violations.
    elapsed time = 00:00:06, memory = 2993.86 (MB).
    Completing 100% with 74 violations.
    elapsed time = 00:00:07, memory = 2993.87 (MB).
[INFO DRT-0199]   Number of violations = 74.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        0      3     12      0
Short               11     26     16      6
[INFO DRT-0267] cpu time = 00:00:28, elapsed time = 00:00:07, memory = 2993.87 (MB), peak = 3109.11 (MB)
Total wire length = 1014286 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 267778 um.
Total wire length on LAYER met2 = 409571 um.
Total wire length on LAYER met3 = 220966 um.
Total wire length on LAYER met4 = 101318 um.
Total wire length on LAYER met5 = 14652 um.
Total number of vias = 178631.
Up-via summary (total 178631):

-------------------------
 FR_MASTERSLICE         0
            li1     68883
           met1     85146
           met2     19254
           met3      4971
           met4       377
-------------------------
                   178631


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 74 violations.
    elapsed time = 00:00:00, memory = 2993.87 (MB).
    Completing 20% with 74 violations.
    elapsed time = 00:00:00, memory = 2993.87 (MB).
    Completing 30% with 61 violations.
    elapsed time = 00:00:05, memory = 2993.87 (MB).
    Completing 40% with 61 violations.
    elapsed time = 00:00:05, memory = 2993.87 (MB).
    Completing 50% with 61 violations.
    elapsed time = 00:00:07, memory = 2993.87 (MB).
    Completing 60% with 43 violations.
    elapsed time = 00:00:07, memory = 2993.87 (MB).
    Completing 70% with 43 violations.
    elapsed time = 00:00:07, memory = 2993.87 (MB).
    Completing 80% with 17 violations.
    elapsed time = 00:00:08, memory = 2993.87 (MB).
    Completing 90% with 17 violations.
    elapsed time = 00:00:08, memory = 2993.87 (MB).
    Completing 100% with 14 violations.
    elapsed time = 00:00:09, memory = 2993.87 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer        met1   met2
Metal Spacing        1      2
Short                2      9
[INFO DRT-0267] cpu time = 00:00:29, elapsed time = 00:00:09, memory = 2993.87 (MB), peak = 3109.11 (MB)
Total wire length = 1014297 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 267991 um.
Total wire length on LAYER met2 = 409411 um.
Total wire length on LAYER met3 = 220739 um.
Total wire length on LAYER met4 = 101498 um.
Total wire length on LAYER met5 = 14656 um.
Total number of vias = 178692.
Up-via summary (total 178692):

-------------------------
 FR_MASTERSLICE         0
            li1     68885
           met1     85180
           met2     19271
           met3      4979
           met4       377
-------------------------
                   178692


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 2993.87 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:00, memory = 2993.87 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 2993.98 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 2993.98 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:01, memory = 2993.98 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:01, memory = 2993.98 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:01, memory = 2993.98 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:01, memory = 2993.98 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:01, memory = 2993.98 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 2993.98 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2993.98 (MB), peak = 3109.11 (MB)
Total wire length = 1014278 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 267998 um.
Total wire length on LAYER met2 = 409385 um.
Total wire length on LAYER met3 = 220734 um.
Total wire length on LAYER met4 = 101503 um.
Total wire length on LAYER met5 = 14656 um.
Total number of vias = 178698.
Up-via summary (total 178698):

-------------------------
 FR_MASTERSLICE         0
            li1     68885
           met1     85183
           met2     19274
           met3      4979
           met4       377
-------------------------
                   178698


[INFO DRT-0198] Complete detail routing.
Total wire length = 1014278 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 267998 um.
Total wire length on LAYER met2 = 409385 um.
Total wire length on LAYER met3 = 220734 um.
Total wire length on LAYER met4 = 101503 um.
Total wire length on LAYER met5 = 14656 um.
Total number of vias = 178698.
Up-via summary (total 178698):

-------------------------
 FR_MASTERSLICE         0
            li1     68885
           met1     85183
           met2     19274
           met3      4979
           met4       377
-------------------------
                   178698


[INFO DRT-0267] cpu time = 00:08:58, elapsed time = 00:01:04, memory = 2993.98 (MB), peak = 3109.11 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 16:02.76[h:]min:sec. CPU time: user 9026.60 sys 8.93 (938%). Peak memory: 3183732KB.
