

================================================================
== Vivado HLS Report for 'axi_stream_counter_range'
================================================================
* Date:           Mon Jan 21 17:58:25 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        axi_stream_counter_range
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.522|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         2|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|     84|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     96|
|Register         |        -|      -|    233|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|    233|    180|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |      1|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |counterValue_1_fu_64_p2          |     +    |      0|  0|  38|          31|           1|
    |ap_block_state2_io               |    and   |      0|  0|   2|           1|           1|
    |count_range_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |count_range_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |counter_output_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |counter_output_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |count_range_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |counter_output_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_fu_59_p2                     |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_state1                  |    or    |      0|  0|   2|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0|  84|          73|          41|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  21|          4|    1|          4|
    |count_range_0_data_out      |   9|          2|   32|         64|
    |count_range_0_state         |  15|          3|    2|          6|
    |count_range_TDATA_blk_n     |   9|          2|    1|          2|
    |counterValue_reg_43         |   9|          2|   31|         62|
    |counter_output_1_data_out   |   9|          2|   32|         64|
    |counter_output_1_state      |  15|          3|    2|          6|
    |counter_output_TDATA_blk_n  |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  96|         20|  102|        210|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   3|   0|    3|          0|
    |count_range_0_payload_A     |  32|   0|   32|          0|
    |count_range_0_payload_B     |  32|   0|   32|          0|
    |count_range_0_sel_rd        |   1|   0|    1|          0|
    |count_range_0_sel_wr        |   1|   0|    1|          0|
    |count_range_0_state         |   2|   0|    2|          0|
    |count_range_read_reg_70     |  32|   0|   32|          0|
    |counterValue_1_reg_83       |  31|   0|   31|          0|
    |counterValue_reg_43         |  31|   0|   31|          0|
    |counter_output_1_payload_A  |  32|   0|   32|          0|
    |counter_output_1_payload_B  |  32|   0|   32|          0|
    |counter_output_1_sel_rd     |   1|   0|    1|          0|
    |counter_output_1_sel_wr     |   1|   0|    1|          0|
    |counter_output_1_state      |   2|   0|    2|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 233|   0|  233|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+-----------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | axi_stream_counter_range | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs | axi_stream_counter_range | return value |
|ap_start               |  in |    1| ap_ctrl_hs | axi_stream_counter_range | return value |
|ap_done                | out |    1| ap_ctrl_hs | axi_stream_counter_range | return value |
|ap_idle                | out |    1| ap_ctrl_hs | axi_stream_counter_range | return value |
|ap_ready               | out |    1| ap_ctrl_hs | axi_stream_counter_range | return value |
|ap_return              | out |   32| ap_ctrl_hs | axi_stream_counter_range | return value |
|count_range_TDATA      |  in |   32|    axis    |        count_range       |    scalar    |
|count_range_TVALID     |  in |    1|    axis    |        count_range       |    scalar    |
|count_range_TREADY     | out |    1|    axis    |        count_range       |    scalar    |
|counter_output_TDATA   | out |   32|    axis    |      counter_output      |    pointer   |
|counter_output_TVALID  | out |    1|    axis    |      counter_output      |    pointer   |
|counter_output_TREADY  |  in |    1|    axis    |      counter_output      |    pointer   |
+-----------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp)
3 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %count_range) nounwind, !map !7"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %counter_output) nounwind, !map !13"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !19"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([25 x i8]* @axi_stream_counter_r) nounwind"   --->   Operation 7 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%count_range_read = call i32 @_ssdm_op_Read.axis.i32(i32 %count_range) nounwind" [C/axi_stream_counter_range.cpp:3]   --->   Operation 8 'read' 'count_range_read' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %count_range, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [C/axi_stream_counter_range.cpp:5]   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %counter_output, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [C/axi_stream_counter_range.cpp:5]   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %1" [C/axi_stream_counter_range.cpp:7]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.52>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%counterValue = phi i31 [ 0, %0 ], [ %counterValue_1, %2 ]"   --->   Operation 12 'phi' 'counterValue' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%counterValue_cast = zext i31 %counterValue to i32" [C/axi_stream_counter_range.cpp:7]   --->   Operation 13 'zext' 'counterValue_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (2.47ns)   --->   "%tmp = icmp slt i32 %counterValue_cast, %count_range_read" [C/axi_stream_counter_range.cpp:7]   --->   Operation 14 'icmp' 'tmp' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (2.52ns)   --->   "%counterValue_1 = add i31 %counterValue, 1" [C/axi_stream_counter_range.cpp:7]   --->   Operation 15 'add' 'counterValue_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %tmp, label %2, label %3" [C/axi_stream_counter_range.cpp:7]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.i32P(i32* %counter_output, i32 %counterValue_cast) nounwind" [C/axi_stream_counter_range.cpp:9]   --->   Operation 17 'write' <Predicate = (tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "ret i32 0" [C/axi_stream_counter_range.cpp:13]   --->   Operation 18 'ret' <Predicate = (!tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 19 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.i32P(i32* %counter_output, i32 %counterValue_cast) nounwind" [C/axi_stream_counter_range.cpp:9]   --->   Operation 19 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "br label %1" [C/axi_stream_counter_range.cpp:7]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ count_range]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ counter_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_4        (specbitsmap  ) [ 0000]
StgValue_5        (specbitsmap  ) [ 0000]
StgValue_6        (specbitsmap  ) [ 0000]
StgValue_7        (spectopmodule) [ 0000]
count_range_read  (read         ) [ 0011]
StgValue_9        (specinterface) [ 0000]
StgValue_10       (specinterface) [ 0000]
StgValue_11       (br           ) [ 0111]
counterValue      (phi          ) [ 0010]
counterValue_cast (zext         ) [ 0001]
tmp               (icmp         ) [ 0011]
counterValue_1    (add          ) [ 0111]
StgValue_16       (br           ) [ 0000]
StgValue_18       (ret          ) [ 0000]
StgValue_19       (write        ) [ 0000]
StgValue_20       (br           ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="count_range">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count_range"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="counter_output">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_output"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_stream_counter_r"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.i32P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="count_range_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="32" slack="0"/>
<pin id="32" dir="0" index="1" bw="32" slack="0"/>
<pin id="33" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="count_range_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="grp_write_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="0" slack="0"/>
<pin id="38" dir="0" index="1" bw="32" slack="0"/>
<pin id="39" dir="0" index="2" bw="31" slack="0"/>
<pin id="40" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_17/2 "/>
</bind>
</comp>

<comp id="43" class="1005" name="counterValue_reg_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="31" slack="1"/>
<pin id="45" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="counterValue (phireg) "/>
</bind>
</comp>

<comp id="47" class="1004" name="counterValue_phi_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="1" slack="1"/>
<pin id="49" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="50" dir="0" index="2" bw="31" slack="0"/>
<pin id="51" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="52" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="counterValue/2 "/>
</bind>
</comp>

<comp id="54" class="1004" name="counterValue_cast_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="31" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="counterValue_cast/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="tmp_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="32" slack="0"/>
<pin id="61" dir="0" index="1" bw="32" slack="1"/>
<pin id="62" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="counterValue_1_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="31" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="counterValue_1/2 "/>
</bind>
</comp>

<comp id="70" class="1005" name="count_range_read_reg_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="1"/>
<pin id="72" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="count_range_read "/>
</bind>
</comp>

<comp id="75" class="1005" name="counterValue_cast_reg_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="1"/>
<pin id="77" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="counterValue_cast "/>
</bind>
</comp>

<comp id="83" class="1005" name="counterValue_1_reg_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="31" slack="0"/>
<pin id="85" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="counterValue_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="34"><net_src comp="12" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="0" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="41"><net_src comp="28" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="2" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="24" pin="0"/><net_sink comp="43" pin=0"/></net>

<net id="53"><net_src comp="43" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="57"><net_src comp="47" pin="4"/><net_sink comp="54" pin=0"/></net>

<net id="58"><net_src comp="54" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="63"><net_src comp="54" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="68"><net_src comp="47" pin="4"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="26" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="73"><net_src comp="30" pin="2"/><net_sink comp="70" pin=0"/></net>

<net id="74"><net_src comp="70" pin="1"/><net_sink comp="59" pin=1"/></net>

<net id="78"><net_src comp="54" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="79"><net_src comp="75" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="86"><net_src comp="64" pin="2"/><net_sink comp="83" pin=0"/></net>

<net id="87"><net_src comp="83" pin="1"/><net_sink comp="47" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: counter_output | {3 }
 - Input state : 
	Port: axi_stream_counter_range : count_range | {1 }
  - Chain level:
	State 1
	State 2
		counterValue_cast : 1
		tmp : 2
		counterValue_1 : 1
		StgValue_16 : 3
		StgValue_17 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|    add   |     counterValue_1_fu_64    |    0    |    38   |
|----------|-----------------------------|---------|---------|
|   icmp   |          tmp_fu_59          |    0    |    18   |
|----------|-----------------------------|---------|---------|
|   read   | count_range_read_read_fu_30 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |       grp_write_fu_36       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |   counterValue_cast_fu_54   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    56   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
| count_range_read_reg_70|   32   |
|  counterValue_1_reg_83 |   31   |
|counterValue_cast_reg_75|   32   |
|   counterValue_reg_43  |   31   |
+------------------------+--------+
|          Total         |   126  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_36 |  p2  |   2  |  31  |   62   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   62   ||  1.769  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   56   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   126  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   126  |   65   |
+-----------+--------+--------+--------+
