

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_121_5'
================================================================
* Date:           Tue Feb  3 01:04:06 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  25.201 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        7|        7|  0.176 us|  0.176 us|    5|    5|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_121_5  |        5|        5|         3|          1|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 6 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j_2 = alloca i32 1" [top.cpp:121]   --->   Operation 7 'alloca' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %i_1"   --->   Operation 8 'read' 'i_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.48ns)   --->   "%store_ln121 = store i7 0, i7 %j_2" [top.cpp:121]   --->   Operation 9 'store' 'store_ln121' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 10 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body33"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j = load i7 %j_2" [top.cpp:121]   --->   Operation 12 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j, i32 6" [top.cpp:121]   --->   Operation 13 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %tmp, void %for.body33.split, void %for.end40.exitStub" [top.cpp:121]   --->   Operation 14 'br' 'br_ln121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %j, i32 4, i32 5" [top.cpp:121]   --->   Operation 15 'partselect' 'lshr_ln3' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_790 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %i_1_read, i32 2, i32 7" [top.cpp:124]   --->   Operation 16 'partselect' 'tmp_790' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_361 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %tmp_790, i2 %lshr_ln3" [top.cpp:124]   --->   Operation 17 'bitconcatenate' 'tmp_361' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i8 %tmp_361" [top.cpp:124]   --->   Operation 18 'zext' 'zext_ln124' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr i24 %A_1, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 19 'getelementptr' 'A_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (1.35ns)   --->   "%A_1_load = load i8 %A_1_addr" [top.cpp:124]   --->   Operation 20 'load' 'A_1_load' <Predicate = (!tmp)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 21 [1/1] (0.89ns)   --->   "%add_ln121 = add i7 %j, i7 16" [top.cpp:121]   --->   Operation 21 'add' 'add_ln121' <Predicate = (!tmp)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.48ns)   --->   "%store_ln121 = store i7 %add_ln121, i7 %j_2" [top.cpp:121]   --->   Operation 22 'store' 'store_ln121' <Predicate = (!tmp)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%A_2_addr = getelementptr i24 %A_2, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 23 'getelementptr' 'A_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%A_3_addr = getelementptr i24 %A_3, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 24 'getelementptr' 'A_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%A_4_addr = getelementptr i24 %A_4, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 25 'getelementptr' 'A_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%A_5_addr = getelementptr i24 %A_5, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 26 'getelementptr' 'A_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%A_6_addr = getelementptr i24 %A_6, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 27 'getelementptr' 'A_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%A_7_addr = getelementptr i24 %A_7, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 28 'getelementptr' 'A_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%A_8_addr = getelementptr i24 %A_8, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 29 'getelementptr' 'A_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%A_9_addr = getelementptr i24 %A_9, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 30 'getelementptr' 'A_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%A_10_addr = getelementptr i24 %A_10, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 31 'getelementptr' 'A_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%A_11_addr = getelementptr i24 %A_11, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 32 'getelementptr' 'A_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%A_12_addr = getelementptr i24 %A_12, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 33 'getelementptr' 'A_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%A_13_addr = getelementptr i24 %A_13, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 34 'getelementptr' 'A_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%A_14_addr = getelementptr i24 %A_14, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 35 'getelementptr' 'A_14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%A_15_addr = getelementptr i24 %A_15, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 36 'getelementptr' 'A_15_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%A_16_addr = getelementptr i24 %A_16, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 37 'getelementptr' 'A_16_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_1_load = load i8 %A_1_addr" [top.cpp:124]   --->   Operation 38 'load' 'A_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 39 [2/2] (1.35ns)   --->   "%A_2_load = load i8 %A_2_addr" [top.cpp:124]   --->   Operation 39 'load' 'A_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 40 [2/2] (1.35ns)   --->   "%A_3_load = load i8 %A_3_addr" [top.cpp:124]   --->   Operation 40 'load' 'A_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 41 [2/2] (1.35ns)   --->   "%A_4_load = load i8 %A_4_addr" [top.cpp:124]   --->   Operation 41 'load' 'A_4_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 42 [2/2] (1.35ns)   --->   "%A_5_load = load i8 %A_5_addr" [top.cpp:124]   --->   Operation 42 'load' 'A_5_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 43 [2/2] (1.35ns)   --->   "%A_6_load = load i8 %A_6_addr" [top.cpp:124]   --->   Operation 43 'load' 'A_6_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 44 [2/2] (1.35ns)   --->   "%A_7_load = load i8 %A_7_addr" [top.cpp:124]   --->   Operation 44 'load' 'A_7_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 45 [2/2] (1.35ns)   --->   "%A_8_load = load i8 %A_8_addr" [top.cpp:124]   --->   Operation 45 'load' 'A_8_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 46 [2/2] (1.35ns)   --->   "%A_9_load = load i8 %A_9_addr" [top.cpp:124]   --->   Operation 46 'load' 'A_9_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 47 [2/2] (1.35ns)   --->   "%A_10_load = load i8 %A_10_addr" [top.cpp:124]   --->   Operation 47 'load' 'A_10_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 48 [2/2] (1.35ns)   --->   "%A_11_load = load i8 %A_11_addr" [top.cpp:124]   --->   Operation 48 'load' 'A_11_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 49 [2/2] (1.35ns)   --->   "%A_12_load = load i8 %A_12_addr" [top.cpp:124]   --->   Operation 49 'load' 'A_12_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 50 [2/2] (1.35ns)   --->   "%A_13_load = load i8 %A_13_addr" [top.cpp:124]   --->   Operation 50 'load' 'A_13_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 51 [2/2] (1.35ns)   --->   "%A_14_load = load i8 %A_14_addr" [top.cpp:124]   --->   Operation 51 'load' 'A_14_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 52 [2/2] (1.35ns)   --->   "%A_15_load = load i8 %A_15_addr" [top.cpp:124]   --->   Operation 52 'load' 'A_15_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 53 [2/2] (1.35ns)   --->   "%A_16_load = load i8 %A_16_addr" [top.cpp:124]   --->   Operation 53 'load' 'A_16_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%p_load3 = load i24 %empty"   --->   Operation 251 'load' 'p_load3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out, i24 %p_load3"   --->   Operation 252 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 253 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 25.2>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%p_load = load i24 %empty" [top.cpp:124]   --->   Operation 54 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln122 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [top.cpp:122]   --->   Operation 55 'specpipeline' 'specpipeline_ln122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%speclooptripcount_ln121 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [top.cpp:121]   --->   Operation 56 'speclooptripcount' 'speclooptripcount_ln121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln121 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [top.cpp:121]   --->   Operation 57 'specloopname' 'specloopname_ln121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln124 = sext i24 %p_load" [top.cpp:124]   --->   Operation 58 'sext' 'sext_ln124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln124_1 = sext i24 %A_1_load" [top.cpp:124]   --->   Operation 59 'sext' 'sext_ln124_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.10ns)   --->   "%add_ln124 = add i24 %A_1_load, i24 %p_load" [top.cpp:124]   --->   Operation 60 'add' 'add_ln124' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (1.10ns)   --->   "%add_ln124_1 = add i25 %sext_ln124_1, i25 %sext_ln124" [top.cpp:124]   --->   Operation 61 'add' 'add_ln124_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_791 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_1, i32 24" [top.cpp:124]   --->   Operation 62 'bitselect' 'tmp_791' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_792 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124, i32 23" [top.cpp:124]   --->   Operation 63 'bitselect' 'tmp_792' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_1)   --->   "%xor_ln124 = xor i1 %tmp_791, i1 1" [top.cpp:124]   --->   Operation 64 'xor' 'xor_ln124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_1)   --->   "%and_ln124 = and i1 %tmp_792, i1 %xor_ln124" [top.cpp:124]   --->   Operation 65 'and' 'and_ln124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_1)   --->   "%xor_ln124_1 = xor i1 %tmp_791, i1 %tmp_792" [top.cpp:124]   --->   Operation 66 'xor' 'xor_ln124_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_1)   --->   "%select_ln124 = select i1 %and_ln124, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 67 'select' 'select_ln124' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_1 = select i1 %xor_ln124_1, i24 %select_ln124, i24 %add_ln124" [top.cpp:124]   --->   Operation 68 'select' 'select_ln124_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln124_2 = sext i24 %select_ln124_1" [top.cpp:124]   --->   Operation 69 'sext' 'sext_ln124_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_2_load = load i8 %A_2_addr" [top.cpp:124]   --->   Operation 70 'load' 'A_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln124_3 = sext i24 %A_2_load" [top.cpp:124]   --->   Operation 71 'sext' 'sext_ln124_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.10ns)   --->   "%add_ln124_2 = add i24 %A_2_load, i24 %select_ln124_1" [top.cpp:124]   --->   Operation 72 'add' 'add_ln124_2' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (1.10ns)   --->   "%add_ln124_3 = add i25 %sext_ln124_2, i25 %sext_ln124_3" [top.cpp:124]   --->   Operation 73 'add' 'add_ln124_3' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_793 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_3, i32 24" [top.cpp:124]   --->   Operation 74 'bitselect' 'tmp_793' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_794 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_2, i32 23" [top.cpp:124]   --->   Operation 75 'bitselect' 'tmp_794' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_3)   --->   "%xor_ln124_2 = xor i1 %tmp_793, i1 1" [top.cpp:124]   --->   Operation 76 'xor' 'xor_ln124_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_3)   --->   "%and_ln124_1 = and i1 %tmp_794, i1 %xor_ln124_2" [top.cpp:124]   --->   Operation 77 'and' 'and_ln124_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_3)   --->   "%xor_ln124_3 = xor i1 %tmp_793, i1 %tmp_794" [top.cpp:124]   --->   Operation 78 'xor' 'xor_ln124_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_3)   --->   "%select_ln124_2 = select i1 %and_ln124_1, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 79 'select' 'select_ln124_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_3 = select i1 %xor_ln124_3, i24 %select_ln124_2, i24 %add_ln124_2" [top.cpp:124]   --->   Operation 80 'select' 'select_ln124_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln124_4 = sext i24 %select_ln124_3" [top.cpp:124]   --->   Operation 81 'sext' 'sext_ln124_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_3_load = load i8 %A_3_addr" [top.cpp:124]   --->   Operation 82 'load' 'A_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln124_5 = sext i24 %A_3_load" [top.cpp:124]   --->   Operation 83 'sext' 'sext_ln124_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (1.10ns)   --->   "%add_ln124_4 = add i24 %A_3_load, i24 %select_ln124_3" [top.cpp:124]   --->   Operation 84 'add' 'add_ln124_4' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (1.10ns)   --->   "%add_ln124_5 = add i25 %sext_ln124_4, i25 %sext_ln124_5" [top.cpp:124]   --->   Operation 85 'add' 'add_ln124_5' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_795 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_5, i32 24" [top.cpp:124]   --->   Operation 86 'bitselect' 'tmp_795' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_796 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_4, i32 23" [top.cpp:124]   --->   Operation 87 'bitselect' 'tmp_796' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_5)   --->   "%xor_ln124_4 = xor i1 %tmp_795, i1 1" [top.cpp:124]   --->   Operation 88 'xor' 'xor_ln124_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_5)   --->   "%and_ln124_2 = and i1 %tmp_796, i1 %xor_ln124_4" [top.cpp:124]   --->   Operation 89 'and' 'and_ln124_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_5)   --->   "%xor_ln124_5 = xor i1 %tmp_795, i1 %tmp_796" [top.cpp:124]   --->   Operation 90 'xor' 'xor_ln124_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_5)   --->   "%select_ln124_4 = select i1 %and_ln124_2, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 91 'select' 'select_ln124_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_5 = select i1 %xor_ln124_5, i24 %select_ln124_4, i24 %add_ln124_4" [top.cpp:124]   --->   Operation 92 'select' 'select_ln124_5' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln124_6 = sext i24 %select_ln124_5" [top.cpp:124]   --->   Operation 93 'sext' 'sext_ln124_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_4_load = load i8 %A_4_addr" [top.cpp:124]   --->   Operation 94 'load' 'A_4_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln124_7 = sext i24 %A_4_load" [top.cpp:124]   --->   Operation 95 'sext' 'sext_ln124_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (1.10ns)   --->   "%add_ln124_6 = add i24 %A_4_load, i24 %select_ln124_5" [top.cpp:124]   --->   Operation 96 'add' 'add_ln124_6' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (1.10ns)   --->   "%add_ln124_7 = add i25 %sext_ln124_6, i25 %sext_ln124_7" [top.cpp:124]   --->   Operation 97 'add' 'add_ln124_7' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_797 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_7, i32 24" [top.cpp:124]   --->   Operation 98 'bitselect' 'tmp_797' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_798 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_6, i32 23" [top.cpp:124]   --->   Operation 99 'bitselect' 'tmp_798' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_7)   --->   "%xor_ln124_6 = xor i1 %tmp_797, i1 1" [top.cpp:124]   --->   Operation 100 'xor' 'xor_ln124_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_7)   --->   "%and_ln124_3 = and i1 %tmp_798, i1 %xor_ln124_6" [top.cpp:124]   --->   Operation 101 'and' 'and_ln124_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_7)   --->   "%xor_ln124_7 = xor i1 %tmp_797, i1 %tmp_798" [top.cpp:124]   --->   Operation 102 'xor' 'xor_ln124_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_7)   --->   "%select_ln124_6 = select i1 %and_ln124_3, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 103 'select' 'select_ln124_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_7 = select i1 %xor_ln124_7, i24 %select_ln124_6, i24 %add_ln124_6" [top.cpp:124]   --->   Operation 104 'select' 'select_ln124_7' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln124_8 = sext i24 %select_ln124_7" [top.cpp:124]   --->   Operation 105 'sext' 'sext_ln124_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_5_load = load i8 %A_5_addr" [top.cpp:124]   --->   Operation 106 'load' 'A_5_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln124_9 = sext i24 %A_5_load" [top.cpp:124]   --->   Operation 107 'sext' 'sext_ln124_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (1.10ns)   --->   "%add_ln124_8 = add i24 %A_5_load, i24 %select_ln124_7" [top.cpp:124]   --->   Operation 108 'add' 'add_ln124_8' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (1.10ns)   --->   "%add_ln124_9 = add i25 %sext_ln124_8, i25 %sext_ln124_9" [top.cpp:124]   --->   Operation 109 'add' 'add_ln124_9' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_799 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_9, i32 24" [top.cpp:124]   --->   Operation 110 'bitselect' 'tmp_799' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_800 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_8, i32 23" [top.cpp:124]   --->   Operation 111 'bitselect' 'tmp_800' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_9)   --->   "%xor_ln124_8 = xor i1 %tmp_799, i1 1" [top.cpp:124]   --->   Operation 112 'xor' 'xor_ln124_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_9)   --->   "%and_ln124_4 = and i1 %tmp_800, i1 %xor_ln124_8" [top.cpp:124]   --->   Operation 113 'and' 'and_ln124_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_9)   --->   "%xor_ln124_9 = xor i1 %tmp_799, i1 %tmp_800" [top.cpp:124]   --->   Operation 114 'xor' 'xor_ln124_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_9)   --->   "%select_ln124_8 = select i1 %and_ln124_4, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 115 'select' 'select_ln124_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_9 = select i1 %xor_ln124_9, i24 %select_ln124_8, i24 %add_ln124_8" [top.cpp:124]   --->   Operation 116 'select' 'select_ln124_9' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln124_10 = sext i24 %select_ln124_9" [top.cpp:124]   --->   Operation 117 'sext' 'sext_ln124_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_6_load = load i8 %A_6_addr" [top.cpp:124]   --->   Operation 118 'load' 'A_6_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln124_11 = sext i24 %A_6_load" [top.cpp:124]   --->   Operation 119 'sext' 'sext_ln124_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (1.10ns)   --->   "%add_ln124_10 = add i24 %A_6_load, i24 %select_ln124_9" [top.cpp:124]   --->   Operation 120 'add' 'add_ln124_10' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (1.10ns)   --->   "%add_ln124_11 = add i25 %sext_ln124_10, i25 %sext_ln124_11" [top.cpp:124]   --->   Operation 121 'add' 'add_ln124_11' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_801 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_11, i32 24" [top.cpp:124]   --->   Operation 122 'bitselect' 'tmp_801' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_802 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_10, i32 23" [top.cpp:124]   --->   Operation 123 'bitselect' 'tmp_802' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_11)   --->   "%xor_ln124_10 = xor i1 %tmp_801, i1 1" [top.cpp:124]   --->   Operation 124 'xor' 'xor_ln124_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_11)   --->   "%and_ln124_5 = and i1 %tmp_802, i1 %xor_ln124_10" [top.cpp:124]   --->   Operation 125 'and' 'and_ln124_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_11)   --->   "%xor_ln124_11 = xor i1 %tmp_801, i1 %tmp_802" [top.cpp:124]   --->   Operation 126 'xor' 'xor_ln124_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_11)   --->   "%select_ln124_10 = select i1 %and_ln124_5, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 127 'select' 'select_ln124_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_11 = select i1 %xor_ln124_11, i24 %select_ln124_10, i24 %add_ln124_10" [top.cpp:124]   --->   Operation 128 'select' 'select_ln124_11' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln124_12 = sext i24 %select_ln124_11" [top.cpp:124]   --->   Operation 129 'sext' 'sext_ln124_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_7_load = load i8 %A_7_addr" [top.cpp:124]   --->   Operation 130 'load' 'A_7_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln124_13 = sext i24 %A_7_load" [top.cpp:124]   --->   Operation 131 'sext' 'sext_ln124_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (1.10ns)   --->   "%add_ln124_12 = add i24 %A_7_load, i24 %select_ln124_11" [top.cpp:124]   --->   Operation 132 'add' 'add_ln124_12' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (1.10ns)   --->   "%add_ln124_13 = add i25 %sext_ln124_12, i25 %sext_ln124_13" [top.cpp:124]   --->   Operation 133 'add' 'add_ln124_13' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_803 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_13, i32 24" [top.cpp:124]   --->   Operation 134 'bitselect' 'tmp_803' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_804 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_12, i32 23" [top.cpp:124]   --->   Operation 135 'bitselect' 'tmp_804' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_13)   --->   "%xor_ln124_12 = xor i1 %tmp_803, i1 1" [top.cpp:124]   --->   Operation 136 'xor' 'xor_ln124_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_13)   --->   "%and_ln124_6 = and i1 %tmp_804, i1 %xor_ln124_12" [top.cpp:124]   --->   Operation 137 'and' 'and_ln124_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_13)   --->   "%xor_ln124_13 = xor i1 %tmp_803, i1 %tmp_804" [top.cpp:124]   --->   Operation 138 'xor' 'xor_ln124_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_13)   --->   "%select_ln124_12 = select i1 %and_ln124_6, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 139 'select' 'select_ln124_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_13 = select i1 %xor_ln124_13, i24 %select_ln124_12, i24 %add_ln124_12" [top.cpp:124]   --->   Operation 140 'select' 'select_ln124_13' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln124_14 = sext i24 %select_ln124_13" [top.cpp:124]   --->   Operation 141 'sext' 'sext_ln124_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_8_load = load i8 %A_8_addr" [top.cpp:124]   --->   Operation 142 'load' 'A_8_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln124_15 = sext i24 %A_8_load" [top.cpp:124]   --->   Operation 143 'sext' 'sext_ln124_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (1.10ns)   --->   "%add_ln124_14 = add i24 %A_8_load, i24 %select_ln124_13" [top.cpp:124]   --->   Operation 144 'add' 'add_ln124_14' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (1.10ns)   --->   "%add_ln124_15 = add i25 %sext_ln124_14, i25 %sext_ln124_15" [top.cpp:124]   --->   Operation 145 'add' 'add_ln124_15' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_805 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_15, i32 24" [top.cpp:124]   --->   Operation 146 'bitselect' 'tmp_805' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_806 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_14, i32 23" [top.cpp:124]   --->   Operation 147 'bitselect' 'tmp_806' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_15)   --->   "%xor_ln124_14 = xor i1 %tmp_805, i1 1" [top.cpp:124]   --->   Operation 148 'xor' 'xor_ln124_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_15)   --->   "%and_ln124_7 = and i1 %tmp_806, i1 %xor_ln124_14" [top.cpp:124]   --->   Operation 149 'and' 'and_ln124_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_15)   --->   "%xor_ln124_15 = xor i1 %tmp_805, i1 %tmp_806" [top.cpp:124]   --->   Operation 150 'xor' 'xor_ln124_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_15)   --->   "%select_ln124_14 = select i1 %and_ln124_7, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 151 'select' 'select_ln124_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_15 = select i1 %xor_ln124_15, i24 %select_ln124_14, i24 %add_ln124_14" [top.cpp:124]   --->   Operation 152 'select' 'select_ln124_15' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln124_16 = sext i24 %select_ln124_15" [top.cpp:124]   --->   Operation 153 'sext' 'sext_ln124_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_9_load = load i8 %A_9_addr" [top.cpp:124]   --->   Operation 154 'load' 'A_9_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln124_17 = sext i24 %A_9_load" [top.cpp:124]   --->   Operation 155 'sext' 'sext_ln124_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (1.10ns)   --->   "%add_ln124_16 = add i24 %A_9_load, i24 %select_ln124_15" [top.cpp:124]   --->   Operation 156 'add' 'add_ln124_16' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (1.10ns)   --->   "%add_ln124_17 = add i25 %sext_ln124_16, i25 %sext_ln124_17" [top.cpp:124]   --->   Operation 157 'add' 'add_ln124_17' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_807 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_17, i32 24" [top.cpp:124]   --->   Operation 158 'bitselect' 'tmp_807' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_808 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_16, i32 23" [top.cpp:124]   --->   Operation 159 'bitselect' 'tmp_808' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_17)   --->   "%xor_ln124_16 = xor i1 %tmp_807, i1 1" [top.cpp:124]   --->   Operation 160 'xor' 'xor_ln124_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_17)   --->   "%and_ln124_8 = and i1 %tmp_808, i1 %xor_ln124_16" [top.cpp:124]   --->   Operation 161 'and' 'and_ln124_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_17)   --->   "%xor_ln124_17 = xor i1 %tmp_807, i1 %tmp_808" [top.cpp:124]   --->   Operation 162 'xor' 'xor_ln124_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_17)   --->   "%select_ln124_16 = select i1 %and_ln124_8, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 163 'select' 'select_ln124_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_17 = select i1 %xor_ln124_17, i24 %select_ln124_16, i24 %add_ln124_16" [top.cpp:124]   --->   Operation 164 'select' 'select_ln124_17' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln124_18 = sext i24 %select_ln124_17" [top.cpp:124]   --->   Operation 165 'sext' 'sext_ln124_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_10_load = load i8 %A_10_addr" [top.cpp:124]   --->   Operation 166 'load' 'A_10_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln124_19 = sext i24 %A_10_load" [top.cpp:124]   --->   Operation 167 'sext' 'sext_ln124_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (1.10ns)   --->   "%add_ln124_18 = add i24 %A_10_load, i24 %select_ln124_17" [top.cpp:124]   --->   Operation 168 'add' 'add_ln124_18' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (1.10ns)   --->   "%add_ln124_19 = add i25 %sext_ln124_18, i25 %sext_ln124_19" [top.cpp:124]   --->   Operation 169 'add' 'add_ln124_19' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_809 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_19, i32 24" [top.cpp:124]   --->   Operation 170 'bitselect' 'tmp_809' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_810 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_18, i32 23" [top.cpp:124]   --->   Operation 171 'bitselect' 'tmp_810' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_19)   --->   "%xor_ln124_18 = xor i1 %tmp_809, i1 1" [top.cpp:124]   --->   Operation 172 'xor' 'xor_ln124_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_19)   --->   "%and_ln124_9 = and i1 %tmp_810, i1 %xor_ln124_18" [top.cpp:124]   --->   Operation 173 'and' 'and_ln124_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_19)   --->   "%xor_ln124_19 = xor i1 %tmp_809, i1 %tmp_810" [top.cpp:124]   --->   Operation 174 'xor' 'xor_ln124_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_19)   --->   "%select_ln124_18 = select i1 %and_ln124_9, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 175 'select' 'select_ln124_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_19 = select i1 %xor_ln124_19, i24 %select_ln124_18, i24 %add_ln124_18" [top.cpp:124]   --->   Operation 176 'select' 'select_ln124_19' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln124_20 = sext i24 %select_ln124_19" [top.cpp:124]   --->   Operation 177 'sext' 'sext_ln124_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_11_load = load i8 %A_11_addr" [top.cpp:124]   --->   Operation 178 'load' 'A_11_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln124_21 = sext i24 %A_11_load" [top.cpp:124]   --->   Operation 179 'sext' 'sext_ln124_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (1.10ns)   --->   "%add_ln124_20 = add i24 %A_11_load, i24 %select_ln124_19" [top.cpp:124]   --->   Operation 180 'add' 'add_ln124_20' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (1.10ns)   --->   "%add_ln124_21 = add i25 %sext_ln124_20, i25 %sext_ln124_21" [top.cpp:124]   --->   Operation 181 'add' 'add_ln124_21' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_811 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_21, i32 24" [top.cpp:124]   --->   Operation 182 'bitselect' 'tmp_811' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_812 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_20, i32 23" [top.cpp:124]   --->   Operation 183 'bitselect' 'tmp_812' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_21)   --->   "%xor_ln124_20 = xor i1 %tmp_811, i1 1" [top.cpp:124]   --->   Operation 184 'xor' 'xor_ln124_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_21)   --->   "%and_ln124_10 = and i1 %tmp_812, i1 %xor_ln124_20" [top.cpp:124]   --->   Operation 185 'and' 'and_ln124_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_21)   --->   "%xor_ln124_21 = xor i1 %tmp_811, i1 %tmp_812" [top.cpp:124]   --->   Operation 186 'xor' 'xor_ln124_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_21)   --->   "%select_ln124_20 = select i1 %and_ln124_10, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 187 'select' 'select_ln124_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 188 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_21 = select i1 %xor_ln124_21, i24 %select_ln124_20, i24 %add_ln124_20" [top.cpp:124]   --->   Operation 188 'select' 'select_ln124_21' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln124_22 = sext i24 %select_ln124_21" [top.cpp:124]   --->   Operation 189 'sext' 'sext_ln124_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_12_load = load i8 %A_12_addr" [top.cpp:124]   --->   Operation 190 'load' 'A_12_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln124_23 = sext i24 %A_12_load" [top.cpp:124]   --->   Operation 191 'sext' 'sext_ln124_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (1.10ns)   --->   "%add_ln124_22 = add i24 %A_12_load, i24 %select_ln124_21" [top.cpp:124]   --->   Operation 192 'add' 'add_ln124_22' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 193 [1/1] (1.10ns)   --->   "%add_ln124_23 = add i25 %sext_ln124_22, i25 %sext_ln124_23" [top.cpp:124]   --->   Operation 193 'add' 'add_ln124_23' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_813 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_23, i32 24" [top.cpp:124]   --->   Operation 194 'bitselect' 'tmp_813' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_814 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_22, i32 23" [top.cpp:124]   --->   Operation 195 'bitselect' 'tmp_814' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_23)   --->   "%xor_ln124_22 = xor i1 %tmp_813, i1 1" [top.cpp:124]   --->   Operation 196 'xor' 'xor_ln124_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_23)   --->   "%and_ln124_11 = and i1 %tmp_814, i1 %xor_ln124_22" [top.cpp:124]   --->   Operation 197 'and' 'and_ln124_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_23)   --->   "%xor_ln124_23 = xor i1 %tmp_813, i1 %tmp_814" [top.cpp:124]   --->   Operation 198 'xor' 'xor_ln124_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_23)   --->   "%select_ln124_22 = select i1 %and_ln124_11, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 199 'select' 'select_ln124_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 200 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_23 = select i1 %xor_ln124_23, i24 %select_ln124_22, i24 %add_ln124_22" [top.cpp:124]   --->   Operation 200 'select' 'select_ln124_23' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln124_24 = sext i24 %select_ln124_23" [top.cpp:124]   --->   Operation 201 'sext' 'sext_ln124_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 202 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_13_load = load i8 %A_13_addr" [top.cpp:124]   --->   Operation 202 'load' 'A_13_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln124_25 = sext i24 %A_13_load" [top.cpp:124]   --->   Operation 203 'sext' 'sext_ln124_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (1.10ns)   --->   "%add_ln124_24 = add i24 %A_13_load, i24 %select_ln124_23" [top.cpp:124]   --->   Operation 204 'add' 'add_ln124_24' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 205 [1/1] (1.10ns)   --->   "%add_ln124_25 = add i25 %sext_ln124_24, i25 %sext_ln124_25" [top.cpp:124]   --->   Operation 205 'add' 'add_ln124_25' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_815 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_25, i32 24" [top.cpp:124]   --->   Operation 206 'bitselect' 'tmp_815' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_816 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_24, i32 23" [top.cpp:124]   --->   Operation 207 'bitselect' 'tmp_816' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_25)   --->   "%xor_ln124_24 = xor i1 %tmp_815, i1 1" [top.cpp:124]   --->   Operation 208 'xor' 'xor_ln124_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_25)   --->   "%and_ln124_12 = and i1 %tmp_816, i1 %xor_ln124_24" [top.cpp:124]   --->   Operation 209 'and' 'and_ln124_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_25)   --->   "%xor_ln124_25 = xor i1 %tmp_815, i1 %tmp_816" [top.cpp:124]   --->   Operation 210 'xor' 'xor_ln124_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_25)   --->   "%select_ln124_24 = select i1 %and_ln124_12, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 211 'select' 'select_ln124_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 212 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_25 = select i1 %xor_ln124_25, i24 %select_ln124_24, i24 %add_ln124_24" [top.cpp:124]   --->   Operation 212 'select' 'select_ln124_25' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln124_26 = sext i24 %select_ln124_25" [top.cpp:124]   --->   Operation 213 'sext' 'sext_ln124_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 214 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_14_load = load i8 %A_14_addr" [top.cpp:124]   --->   Operation 214 'load' 'A_14_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln124_27 = sext i24 %A_14_load" [top.cpp:124]   --->   Operation 215 'sext' 'sext_ln124_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (1.10ns)   --->   "%add_ln124_26 = add i24 %A_14_load, i24 %select_ln124_25" [top.cpp:124]   --->   Operation 216 'add' 'add_ln124_26' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 217 [1/1] (1.10ns)   --->   "%add_ln124_27 = add i25 %sext_ln124_26, i25 %sext_ln124_27" [top.cpp:124]   --->   Operation 217 'add' 'add_ln124_27' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_817 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_27, i32 24" [top.cpp:124]   --->   Operation 218 'bitselect' 'tmp_817' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_818 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_26, i32 23" [top.cpp:124]   --->   Operation 219 'bitselect' 'tmp_818' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_27)   --->   "%xor_ln124_26 = xor i1 %tmp_817, i1 1" [top.cpp:124]   --->   Operation 220 'xor' 'xor_ln124_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_27)   --->   "%and_ln124_13 = and i1 %tmp_818, i1 %xor_ln124_26" [top.cpp:124]   --->   Operation 221 'and' 'and_ln124_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_27)   --->   "%xor_ln124_27 = xor i1 %tmp_817, i1 %tmp_818" [top.cpp:124]   --->   Operation 222 'xor' 'xor_ln124_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_27)   --->   "%select_ln124_26 = select i1 %and_ln124_13, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 223 'select' 'select_ln124_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 224 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_27 = select i1 %xor_ln124_27, i24 %select_ln124_26, i24 %add_ln124_26" [top.cpp:124]   --->   Operation 224 'select' 'select_ln124_27' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln124_28 = sext i24 %select_ln124_27" [top.cpp:124]   --->   Operation 225 'sext' 'sext_ln124_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 226 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_15_load = load i8 %A_15_addr" [top.cpp:124]   --->   Operation 226 'load' 'A_15_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln124_29 = sext i24 %A_15_load" [top.cpp:124]   --->   Operation 227 'sext' 'sext_ln124_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (1.10ns)   --->   "%add_ln124_28 = add i24 %A_15_load, i24 %select_ln124_27" [top.cpp:124]   --->   Operation 228 'add' 'add_ln124_28' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 229 [1/1] (1.10ns)   --->   "%add_ln124_29 = add i25 %sext_ln124_28, i25 %sext_ln124_29" [top.cpp:124]   --->   Operation 229 'add' 'add_ln124_29' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_819 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_29, i32 24" [top.cpp:124]   --->   Operation 230 'bitselect' 'tmp_819' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_820 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_28, i32 23" [top.cpp:124]   --->   Operation 231 'bitselect' 'tmp_820' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_29)   --->   "%xor_ln124_28 = xor i1 %tmp_819, i1 1" [top.cpp:124]   --->   Operation 232 'xor' 'xor_ln124_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_29)   --->   "%and_ln124_14 = and i1 %tmp_820, i1 %xor_ln124_28" [top.cpp:124]   --->   Operation 233 'and' 'and_ln124_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_29)   --->   "%xor_ln124_29 = xor i1 %tmp_819, i1 %tmp_820" [top.cpp:124]   --->   Operation 234 'xor' 'xor_ln124_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_29)   --->   "%select_ln124_28 = select i1 %and_ln124_14, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 235 'select' 'select_ln124_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 236 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_29 = select i1 %xor_ln124_29, i24 %select_ln124_28, i24 %add_ln124_28" [top.cpp:124]   --->   Operation 236 'select' 'select_ln124_29' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln124_30 = sext i24 %select_ln124_29" [top.cpp:124]   --->   Operation 237 'sext' 'sext_ln124_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 238 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_16_load = load i8 %A_16_addr" [top.cpp:124]   --->   Operation 238 'load' 'A_16_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln124_31 = sext i24 %A_16_load" [top.cpp:124]   --->   Operation 239 'sext' 'sext_ln124_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (1.10ns)   --->   "%add_ln124_30 = add i24 %A_16_load, i24 %select_ln124_29" [top.cpp:124]   --->   Operation 240 'add' 'add_ln124_30' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 241 [1/1] (1.10ns)   --->   "%add_ln124_31 = add i25 %sext_ln124_30, i25 %sext_ln124_31" [top.cpp:124]   --->   Operation 241 'add' 'add_ln124_31' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_821 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_31, i32 24" [top.cpp:124]   --->   Operation 242 'bitselect' 'tmp_821' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_822 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_30, i32 23" [top.cpp:124]   --->   Operation 243 'bitselect' 'tmp_822' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_63)   --->   "%xor_ln124_30 = xor i1 %tmp_821, i1 1" [top.cpp:124]   --->   Operation 244 'xor' 'xor_ln124_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_63)   --->   "%and_ln124_15 = and i1 %tmp_822, i1 %xor_ln124_30" [top.cpp:124]   --->   Operation 245 'and' 'and_ln124_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_63)   --->   "%xor_ln124_31 = xor i1 %tmp_821, i1 %tmp_822" [top.cpp:124]   --->   Operation 246 'xor' 'xor_ln124_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_63)   --->   "%select_ln124_30 = select i1 %and_ln124_15, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 247 'select' 'select_ln124_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 248 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_63 = select i1 %xor_ln124_31, i24 %select_ln124_30, i24 %add_ln124_30" [top.cpp:124]   --->   Operation 248 'select' 'select_ln124_63' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 249 [1/1] (0.48ns)   --->   "%store_ln124 = store i24 %select_ln124_63, i24 %empty" [top.cpp:124]   --->   Operation 249 'store' 'store_ln124' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln121 = br void %for.body33" [top.cpp:121]   --->   Operation 250 'br' 'br_ln121' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.875ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln121', top.cpp:121) of constant 0 on local variable 'j', top.cpp:121 [22]  (0.489 ns)
	'load' operation 7 bit ('j', top.cpp:121) on local variable 'j', top.cpp:121 [26]  (0.000 ns)
	'add' operation 7 bit ('add_ln121', top.cpp:121) [246]  (0.897 ns)
	'store' operation 0 bit ('store_ln121', top.cpp:121) of variable 'add_ln121', top.cpp:121 on local variable 'j', top.cpp:121 [247]  (0.489 ns)

 <State 2>: 1.352ns
The critical path consists of the following:
	'load' operation 24 bit ('A_1_load', top.cpp:124) on array 'A_1' [55]  (1.352 ns)

 <State 3>: 25.201ns
The critical path consists of the following:
	'load' operation 24 bit ('p_load', top.cpp:124) on local variable 'empty' [30]  (0.000 ns)
	'add' operation 24 bit ('add_ln124', top.cpp:124) [57]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_1', top.cpp:124) [65]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_2', top.cpp:124) [69]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_3', top.cpp:124) [77]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_4', top.cpp:124) [81]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_5', top.cpp:124) [89]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_6', top.cpp:124) [93]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_7', top.cpp:124) [101]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_8', top.cpp:124) [105]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_9', top.cpp:124) [113]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_10', top.cpp:124) [117]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_11', top.cpp:124) [125]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_12', top.cpp:124) [129]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_13', top.cpp:124) [137]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_14', top.cpp:124) [141]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_15', top.cpp:124) [149]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_16', top.cpp:124) [153]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_17', top.cpp:124) [161]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_18', top.cpp:124) [165]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_19', top.cpp:124) [173]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_20', top.cpp:124) [177]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_21', top.cpp:124) [185]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_22', top.cpp:124) [189]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_23', top.cpp:124) [197]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_24', top.cpp:124) [201]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_25', top.cpp:124) [209]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_26', top.cpp:124) [213]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_27', top.cpp:124) [221]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_28', top.cpp:124) [225]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_29', top.cpp:124) [233]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_30', top.cpp:124) [237]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_63', top.cpp:124) [245]  (0.435 ns)
	'store' operation 0 bit ('store_ln124', top.cpp:124) of variable 'select_ln124_63', top.cpp:124 on local variable 'empty' [248]  (0.489 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
