# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../better_multiplier.srcs/sources_1/new/multiplier.vhd" \
"../../../../better_multiplier.srcs/sim_1/new/tb_mul.vhd" \

# Do not sort compile order
nosort
