<?xml version="1.0" encoding="UTF-8" standalone="no" ?><toolSetting xmlns="http://actel.com/sweng/afi" component="top" xmlns:actel-cc="http://www.actel.com/XMLSchema/CoreConsole" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.1"><device VendorTechnology_Die="UM4X4M1NLPLV" VendorTechnology_DieVoltage="1.2" VendorTechnology_Family="IGLOO" VendorTechnology_Package="vq100" VendorTechnology_Speed="STD"><advancedoptions IO_DEFT_STD="LVCMOS 1.2V" PART_RANGE="COM" RESTRICTPROBEPINS="1" TEMPR="COM" VCCI_1.2_VOLTR="COM" VCCI_1.5_VOLTR="COM" VCCI_1.8_VOLTR="COM" VCCI_2.5_VOLTR="COM" VCCI_3.3_VOLTR="COM" VOLTR="COM"/></device><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="VIEWDRAWCONFIGURATOR" library="Tool" name="ViewDraw" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SYNTHESIZE_PS" library="Tool" name="Precision" state="0" vendor="Mentor" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SYNTHESIZE" library="Tool" name="Synthesize" state="1" vendor="Synopsys" version="1.0.102"><configuration><spirit:hwParameter spirit:name="LANGUAGE_SYSTEM_VLOG">false</spirit:hwParameter><spirit:hwParameter spirit:name="LANGUAGE_VERILOG_2001">true</spirit:hwParameter><spirit:hwParameter spirit:name="LANGUAGE_VHDL_2008">false</spirit:hwParameter></configuration><input_files><file><path>component\work\top\top.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1478893479</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\clock_divider.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1458776229</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\counter_tmp.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1425307710</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\data_dqpsk_generator.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1458772511</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\data_rate.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1468538154</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\dqpsk_modulator.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1458778221</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\main_clock.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1461610935</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\modulator.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1469224582</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\phaser_modulator.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1458778861</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\sigen_trigger.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1458604015</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\ten_mhz_clock.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1463091150</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\trigger_signal_gen.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1457161232</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\two_mhz_clock.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1468533813</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>smartgen\delay\delay.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1449948970</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>smartgen\delay_five_ns\delay_five_ns.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1459874515</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>smartgen\pll_core\pll_core.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1460248079</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>synthesis\top_sdc.sdc</path><type>SDC_ROOT</type><fileset>OTHER_SYNTHESIS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1478893498</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file></input_files><output_files><file><path>synthesis\top.edn</path><type>EDN</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1478893498</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file></output_files><report_files><file><path>synthesis\synplify.log</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>synthesis\top.srr</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>synthesis\top.areasrr</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>synthesis\run_options.txt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file></report_files></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SOFTWAREIDE" library="Tool" name="SoftwareIDE" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SMARTDESIGNCONFIGURATOR" library="Tool" name="SmartDesign" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="false" internal_name="SIM_PRESYNTH" library="Tool" name="RTLSimulation" state="6" vendor="Actel" version="1.0.100"><configuration/><input_files><file><path>component\work\top\top.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1457216912</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\clock_divider.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1457157299</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\counter_tmp.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1425307710</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\data_rate.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1457216326</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\modulator.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1457203275</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\trigger_signal_gen.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1457161232</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>smartgen\ccc_slow\ccc_slow.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1457142548</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>smartgen\delay\delay.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1449948970</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>smartgen\newCore\newCore.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1449786998</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>smartgen\pll_core\pll_core.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1457140469</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>smartgen\pll_slow\pll_slow.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1457140501</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>stimulus\top_tb.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1457216635</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file></input_files><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="false" internal_name="SIM_POSTSYNTH" library="Tool" name="PostSynthesisSimulation" state="6" vendor="Actel" version="1.0.100"><configuration/><input_files><file><path>synthesis\top.v</path><type>HDL</type><fileset>ANY_SIMULATION_FILESET</fileset><local>true</local><used>true</used><selectable>false</selectable><timestamp>1457226623</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>stimulus\top_tb.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1457216635</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file></input_files><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SDTB" library="Tool" name="SDTB" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="HDLTB" library="Tool" name="HDLTB" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="HDLEDITOR" library="Tool" name="HDL" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="FIRMWARECONFIGURATOR" library="Tool" name="FirmwareView" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EDITTIMING_PRESYNTH" library="Tool" name="TimingConstraints" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EDITIO_PRESYNTH" library="Tool" name="IOEditor" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="COMPILE" library="Tool" name="DesCompile" state="2" vendor="Actel" version="1.0.100"><configuration><spirit:hwParameter spirit:name="MERGEPDC">true</spirit:hwParameter><spirit:hwParameter spirit:name="MERGESDC">true</spirit:hwParameter></configuration><input_files><file><path>synthesis\top.edn</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1478893498</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>synthesis\top_sdc.sdc</path><type>SDC_SYN</type><fileset>OTHER_SYNTHESIS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1478893498</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file></input_files><output_files><file><path>designer\impl1\top.adb</path><type>ADB</type><fileset/><local>true</local><used>false</used><selectable>true</selectable><timestamp>1478893642</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file></output_files><report_files><file><path>designer\impl1\top_compile_log.rpt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>designer\impl1\top_compile_report.txt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file></report_files></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="PLACEROUTE" library="Tool" name="DesLayout" state="1" vendor="Actel" version="1.0.100"><configuration><spirit:hwParameter spirit:name="INCRPLACEANDROUTE">false</spirit:hwParameter><spirit:hwParameter spirit:name="TDPR">true</spirit:hwParameter></configuration><input_files/><output_files/><report_files><file><path>designer\impl1\top_placeroute_log.rpt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>designer\impl1\top_place_and_route_report.txt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>designer\impl1\top_globalnet_report.txt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>designer\impl1\top_globalusage_report.txt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>designer\impl1\top_iobank_report.txt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file></report_files></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EXPORTSDF" library="Tool" name="BackAnnotation" state="4" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files><file><path>designer\impl1\top_ba.v</path><type>HDL</type><fileset/><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>designer\impl1\top_ba.v</path><type>SDF</type><fileset/><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file></output_files><report_files><file><path>designer\impl1\top_ba_log.rpt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file></report_files></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="false" internal_name="SIM_POSTLAYOUT" library="Tool" name="BackAnnotatedSimulation" state="6" vendor="Actel" version="1.0.100"><configuration/><input_files><file><path>designer\impl1\top_ba.v</path><type>HDL</type><fileset>ANY_SIMULATION_FILESET</fileset><local>true</local><used>true</used><selectable>false</selectable><timestamp>1457218156</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>designer\impl1\top_ba.sdf</path><type>HDL</type><fileset>ANY_SIMULATION_FILESET</fileset><local>true</local><used>true</used><selectable>false</selectable><timestamp>1457218156</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>stimulus\top_tb.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1457216635</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file></input_files><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EXPORTIBIS" library="Tool" name="ExportDesIBIS" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="VERIFYPOWER" library="Tool" name="AnalyzePower" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EXPORTPIN" library="Tool" name="ExportDesPin" state="0" vendor="Actel" version="1.0.100"><configuration><spirit:hwParameter spirit:name="PINRPT_BY_NAME">true</spirit:hwParameter><spirit:hwParameter spirit:name="PINRPT_BY_NUMBER">true</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="VERIFYTIMING" library="Tool" name="AnalyzeTiming" state="1" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files><file><path>designer\impl1\top_verifytiming_log.rpt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>designer\impl1\top_maxdelay_timing_report.txt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>designer\impl1\top_mindelay_timing_report.txt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>designer\impl1\top_maxdelay_timingviolations_report.txt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>designer\impl1\top_mindelay_timingviolations_report.txt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file></report_files></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="PUBLISHBLOCK" library="Tool" name="PublishDesignerBlock" state="0" vendor="Actel" version="1.0.100"><configuration><spirit:hwParameter spirit:name="LANGUAGE">verilog</spirit:hwParameter><spirit:hwParameter spirit:name="PLACEMENT">true</spirit:hwParameter><spirit:hwParameter spirit:name="REGION">true</spirit:hwParameter><spirit:hwParameter spirit:name="ROUTING">true</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="GENERATEPROGRAMMINGDATA" library="Tool" name="ProgrammingData" state="4" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files><file><path>designer\impl1\top.pdb</path><type>PROGRAMMING</type><fileset/><local>true</local><used>false</used><selectable>true</selectable><timestamp>1478893642</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file></output_files><report_files><file><path>designer\impl1\top_prgdata_log.rpt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file></report_files></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EXPORTPROGRAMMINGFILE" library="Tool" name="ExportProgrammingFile" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="PROGRAMDEVICE" library="Tool" name="ProgramDevice" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files><file><path>designer\impl1\top_fp\top_program.log</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file></report_files></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="INSTRUMENTDESIGN" library="Tool" name="InstrumentDesign" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EDITFLOORPLAN_POSTCOMPILE" library="Tool" name="FloorPlan" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EDITTIMING_POSTCOMPILE" library="Tool" name="TimingConstraints" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files><file><path>designer\impl1\top_timingconstraints_log.rpt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file></report_files></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EDITIO_POSTCOMPILE" library="Tool" name="MVNIOEditor" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool></toolSetting>