Information: Updating design information... (UID-85)
Warning: Design 'core' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : core
Version: O-2018.06-SP4
Date   : Tue Feb 15 02:02:10 2022
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: datapath_inst/fetch_stage_inst/pc_reg/q_reg[2]
              (rising edge-triggered flip-flop clocked by my_clk)
  Endpoint: datapath_inst/fetch_stage_inst/pc_reg/q_reg[31]
            (rising edge-triggered flip-flop clocked by my_clk)
  Path Group: my_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock my_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  datapath_inst/fetch_stage_inst/pc_reg/q_reg[2]/CK (DFFR_X1)
                                                          0.00       0.00 r
  datapath_inst/fetch_stage_inst/pc_reg/q_reg[2]/Q (DFFR_X1)
                                                          0.12       0.12 r
  add_1_root_datapath_inst/fetch_stage_inst/adder_pc/add_29_2/A[2] (core_DW01_add_3)
                                                          0.00       0.12 r
  add_1_root_datapath_inst/fetch_stage_inst/adder_pc/add_29_2/U83/ZN (AND2_X1)
                                                          0.05       0.17 r
  add_1_root_datapath_inst/fetch_stage_inst/adder_pc/add_29_2/U73/ZN (AND2_X2)
                                                          0.04       0.22 r
  add_1_root_datapath_inst/fetch_stage_inst/adder_pc/add_29_2/U98/ZN (NAND2_X1)
                                                          0.03       0.25 f
  add_1_root_datapath_inst/fetch_stage_inst/adder_pc/add_29_2/U96/ZN (NOR2_X1)
                                                          0.04       0.29 r
  add_1_root_datapath_inst/fetch_stage_inst/adder_pc/add_29_2/U19/CO (HA_X1)
                                                          0.06       0.35 r
  add_1_root_datapath_inst/fetch_stage_inst/adder_pc/add_29_2/U18/CO (HA_X1)
                                                          0.06       0.41 r
  add_1_root_datapath_inst/fetch_stage_inst/adder_pc/add_29_2/U17/CO (HA_X1)
                                                          0.06       0.47 r
  add_1_root_datapath_inst/fetch_stage_inst/adder_pc/add_29_2/U16/CO (HA_X1)
                                                          0.06       0.53 r
  add_1_root_datapath_inst/fetch_stage_inst/adder_pc/add_29_2/U15/CO (HA_X1)
                                                          0.06       0.58 r
  add_1_root_datapath_inst/fetch_stage_inst/adder_pc/add_29_2/U14/CO (HA_X1)
                                                          0.06       0.64 r
  add_1_root_datapath_inst/fetch_stage_inst/adder_pc/add_29_2/U13/CO (HA_X1)
                                                          0.06       0.70 r
  add_1_root_datapath_inst/fetch_stage_inst/adder_pc/add_29_2/U12/CO (HA_X1)
                                                          0.06       0.76 r
  add_1_root_datapath_inst/fetch_stage_inst/adder_pc/add_29_2/U11/CO (HA_X1)
                                                          0.06       0.82 r
  add_1_root_datapath_inst/fetch_stage_inst/adder_pc/add_29_2/U10/CO (HA_X1)
                                                          0.06       0.87 r
  add_1_root_datapath_inst/fetch_stage_inst/adder_pc/add_29_2/U9/CO (HA_X1)
                                                          0.06       0.93 r
  add_1_root_datapath_inst/fetch_stage_inst/adder_pc/add_29_2/U8/CO (HA_X1)
                                                          0.06       0.99 r
  add_1_root_datapath_inst/fetch_stage_inst/adder_pc/add_29_2/U7/CO (HA_X1)
                                                          0.06       1.05 r
  add_1_root_datapath_inst/fetch_stage_inst/adder_pc/add_29_2/U6/CO (HA_X1)
                                                          0.06       1.10 r
  add_1_root_datapath_inst/fetch_stage_inst/adder_pc/add_29_2/U5/CO (HA_X1)
                                                          0.06       1.16 r
  add_1_root_datapath_inst/fetch_stage_inst/adder_pc/add_29_2/U4/CO (HA_X1)
                                                          0.06       1.22 r
  add_1_root_datapath_inst/fetch_stage_inst/adder_pc/add_29_2/U3/CO (HA_X1)
                                                          0.06       1.28 r
  add_1_root_datapath_inst/fetch_stage_inst/adder_pc/add_29_2/U2/CO (HA_X1)
                                                          0.06       1.33 r
  add_1_root_datapath_inst/fetch_stage_inst/adder_pc/add_29_2/U85/ZN (XNOR2_X1)
                                                          0.05       1.39 r
  add_1_root_datapath_inst/fetch_stage_inst/adder_pc/add_29_2/SUM[31] (core_DW01_add_3)
                                                          0.00       1.39 r
  datapath_inst/fetch_stage_inst/pc_reg/q_reg[31]/D (DFFR_X1)
                                                          0.01       1.39 r
  data arrival time                                                  1.39

  clock my_clk (rise edge)                                1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  clock uncertainty                                      -0.07       1.43
  datapath_inst/fetch_stage_inst/pc_reg/q_reg[31]/CK (DFFR_X1)
                                                          0.00       1.43 r
  library setup time                                     -0.04       1.39
  data required time                                                 1.39
  --------------------------------------------------------------------------
  data required time                                                 1.39
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
