// SPDX-License-Identifier: (GPL-2.0+ OR X11)
/*
 * Copyright 2019-2022 Technologic Systems, Inc. dba embeddedTS
 */

/dts-v1/;
#include <dt-bindings/input/input.h>
#include <dt-bindings/leds/common.h>
#include "imx6ul.dtsi"

/ {
	model = "embeddedTS i.MX6UL TS-7250-V3";
	compatible = "technologic,ts7250v3", "fsl,imx6ul";

	aliases {
		ethernet0 = &fec1;
		ethernet1 = &fec2;
		pc104bus = &pc104bus;
		serial8 = &fpga_uart0;
		serial9 = &fpga_uart1;
		serial10 = &fpga_uart2;
		serial11 = &fpga_uart3;
		serial12 = &fpga_uart4;
		serial13 = &fpga_uart5;
		serial14 = &fpga_uart6;
		serial15 = &fpga_uart7;
		serial16 = &fpga_uart8;
		spi4 = &opencores_spi0;
		spi5 = &opencores_spi1;
		gpio5 = &fpga_bank0;
		gpio6 = &fpga_bank1;
		gpio7 = &fpga_bank2;
		gpio8 = &fpga_bank3;
		gpio9 = &fpga_bank4;
		gpio10 = &fpga_bank5;
		gpio11 = &pc104gpio;
	};

	chosen {
		stdout-path = &uart1;
	};

	memory {
		device_type = "memory";
		reg = <0x80000000 0x20000000>;
	};

	led-controller {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_cpu_leds>;
		compatible = "gpio-leds";

		led-0 {
			color = <LED_COLOR_ID_GREEN>;
			function = LED_FUNCTION_POWER;
			gpios = <&gpio1 19 GPIO_ACTIVE_LOW>;
			default-state = "on";
		};

		led-1 {
			color = <LED_COLOR_ID_RED>;
			function = LED_FUNCTION_INDICATOR;
			gpios = <&gpio1 18 GPIO_ACTIVE_LOW>;
			default-state = "off";
		};
	};

	reg_3v3: rev_3v3 {
		compatible = "regulator-fixed";
		regulator-name = "3V3";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
	};

	vref_adc_2v5: adc {
		compatible = "regulator-fixed";
		regulator-name = "ADC_VREF";
		regulator-min-microvolt = <2500000>;
		regulator-max-microvolt = <2500000>;
	};

	an_3p3v: an_3p3v {
		compatible = "voltage-divider";
		io-channels = <&supervisor_adc 0>;
		label = "3.3V";
		output-ohms = <100000>; /* R2 (100k) */
		full-ohms = <110700>; /* R1 (10.7k) + R2 (100k) */
		#io-channel-cells = <0>;
	};

	an_5v: an_5v {
		compatible = "voltage-divider";
		io-channels = <&supervisor_adc 3>;
		label = "5V_A";
		output-ohms = <42200>; /* R2 (42.2k) */
		full-ohms = <84400>; /* R1 (42.2k) + R2 (42.2k) */
		#io-channel-cells = <0>;
	};

	an_8v_48v: an_8v_48v {
		compatible = "voltage-divider";
		io-channels = <&supervisor_adc 4>;
		label = "8V_48V";
		output-ohms = <10700>; /* R2 (10.7k) */
		full-ohms = <247700>; /* R1 (237K) + R2 (10.7k) */
		#io-channel-cells = <0>;
	};

	/*
	 * At the time of writing, there is a locking bug when using AFE channels
	 * that can be consumed within the kernel. The hwmon device is disabled
	 * until this is resolved
	 */
	 supervisor-adcs {
		compatible = "iio-hwmon";
		io-channels = <&an_3p3v>, <&supervisor_adc 1>, <&supervisor_adc 2>,
			<&supervisor_adc 3>, <&an_5v>, <&an_8v_48v>;
		io-channel-names = "3.3V", "VDD_ARM_CAP", "VDD_SOC_CAP", "5V_A", "8V_48V";
		status = "disabled";
	};

	supervisor-temp {
		compatible = "iio-hwmon";
		io-channels = <&supervisor_temp>;
		io-channel-names = "Supervisor Temp";
		status = "okay";
	};
};

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c1>;
	pinctrl-1 = <&pinctrl_i2c1_gpio>;
	scl-gpios = <&gpio1 2 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	sda-gpios = <&gpio1 3 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	status = "okay";

	magnet: magnetometer@1e {
		compatible = "st,lis2mdl";
		reg = <0x1e>;
		st,drdy-int-pin = <1>;
		interrupt-parent = <&gpio1>;
		interrupts = <14 IRQ_TYPE_LEVEL_HIGH>;
	};

	wdt: watchdog@54 {
		compatible = "technologic,ts7100-wdt";
		/* 5min timeout default, in case of slow userspace.
		 * Set to 0 to disable WDT at startup. Userspace procs
		 * can still start feeding later.
		 */
		timeout-sec = <300>;
		reg = <0x54>;
		status = "disabled";
	};

	supervisor: supervisor@10 {
		compatible = "technologic,supervisor";
		reg = <0x10>;
		status = "disabled";

		supervisor_adc: supervisor_adc {
			compatible = "technologic,supervisor-adc";
			#io-channel-cells = <1>;
		};

		supervisor_temp: supervisor_temp {
			compatible = "technologic,supervisor-temp";
			#io-channel-cells = <0>;
		};
	};

	m41t00s: rtc@68 {
		compatible = "m41t00";
		reg = <0x68>;
		status = "disabled";
	};

	supervisor_rtc: rtc@68 {
		compatible = "technologic,supervisor-rtc";
		reg = <0x68>;
		wakeup-source;
		status = "disabled";
	};

	ism330: gyro@6a {
		compatible = "st,ism330dlc";
		reg = <0x6a>;
		interrupt-parent = <&gpio5>;
		interrupts = <0 IRQ_TYPE_LEVEL_HIGH>;
	};
};

&adc1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_adc1>;
	vref-supply = <&vref_adc_2v5>;
	status = "okay";
};

&can1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan1>;
	status = "okay";
};

&can2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan2>;
	status = "okay";
};

&ecspi3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi3>;
	num-cs = <1>;
	cs-gpios = <&gpio4 12 GPIO_ACTIVE_LOW>;
	status = "okay";

	wilc3000: wifi@0 {
		compatible = "microchip,wilc3000";
		reg = <0>;
		spi-max-frequency = <20000000>;
		reset-gpios = <&gpio5 5 GPIO_ACTIVE_HIGH>;
		chip_en-gpios = <&gpio5 6 GPIO_ACTIVE_HIGH>;
		interrupt-parent = <&gpio3>;
		interrupts = <1 IRQ_TYPE_EDGE_FALLING>;
	};
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet1>;
	phy-mode = "rmii";
	phy-handle = <&ethphy0>;
	phy-supply = <&reg_3v3>;

	status = "okay";
	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@0 {
			clocks = <&clks IMX6UL_CLK_ENET_REF>;
			clock-names = "rmii-ref";
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <2>;
		};

		ethphy1: ethernet-phy@1 {
			clocks = <&clks IMX6UL_CLK_ENET_REF>;
			clock-names = "rmii-ref";
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <1>;
		};
	};
};

&fec2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet2>;
	phy-mode = "rmii";
	phy-handle = <&ethphy1>;
	phy-supply = <&reg_3v3>;
	status = "okay";
};

&gpio1 {
	gpio-line-names =
		"AN_CH1", "AN_CH2", "", "", "", "AN_CH3", "", "", "AN_CH4",
		"AN_CH5", "", "SEL_XBEE_USB", "", "FPGA_RESET", "MAGNET_IRQ",
		"", "CONSOLE_TXD", "CONSOLE_RXD", "EN_RED_LED#", "EN_GRN_LED#",
		"", "EN_XBEE_USB", "", "", "", "", "", "", "", "", "EN_DIO_FET",
		"NIM_PWR_ON";
};

&gpio3 {
	gpio-line-names =
		"EN_USB_5V", "", "", "UART4_CTS#", "", "I2C_3_DAT",
		"I2C_3_CLK", "ISA_RESET", "ISA_IOCHK", "LCD_PIN7", "LCD_PIN8",
		"LCD_PIN9", "LCD_PIN10", "", "", "LCD_PIN11", "LCD_PIN12",
		"LCD_PIN13", "LCD_PIN14", "LCD_WR#", "LCD_EN", "LCD_RS", "",
		"", "", "", "", "", "", "", "", "";
};

&gpio4 {
	gpio-line-names =
		"FPGA_FLASH_SELECT", "DETECT_94-120", "", "", "", "", "", "",
		"", "", "EIM_IRQ", "", "", "", "", "", "", "", "", "",
		"", "", "", "", "", "", "", "", "", "", "", "";
};

&gpio5 {
	gpio-line-names =
		"", "", "", "", "", "", "EN_WIFI_PWR", "EN_CL_1", "EN_CL_2",
		"EN_CL_3", "", "", "", "", "", "", "", "", "", "", "", "", "",
		"", "", "", "", "", "", "", "", "";
};

&i2c3 {
	clock-frequency = <100000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c3>;
	pinctrl-1 = <&pinctrl_i2c3_gpio>;
	scl-gpios = <&gpio3 06 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	sda-gpios = <&gpio3 05 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	status = "okay";

	pc104gpio: pca9555@20 {
		compatible = "nxp,pca9555";
		reg = <0x20>;
		gpio-controller;
		#gpio-cells = <2>;

		gpio-line-names = "ISA_CN_D03", "ISA_CN_D04", "ISA_CN_D05",
			"ISA_CN_D06", "ISA_CN_D07", "ISA_CN_D08", "ISA_CN_D09",
			"ISA_CN_D10", "ISA_CN_D11", "ISA_CN_D12", "ISA_CN_D13",
			"ISA_CN_D14", "ISA_CN_D15", "", "", "";
	};
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	uart-has-rtscts;
	status = "okay";
};

&uart4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
	uart-has-rtscts;
	status = "okay";
};

&usdhc1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc1>;
	no-1-8-v;
	disable-wp;
	non-removable;
	bus-width = <4>;
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2>;
	no-1-8-v;
	disable-wp;
	broken-cd;
	bus-width = <4>;
	status = "okay";
};

&snvs_rtc {
	status = "disabled";
};

&wdog1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_wdog>;
	status = "okay";
	fsl,ext-reset-output;
};

&weim {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_weim_fpga &pinctrl_weim_cs0>;
	#address-cells = <2>;
	#size-cells = <1>;
	clocks = <&clks IMX6UL_CLK_EIM>, <&clks IMX6UL_CLK_EIM_SLOW_SEL>;
	ranges = <0 0 0x50000000 0x08000000>;
	status = "okay";

	fpga: fpga@50000000 {
		compatible = "simple-bus";
		reg = <0 0x50000000 0x00010000>;
		#address-cells = <1>;
		#size-cells = <1>;
		ranges = <0 0 0 0x10000>;

		fsl,weim-cs-timing = <
			0x0161030F	// EIM_CSnGCR1 @ 0x021b8000
			0x00000000	// EIM_CSnGCR2 @ 0x021b8004
			0x03000000	// EIM_CSnRCR1 @ 0x021b8008
			0x00000000	// EIM_CSnRCR2 @ 0x021b800c
			0x01000000	// EIM_CSnWCR1 @ 0x021b8010
			0		// EIM_CSnWCR2 @ 0x021b8014
		>;

		clocks {
			#address-cells = <1>;
			#size-cells = <1>;
			ranges;

			fpga_clk_weim_bclk: fpga_clk_weim_bclk {
				#clock-cells = <0>;
				compatible = "fixed-clock";
				clock-frequency = <79200000>;
			};
		};

		syscon: syscon@4000 {
			compatible = "simple-bus";
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			reg = <0x4000 0x100>;
			ranges = <0 0x4000 0x100>;

			fpga_intc: fpga_intc@0 {
				compatible = "technologic,ts71xxweim-intc";
				reg = <0x0 0x50>;

				interrupt-controller;
				#interrupt-cells = <1>;

				interrupt-parent = <&gpio5>;
				interrupts = <1 IRQ_TYPE_LEVEL_HIGH>;
			};

			fpga_bank0: fpga_gpio@10 {
				compatible = "technologic,ts71xxweim-gpio";
				reg = <0x10 0x08>;
				gpio-controller;
				#gpio-cells = <2>;
				interrupt-controller;
				#interrupt-cells = <1>;

				gpio-line-names = "", "DIO_PIN1", "DIO_PIN3",
					"DIO_PIN5", "DIO_PIN7", "DIO_PIN8",
					"DIO_PIN9", "DIO_PIN11", "DIO_PIN13",
					"DIO_PIN15", "DIO_SPI_MISO",
					"DIO_SPI_CS#", "", "", "DIO_SPI_CLK",
					"DIO_SPI_MOSI";
			};

			fpga_bank1: fpga_gpio@40 {
				compatible = "technologic,ts71xxweim-gpio";
				reg = <0x40 0x08>;
				gpio-controller;
				#gpio-cells = <2>;
				interrupt-controller;
				#interrupt-cells = <1>;

				gpio-line-names = "ISA_AEN", "ISA_BALE",
					"ISA_TC", "ISA_ENDX", "EN_NIMBEL_3V3",
					"ISA_IORDY", "ISA_REFRESH", "ISA_DRQ1",
					"ISA_DACK1", "ISA_DRQ2", "ISA_DACK2",
					"EN_NIMBEL_4V", "ISA_DRQ3", "ISA_DACK3",
					"", "EN_RS422";
			};

			fpga_bank2: fpga_gpio@54 {
				compatible = "technologic,ts71xxweim-gpio";
				reg = <0x54 0x08>;
				gpio-controller;
				#gpio-cells = <2>;
				interrupt-controller;
				#interrupt-cells = <1>;

				gpio-line-names =
					"MIKRO_RESET#", "MIKRO_AN", "MIKRO_INT",
					"MIKRO_180", "MIKRO_PWM",
					"MIKRO_SPI_CS#", "MIKRO_SPI_CLK",
					"MIKRO_SPI_MISO", "MIKRO_SPI_MOSI",
					"MIKRO_TXD", "MIKRO_RXD",
					"MIKRO_I2C_DAT", "MIKRO_I2C_CLK", "",
					"", "";
			};

			fpga_bank3: fpga_gpio@5c {
				compatible = "technologic,ts71xxweim-gpio";
				reg = <0x5c 0x08>;
				gpio-controller;
				#gpio-cells = <2>;
				interrupt-controller;
				#interrupt-cells = <1>;

				gpio-line-names = "ISA_DAT00", "ISA_DAT01",
					"ISA_DAT02", "ISA_DAT03", "ISA_DAT04",
					"ISA_DAT05", "ISA_DAT06", "ISA_DAT07",
					"ISA_DAT08", "ISA_DAT09", "ISA_DAT10",
					"ISA_DAT11", "ISA_DAT12", "ISA_DAT13",
					"ISA_DAT14", "ISA_DAT15";
			};

			fpga_bank4: fpga_gpio@64 {
				compatible = "technologic,ts71xxweim-gpio";
				reg = <0x64 0x08>;
				gpio-controller;
				#gpio-cells = <2>;
				interrupt-controller;
				#interrupt-cells = <1>;

				gpio-line-names = "ISA_ADD_00", "ISA_ADD_01",
					"ISA_ADD_02", "ISA_ADD_03",
					"ISA_ADD_04", "ISA_ADD_05",
					"ISA_ADD_06", "ISA_ADD_07",
					"ISA_ADD_08", "ISA_ADD_09",
					"ISA_ADD_10", "ISA_ADD_11",
					"ISA_ADD_12", "ISA_ADD_13",
					"ISA_ADD_14", "ISA_ADD_15";
			};

			fpga_bank5: fpga_gpio@6c {
				compatible = "technologic,ts71xxweim-gpio";
				reg = <0x6c 0x08>;
				gpio-controller;
				#gpio-cells = <2>;
				interrupt-controller;
				#interrupt-cells = <1>;

				gpio-line-names = "ISA_ADD_16", "ISA_ADD_17",
					"ISA_ADD_18", "ISA_ADD_19", "ISA_IOR",
					"ISA_IOW", "ISA_MEMR", "ISA_MEMW",
					"ISA_CN_D01", "ISA_CN_D02", "", "", "",
					"", "", "";
			};

			pc104bus: fpgaisa@50 {
				compatible = "technologic,pc104-bus";
				reg = <0x50 0x4>;

				ranges = <0 0 0x1000>;
				reset-gpio = <&gpio3 7 GPIO_ACTIVE_LOW>;

				#address-cells = <0x1>;
				#size-cells = <0x1>;
			};
		};

		/* DB9 */
		fpga_uart0: serial@0 {
			compatible = "ns16550a";
			device_type = "serial";
			reg = <0x0 16>;

			current-speed = <115200>;
			reg-shift = <1>;
			reg-io-width = <1>;
			fifo-size = <64>;
			clock-frequency = <1843200>;
			interrupt-parent = <&fpga_intc>;
			interrupts = <0>;
		};

		/* COM2 RS-232 */
		fpga_uart1: serial@10 {
			compatible = "ns16550a";
			device_type = "serial";
			reg = <0x10 16>;

			current-speed = <115200>;
			reg-shift = <1>;
			reg-io-width = <1>;
			fifo-size = <64>;
			clock-frequency = <1843200>;
			interrupt-parent = <&fpga_intc>;
			interrupts = <1>;
		};

		/* COM3 RS-232 */
		fpga_uart2: serial@20 {
			compatible = "ns16550a";
			device_type = "serial";
			reg = <0x20 16>;

			current-speed = <115200>;
			reg-shift = <1>;
			reg-io-width = <1>;
			fifo-size = <64>;
			clock-frequency = <1843200>;
			interrupt-parent = <&fpga_intc>;
			interrupts = <2>;
		};

		/* COM2 RS-485 */
		fpga_uart3: serial@30 {
			compatible = "ns16550a";
			device_type = "serial";
			reg = <0x30 16>;

			current-speed = <115200>;
			reg-shift = <1>;
			reg-io-width = <1>;
			fifo-size = <64>;
			clock-frequency = <1843200>;
			interrupt-parent = <&fpga_intc>;
			interrupts = <3>;
		};

		/* COM2 RS-422 */
		fpga_uart4: serial@40 {
			compatible = "ns16550a";
			device_type = "serial";
			reg = <0x40 16>;

			current-speed = <115200>;
			reg-shift = <1>;
			reg-io-width = <1>;
			fifo-size = <64>;
			clock-frequency = <1843200>;
			interrupt-parent = <&fpga_intc>;
			interrupts = <4>;
		};

		/* Mikrobus UART */
		fpga_uart5: serial@50 {
			compatible = "ns16550a";
			device_type = "serial";
			reg = <0x50 16>;

			current-speed = <115200>;
			reg-shift = <1>;
			reg-io-width = <1>;
			fifo-size = <64>;
			clock-frequency = <1843200>;
			interrupt-parent = <&fpga_intc>;
			interrupts = <5>;
		};

		fpga_uart6: serial@60 {
			compatible = "ns16550a";
			device_type = "serial";
			reg = <0x60 16>;

			current-speed = <115200>;
			reg-shift = <1>;
			reg-io-width = <1>;
			fifo-size = <64>;
			clock-frequency = <1843200>;
			interrupt-parent = <&fpga_intc>;
			interrupts = <6>;
		};

		fpga_uart7: serial@70 {
			compatible = "ns16550a";
			device_type = "serial";
			reg = <0x70 16>;

			current-speed = <115200>;
			reg-shift = <1>;
			reg-io-width = <1>;
			fifo-size = <64>;
			clock-frequency = <1843200>;
			interrupt-parent = <&fpga_intc>;
			interrupts = <7>;
		};

		fpga_uart8: serial@80 {
			compatible = "ns16550a";
			device_type = "serial";
			reg = <0x80 16>;

			current-speed = <115200>;
			reg-shift = <1>;
			reg-io-width = <1>;
			fifo-size = <64>;
			clock-frequency = <1843200>;
			interrupt-parent = <&fpga_intc>;
			interrupts = <8>;
		};

		opencores_spi0: spi@100 {
			compatible = "opencores,spi-oc";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x100 32>;
			interrupt-parent = <&fpga_intc>;
			interrupts = <9>;
			clocks = <&fpga_clk_weim_bclk>;
			clock-names = "spi-oc-clk";
			opencores-spi,idx = <0>;
			opencores-spi,num-chipselects = <3>;

			dioheader: spi@0 {
				compatible = "spidev";
				spi-max-frequency = <19800000>;
				reg = <0>;
			};

			spifram: spi@1 {
				compatible = "cypress,fm25l16b", "atmel,at25";
				reg = <1>;
				spi-max-frequency = <19800000>;
				size = <0x800>;
				address-width = <16>;
				pagesize = <64>;
			};

			/* Onboard FPGA Flash */
			spifpga: flash@2 {
				compatible = "jedec,spi-nor";
				reg = <2>;
				spi-max-frequency = <19800000>;
			};
		};

		opencores_spi1: spi@120 {
			compatible = "opencores,spi-oc";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x120 32>;
			interrupt-parent = <&fpga_intc>;
			interrupts = <10>;
			clocks = <&fpga_clk_weim_bclk>;
			clock-names = "spi-oc-clk";
			opencores-spi,idx = <0>;
			opencores-spi,num-chipselects = <1>;

			mikrobus: spi@0 {
				compatible = "spidev";
				spi-max-frequency = <19800000>;
				reg = <0>;
			};
		};

		mikro_adc0: mikro_adc@180 {
			compatible = "technologic,ts-simple-adc";
			reg = <0x180 4>;
			interrupt-parent = <&fpga_intc>;
			interrupts = <19>;
		};

		mikro_i2c: mikro_i2c@188 {
			compatible = "opencores,i2c-ocores";
			reg = <0x188 16>;
			interrupt-parent = <&fpga_intc>;
			interrupts = <20>;
			clocks = <&fpga_clk_weim_bclk>;
			clock-names = "i2c-oc-clk";
			reg-io-width = <1>;
			reg-shift = <1>;
		};

		mikro_pwm: mikro_pwm@1a8 {
			compatible = "technologic,pwm";
			reg = <0x1a8 8>;
			clocks = <&fpga_clk_weim_bclk>;
			clock-names = "PWM-INPUT-CLK";
		};
	 };
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&ts7250v3_pinctrl_hog>;

	imx6ul-ts7250v3 {
		ts7250v3_pinctrl_hog: hoggrp {
			fsl,pins = <
				/*
				 * 0x1b020 == Hyst., 100k PU, 50 mA drive
				 * 0x1a020 == no pull resistor
				 * 0x13020 == 100k PD
				 */

				MX6UL_PAD_LCD_DATA02__GPIO3_IO07	0x13020 /* ISA_RESET */
				MX6UL_PAD_LCD_DATA03__GPIO3_IO08	0x13020 /* ISA_IOCHK */

				MX6UL_PAD_LCD_DATA04__GPIO3_IO09	0x1a020 /* LCD_PIN7 */
				MX6UL_PAD_LCD_DATA05__GPIO3_IO10	0x1a020 /* LCD_PIN8 */
				MX6UL_PAD_LCD_DATA06__GPIO3_IO11	0x1a020 /* LCD_PIN9 */
				MX6UL_PAD_LCD_DATA07__GPIO3_IO12	0x1a020 /* LCD_PIN10 */
				MX6UL_PAD_LCD_DATA10__GPIO3_IO15	0x1a020 /* LCD_PIN11 */
				MX6UL_PAD_LCD_DATA11__GPIO3_IO16	0x1a020 /* LCD_PIN12 */
				MX6UL_PAD_LCD_DATA12__GPIO3_IO17	0x1a020 /* LCD_PIN13 */
				MX6UL_PAD_LCD_DATA13__GPIO3_IO18	0x1a020 /* LCD_PIN14 */
				MX6UL_PAD_LCD_DATA14__GPIO3_IO19	0x1a020 /* LCD_WR# */
				MX6UL_PAD_LCD_DATA15__GPIO3_IO20	0x1a020 /* LCD_EN */
				MX6UL_PAD_LCD_DATA16__GPIO3_IO21	0x1a020 /* LCD_RS */

				MX6UL_PAD_UART2_RX_DATA__GPIO1_IO21	0x13020 /* EN_XBEE_USB */
				MX6UL_PAD_UART5_RX_DATA__GPIO1_IO31	0x13020 /* NIM_PWR_ON */
				MX6UL_PAD_UART5_TX_DATA__GPIO1_IO30	0x13020 /* EN_DIO_FET */
				MX6UL_PAD_JTAG_TDI__GPIO1_IO13		0x1b029 /* FPGA_RESET */
				MX6UL_PAD_JTAG_TMS__GPIO1_IO11		0x13020 /* SEL_XBEE_USB */
				MX6UL_PAD_SNVS_TAMPER1__GPIO5_IO01	0x1b029 /* FPGA IRQ */

				MX6UL_PAD_SNVS_TAMPER7__GPIO5_IO07	0x1a020 /* EN_CL_1 */
				MX6UL_PAD_SNVS_TAMPER8__GPIO5_IO08	0x1a020 /* EN_CL_2 */
				MX6UL_PAD_SNVS_TAMPER9__GPIO5_IO09	0x1a020 /* EN_CL_3 */
				MX6UL_PAD_LCD_CLK__GPIO3_IO00		0x1b020 /* EN_USB_5V */
				MX6UL_PAD_NAND_RE_B__GPIO4_IO00		0x1b029 /* FPGA_FLASH_SELECT */
				MX6UL_PAD_NAND_WE_B__GPIO4_IO01		0x1b029 /* DETECT_94-120 */
			>;
		};

		pinctrl_cpu_leds: cpuledgrp {
			fsl,pins = <
				/* Red LED */
				MX6UL_PAD_UART1_CTS_B__GPIO1_IO18	0x1b020
				/* Green LED */
				MX6UL_PAD_UART1_RTS_B__GPIO1_IO19	0x1b020
			>;
		};

		pinctrl_adc1: adc1grp{
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO00__GPIO1_IO00	0x20
				MX6UL_PAD_GPIO1_IO01__GPIO1_IO01	0x20
				MX6UL_PAD_GPIO1_IO05__GPIO1_IO05	0x20
				MX6UL_PAD_GPIO1_IO08__GPIO1_IO08	0x20
				MX6UL_PAD_GPIO1_IO09__GPIO1_IO09	0x20
			>;
		};

		pinctrl_flexcan1: flexcan1grp{
			fsl,pins = <
				MX6UL_PAD_LCD_DATA08__FLEXCAN1_TX	0x1b020
				MX6UL_PAD_LCD_DATA09__FLEXCAN1_RX	0x1b020
			>;
		};

		pinctrl_flexcan2: flexcan2grp{
			fsl,pins = <
				MX6UL_PAD_UART2_CTS_B__FLEXCAN2_TX	0x1b020
				MX6UL_PAD_UART2_RTS_B__FLEXCAN2_RX	0x1b020
			>;
		};

		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX	0x1b0b1
				MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX	0x1b0b1
			>;
		};

		pinctrl_uart3: uart3grp {
			fsl,pins = <
				MX6UL_PAD_UART3_RX_DATA__UART3_DCE_RX	0x1b0b1
				MX6UL_PAD_UART3_TX_DATA__UART3_DCE_TX	0x1b0b1
				MX6UL_PAD_UART3_CTS_B__UART3_DCE_CTS	0x1b0b1
				MX6UL_PAD_UART3_RTS_B__UART3_DCE_RTS	0x1b0b1
			>;
		};

		pinctrl_uart4: uart4grp {
			fsl,pins = <
				MX6UL_PAD_UART4_RX_DATA__UART4_DCE_RX	0x1b0b1
				MX6UL_PAD_UART4_TX_DATA__UART4_DCE_TX	0x1b0b1
				MX6UL_PAD_LCD_VSYNC__UART4_DCE_RTS	0x1b0b1
			>;
		};

		pinctrl_enet1: enet1grp {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO07__ENET1_MDC		0x1b0b0
				MX6UL_PAD_GPIO1_IO06__ENET1_MDIO	0x1b0b0
				MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN	0x1b0b0
				MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER	0x1b0b0
				MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00	0x1b0b0
				MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01	0x1b0b0
				MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN	0x1b0b0
				MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00	0x1b0b0
				MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01	0x1b0b0
				MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1	0x4001b031
			>;
		};

		pinctrl_enet2: enet2grp {
			fsl,pins = <
				MX6UL_PAD_ENET2_RX_EN__ENET2_RX_EN	0x1b0b0
				MX6UL_PAD_ENET2_RX_ER__ENET2_RX_ER	0x1b0b0
				MX6UL_PAD_ENET2_RX_DATA0__ENET2_RDATA00	0x1b0b0
				MX6UL_PAD_ENET2_RX_DATA1__ENET2_RDATA01	0x1b0b0
				MX6UL_PAD_ENET2_TX_EN__ENET2_TX_EN	0x1b0b0
				MX6UL_PAD_ENET2_TX_DATA0__ENET2_TDATA00	0x1b0b0
				MX6UL_PAD_ENET2_TX_DATA1__ENET2_TDATA01	0x1b0b0
				MX6UL_PAD_ENET2_TX_CLK__ENET2_REF_CLK2	0x4001b031
			>;
		};

		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO02__I2C1_SCL		0x4001a8b0
				MX6UL_PAD_GPIO1_IO03__I2C1_SDA		0x4001a8b0
			>;
		};

		pinctrl_i2c1_gpio: i2c1grpgpio {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO02__GPIO1_IO02	0x108B0
				MX6UL_PAD_GPIO1_IO03__GPIO1_IO03	0x108B0
				MX6UL_PAD_JTAG_TCK__GPIO1_IO14		0x1b020 /* MAGNET_IRQ */
				MX6UL_PAD_SNVS_TAMPER0__GPIO5_IO00	0x1b020 /* GYRO_INT */
			>;
		};

		pinctrl_ecspi3: ecspi3grp {
			fsl,pins = <
				MX6UL_PAD_NAND_READY_B__GPIO4_IO12	0x10b0 /* SPI_3_CS# */
				MX6UL_PAD_NAND_CE0_B__ECSPI3_SCLK	0x10b0
				MX6UL_PAD_NAND_CE1_B__ECSPI3_MOSI	0x10b0
				MX6UL_PAD_NAND_CLE__ECSPI3_MISO		0x10b0
				MX6UL_PAD_LCD_ENABLE__GPIO3_IO01	0x1b020 /* WIFI_IRQ# */
				MX6UL_PAD_SNVS_TAMPER5__GPIO5_IO05	0x100b1 /* WIFI_RESET# */
				MX6UL_PAD_SNVS_TAMPER6__GPIO5_IO06	0x100b1 /* EN_WIFI_PWR */
			>;
		};

		pinctrl_i2c3: i2c3grp {
			fsl,pins = <
				MX6UL_PAD_LCD_DATA00__I2C3_SDA		0x4001a8b0
				MX6UL_PAD_LCD_DATA01__I2C3_SCL		0x4001a8b0
			>;
		};

		pinctrl_i2c3_gpio: i2c3grpgpio {
			fsl,pins = <
				MX6UL_PAD_LCD_DATA00__GPIO3_IO05	0x4001a8b0
				MX6UL_PAD_LCD_DATA01__GPIO3_IO06	0x4001a8b0
			>;
		};

		pinctrl_usdhc1: usdhc1grp {
			fsl,pins = <
				MX6UL_PAD_SD1_CMD__USDHC1_CMD		0x17059
				MX6UL_PAD_SD1_CLK__USDHC1_CLK		0x10071
				MX6UL_PAD_SD1_DATA0__USDHC1_DATA0	0x17059
				MX6UL_PAD_SD1_DATA1__USDHC1_DATA1	0x17059
				MX6UL_PAD_SD1_DATA2__USDHC1_DATA2	0x17059
				MX6UL_PAD_SD1_DATA3__USDHC1_DATA3	0x17059
				MX6UL_PAD_SNVS_TAMPER2__GPIO5_IO02	0x1b020 /* EN_EMMC_3.3V */
			>;
		};

		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				MX6UL_PAD_LCD_DATA18__USDHC2_CMD	0x17059
				MX6UL_PAD_LCD_DATA19__USDHC2_CLK	0x10071
				MX6UL_PAD_LCD_DATA20__USDHC2_DATA0	0x17059
				MX6UL_PAD_LCD_DATA21__USDHC2_DATA1	0x17059
				MX6UL_PAD_LCD_DATA22__USDHC2_DATA2	0x17059
				MX6UL_PAD_LCD_DATA23__USDHC2_DATA3	0x17059
				MX6UL_PAD_GPIO1_IO04__GPIO1_IO04	0x1b020 /* EN_SD_CARD_3.3V */
			>;
		};

		pinctrl_dvfs: dvfsgrp {
			fsl,pins = <
				MX6UL_PAD_SNVS_TAMPER3__GPIO5_IO03	0x1b0a0
			>;
		};
		pinctrl_weim_cs0: weimcs0grp {
			fsl,pins = <
				MX6UL_PAD_CSI_MCLK__GPIO4_IO17		0xb029 /* EIM_CS0# */
			>;
		};

		pinctrl_wdog: wdoggrp {
			fsl,pins = <
				MX6UL_PAD_LCD_RESET__WDOG1_WDOG_ANY	0xb029
			>;
		};

		pinctrl_weim_fpga: weimfpgagrp {
			fsl,pins = <
				/* EIM_OE# */
				MX6UL_PAD_CSI_PIXCLK__EIM_OE		0x1b069
				/* EIM_WE# */
				MX6UL_PAD_CSI_VSYNC__EIM_RW		0x1b069
				/* EIM_LBA# */
				MX6UL_PAD_CSI_HSYNC__EIM_LBA_B		0x1b069
				/* EIM_IRQ */
				MX6UL_PAD_NAND_ALE__GPIO4_IO10		0x1b069
				/* EIM_WAIT */
				MX6UL_PAD_NAND_DQS__EIM_WAIT		0x1b069
				/* EIM_BCLK */
				MX6UL_PAD_NAND_WP_B__EIM_BCLK		0x1b069

				/* EIM Address */
				MX6UL_PAD_NAND_DATA07__EIM_AD15		0x1b069
				MX6UL_PAD_NAND_DATA06__EIM_AD14		0x1b069
				MX6UL_PAD_NAND_DATA05__EIM_AD13		0x1b069
				MX6UL_PAD_NAND_DATA04__EIM_AD12		0x1b069
				MX6UL_PAD_NAND_DATA03__EIM_AD11		0x1b069
				MX6UL_PAD_NAND_DATA02__EIM_AD10		0x1b069
				MX6UL_PAD_NAND_DATA01__EIM_AD09		0x1b069
				MX6UL_PAD_NAND_DATA00__EIM_AD08		0x1b069
				MX6UL_PAD_CSI_DATA07__EIM_AD07		0x1b069
				MX6UL_PAD_CSI_DATA06__EIM_AD06		0x1b069
				MX6UL_PAD_CSI_DATA05__EIM_AD05		0x1b069
				MX6UL_PAD_CSI_DATA04__EIM_AD04		0x1b069
				MX6UL_PAD_CSI_DATA03__EIM_AD03		0x1b069
				MX6UL_PAD_CSI_DATA02__EIM_AD02		0x1b069
				MX6UL_PAD_CSI_DATA01__EIM_AD01		0x1b069
				MX6UL_PAD_CSI_DATA00__EIM_AD00		0x1b069
			>;
		};
	};
};

&usbotg1 {
	dr_mode = "host";
	disable-over-current;
	status = "okay";
};

&usbotg2 {
	dr_mode = "host";
	disable-over-current;
	status = "okay";
};
