<!DOCTYPE html>
<html lang="ja">
  <head>

<meta charset="utf-8">
<meta name="viewport" content="width=device-width,initial-scale=1">
<title>Ampere-1 のマイクロアーキテクチャを見る | Coelacanth&#39;s Dream</title>

<link rel="canonical" href="https://www.coelacanth-dream.com/posts/2022/05/27/ampere-1-arch/">

<link rel="icon" type="image/png" sizes="128x128" href="https://www.coelacanth-dream.com/icon.png">

<link rel="alternate" type="application/rss+xml" href="https://www.coelacanth-dream.com/posts/index.xml">
<link rel="alternate" type="application/rss+xml" href="https://www.coelacanth-dream.com/lastmod/index.xml">

<meta property="og:site_name" content="Coelacanth&#39;s Dream">
<meta property="og:type" content="article">
<meta property="og:title" content="Ampere-1 のマイクロアーキテクチャを見る | Coelacanth&#39;s Dream">
<meta name="twitter:card" content="summary">
<meta name="description" content="クラウド、エッジーサーバー向けに性能、電力効率、コストに優れたプロセッサを開発、提供する Ampere は、先日公開した「Ampere Strategy &amp; Product Roadmap Update, 2022」にて、独自設計のコア">
  <meta property="og:description" content="クラウド、エッジーサーバー向けに性能、電力効率、コストに優れたプロセッサを開発、提供する Ampere は、先日公開した「Ampere Strategy &amp; Product Roadmap Update, 2022」にて、独自設計のコア"><meta property="og:image" content="https://www.coelacanth-dream.com/icon.png"><meta property="og:locale" content="ja_JP">
<meta name="author" content="Umio Yasuno">
<meta name="copyright" content="&copy; 2019 - 2022 Umio-Yasuno">
<meta name="keywords" content="Coelacanth&#39;s Dream, Arm">
    <link rel="preload" href="https://www.coelacanth-dream.com/css/ds.min.css" as="style"><link rel="preload" href="https://www.coelacanth-dream.com/css/page.min.css" as="style"><style>
  html{background:#034759 fixed no-repeat;font-size:.95rem}body{display:grid;grid-template:var(--body-grid,repeat(4,auto) 2rem/auto .5rem .25rem);gap:1rem 0;scrollbar-width:thin;scrollbar-color:rgba(5,110,138,.9)#0000}.site-title{grid-row:1/2;grid-column:1/-3;margin:.5rem 0 0;font:2rem/1 monospace;word-spacing:100vw;text-align:right;isolation:isolate;text-shadow:.1em -.1em .8em #f1f4f3}.site-title-link{color:#b7c8c4;text-decoration:none;padding:0}.site-title-link:hover{color:#dae3e0}.lain-e{display:inline-block;font:700 .7em/.7 monospace;transform:rotate(-32deg);padding:0 .3ch .3ex;margin:0 -.1em 0 0;background-color:#0005;border-radius:50%}.text{display:grid;grid-row:var(--text-row,2/3);grid-column:var(--text-column,1/-2);color:#fffefe;line-height:1.6;grid-template:auto/.5% .5% auto 1%;gap:.8rem 0;overflow:hidden;overflow-wrap:anywhere;word-break:break-word}footer{display:var(--f-disp,grid);grid-row:3/4;grid-column:1/-1;contain:content}.side,.slide{position:fixed;contain:content}.side{display:var(--side-disp,none)}.slide{display:grid;visibility:var(--slide-vis,hidden)}a{color:#b7ffff;text-decoration:none;margin:0;padding:0 .2rem}hr{background-color:#17736b;padding:0;border-width:0;width:99%;height:1px}::-webkit-scrollbar{width:.2rem;height:.2rem;background-color:#0000}::-webkit-scrollbar-thumb{background-color:rgba(5,110,138,.9)}::-webkit-scrollbar-corner,::-webkit-scrollbar-resizer{display:none}.crt{background:radial-gradient(#eee1 4%,#0000 95%,#111 98%)50%/contain fixed no-repeat,linear-gradient(to bottom,#0000 55%,#0003 55%)50%/100% .5rem fixed repeat-y,linear-gradient(to right,#f002 33.4%,#0802 33.4%,#0802 66.8%,#00f2 66.8%)50%/.25rem 100% fixed repeat-x;opacity:.3;width:100%;height:100%;position:fixed;inset:0;z-index:2;pointer-events:none;isolation:isolate;contain:strict}.sb{display:inline-block;font:.8rem/1.2 sans-serif;margin:auto 0;padding:.12rem .5rem .24rem;max-width:max-content;text-align:center;cursor:pointer;color:#eff;border:1px solid var(--sb-brdr,#046a85);text-decoration:none;background-image:linear-gradient(to bottom,#04576d 0%,#034f63 100%);contain:content}.sb:active{--sb-brdr:#04576d}.sb::before{content:attr(data-btn-txt)}.rss::before{content:"RSS: " attr(data-rss-name)}.rss-block{display:flex;gap:.2rem}.share-block{display:flex;flex-flow:row wrap;gap:.2rem .25rem;justify-content:flex-end}@media(min-width:840px){body{--body-grid:repeat(5, auto) 6vh / calc(160px + 1rem) 0.2rem 0.6rem auto 0 0.5rem}.text{--text-row:auto;--text-column:2/-2}.side{--side-disp:block;height:98vh;width:160px;inset:1vh 0 0;padding:0 .5rem;color:#28c8bb;border-right:1px solid #17736b;font-size:1rem;overflow:scroll}.slide{display:none}footer{grid-column:2/-1}}
  .page-title{grid-column:2/-2;font:1.1rem sans-serif;color:#e5ebea;margin:0;padding:0}.sect-title{font-size:1rem;margin:0}.delay-ds{visibility:var(--ds,hidden)}.home,.posts,.cat-tag,.tag-comple{grid-column:2/-1}datalist{display:none}.page-main{font-size:.95rem;grid-column:2/-1;overflow:hidden;contain:content;display:flex;flex-flow:column nowrap;gap:.8rem 0}.page-main>p{margin:0}.page-main>p::before{content:'';padding:0 .25rem}.delay-page{visibility:var(--dp,hidden)}.page-title{color:#f7ab39;font:1rem/1.4 sans-serif;grid-column:2/-2;margin:0;overflow-wrap:break-word;word-break:break-word}figure{width:98%;height:54vh}.article-time{grid-column:3/-1;display:flex;text-align:end;margin:0;flex-flow:column nowrap;gap:.1rem 0;color:#28c8bb;font:.9rem/1.1 monospace}
</style>
    <link rel="preload" href="https://www.coelacanth-dream.com/js/main.min.js" as="script">
    <script type="application/ld+json">{"@context":"https://schema.org/","@type":"Article","dateCreated":"2022-05-27","dateModified":"2022-06-01","datePublished":"2022-05-27","headline":"Ampere-1 のマイクロアーキテクチャを見る","image":"https://www.coelacanth-dream.com/icon.png","name":"Ampere-1 のマイクロアーキテクチャを見る"}</script>
  </head>
  <body><header class="site-title">
  <a href="https://www.coelacanth-dream.com/" class="site-title-link" title="Coelacanth&#39;s Dream">Coelacanth's Dream</a>
</header>
<link rel="stylesheet" href="https://www.coelacanth-dream.com/css/page.min.css">

    <main class="text">
      <h1 class="page-title">Ampere-1 のマイクロアーキテクチャを見る</h1>

  <article class="page-main delay-page"><aside class="share-block"><button aria-label="Copy URL button" class="share-copy-button sb cp-url" data-btn-txt="Share" onclick="copy_url({ url: true, title: false })" tabindex="0" type="button"></button><button aria-label="Copy URL button" class="share-copy-button sb cp-url-title" data-btn-txt="Copy URL & Title" onclick="copy_url({ url: true, title: true })" tabindex="0" type="button"></button></aside><aside class="article-time">
    <time datetime="2022-05-27T22:21:08+09:00">Post: 2022-05-27 22:21:08</time>
    <aside class="update">Update: 2022-06-01 10:05:09</aside>
  </aside><p>クラウド、エッジーサーバー向けに性能、電力効率、コストに優れたプロセッサを開発、提供する Ampere は、先日公開した「Ampere Strategy &amp; Product Roadmap Update, 2022」にて、独自設計のコアを採用する <em>AmpereOne</em> を発表した。</p>
<ul>
<li><a href="https://www.youtube.com/watch?v=rxPt7bpXGSk" rel="noopener noreferrer" target="_blank" title="https://www.youtube.com/watch?v=rxPt7bpXGSk">Ampere Strategy & Product Roadmap Update, 2022 - YouTube</a></li>
<li><a href="https://www.nextplatform.com/2022/05/27/ampere-roadmap-has-four-future-arm-server-chips/" rel="noopener noreferrer" target="_blank" title="https://www.nextplatform.com/2022/05/27/ampere-roadmap-has-four-future-arm-server-chips/">Ampere Roadmap Has Four Future Arm Server Chips</a></li>
<li><a href="https://www.phoronix.com/scan.php?page=news_item&px=AmpereOne" rel="noopener noreferrer" target="_blank" title="https://www.phoronix.com/scan.php?page=news_item&px=AmpereOne">AmpereOne Announced As Ampere&rsquo;s In-House AArch64 Cloud Native Processor Design - Phoronix</a></li>
</ul>
<p>Ampere は最大 80コアの <em>Altra</em> と最大 128コアの <em>Altra Max</em> を既に提供しており、どちらもコアは <em>Arm Neoverse-N1</em> ベースであり、DDR4-3200 8ch、PCIe Gen4 128-Lanes をサポートしている。製造プロセスは TSMC 7nm。<br>
今回発表された <em>AmpereOne</em> は DDR5、PCIe Gen5 をサポートし、TSMC 5nmプロセスで製造される。</p>
<p><em>AmpereOne</em> が採用しているであろう <em>Ampere-1</em> マイクロアーキテクチャの最適化情報は既に LLVM、GCC に追加されており、そこから読み取れるマイクロアーキテクチャを <em>Arm Neoverse-N1</em> と比較してみる。</p>
<h2 id="n1">Neoverse-N1<a href="#n1" class="head-cur-link" aria-hidden></a>
</h2>
<p>先に <em>Neoverse-N1</em> アーキテクチャに触れると、ISA は Armv8.2、デコード幅は 4命令、L1命令キャッシュサイズは 64KB。<br>
リネームユニットはデコードされた命令 (micro-ops, uops, Mop) を最大 4命令受け取り、re-order buffer (ROB) は 128エントリ持つ。<br>
バックエンド部には、Integer ALU 3ポート、ASIMD (FP, SIMD) 2ポート、AGU (Adress Generation Unit, Load/Store) 2ポート、Branchユニット 1ポートを持ち、計 8ポートを備える。パイプラインは 11段。<br>
L1データキャッシュサイズは 64KB、コアごとに L2キャッシュを持ち、512 KB と 1MB の構成が選択可能。<em>Ampere Altra/Altra Max</em> は 1MB の構成を取っている。</p>
<ul>
<li><a href="https://www.arm.com/ja/products/silicon-ip-cpu/neoverse/neoverse-n1" rel="noopener noreferrer" target="_blank" title="https://www.arm.com/ja/products/silicon-ip-cpu/neoverse/neoverse-n1">Neoverse N1 – Arm®</a></li>
<li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/neoverse_n1" rel="noopener noreferrer" target="_blank" title="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/neoverse_n1">Neoverse N1 - Microarchitectures - ARM - WikiChip</a></li>
<li><a href="https://hc33.hotchips.org/assets/program/conference/day1/20210818_Hotchips_NeoverseN2.pdf" rel="noopener noreferrer" target="_blank" title="https://hc33.hotchips.org/assets/program/conference/day1/20210818_Hotchips_NeoverseN2.pdf">An interactive guide to the CPU roadmap - 20210818_Hotchips_NeoverseN2.pdf</a></li>
</ul>
<h2 id="ampere-1">Ampere-1<a href="#ampere-1" class="head-cur-link" aria-hidden></a>
</h2>
<ul>
<li><a href="https://gcc.gnu.org/pipermail/gcc-patches/2021-November/583030.html" rel="noopener noreferrer" target="_blank" title="https://gcc.gnu.org/pipermail/gcc-patches/2021-November/583030.html">[PATCH v1] aarch64: enable Ampere-1 CPU</a></li>
<li><a href="https://github.com/llvm/llvm-project/commit/64816e68f4419a9e14c23be8aa96fa412bed7e12" rel="noopener noreferrer" target="_blank" title="https://github.com/llvm/llvm-project/commit/64816e68f4419a9e14c23be8aa96fa412bed7e12">[AArch64] Support for Ampere1 core · llvm/llvm-project@64816e6</a>
<ul>
<li><a href="https://github.com/llvm/llvm-project/blob/64816e68f4419a9e14c23be8aa96fa412bed7e12/llvm/lib/Target/AArch64/AArch64SchedAmpere1.td" rel="noopener noreferrer" target="_blank" title="https://github.com/llvm/llvm-project/blob/64816e68f4419a9e14c23be8aa96fa412bed7e12/llvm/lib/Target/AArch64/AArch64SchedAmpere1.td">llvm-project/AArch64SchedAmpere1.td at 64816e68f4419a9e14c23be8aa96fa412bed7e12 · llvm/llvm-project</a></li>
<li><a href="https://github.com/llvm/llvm-project/blob/731f0e27ec110443aa5faaceda4b20adafbddcc7/llvm/lib/Target/AArch64/AArch64.td" rel="noopener noreferrer" target="_blank" title="https://github.com/llvm/llvm-project/blob/731f0e27ec110443aa5faaceda4b20adafbddcc7/llvm/lib/Target/AArch64/AArch64.td">llvm-project/AArch64.td at 731f0e27ec110443aa5faaceda4b20adafbddcc7 · llvm/llvm-project</a></li>
</ul>
</li>
</ul>
<p><em>Ampere-1</em> アーキテクチャの ISA は Armv8.6-A、デコード幅は 4命令。このデコード幅について、GCC へのパッチ内で Philipp Tomsich 氏は、最新のマイクロアーキテクチャと同様に、最大ディスパッチレートとスケジューラに発行される micro-ops の最大レートの中間、妥協点だと語っている。<br>
また SVE (Scalable Vector Extension) はサポートしない。しかし ISA は Armv8.6-A であり、Bfloat16系命令や Int8 行列演算命令は ASIMD (FP, SIMD) ユニットに実装されている。</p>
<blockquote>
<pre><code> The Ampere-1 implements the ARMv8.6 architecture in A64 mode and is
 modelled as a 4-wide issue (as with all modern micro-architectures,
 the chosen issue rate is a compromise between the maximum dispatch
 rate and the maximum rate of uops issued to the scheduler).
</code></pre>
<div class="quote-source">引用元:<cite class="source-link"><a href="https://gcc.gnu.org/pipermail/gcc-patches/2021-November/583030.html" rel="noopener noreferrer" target="_blank" title="https://gcc.gnu.org/pipermail/gcc-patches/2021-November/583030.html">[PATCH v1] aarch64: enable Ampere-1 CPU</a></cite>
</div>

</blockquote>
<p>リネームユニットへの発行レート (issue rate) も <em>Neoverse-N1</em> と同じ 4命令とされる。<br>
ROB は 172エントリとなり、<em>Neoverse-N1</em> と比較して x1.5 の規模となる。</p>
<blockquote>
<pre><code> // The Ampere-1 core is an out-of-order micro-architecture.  The front
 // end has branch prediction, with a 10-cycle recovery time from a
 // mispredicted branch.  Instructions coming out of the front end are
 // decoded into internal micro-ops (uops).
	
 def Ampere1Model : SchedMachineModel {
   let IssueWidth            =   4;  // 4-way decode and dispatch
   let MicroOpBufferSize     = 174;  // micro-op re-order buffer size
   let LoadLatency           =   4;  // Optimistic load latency
   let MispredictPenalty     =  10;  // Branch mispredict penalty
   let LoopMicroOpBufferSize =  32;  // Instruction queue size
   let CompleteModel = 1;
	
   list&lt;Predicate&gt; UnsupportedFeatures = !listconcat(SVEUnsupported.F,
                                                     SMEUnsupported.F);
 }
</code></pre>
<div class="quote-source">引用元:<cite class="source-link"><a href="https://github.com/llvm/llvm-project/blob/64816e68f4419a9e14c23be8aa96fa412bed7e12/llvm/lib/Target/AArch64/AArch64SchedAmpere1.td#L14-L29" rel="noopener noreferrer" target="_blank" title="https://github.com/llvm/llvm-project/blob/64816e68f4419a9e14c23be8aa96fa412bed7e12/llvm/lib/Target/AArch64/AArch64SchedAmpere1.td#L14-L29">llvm-project/AArch64SchedAmpere1.td at 64816e68f4419a9e14c23be8aa96fa412bed7e12 · llvm/llvm-project</a></cite>
</div>

</blockquote>
<p>バックエンド部には Integer ALU 4ポート、AGU (Load/Store) 2ポート、ASIMD (SIMD, FP, Cypto) 2ポートを備える。<br>
計 8ポートと、<em>Neoverse-N1</em> と同じポート数であり、AGU と ASIMD は基本的に同じ構成と思われるが、Integer ALU の構成は異なっているように見える。</p>
<blockquote>
<pre><code> //===----------------------------------------------------------------------===//
 // Define each kind of processor resource and number available on Ampere-1.
 // Ampere-1 has 12 pipelines that 8 independent scheduler (4 integer, 2 FP,
 // and 2 memory) issue into.  The integer and FP schedulers can each issue
 // one uop per cycle, while the memory schedulers can each issue one load
 // and one store address calculation per cycle.
	
 def Ampere1UnitA  : ProcResource&lt;2&gt;;  // integer single-cycle, branch, and flags r/w
 def Ampere1UnitB  : ProcResource&lt;2&gt;;  // integer single-cycle, and complex shifts
 def Ampere1UnitBS : ProcResource&lt;1&gt;;  // integer multi-cycle
 def Ampere1UnitL  : ProcResource&lt;2&gt;;  // load
 def Ampere1UnitS  : ProcResource&lt;2&gt;;  // store address calculation
 def Ampere1UnitX  : ProcResource&lt;1&gt;;  // FP and vector operations, and flag write
 def Ampere1UnitY  : ProcResource&lt;1&gt;;  // FP and vector operations, and crypto
 def Ampere1UnitZ  : ProcResource&lt;1&gt;;  // FP store data and FP-to-integer moves
</code></pre>
<div class="quote-source">引用元:<cite class="source-link"><a href="https://github.com/llvm/llvm-project/blob/64816e68f4419a9e14c23be8aa96fa412bed7e12/llvm/lib/Target/AArch64/AArch64SchedAmpere1.td#L33-L47" rel="noopener noreferrer" target="_blank" title="https://github.com/llvm/llvm-project/blob/64816e68f4419a9e14c23be8aa96fa412bed7e12/llvm/lib/Target/AArch64/AArch64SchedAmpere1.td#L33-L47">llvm-project/AArch64SchedAmpere1.td at 64816e68f4419a9e14c23be8aa96fa412bed7e12 · llvm/llvm-project</a></cite>
</div>

</blockquote>
<p>基本的な算術演算命令は最大 4ポート (2x UnitA, 2x UnitB) で実行可能であり、Branch命令は最大 2ポート (2x UnitA)、除算命令のような複数サイクルを必要とする複雑な命令は 1ポート (1x UnitBS {UnitB?}) で実行される。</p>
<blockquote>
<pre><code> // For basic arithmetic, we have more flexibility for short shifts (LSL shift &lt;= 4),
 // which are a single uop, and for extended registers, which have full flexibility
 // across Unit A or B for both uops.
 def Ampere1Write_Arith : SchedWriteVariant&lt;[
                                 SchedVar&lt;RegExtendedPred, [Ampere1Write_2cyc_2AB]&gt;,
                                 SchedVar&lt;AmpereCheapLSL,  [Ampere1Write_1cyc_1AB]&gt;,
                                 SchedVar&lt;NoSchedPred,     [Ampere1Write_2cyc_1B_1AB]&gt;]&gt;;
	
 def Ampere1Write_ArithFlagsetting : SchedWriteVariant&lt;[
                                 SchedVar&lt;RegExtendedPred, [Ampere1Write_2cyc_1AB_1A]&gt;,
                                 SchedVar&lt;AmpereCheapLSL,  [Ampere1Write_1cyc_1A]&gt;,
                                 SchedVar&lt;NoSchedPred,     [Ampere1Write_2cyc_1B_1A]&gt;]&gt;;
</code></pre>
<div class="quote-source">引用元:<cite class="source-link"><a href="https://github.com/llvm/llvm-project/blob/64816e68f4419a9e14c23be8aa96fa412bed7e12/llvm/lib/Target/AArch64/AArch64SchedAmpere1.td#L567-L578" rel="noopener noreferrer" target="_blank" title="https://github.com/llvm/llvm-project/blob/64816e68f4419a9e14c23be8aa96fa412bed7e12/llvm/lib/Target/AArch64/AArch64SchedAmpere1.td#L567-L578">llvm-project/AArch64SchedAmpere1.td at 64816e68f4419a9e14c23be8aa96fa412bed7e12 · llvm/llvm-project</a></cite>
</div>

</blockquote>
<p>GCC 内の最適化情報では、<em>Ampere-1</em> の L2キャッシュサイズは 2048KB となっている。<br>
これがコアごとのサイズであれば、<em>Neoverse-N1</em> ベースの <em>Altra/Altra Max</em> から倍のサイズとなる。</p>
<blockquote>
<pre><code> +static const cpu_prefetch_tune ampere1_prefetch_tune =
 +{
 +  0,			/* num_slots  */
 +  64,			/* l1_cache_size  */
 +  64,			/* l1_cache_line_size  */
 +  2048,			/* l2_cache_size  */
 +  true,			/* prefetch_dynamic_strides */
 +  -1,			/* minimum_stride */
 +  -1			/* default_opt_level  */
 +};
 +
</code></pre>
<div class="quote-source">引用元:<cite class="source-link"><a href="https://gcc.gnu.org/pipermail/gcc-patches/2021-November/583030.html" rel="noopener noreferrer" target="_blank" title="https://gcc.gnu.org/pipermail/gcc-patches/2021-November/583030.html">[PATCH v1] aarch64: enable Ampere-1 CPU</a></cite>
</div>

</blockquote>
<table>
<thead>
<tr>
<th style="text-align:left">Arm</th>
<th style="text-align:center">Neoverse-N1</th>
<th style="text-align:center">Ampere-1</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:left">ISA</td>
<td style="text-align:center">Armv8.2-A</td>
<td style="text-align:center">Armv8.6-A</td>
</tr>
<tr>
<td style="text-align:left">Decode width</td>
<td style="text-align:center">4</td>
<td style="text-align:center">4</td>
</tr>
<tr>
<td style="text-align:left">ROB</td>
<td style="text-align:center">128</td>
<td style="text-align:center">174</td>
</tr>
<tr>
<td style="text-align:left">Pipeline Depth</td>
<td style="text-align:center">10</td>
<td style="text-align:center">12</td>
</tr>
<tr>
<td style="text-align:left">ALU</td>
<td style="text-align:center">3 (+1 Branch)</td>
<td style="text-align:center">4</td>
</tr>
<tr>
<td style="text-align:left">AGU</td>
<td style="text-align:center">2</td>
<td style="text-align:center">2</td>
</tr>
<tr>
<td style="text-align:left">ASIMD (SIMD,FP)</td>
<td style="text-align:center">2</td>
<td style="text-align:center">2</td>
</tr>
<tr>
<td style="text-align:left">Cache Line size</td>
<td style="text-align:center">64</td>
<td style="text-align:center">64</td>
</tr>
<tr>
<td style="text-align:left">L2 cache</td>
<td style="text-align:center">512/1024 KB</td>
<td style="text-align:center">2048 KB</td>
</tr>
</tbody>
</table>
<p><em>Ampere-1</em> アーキテクチャは全体的に見て ROB や L2キャッシュサイズの増加といった実行効率の向上を目的としたと思われる点が目立ち、デコード幅やバックエンド部は <em>Neoverse-N1</em> と比較して特別増やしてはいない。また SVE の実装もされていない。<br>
<em>Ampere Altra/Altra Max</em> 同様に電力効率やソケットあたりのコア数を重視した結果ではないかと思われる。<br>
しかし性能においても、BFloat16系命令、Int8 行列演算命令に対応したことで推論処理は高速化されている。</p>
<section class="reference"><h3 id="reference_title">参考リンク<a href="#reference_title" class="head-cur-link" aria-hidden></a>
</h3>
<ul>
<li><a href="https://amperecomputing.com/press/2020-03-03/ampere-altra---industrys-first-80-core-server-processor-unveiled.html" rel="noopener noreferrer" target="_blank" title="https://amperecomputing.com/press/2020-03-03/ampere-altra---industrys-first-80-core-server-processor-unveiled.html">Press Release Details</a></li>
<li><a href="https://community.arm.com/arm-community-blogs/b/ai-and-ml-blog/posts/bfloat16-processing-for-neural-networks-on-armv8_2d00_a" rel="noopener noreferrer" target="_blank" title="https://community.arm.com/arm-community-blogs/b/ai-and-ml-blog/posts/bfloat16-processing-for-neural-networks-on-armv8_2d00_a">BFloat16 extensions for Armv8-A - AI and ML blog - Arm Community blogs - Arm Community</a></li>
<li><a href="https://community.arm.com/arm-community-blogs/b/architectures-and-processors-blog/posts/arm-architecture-developments-armv8-6-a" rel="noopener noreferrer" target="_blank" title="https://community.arm.com/arm-community-blogs/b/architectures-and-processors-blog/posts/arm-architecture-developments-armv8-6-a">Arm A profile architecture update 2019 - Architectures and Processors blog - Arm Community blogs - Arm Community</a></li>
</ul>
</section>

</article><nav class="article-bottom-tags delay-page"><a class="bottom-tag-link" href="https://www.coelacanth-dream.com/tags/arm/" title="Arm">#Arm</a></nav><aside class="article-bottom-misc delay-page">
  <a href="https://github.com/Umio-Yasuno/coelacanth-dream/commits/master/content/posts/2022/05/27/ampere-1-arch.md" class="changelog sb" rel="noopener noreferrer" target="_blank">Changelog</a>
</aside>
    </main><link rel="stylesheet" href="https://www.coelacanth-dream.com/css/ds.min.css"><footer class="delay-ds"><hr>
  <nav class="foot-about"><a href="https://www.coelacanth-dream.com/about/#about">About</a>
<a href="https://www.coelacanth-dream.com/about/#contact">Contact</a>
<a href="https://www.coelacanth-dream.com/about/#mail">Mail</a>
<a href="https://www.coelacanth-dream.com/webring">Webring</a><a onclick="random_page()">Random</a>
<a href="#" class="pagetop sb">Page Top</a>
  </nav><nav class="rss-block"><a aria-label="RSS: Home" class="rss sb" data-rss-name="Home" href="https://www.coelacanth-dream.com/posts/index.xml" role="button" tabindex="0" target="_blank"></a><a aria-label="RSS: Updated" class="rss sb" data-rss-name="Updated" href="https://www.coelacanth-dream.com/lastmod/index.xml" role="button" tabindex="0" target="_blank"></a></nav>
<aside class="site-desc"><aside class="hosted">Hosted by <a href="https://github.com/Umio-Yasuno/umio-yasuno.github.io" rel="noopener noreferrer" target="_blank">Github Pages</a>
</aside><aside class="hosted powered">Powered by <a href="https://github.com/gohugoio/hugo" rel="noopener noreferrer" target="_blank">Hugo 0.111.3</a>
</aside></aside><aside class="copyright">&copy; 2019 - 2022 Umio-Yasuno</aside>
</footer>
<aside class="side">
  <aside class="side-block delay-ds" id="side-menu"><nav class="menu-links">

  <a href="https://www.coelacanth-dream.com/posts/">Posts</a>
  <a href="https://www.coelacanth-dream.com/lastmod/">Updated</a>

  <a href="https://www.coelacanth-dream.com/gh-search/">Search</a></nav>
<nav class="menu-cat-tag"><nav class="menu-cat-tag-block"><a href="https://www.coelacanth-dream.com/categories/" class="menu-cat-tag-title">Category</a><a href="https://www.coelacanth-dream.com/categories/ampere/" class="menu-cat-tag-lower">Ampere</a><a href="https://www.coelacanth-dream.com/categories/cpu/" class="menu-cat-tag-lower">CPU</a>
  </nav><nav class="menu-cat-tag-block"><a href="https://www.coelacanth-dream.com/tags/" class="menu-cat-tag-title">Tag</a><a href="https://www.coelacanth-dream.com/tags/arm/" class="menu-cat-tag-lower">Arm</a>
  </nav></nav>

  
    <nav class="menu-about"><a href="https://www.coelacanth-dream.com/about/#about">About</a>
<a href="https://www.coelacanth-dream.com/about/#contact">Contact</a>
<a href="https://www.coelacanth-dream.com/about/#mail">Mail</a>
<a href="https://www.coelacanth-dream.com/webring">Webring</a><a onclick="random_page()">Random</a>
</nav>
  </aside>
</aside>
<aside class="slide"><input checked id="menu-open" type="checkbox">
  <label class="menu-label" for="menu-open"></label>

  <nav class="slide-menu-block"><nav class="menu-links">

  <a href="https://www.coelacanth-dream.com/posts/">Posts</a>
  <a href="https://www.coelacanth-dream.com/lastmod/">Updated</a>

  <a href="https://www.coelacanth-dream.com/gh-search/">Search</a></nav>
<nav class="menu-cat-tag"><nav class="menu-cat-tag-block"><a href="https://www.coelacanth-dream.com/categories/" class="menu-cat-tag-title">Category</a><a href="https://www.coelacanth-dream.com/categories/ampere/" class="menu-cat-tag-lower">Ampere</a><a href="https://www.coelacanth-dream.com/categories/cpu/" class="menu-cat-tag-lower">CPU</a>
  </nav><nav class="menu-cat-tag-block"><a href="https://www.coelacanth-dream.com/tags/" class="menu-cat-tag-title">Tag</a><a href="https://www.coelacanth-dream.com/tags/arm/" class="menu-cat-tag-lower">Arm</a>
  </nav></nav>
  
    <nav class="menu-about"><a href="https://www.coelacanth-dream.com/about/#about">About</a>
<a href="https://www.coelacanth-dream.com/about/#contact">Contact</a>
<a href="https://www.coelacanth-dream.com/about/#mail">Mail</a>
<a href="https://www.coelacanth-dream.com/webring">Webring</a><a onclick="random_page()">Random</a>

    </nav>
  </nav>
</aside>
<div class="crt"></div>
    <script defer src="https://www.coelacanth-dream.com/js/main.min.js"></script>

    <template id="msg_tmp">
      <div id="toast_msg" class="toast_msg"></div>
    </template>
  </body>
</html>