VCD info: dumpfile SoC.vcd opened for output.

000c: read instruction
  31
000d: read 2nd byte
  31 00
    srp 00
 5 cycles
expected  6 cycles

000e: read instruction
  4c
000f: read 2nd byte
  4c 05
    ld r4, #05
    reg[04] = 05
 6 cycles

0010: read instruction
  2c
0011: read 2nd byte
  2c 01
    ld r2, #01
    reg[02] = 01
 6 cycles

0012: read instruction
  90
0013: read 2nd byte
  90 e2
     rl e2
    alu:    01       00    =>    02
         00000001 00000000 => 00000010
    flags = 0000_0000
    reg[02] = 02
 6 cycles

0014: read instruction
  4a
0015: read 2nd byte
  4a fc
    djnz r4, fc
    reg[04] = 04
 7 cycles
expected 12 cycles

0012: read instruction
  90
0013: read 2nd byte
  90 e2
     rl e2
    alu:    02       00    =>    04
         00000010 00000000 => 00000100
    flags = 0000_0000
    reg[02] = 04
 6 cycles

0014: read instruction
  4a
0015: read 2nd byte
  4a fc
    djnz r4, fc
    reg[04] = 03
 7 cycles
expected 12 cycles

0012: read instruction
  90
0013: read 2nd byte
  90 e2
     rl e2
    alu:    04       00    =>    08
         00000100 00000000 => 00001000
    flags = 0000_0000
    reg[02] = 08
 6 cycles

0014: read instruction
  4a
0015: read 2nd byte
  4a fc
    djnz r4, fc
    reg[04] = 02
 7 cycles
expected 12 cycles

0012: read instruction
  90
0013: read 2nd byte
  90 e2
     rl e2
    alu:    08       00    =>    10
         00001000 00000000 => 00010000
    flags = 0000_0000
    reg[02] = 10
 6 cycles

0014: read instruction
  4a
0015: read 2nd byte
  4a fc
    djnz r4, fc
    reg[04] = 01
 7 cycles
expected 12 cycles

0012: read instruction
  90
0013: read 2nd byte
  90 e2
     rl e2
    alu:    10       00    =>    20
         00010000 00000000 => 00100000
    flags = 0000_0000
    reg[02] = 20
 6 cycles

0014: read instruction
  4a
0015: read 2nd byte
  4a fc
    djnz r4, fc
    reg[04] = 00
 7 cycles
expected 10 cycles

0016: read instruction
  8b
0017: read 2nd byte
  8b f4
    jr    , f4
 5 cycles
expected 12 cycles

000c: read instruction
testSoC: SUCCESS
