#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x559a92b97490 .scope module, "openmips_min_sopc_tb" "openmips_min_sopc_tb" 2 10;
 .timescale -9 -12;
v0x559a92bc0a40_0 .var "CLOCK_50", 0 0;
v0x559a92bc0ae0_0 .var "rst", 0 0;
S_0x559a92b98750 .scope module, "openmips_min_sopc0" "openmips_min_sopc" 2 30, 3 9 0, S_0x559a92b97490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
v0x559a92bc05e0_0 .net "clk", 0 0, v0x559a92bc0a40_0;  1 drivers
v0x559a92bc06a0_0 .net "inst", 31 0, v0x559a92b69370_0;  1 drivers
v0x559a92bc0760_0 .net "inst_addr", 31 0, L_0x559a92bc0ba0;  1 drivers
v0x559a92bc0850_0 .net "rom_ce", 0 0, v0x559a92bbc800_0;  1 drivers
v0x559a92bc08f0_0 .net "rst", 0 0, v0x559a92bc0ae0_0;  1 drivers
S_0x559a92b41720 .scope module, "inst_rom0" "inst_rom" 3 30, 4 7 0, S_0x559a92b98750;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ce"
    .port_info 1 /INPUT 32 "addr"
    .port_info 2 /OUTPUT 32 "inst"
v0x559a92b7cfb0_0 .net "addr", 31 0, L_0x559a92bc0ba0;  alias, 1 drivers
v0x559a92b68d70_0 .net "ce", 0 0, v0x559a92bbc800_0;  alias, 1 drivers
v0x559a92b69370_0 .var "inst", 31 0;
v0x559a92b90a10 .array "inst_mem", 100 0, 31 0;
v0x559a92b90a10_0 .array/port v0x559a92b90a10, 0;
v0x559a92b90a10_1 .array/port v0x559a92b90a10, 1;
E_0x559a92af8350/0 .event edge, v0x559a92b68d70_0, v0x559a92b7cfb0_0, v0x559a92b90a10_0, v0x559a92b90a10_1;
v0x559a92b90a10_2 .array/port v0x559a92b90a10, 2;
v0x559a92b90a10_3 .array/port v0x559a92b90a10, 3;
v0x559a92b90a10_4 .array/port v0x559a92b90a10, 4;
v0x559a92b90a10_5 .array/port v0x559a92b90a10, 5;
E_0x559a92af8350/1 .event edge, v0x559a92b90a10_2, v0x559a92b90a10_3, v0x559a92b90a10_4, v0x559a92b90a10_5;
v0x559a92b90a10_6 .array/port v0x559a92b90a10, 6;
v0x559a92b90a10_7 .array/port v0x559a92b90a10, 7;
v0x559a92b90a10_8 .array/port v0x559a92b90a10, 8;
v0x559a92b90a10_9 .array/port v0x559a92b90a10, 9;
E_0x559a92af8350/2 .event edge, v0x559a92b90a10_6, v0x559a92b90a10_7, v0x559a92b90a10_8, v0x559a92b90a10_9;
v0x559a92b90a10_10 .array/port v0x559a92b90a10, 10;
v0x559a92b90a10_11 .array/port v0x559a92b90a10, 11;
v0x559a92b90a10_12 .array/port v0x559a92b90a10, 12;
v0x559a92b90a10_13 .array/port v0x559a92b90a10, 13;
E_0x559a92af8350/3 .event edge, v0x559a92b90a10_10, v0x559a92b90a10_11, v0x559a92b90a10_12, v0x559a92b90a10_13;
v0x559a92b90a10_14 .array/port v0x559a92b90a10, 14;
v0x559a92b90a10_15 .array/port v0x559a92b90a10, 15;
v0x559a92b90a10_16 .array/port v0x559a92b90a10, 16;
v0x559a92b90a10_17 .array/port v0x559a92b90a10, 17;
E_0x559a92af8350/4 .event edge, v0x559a92b90a10_14, v0x559a92b90a10_15, v0x559a92b90a10_16, v0x559a92b90a10_17;
v0x559a92b90a10_18 .array/port v0x559a92b90a10, 18;
v0x559a92b90a10_19 .array/port v0x559a92b90a10, 19;
v0x559a92b90a10_20 .array/port v0x559a92b90a10, 20;
v0x559a92b90a10_21 .array/port v0x559a92b90a10, 21;
E_0x559a92af8350/5 .event edge, v0x559a92b90a10_18, v0x559a92b90a10_19, v0x559a92b90a10_20, v0x559a92b90a10_21;
v0x559a92b90a10_22 .array/port v0x559a92b90a10, 22;
v0x559a92b90a10_23 .array/port v0x559a92b90a10, 23;
v0x559a92b90a10_24 .array/port v0x559a92b90a10, 24;
v0x559a92b90a10_25 .array/port v0x559a92b90a10, 25;
E_0x559a92af8350/6 .event edge, v0x559a92b90a10_22, v0x559a92b90a10_23, v0x559a92b90a10_24, v0x559a92b90a10_25;
v0x559a92b90a10_26 .array/port v0x559a92b90a10, 26;
v0x559a92b90a10_27 .array/port v0x559a92b90a10, 27;
v0x559a92b90a10_28 .array/port v0x559a92b90a10, 28;
v0x559a92b90a10_29 .array/port v0x559a92b90a10, 29;
E_0x559a92af8350/7 .event edge, v0x559a92b90a10_26, v0x559a92b90a10_27, v0x559a92b90a10_28, v0x559a92b90a10_29;
v0x559a92b90a10_30 .array/port v0x559a92b90a10, 30;
v0x559a92b90a10_31 .array/port v0x559a92b90a10, 31;
v0x559a92b90a10_32 .array/port v0x559a92b90a10, 32;
v0x559a92b90a10_33 .array/port v0x559a92b90a10, 33;
E_0x559a92af8350/8 .event edge, v0x559a92b90a10_30, v0x559a92b90a10_31, v0x559a92b90a10_32, v0x559a92b90a10_33;
v0x559a92b90a10_34 .array/port v0x559a92b90a10, 34;
v0x559a92b90a10_35 .array/port v0x559a92b90a10, 35;
v0x559a92b90a10_36 .array/port v0x559a92b90a10, 36;
v0x559a92b90a10_37 .array/port v0x559a92b90a10, 37;
E_0x559a92af8350/9 .event edge, v0x559a92b90a10_34, v0x559a92b90a10_35, v0x559a92b90a10_36, v0x559a92b90a10_37;
v0x559a92b90a10_38 .array/port v0x559a92b90a10, 38;
v0x559a92b90a10_39 .array/port v0x559a92b90a10, 39;
v0x559a92b90a10_40 .array/port v0x559a92b90a10, 40;
v0x559a92b90a10_41 .array/port v0x559a92b90a10, 41;
E_0x559a92af8350/10 .event edge, v0x559a92b90a10_38, v0x559a92b90a10_39, v0x559a92b90a10_40, v0x559a92b90a10_41;
v0x559a92b90a10_42 .array/port v0x559a92b90a10, 42;
v0x559a92b90a10_43 .array/port v0x559a92b90a10, 43;
v0x559a92b90a10_44 .array/port v0x559a92b90a10, 44;
v0x559a92b90a10_45 .array/port v0x559a92b90a10, 45;
E_0x559a92af8350/11 .event edge, v0x559a92b90a10_42, v0x559a92b90a10_43, v0x559a92b90a10_44, v0x559a92b90a10_45;
v0x559a92b90a10_46 .array/port v0x559a92b90a10, 46;
v0x559a92b90a10_47 .array/port v0x559a92b90a10, 47;
v0x559a92b90a10_48 .array/port v0x559a92b90a10, 48;
v0x559a92b90a10_49 .array/port v0x559a92b90a10, 49;
E_0x559a92af8350/12 .event edge, v0x559a92b90a10_46, v0x559a92b90a10_47, v0x559a92b90a10_48, v0x559a92b90a10_49;
v0x559a92b90a10_50 .array/port v0x559a92b90a10, 50;
v0x559a92b90a10_51 .array/port v0x559a92b90a10, 51;
v0x559a92b90a10_52 .array/port v0x559a92b90a10, 52;
v0x559a92b90a10_53 .array/port v0x559a92b90a10, 53;
E_0x559a92af8350/13 .event edge, v0x559a92b90a10_50, v0x559a92b90a10_51, v0x559a92b90a10_52, v0x559a92b90a10_53;
v0x559a92b90a10_54 .array/port v0x559a92b90a10, 54;
v0x559a92b90a10_55 .array/port v0x559a92b90a10, 55;
v0x559a92b90a10_56 .array/port v0x559a92b90a10, 56;
v0x559a92b90a10_57 .array/port v0x559a92b90a10, 57;
E_0x559a92af8350/14 .event edge, v0x559a92b90a10_54, v0x559a92b90a10_55, v0x559a92b90a10_56, v0x559a92b90a10_57;
v0x559a92b90a10_58 .array/port v0x559a92b90a10, 58;
v0x559a92b90a10_59 .array/port v0x559a92b90a10, 59;
v0x559a92b90a10_60 .array/port v0x559a92b90a10, 60;
v0x559a92b90a10_61 .array/port v0x559a92b90a10, 61;
E_0x559a92af8350/15 .event edge, v0x559a92b90a10_58, v0x559a92b90a10_59, v0x559a92b90a10_60, v0x559a92b90a10_61;
v0x559a92b90a10_62 .array/port v0x559a92b90a10, 62;
v0x559a92b90a10_63 .array/port v0x559a92b90a10, 63;
v0x559a92b90a10_64 .array/port v0x559a92b90a10, 64;
v0x559a92b90a10_65 .array/port v0x559a92b90a10, 65;
E_0x559a92af8350/16 .event edge, v0x559a92b90a10_62, v0x559a92b90a10_63, v0x559a92b90a10_64, v0x559a92b90a10_65;
v0x559a92b90a10_66 .array/port v0x559a92b90a10, 66;
v0x559a92b90a10_67 .array/port v0x559a92b90a10, 67;
v0x559a92b90a10_68 .array/port v0x559a92b90a10, 68;
v0x559a92b90a10_69 .array/port v0x559a92b90a10, 69;
E_0x559a92af8350/17 .event edge, v0x559a92b90a10_66, v0x559a92b90a10_67, v0x559a92b90a10_68, v0x559a92b90a10_69;
v0x559a92b90a10_70 .array/port v0x559a92b90a10, 70;
v0x559a92b90a10_71 .array/port v0x559a92b90a10, 71;
v0x559a92b90a10_72 .array/port v0x559a92b90a10, 72;
v0x559a92b90a10_73 .array/port v0x559a92b90a10, 73;
E_0x559a92af8350/18 .event edge, v0x559a92b90a10_70, v0x559a92b90a10_71, v0x559a92b90a10_72, v0x559a92b90a10_73;
v0x559a92b90a10_74 .array/port v0x559a92b90a10, 74;
v0x559a92b90a10_75 .array/port v0x559a92b90a10, 75;
v0x559a92b90a10_76 .array/port v0x559a92b90a10, 76;
v0x559a92b90a10_77 .array/port v0x559a92b90a10, 77;
E_0x559a92af8350/19 .event edge, v0x559a92b90a10_74, v0x559a92b90a10_75, v0x559a92b90a10_76, v0x559a92b90a10_77;
v0x559a92b90a10_78 .array/port v0x559a92b90a10, 78;
v0x559a92b90a10_79 .array/port v0x559a92b90a10, 79;
v0x559a92b90a10_80 .array/port v0x559a92b90a10, 80;
v0x559a92b90a10_81 .array/port v0x559a92b90a10, 81;
E_0x559a92af8350/20 .event edge, v0x559a92b90a10_78, v0x559a92b90a10_79, v0x559a92b90a10_80, v0x559a92b90a10_81;
v0x559a92b90a10_82 .array/port v0x559a92b90a10, 82;
v0x559a92b90a10_83 .array/port v0x559a92b90a10, 83;
v0x559a92b90a10_84 .array/port v0x559a92b90a10, 84;
v0x559a92b90a10_85 .array/port v0x559a92b90a10, 85;
E_0x559a92af8350/21 .event edge, v0x559a92b90a10_82, v0x559a92b90a10_83, v0x559a92b90a10_84, v0x559a92b90a10_85;
v0x559a92b90a10_86 .array/port v0x559a92b90a10, 86;
v0x559a92b90a10_87 .array/port v0x559a92b90a10, 87;
v0x559a92b90a10_88 .array/port v0x559a92b90a10, 88;
v0x559a92b90a10_89 .array/port v0x559a92b90a10, 89;
E_0x559a92af8350/22 .event edge, v0x559a92b90a10_86, v0x559a92b90a10_87, v0x559a92b90a10_88, v0x559a92b90a10_89;
v0x559a92b90a10_90 .array/port v0x559a92b90a10, 90;
v0x559a92b90a10_91 .array/port v0x559a92b90a10, 91;
v0x559a92b90a10_92 .array/port v0x559a92b90a10, 92;
v0x559a92b90a10_93 .array/port v0x559a92b90a10, 93;
E_0x559a92af8350/23 .event edge, v0x559a92b90a10_90, v0x559a92b90a10_91, v0x559a92b90a10_92, v0x559a92b90a10_93;
v0x559a92b90a10_94 .array/port v0x559a92b90a10, 94;
v0x559a92b90a10_95 .array/port v0x559a92b90a10, 95;
v0x559a92b90a10_96 .array/port v0x559a92b90a10, 96;
v0x559a92b90a10_97 .array/port v0x559a92b90a10, 97;
E_0x559a92af8350/24 .event edge, v0x559a92b90a10_94, v0x559a92b90a10_95, v0x559a92b90a10_96, v0x559a92b90a10_97;
v0x559a92b90a10_98 .array/port v0x559a92b90a10, 98;
v0x559a92b90a10_99 .array/port v0x559a92b90a10, 99;
v0x559a92b90a10_100 .array/port v0x559a92b90a10, 100;
E_0x559a92af8350/25 .event edge, v0x559a92b90a10_98, v0x559a92b90a10_99, v0x559a92b90a10_100;
E_0x559a92af8350 .event/or E_0x559a92af8350/0, E_0x559a92af8350/1, E_0x559a92af8350/2, E_0x559a92af8350/3, E_0x559a92af8350/4, E_0x559a92af8350/5, E_0x559a92af8350/6, E_0x559a92af8350/7, E_0x559a92af8350/8, E_0x559a92af8350/9, E_0x559a92af8350/10, E_0x559a92af8350/11, E_0x559a92af8350/12, E_0x559a92af8350/13, E_0x559a92af8350/14, E_0x559a92af8350/15, E_0x559a92af8350/16, E_0x559a92af8350/17, E_0x559a92af8350/18, E_0x559a92af8350/19, E_0x559a92af8350/20, E_0x559a92af8350/21, E_0x559a92af8350/22, E_0x559a92af8350/23, E_0x559a92af8350/24, E_0x559a92af8350/25;
S_0x559a92bb4840 .scope module, "openmips0" "openmips" 3 20, 5 16 0, S_0x559a92b98750;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "rom_data_i"
    .port_info 3 /OUTPUT 32 "rom_addr_o"
    .port_info 4 /OUTPUT 1 "rom_ce_o"
L_0x559a92bc0ba0 .functor BUFZ 32, v0x559a92bbc960_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x559a92bbe070_0 .net "clk", 0 0, v0x559a92bc0a40_0;  alias, 1 drivers
v0x559a92bbe130_0 .net "ex_aluop_i", 7 0, v0x559a92bb9dc0_0;  1 drivers
v0x559a92bbe1f0_0 .net "ex_alusel_i", 2 0, v0x559a92bb9e60_0;  1 drivers
v0x559a92bbe2e0_0 .net "ex_reg1_i", 31 0, v0x559a92bb9f00_0;  1 drivers
v0x559a92bbe3f0_0 .net "ex_reg2_i", 31 0, v0x559a92bb9fa0_0;  1 drivers
v0x559a92bbe550_0 .net "ex_wd_i", 4 0, v0x559a92bba090_0;  1 drivers
v0x559a92bbe660_0 .net "ex_wd_o", 4 0, v0x559a92bb6dd0_0;  1 drivers
v0x559a92bbe720_0 .net "ex_wdata_o", 31 0, v0x559a92bb6eb0_0;  1 drivers
v0x559a92bbe7e0_0 .net "ex_wreg_i", 0 0, v0x559a92bba160_0;  1 drivers
v0x559a92bbe880_0 .net "ex_wreg_o", 0 0, v0x559a92bb7050_0;  1 drivers
v0x559a92bbe920_0 .net "id_aluop_o", 7 0, v0x559a92bb81d0_0;  1 drivers
v0x559a92bbea30_0 .net "id_alusel_o", 2 0, v0x559a92bb82d0_0;  1 drivers
v0x559a92bbeb40_0 .net "id_inst_i", 31 0, v0x559a92bbad30_0;  1 drivers
v0x559a92bbec50_0 .net "id_pc_i", 31 0, v0x559a92bbadf0_0;  1 drivers
v0x559a92bbed60_0 .net "id_reg1_o", 31 0, v0x559a92bb8ec0_0;  1 drivers
v0x559a92bbee70_0 .net "id_reg2_o", 31 0, v0x559a92bb9220_0;  1 drivers
v0x559a92bbef80_0 .net "id_wd_o", 4 0, v0x559a92bb9460_0;  1 drivers
v0x559a92bbf1a0_0 .net "id_wreg_o", 0 0, v0x559a92bb9540_0;  1 drivers
v0x559a92bbf290_0 .net "mem_wd_i", 4 0, v0x559a92bb7840_0;  1 drivers
v0x559a92bbf3a0_0 .net "mem_wd_o", 4 0, v0x559a92bbb5b0_0;  1 drivers
v0x559a92bbf460_0 .net "mem_wdata_i", 31 0, v0x559a92bb7930_0;  1 drivers
v0x559a92bbf570_0 .net "mem_wdata_o", 31 0, v0x559a92bbb780_0;  1 drivers
v0x559a92bbf630_0 .net "mem_wreg_i", 0 0, v0x559a92bb79f0_0;  1 drivers
v0x559a92bbf720_0 .net "mem_wreg_o", 0 0, v0x559a92bbb940_0;  1 drivers
v0x559a92bbf7c0_0 .net "pc", 31 0, v0x559a92bbc960_0;  1 drivers
v0x559a92bbf8d0_0 .net "reg1_addr", 4 0, v0x559a92bb8d00_0;  1 drivers
v0x559a92bbf9e0_0 .net "reg1_data", 31 0, v0x559a92bbd220_0;  1 drivers
v0x559a92bbfaf0_0 .net "reg1_read", 0 0, v0x559a92bb8fa0_0;  1 drivers
v0x559a92bbfbe0_0 .net "reg2_addr", 4 0, v0x559a92bb9060_0;  1 drivers
v0x559a92bbfcf0_0 .net "reg2_data", 31 0, v0x559a92bbd2f0_0;  1 drivers
v0x559a92bbfe00_0 .net "reg2_read", 0 0, v0x559a92bb9300_0;  1 drivers
v0x559a92bbfef0_0 .net "rom_addr_o", 31 0, L_0x559a92bc0ba0;  alias, 1 drivers
v0x559a92bbffb0_0 .net "rom_ce_o", 0 0, v0x559a92bbc800_0;  alias, 1 drivers
v0x559a92bc00a0_0 .net "rom_data_i", 31 0, v0x559a92b69370_0;  alias, 1 drivers
v0x559a92bc0190_0 .net "rst", 0 0, v0x559a92bc0ae0_0;  alias, 1 drivers
v0x559a92bc0230_0 .net "wb_wd_i", 4 0, v0x559a92bbc240_0;  1 drivers
v0x559a92bc0340_0 .net "wb_wdata_i", 31 0, v0x559a92bbc320_0;  1 drivers
v0x559a92bc0450_0 .net "wb_wreg_i", 0 0, v0x559a92bbc400_0;  1 drivers
S_0x559a92bb4a10 .scope module, "ex0" "ex" 5 167, 6 7 0, S_0x559a92bb4840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 8 "aluop_i"
    .port_info 2 /INPUT 3 "alusel_i"
    .port_info 3 /INPUT 32 "reg1_i"
    .port_info 4 /INPUT 32 "reg2_i"
    .port_info 5 /INPUT 5 "wd_i"
    .port_info 6 /INPUT 1 "wreg_i"
    .port_info 7 /OUTPUT 5 "wd_o"
    .port_info 8 /OUTPUT 1 "wreg_o"
    .port_info 9 /OUTPUT 32 "wdata_o"
L_0x559a92bc0d70 .functor OR 1, L_0x559a92bc0c30, L_0x559a92bc0cd0, C4<0>, C4<0>;
L_0x559a92bc0e80 .functor NOT 32, v0x559a92bb9fa0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x559a92bd0fa0 .functor AND 1, L_0x559a92bd13c0, L_0x559a92bd15e0, C4<1>, C4<1>;
L_0x559a92bd1ac0 .functor AND 1, L_0x559a92bd1820, L_0x559a92bd19d0, C4<1>, C4<1>;
L_0x559a92bd1960 .functor AND 1, L_0x559a92bd1ac0, L_0x559a92bd1bd0, C4<1>, C4<1>;
L_0x559a92bd1de0 .functor OR 1, L_0x559a92bd0fa0, L_0x559a92bd1960, C4<0>, C4<0>;
L_0x559a92bd2100 .functor AND 1, L_0x559a92bd1f30, L_0x559a92bd1fd0, C4<1>, C4<1>;
L_0x559a92bd22b0 .functor AND 1, L_0x559a92bd2100, L_0x559a92bd2210, C4<1>, C4<1>;
L_0x559a92bd2410 .functor OR 1, L_0x559a92bd1de0, L_0x559a92bd22b0, C4<0>, C4<0>;
L_0x7f15c7481018 .functor BUFT 1, C4<00100010>, C4<0>, C4<0>, C4<0>;
v0x559a92b6a030_0 .net/2u *"_s0", 7 0, L_0x7f15c7481018;  1 drivers
v0x559a92b821a0_0 .net *"_s10", 31 0, L_0x559a92bc0e80;  1 drivers
L_0x7f15c74810a8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x559a92b8b110_0 .net/2u *"_s12", 31 0, L_0x7f15c74810a8;  1 drivers
v0x559a92bb4e60_0 .net *"_s14", 31 0, L_0x559a92bd0f00;  1 drivers
v0x559a92bb4f40_0 .net *"_s2", 0 0, L_0x559a92bc0c30;  1 drivers
L_0x7f15c74810f0 .functor BUFT 1, C4<00101010>, C4<0>, C4<0>, C4<0>;
v0x559a92bb5050_0 .net/2u *"_s20", 7 0, L_0x7f15c74810f0;  1 drivers
v0x559a92bb5130_0 .net *"_s22", 0 0, L_0x559a92bd1290;  1 drivers
v0x559a92bb51f0_0 .net *"_s25", 0 0, L_0x559a92bd13c0;  1 drivers
v0x559a92bb52d0_0 .net *"_s27", 0 0, L_0x559a92bd14f0;  1 drivers
v0x559a92bb53b0_0 .net *"_s29", 0 0, L_0x559a92bd15e0;  1 drivers
v0x559a92bb5470_0 .net *"_s30", 0 0, L_0x559a92bd0fa0;  1 drivers
v0x559a92bb5530_0 .net *"_s33", 0 0, L_0x559a92bd1720;  1 drivers
v0x559a92bb5610_0 .net *"_s35", 0 0, L_0x559a92bd1820;  1 drivers
v0x559a92bb56d0_0 .net *"_s37", 0 0, L_0x559a92bd18c0;  1 drivers
v0x559a92bb57b0_0 .net *"_s39", 0 0, L_0x559a92bd19d0;  1 drivers
L_0x7f15c7481060 .functor BUFT 1, C4<00101010>, C4<0>, C4<0>, C4<0>;
v0x559a92bb5870_0 .net/2u *"_s4", 7 0, L_0x7f15c7481060;  1 drivers
v0x559a92bb5950_0 .net *"_s40", 0 0, L_0x559a92bd1ac0;  1 drivers
v0x559a92bb5a10_0 .net *"_s43", 0 0, L_0x559a92bd1bd0;  1 drivers
v0x559a92bb5af0_0 .net *"_s44", 0 0, L_0x559a92bd1960;  1 drivers
v0x559a92bb5bb0_0 .net *"_s46", 0 0, L_0x559a92bd1de0;  1 drivers
v0x559a92bb5c70_0 .net *"_s49", 0 0, L_0x559a92bd1f30;  1 drivers
v0x559a92bb5d50_0 .net *"_s51", 0 0, L_0x559a92bd1fd0;  1 drivers
v0x559a92bb5e30_0 .net *"_s52", 0 0, L_0x559a92bd2100;  1 drivers
v0x559a92bb5ef0_0 .net *"_s55", 0 0, L_0x559a92bd2210;  1 drivers
v0x559a92bb5fd0_0 .net *"_s56", 0 0, L_0x559a92bd22b0;  1 drivers
v0x559a92bb6090_0 .net *"_s58", 0 0, L_0x559a92bd2410;  1 drivers
v0x559a92bb6150_0 .net *"_s6", 0 0, L_0x559a92bc0cd0;  1 drivers
v0x559a92bb6210_0 .net *"_s60", 0 0, L_0x559a92bd2520;  1 drivers
v0x559a92bb62d0_0 .net *"_s8", 0 0, L_0x559a92bc0d70;  1 drivers
v0x559a92bb6390_0 .net "aluop_i", 7 0, v0x559a92bb9dc0_0;  alias, 1 drivers
v0x559a92bb6470_0 .net "alusel_i", 2 0, v0x559a92bb9e60_0;  alias, 1 drivers
v0x559a92bb6550_0 .var "arithmeticres", 31 0;
v0x559a92bb6630_0 .var "logicout", 31 0;
v0x559a92bb6710_0 .net "reg1_i", 31 0, v0x559a92bb9f00_0;  alias, 1 drivers
v0x559a92bb67f0_0 .net "reg1_lt_reg2", 0 0, L_0x559a92bd2770;  1 drivers
v0x559a92bb68b0_0 .net "reg2_i", 31 0, v0x559a92bb9fa0_0;  alias, 1 drivers
v0x559a92bb6990_0 .net "reg2_i_mux", 31 0, L_0x559a92bd10b0;  1 drivers
v0x559a92bb6a70_0 .net "result_sum", 31 0, L_0x559a92bd11a0;  1 drivers
v0x559a92bb6b50_0 .net "rst", 0 0, v0x559a92bc0ae0_0;  alias, 1 drivers
v0x559a92bb6c10_0 .var "shiftres", 31 0;
v0x559a92bb6cf0_0 .net "wd_i", 4 0, v0x559a92bba090_0;  alias, 1 drivers
v0x559a92bb6dd0_0 .var "wd_o", 4 0;
v0x559a92bb6eb0_0 .var "wdata_o", 31 0;
v0x559a92bb6f90_0 .net "wreg_i", 0 0, v0x559a92bba160_0;  alias, 1 drivers
v0x559a92bb7050_0 .var "wreg_o", 0 0;
E_0x559a92af78d0/0 .event edge, v0x559a92bb6cf0_0, v0x559a92bb6f90_0, v0x559a92bb6470_0, v0x559a92bb6630_0;
E_0x559a92af78d0/1 .event edge, v0x559a92bb6c10_0, v0x559a92bb6550_0;
E_0x559a92af78d0 .event/or E_0x559a92af78d0/0, E_0x559a92af78d0/1;
E_0x559a92af7f40 .event edge, v0x559a92bb6b50_0, v0x559a92bb6390_0, v0x559a92bb67f0_0, v0x559a92bb6a70_0;
E_0x559a92b96fa0 .event edge, v0x559a92bb6b50_0, v0x559a92bb6390_0, v0x559a92bb6710_0, v0x559a92bb68b0_0;
L_0x559a92bc0c30 .cmp/eq 8, v0x559a92bb9dc0_0, L_0x7f15c7481018;
L_0x559a92bc0cd0 .cmp/eq 8, v0x559a92bb9dc0_0, L_0x7f15c7481060;
L_0x559a92bd0f00 .arith/sum 32, L_0x559a92bc0e80, L_0x7f15c74810a8;
L_0x559a92bd10b0 .functor MUXZ 32, v0x559a92bb9fa0_0, L_0x559a92bd0f00, L_0x559a92bc0d70, C4<>;
L_0x559a92bd11a0 .arith/sum 32, v0x559a92bb9f00_0, L_0x559a92bd10b0;
L_0x559a92bd1290 .cmp/eq 8, v0x559a92bb9dc0_0, L_0x7f15c74810f0;
L_0x559a92bd13c0 .part v0x559a92bb9f00_0, 31, 1;
L_0x559a92bd14f0 .part v0x559a92bb9fa0_0, 31, 1;
L_0x559a92bd15e0 .reduce/nor L_0x559a92bd14f0;
L_0x559a92bd1720 .part v0x559a92bb9f00_0, 31, 1;
L_0x559a92bd1820 .reduce/nor L_0x559a92bd1720;
L_0x559a92bd18c0 .part v0x559a92bb9fa0_0, 31, 1;
L_0x559a92bd19d0 .reduce/nor L_0x559a92bd18c0;
L_0x559a92bd1bd0 .part L_0x559a92bd11a0, 31, 1;
L_0x559a92bd1f30 .part v0x559a92bb9f00_0, 31, 1;
L_0x559a92bd1fd0 .part v0x559a92bb9fa0_0, 31, 1;
L_0x559a92bd2210 .part L_0x559a92bd11a0, 31, 1;
L_0x559a92bd2520 .cmp/gt 32, v0x559a92bb9fa0_0, v0x559a92bb9f00_0;
L_0x559a92bd2770 .functor MUXZ 1, L_0x559a92bd2520, L_0x559a92bd2410, L_0x559a92bd1290, C4<>;
S_0x559a92bb7250 .scope module, "ex_mem0" "ex_mem" 5 186, 7 7 0, S_0x559a92bb4840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 5 "ex_wd"
    .port_info 3 /INPUT 1 "ex_wreg"
    .port_info 4 /INPUT 32 "ex_wdata"
    .port_info 5 /OUTPUT 5 "mem_wd"
    .port_info 6 /OUTPUT 1 "mem_wreg"
    .port_info 7 /OUTPUT 32 "mem_wdata"
v0x559a92bb7530_0 .net "clk", 0 0, v0x559a92bc0a40_0;  alias, 1 drivers
v0x559a92bb7610_0 .net "ex_wd", 4 0, v0x559a92bb6dd0_0;  alias, 1 drivers
v0x559a92bb76d0_0 .net "ex_wdata", 31 0, v0x559a92bb6eb0_0;  alias, 1 drivers
v0x559a92bb7770_0 .net "ex_wreg", 0 0, v0x559a92bb7050_0;  alias, 1 drivers
v0x559a92bb7840_0 .var "mem_wd", 4 0;
v0x559a92bb7930_0 .var "mem_wdata", 31 0;
v0x559a92bb79f0_0 .var "mem_wreg", 0 0;
v0x559a92bb7ab0_0 .net "rst", 0 0, v0x559a92bc0ae0_0;  alias, 1 drivers
E_0x559a92b970c0 .event posedge, v0x559a92bb7530_0;
S_0x559a92bb7c80 .scope module, "id0" "id" 5 95, 8 7 0, S_0x559a92bb4840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 32 "pc_i"
    .port_info 2 /INPUT 32 "inst_i"
    .port_info 3 /INPUT 1 "ex_wreg_i"
    .port_info 4 /INPUT 32 "ex_wdata_i"
    .port_info 5 /INPUT 5 "ex_wd_i"
    .port_info 6 /INPUT 1 "mem_wreg_i"
    .port_info 7 /INPUT 32 "mem_wdata_i"
    .port_info 8 /INPUT 5 "mem_wd_i"
    .port_info 9 /INPUT 32 "reg1_data_i"
    .port_info 10 /INPUT 32 "reg2_data_i"
    .port_info 11 /OUTPUT 1 "reg1_read_o"
    .port_info 12 /OUTPUT 1 "reg2_read_o"
    .port_info 13 /OUTPUT 5 "reg1_addr_o"
    .port_info 14 /OUTPUT 5 "reg2_addr_o"
    .port_info 15 /OUTPUT 8 "aluop_o"
    .port_info 16 /OUTPUT 3 "alusel_o"
    .port_info 17 /OUTPUT 32 "reg1_o"
    .port_info 18 /OUTPUT 32 "reg2_o"
    .port_info 19 /OUTPUT 5 "wd_o"
    .port_info 20 /OUTPUT 1 "wreg_o"
v0x559a92bb81d0_0 .var "aluop_o", 7 0;
v0x559a92bb82d0_0 .var "alusel_o", 2 0;
v0x559a92bb83b0_0 .net "ex_wd_i", 4 0, v0x559a92bb6dd0_0;  alias, 1 drivers
v0x559a92bb84d0_0 .net "ex_wdata_i", 31 0, v0x559a92bb6eb0_0;  alias, 1 drivers
v0x559a92bb85e0_0 .net "ex_wreg_i", 0 0, v0x559a92bb7050_0;  alias, 1 drivers
v0x559a92bb8720_0 .var "imm", 31 0;
v0x559a92bb8800_0 .net "inst_i", 31 0, v0x559a92bbad30_0;  alias, 1 drivers
v0x559a92bb88e0_0 .var "instvalid", 0 0;
v0x559a92bb89a0_0 .net "mem_wd_i", 4 0, v0x559a92bbb5b0_0;  alias, 1 drivers
v0x559a92bb8a80_0 .net "mem_wdata_i", 31 0, v0x559a92bbb780_0;  alias, 1 drivers
v0x559a92bb8b60_0 .net "mem_wreg_i", 0 0, v0x559a92bbb940_0;  alias, 1 drivers
v0x559a92bb8c20_0 .net "pc_i", 31 0, v0x559a92bbadf0_0;  alias, 1 drivers
v0x559a92bb8d00_0 .var "reg1_addr_o", 4 0;
v0x559a92bb8de0_0 .net "reg1_data_i", 31 0, v0x559a92bbd220_0;  alias, 1 drivers
v0x559a92bb8ec0_0 .var "reg1_o", 31 0;
v0x559a92bb8fa0_0 .var "reg1_read_o", 0 0;
v0x559a92bb9060_0 .var "reg2_addr_o", 4 0;
v0x559a92bb9140_0 .net "reg2_data_i", 31 0, v0x559a92bbd2f0_0;  alias, 1 drivers
v0x559a92bb9220_0 .var "reg2_o", 31 0;
v0x559a92bb9300_0 .var "reg2_read_o", 0 0;
v0x559a92bb93c0_0 .net "rst", 0 0, v0x559a92bc0ae0_0;  alias, 1 drivers
v0x559a92bb9460_0 .var "wd_o", 4 0;
v0x559a92bb9540_0 .var "wreg_o", 0 0;
E_0x559a92bb8030/0 .event edge, v0x559a92bb6b50_0, v0x559a92bb9300_0, v0x559a92bb7050_0, v0x559a92bb6dd0_0;
E_0x559a92bb8030/1 .event edge, v0x559a92bb9060_0, v0x559a92bb6eb0_0, v0x559a92bb8b60_0, v0x559a92bb89a0_0;
E_0x559a92bb8030/2 .event edge, v0x559a92bb8a80_0, v0x559a92bb9140_0, v0x559a92bb8720_0;
E_0x559a92bb8030 .event/or E_0x559a92bb8030/0, E_0x559a92bb8030/1, E_0x559a92bb8030/2;
E_0x559a92bb80d0/0 .event edge, v0x559a92bb6b50_0, v0x559a92bb8fa0_0, v0x559a92bb7050_0, v0x559a92bb6dd0_0;
E_0x559a92bb80d0/1 .event edge, v0x559a92bb8d00_0, v0x559a92bb6eb0_0, v0x559a92bb8b60_0, v0x559a92bb89a0_0;
E_0x559a92bb80d0/2 .event edge, v0x559a92bb8a80_0, v0x559a92bb8de0_0, v0x559a92bb8720_0;
E_0x559a92bb80d0 .event/or E_0x559a92bb80d0/0, E_0x559a92bb80d0/1, E_0x559a92bb80d0/2;
E_0x559a92bb8170 .event edge, v0x559a92bb6b50_0, v0x559a92bb8800_0;
S_0x559a92bb9950 .scope module, "id_ex0" "id_ex" 5 145, 9 7 0, S_0x559a92bb4840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 8 "id_aluop"
    .port_info 3 /INPUT 3 "id_alusel"
    .port_info 4 /INPUT 32 "id_reg1"
    .port_info 5 /INPUT 32 "id_reg2"
    .port_info 6 /INPUT 5 "id_wd"
    .port_info 7 /INPUT 1 "id_wreg"
    .port_info 8 /OUTPUT 8 "ex_aluop"
    .port_info 9 /OUTPUT 3 "ex_alusel"
    .port_info 10 /OUTPUT 32 "ex_reg1"
    .port_info 11 /OUTPUT 32 "ex_reg2"
    .port_info 12 /OUTPUT 5 "ex_wd"
    .port_info 13 /OUTPUT 1 "ex_wreg"
v0x559a92bb9d00_0 .net "clk", 0 0, v0x559a92bc0a40_0;  alias, 1 drivers
v0x559a92bb9dc0_0 .var "ex_aluop", 7 0;
v0x559a92bb9e60_0 .var "ex_alusel", 2 0;
v0x559a92bb9f00_0 .var "ex_reg1", 31 0;
v0x559a92bb9fa0_0 .var "ex_reg2", 31 0;
v0x559a92bba090_0 .var "ex_wd", 4 0;
v0x559a92bba160_0 .var "ex_wreg", 0 0;
v0x559a92bba230_0 .net "id_aluop", 7 0, v0x559a92bb81d0_0;  alias, 1 drivers
v0x559a92bba300_0 .net "id_alusel", 2 0, v0x559a92bb82d0_0;  alias, 1 drivers
v0x559a92bba3d0_0 .net "id_reg1", 31 0, v0x559a92bb8ec0_0;  alias, 1 drivers
v0x559a92bba4a0_0 .net "id_reg2", 31 0, v0x559a92bb9220_0;  alias, 1 drivers
v0x559a92bba570_0 .net "id_wd", 4 0, v0x559a92bb9460_0;  alias, 1 drivers
v0x559a92bba640_0 .net "id_wreg", 0 0, v0x559a92bb9540_0;  alias, 1 drivers
v0x559a92bba710_0 .net "rst", 0 0, v0x559a92bc0ae0_0;  alias, 1 drivers
S_0x559a92bba970 .scope module, "if_id0" "if_id" 5 85, 10 7 0, S_0x559a92bb4840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "if_pc"
    .port_info 3 /INPUT 32 "if_inst"
    .port_info 4 /OUTPUT 32 "id_pc"
    .port_info 5 /OUTPUT 32 "id_inst"
v0x559a92bbac20_0 .net "clk", 0 0, v0x559a92bc0a40_0;  alias, 1 drivers
v0x559a92bbad30_0 .var "id_inst", 31 0;
v0x559a92bbadf0_0 .var "id_pc", 31 0;
v0x559a92bbaec0_0 .net "if_inst", 31 0, v0x559a92b69370_0;  alias, 1 drivers
v0x559a92bbaf90_0 .net "if_pc", 31 0, v0x559a92bbc960_0;  alias, 1 drivers
v0x559a92bbb080_0 .net "rst", 0 0, v0x559a92bc0ae0_0;  alias, 1 drivers
S_0x559a92bbb220 .scope module, "mem0" "mem" 5 205, 11 7 0, S_0x559a92bb4840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 5 "wd_i"
    .port_info 2 /INPUT 1 "wreg_i"
    .port_info 3 /INPUT 32 "wdata_i"
    .port_info 4 /OUTPUT 5 "wd_o"
    .port_info 5 /OUTPUT 1 "wreg_o"
    .port_info 6 /OUTPUT 32 "wdata_o"
v0x559a92bbb430_0 .net "rst", 0 0, v0x559a92bc0ae0_0;  alias, 1 drivers
v0x559a92bbb4f0_0 .net "wd_i", 4 0, v0x559a92bb7840_0;  alias, 1 drivers
v0x559a92bbb5b0_0 .var "wd_o", 4 0;
v0x559a92bbb6b0_0 .net "wdata_i", 31 0, v0x559a92bb7930_0;  alias, 1 drivers
v0x559a92bbb780_0 .var "wdata_o", 31 0;
v0x559a92bbb870_0 .net "wreg_i", 0 0, v0x559a92bb79f0_0;  alias, 1 drivers
v0x559a92bbb940_0 .var "wreg_o", 0 0;
E_0x559a92bbb3a0 .event edge, v0x559a92bb6b50_0, v0x559a92bb7840_0, v0x559a92bb79f0_0, v0x559a92bb7930_0;
S_0x559a92bbbab0 .scope module, "mem_wb0" "mem_wb" 5 220, 12 7 0, S_0x559a92bb4840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 5 "mem_wd"
    .port_info 3 /INPUT 1 "mem_wreg"
    .port_info 4 /INPUT 32 "mem_wdata"
    .port_info 5 /OUTPUT 5 "wb_wd"
    .port_info 6 /OUTPUT 1 "wb_wreg"
    .port_info 7 /OUTPUT 32 "wb_wdata"
v0x559a92bbbda0_0 .net "clk", 0 0, v0x559a92bc0a40_0;  alias, 1 drivers
v0x559a92bbbe60_0 .net "mem_wd", 4 0, v0x559a92bbb5b0_0;  alias, 1 drivers
v0x559a92bbbf70_0 .net "mem_wdata", 31 0, v0x559a92bbb780_0;  alias, 1 drivers
v0x559a92bbc060_0 .net "mem_wreg", 0 0, v0x559a92bbb940_0;  alias, 1 drivers
v0x559a92bbc150_0 .net "rst", 0 0, v0x559a92bc0ae0_0;  alias, 1 drivers
v0x559a92bbc240_0 .var "wb_wd", 4 0;
v0x559a92bbc320_0 .var "wb_wdata", 31 0;
v0x559a92bbc400_0 .var "wb_wreg", 0 0;
S_0x559a92bbc610 .scope module, "pc_reg0" "pc_reg" 5 75, 13 7 0, S_0x559a92bb4840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 32 "pc"
    .port_info 3 /OUTPUT 1 "ce"
v0x559a92bbc800_0 .var "ce", 0 0;
v0x559a92bbc8c0_0 .net "clk", 0 0, v0x559a92bc0a40_0;  alias, 1 drivers
v0x559a92bbc960_0 .var "pc", 31 0;
v0x559a92bbca30_0 .net "rst", 0 0, v0x559a92bc0ae0_0;  alias, 1 drivers
S_0x559a92bbcb40 .scope module, "regfile1" "regfile" 5 130, 14 7 0, S_0x559a92bb4840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "we"
    .port_info 3 /INPUT 5 "waddr"
    .port_info 4 /INPUT 32 "wdata"
    .port_info 5 /INPUT 1 "re1"
    .port_info 6 /INPUT 5 "raddr1"
    .port_info 7 /OUTPUT 32 "rdata1"
    .port_info 8 /INPUT 1 "re2"
    .port_info 9 /INPUT 5 "raddr2"
    .port_info 10 /OUTPUT 32 "rdata2"
v0x559a92bbcfa0_0 .net "clk", 0 0, v0x559a92bc0a40_0;  alias, 1 drivers
v0x559a92bbd060_0 .net "raddr1", 4 0, v0x559a92bb8d00_0;  alias, 1 drivers
v0x559a92bbd120_0 .net "raddr2", 4 0, v0x559a92bb9060_0;  alias, 1 drivers
v0x559a92bbd220_0 .var "rdata1", 31 0;
v0x559a92bbd2f0_0 .var "rdata2", 31 0;
v0x559a92bbd390_0 .net "re1", 0 0, v0x559a92bb8fa0_0;  alias, 1 drivers
v0x559a92bbd460_0 .net "re2", 0 0, v0x559a92bb9300_0;  alias, 1 drivers
v0x559a92bbd530 .array "regs", 31 0, 31 0;
v0x559a92bbda80_0 .net "rst", 0 0, v0x559a92bc0ae0_0;  alias, 1 drivers
v0x559a92bbdcc0_0 .net "waddr", 4 0, v0x559a92bbc240_0;  alias, 1 drivers
v0x559a92bbddb0_0 .net "wdata", 31 0, v0x559a92bbc320_0;  alias, 1 drivers
v0x559a92bbde80_0 .net "we", 0 0, v0x559a92bbc400_0;  alias, 1 drivers
E_0x559a92bbab40/0 .event edge, v0x559a92bb6b50_0, v0x559a92bb9060_0, v0x559a92bbc240_0, v0x559a92bbc400_0;
v0x559a92bbd530_0 .array/port v0x559a92bbd530, 0;
v0x559a92bbd530_1 .array/port v0x559a92bbd530, 1;
E_0x559a92bbab40/1 .event edge, v0x559a92bb9300_0, v0x559a92bbc320_0, v0x559a92bbd530_0, v0x559a92bbd530_1;
v0x559a92bbd530_2 .array/port v0x559a92bbd530, 2;
v0x559a92bbd530_3 .array/port v0x559a92bbd530, 3;
v0x559a92bbd530_4 .array/port v0x559a92bbd530, 4;
v0x559a92bbd530_5 .array/port v0x559a92bbd530, 5;
E_0x559a92bbab40/2 .event edge, v0x559a92bbd530_2, v0x559a92bbd530_3, v0x559a92bbd530_4, v0x559a92bbd530_5;
v0x559a92bbd530_6 .array/port v0x559a92bbd530, 6;
v0x559a92bbd530_7 .array/port v0x559a92bbd530, 7;
v0x559a92bbd530_8 .array/port v0x559a92bbd530, 8;
v0x559a92bbd530_9 .array/port v0x559a92bbd530, 9;
E_0x559a92bbab40/3 .event edge, v0x559a92bbd530_6, v0x559a92bbd530_7, v0x559a92bbd530_8, v0x559a92bbd530_9;
v0x559a92bbd530_10 .array/port v0x559a92bbd530, 10;
v0x559a92bbd530_11 .array/port v0x559a92bbd530, 11;
v0x559a92bbd530_12 .array/port v0x559a92bbd530, 12;
v0x559a92bbd530_13 .array/port v0x559a92bbd530, 13;
E_0x559a92bbab40/4 .event edge, v0x559a92bbd530_10, v0x559a92bbd530_11, v0x559a92bbd530_12, v0x559a92bbd530_13;
v0x559a92bbd530_14 .array/port v0x559a92bbd530, 14;
v0x559a92bbd530_15 .array/port v0x559a92bbd530, 15;
v0x559a92bbd530_16 .array/port v0x559a92bbd530, 16;
v0x559a92bbd530_17 .array/port v0x559a92bbd530, 17;
E_0x559a92bbab40/5 .event edge, v0x559a92bbd530_14, v0x559a92bbd530_15, v0x559a92bbd530_16, v0x559a92bbd530_17;
v0x559a92bbd530_18 .array/port v0x559a92bbd530, 18;
v0x559a92bbd530_19 .array/port v0x559a92bbd530, 19;
v0x559a92bbd530_20 .array/port v0x559a92bbd530, 20;
v0x559a92bbd530_21 .array/port v0x559a92bbd530, 21;
E_0x559a92bbab40/6 .event edge, v0x559a92bbd530_18, v0x559a92bbd530_19, v0x559a92bbd530_20, v0x559a92bbd530_21;
v0x559a92bbd530_22 .array/port v0x559a92bbd530, 22;
v0x559a92bbd530_23 .array/port v0x559a92bbd530, 23;
v0x559a92bbd530_24 .array/port v0x559a92bbd530, 24;
v0x559a92bbd530_25 .array/port v0x559a92bbd530, 25;
E_0x559a92bbab40/7 .event edge, v0x559a92bbd530_22, v0x559a92bbd530_23, v0x559a92bbd530_24, v0x559a92bbd530_25;
v0x559a92bbd530_26 .array/port v0x559a92bbd530, 26;
v0x559a92bbd530_27 .array/port v0x559a92bbd530, 27;
v0x559a92bbd530_28 .array/port v0x559a92bbd530, 28;
v0x559a92bbd530_29 .array/port v0x559a92bbd530, 29;
E_0x559a92bbab40/8 .event edge, v0x559a92bbd530_26, v0x559a92bbd530_27, v0x559a92bbd530_28, v0x559a92bbd530_29;
v0x559a92bbd530_30 .array/port v0x559a92bbd530, 30;
v0x559a92bbd530_31 .array/port v0x559a92bbd530, 31;
E_0x559a92bbab40/9 .event edge, v0x559a92bbd530_30, v0x559a92bbd530_31;
E_0x559a92bbab40 .event/or E_0x559a92bbab40/0, E_0x559a92bbab40/1, E_0x559a92bbab40/2, E_0x559a92bbab40/3, E_0x559a92bbab40/4, E_0x559a92bbab40/5, E_0x559a92bbab40/6, E_0x559a92bbab40/7, E_0x559a92bbab40/8, E_0x559a92bbab40/9;
E_0x559a92bbce20/0 .event edge, v0x559a92bb6b50_0, v0x559a92bb8d00_0, v0x559a92bbc240_0, v0x559a92bbc400_0;
E_0x559a92bbce20/1 .event edge, v0x559a92bb8fa0_0, v0x559a92bbc320_0, v0x559a92bbd530_0, v0x559a92bbd530_1;
E_0x559a92bbce20/2 .event edge, v0x559a92bbd530_2, v0x559a92bbd530_3, v0x559a92bbd530_4, v0x559a92bbd530_5;
E_0x559a92bbce20/3 .event edge, v0x559a92bbd530_6, v0x559a92bbd530_7, v0x559a92bbd530_8, v0x559a92bbd530_9;
E_0x559a92bbce20/4 .event edge, v0x559a92bbd530_10, v0x559a92bbd530_11, v0x559a92bbd530_12, v0x559a92bbd530_13;
E_0x559a92bbce20/5 .event edge, v0x559a92bbd530_14, v0x559a92bbd530_15, v0x559a92bbd530_16, v0x559a92bbd530_17;
E_0x559a92bbce20/6 .event edge, v0x559a92bbd530_18, v0x559a92bbd530_19, v0x559a92bbd530_20, v0x559a92bbd530_21;
E_0x559a92bbce20/7 .event edge, v0x559a92bbd530_22, v0x559a92bbd530_23, v0x559a92bbd530_24, v0x559a92bbd530_25;
E_0x559a92bbce20/8 .event edge, v0x559a92bbd530_26, v0x559a92bbd530_27, v0x559a92bbd530_28, v0x559a92bbd530_29;
E_0x559a92bbce20/9 .event edge, v0x559a92bbd530_30, v0x559a92bbd530_31;
E_0x559a92bbce20 .event/or E_0x559a92bbce20/0, E_0x559a92bbce20/1, E_0x559a92bbce20/2, E_0x559a92bbce20/3, E_0x559a92bbce20/4, E_0x559a92bbce20/5, E_0x559a92bbce20/6, E_0x559a92bbce20/7, E_0x559a92bbce20/8, E_0x559a92bbce20/9;
    .scope S_0x559a92bbc610;
T_0 ;
    %wait E_0x559a92b970c0;
    %load/vec4 v0x559a92bbc800_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559a92bbc960_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x559a92bbc960_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x559a92bbc960_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x559a92bbc610;
T_1 ;
    %wait E_0x559a92b970c0;
    %load/vec4 v0x559a92bbca30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559a92bbc800_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a92bbc800_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x559a92bba970;
T_2 ;
    %wait E_0x559a92b970c0;
    %load/vec4 v0x559a92bbb080_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559a92bbadf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559a92bbad30_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x559a92bbaf90_0;
    %assign/vec4 v0x559a92bbadf0_0, 0;
    %load/vec4 v0x559a92bbaec0_0;
    %assign/vec4 v0x559a92bbad30_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x559a92bb7c80;
T_3 ;
    %wait E_0x559a92bb8170;
    %load/vec4 v0x559a92bb93c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x559a92bb81d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x559a92bb82d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x559a92bb9460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559a92bb9540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559a92bb8fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559a92bb9300_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x559a92bb8d00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x559a92bb9060_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559a92bb8720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559a92bb88e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x559a92bb81d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x559a92bb82d0_0, 0;
    %load/vec4 v0x559a92bb8800_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v0x559a92bb9460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559a92bb9540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559a92bb8fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559a92bb9300_0, 0;
    %load/vec4 v0x559a92bb8800_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v0x559a92bb8d00_0, 0;
    %load/vec4 v0x559a92bb8800_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v0x559a92bb9060_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559a92bb8720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a92bb88e0_0, 0;
    %load/vec4 v0x559a92bb8800_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x559a92bb8800_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a92bb9540_0, 0;
    %pushi/vec4 32, 0, 8;
    %assign/vec4 v0x559a92bb81d0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x559a92bb82d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a92bb8fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559a92bb9300_0, 0;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x559a92bb8800_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x559a92bb8720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559a92bb88e0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %load/vec4 v0x559a92bb8800_0;
    %parti/s 7, 25, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %jmp T_3.19;
T_3.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a92bb9540_0, 0;
    %pushi/vec4 124, 0, 8;
    %assign/vec4 v0x559a92bb81d0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x559a92bb82d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a92bb8fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559a92bb9300_0, 0;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x559a92bb8800_0;
    %parti/s 5, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x559a92bb8720_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559a92bb88e0_0, 0, 1;
    %jmp T_3.19;
T_3.19 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a92bb9540_0, 0;
    %pushi/vec4 42, 0, 8;
    %assign/vec4 v0x559a92bb81d0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x559a92bb82d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a92bb8fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559a92bb9300_0, 0;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x559a92bb8800_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x559a92bb8720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559a92bb88e0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a92bb9540_0, 0;
    %pushi/vec4 43, 0, 8;
    %assign/vec4 v0x559a92bb81d0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x559a92bb82d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a92bb8fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559a92bb9300_0, 0;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x559a92bb8800_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x559a92bb8720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559a92bb88e0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a92bb9540_0, 0;
    %pushi/vec4 38, 0, 8;
    %assign/vec4 v0x559a92bb81d0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x559a92bb82d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a92bb8fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559a92bb9300_0, 0;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x559a92bb8800_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x559a92bb8720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559a92bb88e0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %load/vec4 v0x559a92bb8800_0;
    %parti/s 7, 25, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %jmp T_3.23;
T_3.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a92bb9540_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x559a92bb81d0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x559a92bb82d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a92bb8fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559a92bb9300_0, 0;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x559a92bb8800_0;
    %parti/s 5, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x559a92bb8720_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559a92bb88e0_0, 0, 1;
    %jmp T_3.23;
T_3.21 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a92bb9540_0, 0;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x559a92bb81d0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x559a92bb82d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a92bb8fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559a92bb9300_0, 0;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x559a92bb8800_0;
    %parti/s 5, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x559a92bb8720_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559a92bb88e0_0, 0, 1;
    %jmp T_3.23;
T_3.23 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a92bb9540_0, 0;
    %pushi/vec4 37, 0, 8;
    %assign/vec4 v0x559a92bb81d0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x559a92bb82d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a92bb8fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559a92bb9300_0, 0;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x559a92bb8800_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x559a92bb8720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559a92bb88e0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a92bb9540_0, 0;
    %pushi/vec4 36, 0, 8;
    %assign/vec4 v0x559a92bb81d0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x559a92bb82d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a92bb8fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559a92bb9300_0, 0;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x559a92bb8800_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x559a92bb8720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559a92bb88e0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0x559a92bb8800_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %jmp T_3.32;
T_3.24 ;
    %load/vec4 v0x559a92bb8800_0;
    %parti/s 7, 25, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %jmp T_3.36;
T_3.33 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a92bb9540_0, 0;
    %pushi/vec4 32, 0, 8;
    %assign/vec4 v0x559a92bb81d0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x559a92bb82d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a92bb8fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a92bb9300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559a92bb88e0_0, 0;
    %jmp T_3.36;
T_3.34 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a92bb9540_0, 0;
    %pushi/vec4 34, 0, 8;
    %assign/vec4 v0x559a92bb81d0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x559a92bb82d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a92bb8fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a92bb9300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559a92bb88e0_0, 0;
    %jmp T_3.36;
T_3.36 ;
    %pop/vec4 1;
    %jmp T_3.32;
T_3.25 ;
    %load/vec4 v0x559a92bb8800_0;
    %parti/s 7, 25, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %jmp T_3.39;
T_3.37 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a92bb9540_0, 0;
    %pushi/vec4 124, 0, 8;
    %assign/vec4 v0x559a92bb81d0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x559a92bb82d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a92bb8fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a92bb9300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559a92bb88e0_0, 0;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.32;
T_3.26 ;
    %load/vec4 v0x559a92bb8800_0;
    %parti/s 7, 25, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_3.40, 6;
    %jmp T_3.42;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a92bb9540_0, 0;
    %pushi/vec4 42, 0, 8;
    %assign/vec4 v0x559a92bb81d0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x559a92bb82d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a92bb8fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a92bb9300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559a92bb88e0_0, 0;
    %jmp T_3.42;
T_3.42 ;
    %pop/vec4 1;
    %jmp T_3.32;
T_3.27 ;
    %load/vec4 v0x559a92bb8800_0;
    %parti/s 7, 25, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_3.43, 6;
    %jmp T_3.45;
T_3.43 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a92bb9540_0, 0;
    %pushi/vec4 43, 0, 8;
    %assign/vec4 v0x559a92bb81d0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x559a92bb82d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a92bb8fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a92bb9300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559a92bb88e0_0, 0;
    %jmp T_3.45;
T_3.45 ;
    %pop/vec4 1;
    %jmp T_3.32;
T_3.28 ;
    %load/vec4 v0x559a92bb8800_0;
    %parti/s 7, 25, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_3.46, 6;
    %jmp T_3.48;
T_3.46 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a92bb9540_0, 0;
    %pushi/vec4 38, 0, 8;
    %assign/vec4 v0x559a92bb81d0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x559a92bb82d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a92bb8fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a92bb9300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559a92bb88e0_0, 0;
    %jmp T_3.48;
T_3.48 ;
    %pop/vec4 1;
    %jmp T_3.32;
T_3.29 ;
    %load/vec4 v0x559a92bb8800_0;
    %parti/s 7, 25, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_3.49, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %jmp T_3.52;
T_3.49 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a92bb9540_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x559a92bb81d0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x559a92bb82d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a92bb8fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a92bb9300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559a92bb88e0_0, 0;
    %jmp T_3.52;
T_3.50 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a92bb9540_0, 0;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x559a92bb81d0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x559a92bb82d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a92bb8fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a92bb9300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559a92bb88e0_0, 0;
    %jmp T_3.52;
T_3.52 ;
    %pop/vec4 1;
    %jmp T_3.32;
T_3.30 ;
    %load/vec4 v0x559a92bb8800_0;
    %parti/s 7, 25, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_3.53, 6;
    %jmp T_3.55;
T_3.53 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a92bb9540_0, 0;
    %pushi/vec4 37, 0, 8;
    %assign/vec4 v0x559a92bb81d0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x559a92bb82d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a92bb8fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a92bb9300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559a92bb88e0_0, 0;
    %jmp T_3.55;
T_3.55 ;
    %pop/vec4 1;
    %jmp T_3.32;
T_3.31 ;
    %load/vec4 v0x559a92bb8800_0;
    %parti/s 7, 25, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_3.56, 6;
    %jmp T_3.58;
T_3.56 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a92bb9540_0, 0;
    %pushi/vec4 36, 0, 8;
    %assign/vec4 v0x559a92bb81d0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x559a92bb82d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a92bb8fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a92bb9300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559a92bb88e0_0, 0;
    %jmp T_3.58;
T_3.58 ;
    %pop/vec4 1;
    %jmp T_3.32;
T_3.32 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a92bb9540_0, 0;
    %pushi/vec4 37, 0, 8;
    %assign/vec4 v0x559a92bb81d0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x559a92bb82d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a92bb8fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559a92bb9300_0, 0;
    %load/vec4 v0x559a92bb8800_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %assign/vec4 v0x559a92bb8720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559a92bb88e0_0, 0;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x559a92bb7c80;
T_4 ;
    %wait E_0x559a92bb80d0;
    %load/vec4 v0x559a92bb93c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559a92bb8ec0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x559a92bb8fa0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x559a92bb85e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x559a92bb83b0_0;
    %load/vec4 v0x559a92bb8d00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x559a92bb84d0_0;
    %assign/vec4 v0x559a92bb8ec0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x559a92bb8fa0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x559a92bb8b60_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x559a92bb89a0_0;
    %load/vec4 v0x559a92bb8d00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x559a92bb8a80_0;
    %assign/vec4 v0x559a92bb8ec0_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x559a92bb8fa0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.6, 4;
    %load/vec4 v0x559a92bb8de0_0;
    %assign/vec4 v0x559a92bb8ec0_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x559a92bb8fa0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.8, 4;
    %load/vec4 v0x559a92bb8720_0;
    %assign/vec4 v0x559a92bb8ec0_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559a92bb8ec0_0, 0;
T_4.9 ;
T_4.7 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x559a92bb7c80;
T_5 ;
    %wait E_0x559a92bb8030;
    %load/vec4 v0x559a92bb93c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559a92bb9220_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x559a92bb9300_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x559a92bb85e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x559a92bb83b0_0;
    %load/vec4 v0x559a92bb9060_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x559a92bb84d0_0;
    %assign/vec4 v0x559a92bb9220_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x559a92bb9300_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x559a92bb8b60_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x559a92bb89a0_0;
    %load/vec4 v0x559a92bb9060_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x559a92bb8a80_0;
    %assign/vec4 v0x559a92bb9220_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x559a92bb9300_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.6, 4;
    %load/vec4 v0x559a92bb9140_0;
    %assign/vec4 v0x559a92bb9220_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x559a92bb9300_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.8, 4;
    %load/vec4 v0x559a92bb8720_0;
    %assign/vec4 v0x559a92bb9220_0, 0;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559a92bb9220_0, 0;
T_5.9 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x559a92bbcb40;
T_6 ;
    %wait E_0x559a92b970c0;
    %load/vec4 v0x559a92bbda80_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x559a92bbde80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x559a92bbdcc0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x559a92bbddb0_0;
    %load/vec4 v0x559a92bbdcc0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559a92bbd530, 0, 4;
    %vpi_call 14 37 "$display", "writeback %d %h", v0x559a92bbdcc0_0, v0x559a92bbddb0_0 {0 0 0};
T_6.2 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x559a92bbcb40;
T_7 ;
    %wait E_0x559a92bbce20;
    %load/vec4 v0x559a92bbda80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559a92bbd220_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x559a92bbd060_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559a92bbd220_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x559a92bbd060_0;
    %load/vec4 v0x559a92bbdcc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x559a92bbde80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x559a92bbd390_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x559a92bbddb0_0;
    %assign/vec4 v0x559a92bbd220_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x559a92bbd390_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x559a92bbd060_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x559a92bbd530, 4;
    %assign/vec4 v0x559a92bbd220_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559a92bbd220_0, 0;
T_7.7 ;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x559a92bbcb40;
T_8 ;
    %wait E_0x559a92bbab40;
    %load/vec4 v0x559a92bbda80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559a92bbd2f0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x559a92bbd120_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559a92bbd2f0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x559a92bbd120_0;
    %load/vec4 v0x559a92bbdcc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x559a92bbde80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x559a92bbd460_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x559a92bbddb0_0;
    %assign/vec4 v0x559a92bbd2f0_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x559a92bbd460_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.6, 4;
    %load/vec4 v0x559a92bbd120_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x559a92bbd530, 4;
    %assign/vec4 v0x559a92bbd2f0_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559a92bbd2f0_0, 0;
T_8.7 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x559a92bb9950;
T_9 ;
    %wait E_0x559a92b970c0;
    %load/vec4 v0x559a92bba710_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x559a92bb9dc0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x559a92bb9e60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559a92bb9f00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559a92bb9fa0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x559a92bba090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559a92bba160_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x559a92bba230_0;
    %assign/vec4 v0x559a92bb9dc0_0, 0;
    %load/vec4 v0x559a92bba300_0;
    %assign/vec4 v0x559a92bb9e60_0, 0;
    %load/vec4 v0x559a92bba3d0_0;
    %assign/vec4 v0x559a92bb9f00_0, 0;
    %load/vec4 v0x559a92bba4a0_0;
    %assign/vec4 v0x559a92bb9fa0_0, 0;
    %load/vec4 v0x559a92bba570_0;
    %assign/vec4 v0x559a92bba090_0, 0;
    %load/vec4 v0x559a92bba640_0;
    %assign/vec4 v0x559a92bba160_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x559a92bb4a10;
T_10 ;
    %wait E_0x559a92b96fa0;
    %load/vec4 v0x559a92bb6b50_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559a92bb6630_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x559a92bb6390_0;
    %dup/vec4;
    %pushi/vec4 36, 0, 8;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 8;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 8;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559a92bb6630_0, 0;
    %jmp T_10.6;
T_10.2 ;
    %load/vec4 v0x559a92bb6710_0;
    %load/vec4 v0x559a92bb68b0_0;
    %and;
    %assign/vec4 v0x559a92bb6630_0, 0;
    %jmp T_10.6;
T_10.3 ;
    %load/vec4 v0x559a92bb6710_0;
    %load/vec4 v0x559a92bb68b0_0;
    %or;
    %assign/vec4 v0x559a92bb6630_0, 0;
    %jmp T_10.6;
T_10.4 ;
    %load/vec4 v0x559a92bb6710_0;
    %load/vec4 v0x559a92bb68b0_0;
    %xor;
    %assign/vec4 v0x559a92bb6630_0, 0;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x559a92bb4a10;
T_11 ;
    %wait E_0x559a92b96fa0;
    %load/vec4 v0x559a92bb6b50_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559a92bb6c10_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x559a92bb6390_0;
    %dup/vec4;
    %pushi/vec4 124, 0, 8;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559a92bb6c10_0, 0;
    %jmp T_11.6;
T_11.2 ;
    %load/vec4 v0x559a92bb6710_0;
    %load/vec4 v0x559a92bb68b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x559a92bb6c10_0, 0;
    %jmp T_11.6;
T_11.3 ;
    %load/vec4 v0x559a92bb6710_0;
    %load/vec4 v0x559a92bb68b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x559a92bb6c10_0, 0;
    %jmp T_11.6;
T_11.4 ;
    %load/vec4 v0x559a92bb6710_0;
    %parti/s 1, 31, 6;
    %replicate 32;
    %pushi/vec4 32, 0, 6;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x559a92bb68b0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v0x559a92bb6710_0;
    %load/vec4 v0x559a92bb68b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %or;
    %assign/vec4 v0x559a92bb6c10_0, 0;
    %jmp T_11.6;
T_11.6 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x559a92bb4a10;
T_12 ;
    %wait E_0x559a92af7f40;
    %load/vec4 v0x559a92bb6b50_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559a92bb6550_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x559a92bb6390_0;
    %dup/vec4;
    %pushi/vec4 42, 0, 8;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 8;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559a92bb6550_0, 0;
    %jmp T_12.7;
T_12.2 ;
    %load/vec4 v0x559a92bb67f0_0;
    %pad/u 32;
    %assign/vec4 v0x559a92bb6550_0, 0;
    %jmp T_12.7;
T_12.3 ;
    %load/vec4 v0x559a92bb67f0_0;
    %pad/u 32;
    %assign/vec4 v0x559a92bb6550_0, 0;
    %jmp T_12.7;
T_12.4 ;
    %load/vec4 v0x559a92bb6a70_0;
    %assign/vec4 v0x559a92bb6550_0, 0;
    %jmp T_12.7;
T_12.5 ;
    %load/vec4 v0x559a92bb6a70_0;
    %assign/vec4 v0x559a92bb6550_0, 0;
    %jmp T_12.7;
T_12.7 ;
    %pop/vec4 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x559a92bb4a10;
T_13 ;
    %wait E_0x559a92af78d0;
    %load/vec4 v0x559a92bb6cf0_0;
    %assign/vec4 v0x559a92bb6dd0_0, 0;
    %load/vec4 v0x559a92bb6f90_0;
    %assign/vec4 v0x559a92bb7050_0, 0;
    %load/vec4 v0x559a92bb6470_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559a92bb6eb0_0, 0;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v0x559a92bb6630_0;
    %assign/vec4 v0x559a92bb6eb0_0, 0;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v0x559a92bb6c10_0;
    %assign/vec4 v0x559a92bb6eb0_0, 0;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v0x559a92bb6550_0;
    %assign/vec4 v0x559a92bb6eb0_0, 0;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x559a92bb7250;
T_14 ;
    %wait E_0x559a92b970c0;
    %load/vec4 v0x559a92bb7ab0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x559a92bb7840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559a92bb79f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559a92bb7930_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x559a92bb7610_0;
    %assign/vec4 v0x559a92bb7840_0, 0;
    %load/vec4 v0x559a92bb7770_0;
    %assign/vec4 v0x559a92bb79f0_0, 0;
    %load/vec4 v0x559a92bb76d0_0;
    %assign/vec4 v0x559a92bb7930_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x559a92bbb220;
T_15 ;
    %wait E_0x559a92bbb3a0;
    %load/vec4 v0x559a92bbb430_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x559a92bbb5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559a92bbb940_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559a92bbb780_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x559a92bbb4f0_0;
    %assign/vec4 v0x559a92bbb5b0_0, 0;
    %load/vec4 v0x559a92bbb870_0;
    %assign/vec4 v0x559a92bbb940_0, 0;
    %load/vec4 v0x559a92bbb6b0_0;
    %assign/vec4 v0x559a92bbb780_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x559a92bbbab0;
T_16 ;
    %wait E_0x559a92b970c0;
    %load/vec4 v0x559a92bbc150_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x559a92bbc240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559a92bbc400_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559a92bbc320_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x559a92bbbe60_0;
    %assign/vec4 v0x559a92bbc240_0, 0;
    %load/vec4 v0x559a92bbc060_0;
    %assign/vec4 v0x559a92bbc400_0, 0;
    %load/vec4 v0x559a92bbbf70_0;
    %assign/vec4 v0x559a92bbc320_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x559a92b41720;
T_17 ;
    %vpi_call 4 15 "$readmemh", "instr.data", v0x559a92b90a10 {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x559a92b41720;
T_18 ;
    %wait E_0x559a92af8350;
    %load/vec4 v0x559a92b68d70_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_18.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559a92b69370_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x559a92b7cfb0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x559a92b90a10, 4;
    %parti/s 8, 0, 2;
    %load/vec4 v0x559a92b7cfb0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x559a92b90a10, 4;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x559a92b7cfb0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x559a92b90a10, 4;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x559a92b7cfb0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x559a92b90a10, 4;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x559a92b69370_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x559a92b97490;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559a92bc0a40_0, 0, 1;
T_19.0 ;
    %delay 10000, 0;
    %load/vec4 v0x559a92bc0a40_0;
    %inv;
    %store/vec4 v0x559a92bc0a40_0, 0, 1;
    %jmp T_19.0;
    %end;
    .thread T_19;
    .scope S_0x559a92b97490;
T_20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559a92bc0ae0_0, 0, 1;
    %delay 19000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559a92bc0ae0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 27 "$finish" {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "openmips_min_sopc_tb.v";
    "./openmips_min_sopc.v";
    "./inst_rom.v";
    "./openmips.v";
    "./ex.v";
    "./ex_mem.v";
    "./id.v";
    "./id_ex.v";
    "./if_id.v";
    "./mem.v";
    "./mem_wb.v";
    "./pc_reg.v";
    "./regfile.v";
