0.6
2017.2
Jun 15 2017
18:41:53
/home/dakre/comp-aided-logic-design/lec_8_26_ex/lec_8_26_ex.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,,,,,,,
/home/dakre/comp-aided-logic-design/lec_8_26_ex/lec_8_26_ex.srcs/sim_1/new/rounder_tb.v,1503797376,verilog,,,,rounder_tb,,,,,,,,
/home/dakre/comp-aided-logic-design/lec_8_26_ex/lec_8_26_ex.srcs/sources_1/new/rounder.v,1503796571,verilog,,,,rounder,,,,,,,,
