{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 22 16:21:29 2012 " "Info: Processing started: Fri Jun 22 16:21:29 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RS232coincidencecounter -c RS232coincidencecounter " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RS232coincidencecounter -c RS232coincidencecounter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_trigger_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file data_trigger_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_trigger_counter-SYN " "Info: Found design unit 1: data_trigger_counter-SYN" {  } { { "data_trigger_counter.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/data_trigger_counter.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 data_trigger_counter " "Info: Found entity 1: data_trigger_counter" {  } { { "data_trigger_counter.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/data_trigger_counter.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file baud_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baud_counter-SYN " "Info: Found design unit 1: baud_counter-SYN" {  } { { "baud_counter.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/baud_counter.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 baud_counter " "Info: Found entity 1: baud_counter" {  } { { "baud_counter.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/baud_counter.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-SYN " "Info: Found design unit 1: counter-SYN" {  } { { "counter.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/counter.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/counter.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232coincidencecounter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rs232coincidencecounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232coincidencecounter-Behavior " "Info: Found design unit 1: RS232coincidencecounter-Behavior" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 41 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RS232coincidencecounter " "Info: Found entity 1: RS232coincidencecounter" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-Behavior " "Info: Found design unit 1: mux4to1-Behavior" {  } { { "mux4to1.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/mux4to1.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Info: Found entity 1: mux4to1" {  } { { "mux4to1.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/mux4to1.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdisplay.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hexdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HexDisplay-Behavior " "Info: Found design unit 1: HexDisplay-Behavior" {  } { { "HexDisplay.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/HexDisplay.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 HexDisplay " "Info: Found entity 1: HexDisplay" {  } { { "HexDisplay.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/HexDisplay.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataout.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dataout.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataOut-Behavior " "Info: Found design unit 1: DataOut-Behavior" {  } { { "DataOut.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/DataOut.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DataOut " "Info: Found entity 1: DataOut" {  } { { "DataOut.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/DataOut.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coincidence_pulse.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file coincidence_pulse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 coincidence_pulse-circuit " "Info: Found design unit 1: coincidence_pulse-circuit" {  } { { "coincidence_pulse.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/coincidence_pulse.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 coincidence_pulse " "Info: Found entity 1: coincidence_pulse" {  } { { "coincidence_pulse.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/coincidence_pulse.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "RS232coincidencecounter " "Info: Elaborating entity \"RS232coincidencecounter\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "EX_IO RS232coincidencecounter.vhd(35) " "Warning (10541): VHDL Signal Declaration warning at RS232coincidencecounter.vhd(35): used implicit default value for signal \"EX_IO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[17..8\] RS232coincidencecounter.vhd(37) " "Warning (10873): Using initial value X (don't care) for net \"LEDR\[17..8\]\" at RS232coincidencecounter.vhd(37)" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 37 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Warning: Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "\\Gen_delay_A:24:LC " "Warning (14320): Synthesized away node \"\\Gen_delay_A:24:LC\"" {  } {  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:MA " "Info: Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:MA\"" {  } { { "RS232coincidencecounter.vhd" "MA" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 193 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pulse mux4to1.vhd(29) " "Warning (10492): VHDL Process Statement warning at mux4to1.vhd(29): signal \"pulse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux4to1.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/mux4to1.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pulse mux4to1.vhd(32) " "Warning (10492): VHDL Process Statement warning at mux4to1.vhd(32): signal \"pulse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux4to1.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/mux4to1.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "delayedpulse_2 mux4to1.vhd(32) " "Warning (10492): VHDL Process Statement warning at mux4to1.vhd(32): signal \"delayedpulse_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux4to1.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/mux4to1.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pulse mux4to1.vhd(35) " "Warning (10492): VHDL Process Statement warning at mux4to1.vhd(35): signal \"pulse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux4to1.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/mux4to1.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "delayedpulse_1 mux4to1.vhd(35) " "Warning (10492): VHDL Process Statement warning at mux4to1.vhd(35): signal \"delayedpulse_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux4to1.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/mux4to1.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pulse mux4to1.vhd(38) " "Warning (10492): VHDL Process Statement warning at mux4to1.vhd(38): signal \"pulse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux4to1.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/mux4to1.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "delayedpulse_0 mux4to1.vhd(38) " "Warning (10492): VHDL Process Statement warning at mux4to1.vhd(38): signal \"delayedpulse_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux4to1.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/mux4to1.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pulseout mux4to1.vhd(25) " "Warning (10631): VHDL Process Statement warning at mux4to1.vhd(25): inferring latch(es) for signal or variable \"pulseout\", which holds its previous value in one or more paths through the process" {  } { { "mux4to1.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/mux4to1.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulseout mux4to1.vhd(25) " "Info (10041): Inferred latch for \"pulseout\" at mux4to1.vhd(25)" {  } { { "mux4to1.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/mux4to1.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coincidence_pulse coincidence_pulse:CP0 " "Info: Elaborating entity \"coincidence_pulse\" for hierarchy \"coincidence_pulse:CP0\"" {  } { { "RS232coincidencecounter.vhd" "CP0" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 202 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_trigger_counter data_trigger_counter:C0 " "Info: Elaborating entity \"data_trigger_counter\" for hierarchy \"data_trigger_counter:C0\"" {  } { { "RS232coincidencecounter.vhd" "C0" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 238 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter data_trigger_counter:C0\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"data_trigger_counter:C0\|lpm_counter:lpm_counter_component\"" {  } { { "data_trigger_counter.vhd" "lpm_counter_component" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/data_trigger_counter.vhd" 75 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "data_trigger_counter:C0\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"data_trigger_counter:C0\|lpm_counter:lpm_counter_component\"" {  } { { "data_trigger_counter.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/data_trigger_counter.vhd" 75 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_trigger_counter:C0\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"data_trigger_counter:C0\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Info: Parameter \"lpm_width\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "data_trigger_counter.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/data_trigger_counter.vhd" 75 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u8i.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_u8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u8i " "Info: Found entity 1: cntr_u8i" {  } { { "db/cntr_u8i.tdf" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/db/cntr_u8i.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u8i data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated " "Info: Elaborating entity \"cntr_u8i\" for hierarchy \"data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/10.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_counter baud_counter:C1 " "Info: Elaborating entity \"baud_counter\" for hierarchy \"baud_counter:C1\"" {  } { { "RS232coincidencecounter.vhd" "C1" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 241 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter baud_counter:C1\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"baud_counter:C1\|lpm_counter:lpm_counter_component\"" {  } { { "baud_counter.vhd" "lpm_counter_component" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/baud_counter.vhd" 75 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "baud_counter:C1\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"baud_counter:C1\|lpm_counter:lpm_counter_component\"" {  } { { "baud_counter.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/baud_counter.vhd" 75 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "baud_counter:C1\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"baud_counter:C1\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Info: Parameter \"lpm_width\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "baud_counter.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/baud_counter.vhd" 75 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s8i.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_s8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s8i " "Info: Found entity 1: cntr_s8i" {  } { { "db/cntr_s8i.tdf" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/db/cntr_s8i.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_s8i baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated " "Info: Elaborating entity \"cntr_s8i\" for hierarchy \"baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/10.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:C4 " "Info: Elaborating entity \"counter\" for hierarchy \"counter:C4\"" {  } { { "RS232coincidencecounter.vhd" "C4" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 245 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter:C4\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"counter:C4\|lpm_counter:lpm_counter_component\"" {  } { { "counter.vhd" "lpm_counter_component" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/counter.vhd" 75 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:C4\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"counter:C4\|lpm_counter:lpm_counter_component\"" {  } { { "counter.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/counter.vhd" 75 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:C4\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"counter:C4\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "counter.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/counter.vhd" 75 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_t8i.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_t8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_t8i " "Info: Found entity 1: cntr_t8i" {  } { { "db/cntr_t8i.tdf" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/db/cntr_t8i.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_t8i counter:C4\|lpm_counter:lpm_counter_component\|cntr_t8i:auto_generated " "Info: Elaborating entity \"cntr_t8i\" for hierarchy \"counter:C4\|lpm_counter:lpm_counter_component\|cntr_t8i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/10.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataOut DataOut:D0 " "Info: Elaborating entity \"DataOut\" for hierarchy \"DataOut:D0\"" {  } { { "RS232coincidencecounter.vhd" "D0" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 270 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux4to1:MB\|pulseout " "Warning: LATCH primitive \"mux4to1:MB\|pulseout\" is permanently enabled" {  } { { "mux4to1.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/mux4to1.vhd" 19 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux4to1:MC\|pulseout " "Warning: LATCH primitive \"mux4to1:MC\|pulseout\" is permanently enabled" {  } { { "mux4to1.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/mux4to1.vhd" 19 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux4to1:MD\|pulseout " "Warning: LATCH primitive \"mux4to1:MD\|pulseout\" is permanently enabled" {  } { { "mux4to1.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/mux4to1.vhd" 19 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux4to1:MA\|pulseout " "Warning: LATCH primitive \"mux4to1:MA\|pulseout\" is permanently enabled" {  } { { "mux4to1.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/mux4to1.vhd" 19 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux4to1:MB\|pulseout~synth " "Warning: Found clock multiplexer mux4to1:MB\|pulseout~synth" {  } { { "mux4to1.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/mux4to1.vhd" 19 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux4to1:MD\|pulseout~synth " "Warning: Found clock multiplexer mux4to1:MD\|pulseout~synth" {  } { { "mux4to1.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/mux4to1.vhd" 19 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux4to1:MC\|pulseout~synth " "Warning: Found clock multiplexer mux4to1:MC\|pulseout~synth" {  } { { "mux4to1.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/mux4to1.vhd" 19 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux4to1:MA\|pulseout~synth " "Warning: Found clock multiplexer mux4to1:MA\|pulseout~synth" {  } { { "mux4to1.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/mux4to1.vhd" 19 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_ROM_INFERRED" "DataOut:D0\|data_select~0 " "Info: Inferred altsyncram megafunction from the following design logic: \"DataOut:D0\|data_select~0\"" { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Info: Parameter OPERATION_MODE set to ROM" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Info: Parameter WIDTH_A set to 3" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Info: Parameter WIDTHAD_A set to 10" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Info: Parameter NUMWORDS_A set to 1024" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE RS232coincidencecounter.RS232coincidencecounter0.rtl.mif " "Info: Parameter INIT_FILE set to RS232coincidencecounter.RS232coincidencecounter0.rtl.mif" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "DataOut.vhd" "data_select~0" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/DataOut.vhd" 25 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DataOut:D0\|altsyncram:data_select_rtl_0 " "Info: Elaborated megafunction instantiation \"DataOut:D0\|altsyncram:data_select_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataOut:D0\|altsyncram:data_select_rtl_0 " "Info: Instantiated megafunction \"DataOut:D0\|altsyncram:data_select_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Info: Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Info: Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Info: Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Info: Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE RS232coincidencecounter.RS232coincidencecounter0.rtl.mif " "Info: Parameter \"INIT_FILE\" = \"RS232coincidencecounter.RS232coincidencecounter0.rtl.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5m21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_5m21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5m21 " "Info: Found entity 1: altsyncram_5m21" {  } { { "db/altsyncram_5m21.tdf" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/db/altsyncram_5m21.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "EX_IO\[0\] GND " "Warning (13410): Pin \"EX_IO\[0\]\" is stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EX_IO\[1\] GND " "Warning (13410): Pin \"EX_IO\[1\]\" is stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EX_IO\[2\] GND " "Warning (13410): Pin \"EX_IO\[2\]\" is stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EX_IO\[3\] GND " "Warning (13410): Pin \"EX_IO\[3\]\" is stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EX_IO\[4\] GND " "Warning (13410): Pin \"EX_IO\[4\]\" is stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EX_IO\[5\] GND " "Warning (13410): Pin \"EX_IO\[5\]\" is stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EX_IO\[6\] GND " "Warning (13410): Pin \"EX_IO\[6\]\" is stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[8\] GND " "Warning (13410): Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[9\] GND " "Warning (13410): Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[10\] GND " "Warning (13410): Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[11\] GND " "Warning (13410): Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[12\] GND " "Warning (13410): Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[13\] GND " "Warning (13410): Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[14\] GND " "Warning (13410): Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[15\] GND " "Warning (13410): Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[16\] GND " "Warning (13410): Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[17\] GND " "Warning (13410): Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "C_internal\[8\] " "Info (17048): Logic cell \"C_internal\[8\]\"" {  } { { "RS232coincidencecounter.vhd" "C_internal\[8\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "C_internal\[16\] " "Info (17048): Logic cell \"C_internal\[16\]\"" {  } { { "RS232coincidencecounter.vhd" "C_internal\[16\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "C_internal\[24\] " "Info (17048): Logic cell \"C_internal\[24\]\"" {  } { { "RS232coincidencecounter.vhd" "C_internal\[24\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "B_internal\[8\] " "Info (17048): Logic cell \"B_internal\[8\]\"" {  } { { "RS232coincidencecounter.vhd" "B_internal\[8\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "B_internal\[16\] " "Info (17048): Logic cell \"B_internal\[16\]\"" {  } { { "RS232coincidencecounter.vhd" "B_internal\[16\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "B_internal\[24\] " "Info (17048): Logic cell \"B_internal\[24\]\"" {  } { { "RS232coincidencecounter.vhd" "B_internal\[24\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "D_internal\[8\] " "Info (17048): Logic cell \"D_internal\[8\]\"" {  } { { "RS232coincidencecounter.vhd" "D_internal\[8\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "D_internal\[16\] " "Info (17048): Logic cell \"D_internal\[16\]\"" {  } { { "RS232coincidencecounter.vhd" "D_internal\[16\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "D_internal\[24\] " "Info (17048): Logic cell \"D_internal\[24\]\"" {  } { { "RS232coincidencecounter.vhd" "D_internal\[24\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "A_internal\[8\] " "Info (17048): Logic cell \"A_internal\[8\]\"" {  } { { "RS232coincidencecounter.vhd" "A_internal\[8\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "A_internal\[16\] " "Info (17048): Logic cell \"A_internal\[16\]\"" {  } { { "RS232coincidencecounter.vhd" "A_internal\[16\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "A_internal\[24\] " "Info (17048): Logic cell \"A_internal\[24\]\"" {  } { { "RS232coincidencecounter.vhd" "A_internal\[24\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_C:7:LC " "Info (17048): Logic cell \"\\Gen_delay_C:7:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_C:15:LC " "Info (17048): Logic cell \"\\Gen_delay_C:15:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_C:23:LC " "Info (17048): Logic cell \"\\Gen_delay_C:23:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_B:7:LC " "Info (17048): Logic cell \"\\Gen_delay_B:7:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_B:15:LC " "Info (17048): Logic cell \"\\Gen_delay_B:15:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_B:23:LC " "Info (17048): Logic cell \"\\Gen_delay_B:23:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_D:7:LC " "Info (17048): Logic cell \"\\Gen_delay_D:7:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_D:15:LC " "Info (17048): Logic cell \"\\Gen_delay_D:15:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_D:23:LC " "Info (17048): Logic cell \"\\Gen_delay_D:23:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_A:7:LC " "Info (17048): Logic cell \"\\Gen_delay_A:7:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_A:15:LC " "Info (17048): Logic cell \"\\Gen_delay_A:15:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_A:23:LC " "Info (17048): Logic cell \"\\Gen_delay_A:23:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "C_internal\[7\] " "Info (17048): Logic cell \"C_internal\[7\]\"" {  } { { "RS232coincidencecounter.vhd" "C_internal\[7\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "C_internal\[15\] " "Info (17048): Logic cell \"C_internal\[15\]\"" {  } { { "RS232coincidencecounter.vhd" "C_internal\[15\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "C_internal\[23\] " "Info (17048): Logic cell \"C_internal\[23\]\"" {  } { { "RS232coincidencecounter.vhd" "C_internal\[23\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "B_internal\[7\] " "Info (17048): Logic cell \"B_internal\[7\]\"" {  } { { "RS232coincidencecounter.vhd" "B_internal\[7\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "B_internal\[15\] " "Info (17048): Logic cell \"B_internal\[15\]\"" {  } { { "RS232coincidencecounter.vhd" "B_internal\[15\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "B_internal\[23\] " "Info (17048): Logic cell \"B_internal\[23\]\"" {  } { { "RS232coincidencecounter.vhd" "B_internal\[23\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "D_internal\[7\] " "Info (17048): Logic cell \"D_internal\[7\]\"" {  } { { "RS232coincidencecounter.vhd" "D_internal\[7\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "D_internal\[15\] " "Info (17048): Logic cell \"D_internal\[15\]\"" {  } { { "RS232coincidencecounter.vhd" "D_internal\[15\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "D_internal\[23\] " "Info (17048): Logic cell \"D_internal\[23\]\"" {  } { { "RS232coincidencecounter.vhd" "D_internal\[23\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "A_internal\[7\] " "Info (17048): Logic cell \"A_internal\[7\]\"" {  } { { "RS232coincidencecounter.vhd" "A_internal\[7\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "A_internal\[15\] " "Info (17048): Logic cell \"A_internal\[15\]\"" {  } { { "RS232coincidencecounter.vhd" "A_internal\[15\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "A_internal\[23\] " "Info (17048): Logic cell \"A_internal\[23\]\"" {  } { { "RS232coincidencecounter.vhd" "A_internal\[23\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_C:6:LC " "Info (17048): Logic cell \"\\Gen_delay_C:6:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_C:14:LC " "Info (17048): Logic cell \"\\Gen_delay_C:14:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_C:22:LC " "Info (17048): Logic cell \"\\Gen_delay_C:22:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_B:6:LC " "Info (17048): Logic cell \"\\Gen_delay_B:6:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_B:14:LC " "Info (17048): Logic cell \"\\Gen_delay_B:14:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_B:22:LC " "Info (17048): Logic cell \"\\Gen_delay_B:22:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_D:6:LC " "Info (17048): Logic cell \"\\Gen_delay_D:6:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_D:14:LC " "Info (17048): Logic cell \"\\Gen_delay_D:14:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_D:22:LC " "Info (17048): Logic cell \"\\Gen_delay_D:22:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_A:6:LC " "Info (17048): Logic cell \"\\Gen_delay_A:6:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_A:14:LC " "Info (17048): Logic cell \"\\Gen_delay_A:14:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_A:22:LC " "Info (17048): Logic cell \"\\Gen_delay_A:22:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "C_internal\[6\] " "Info (17048): Logic cell \"C_internal\[6\]\"" {  } { { "RS232coincidencecounter.vhd" "C_internal\[6\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "C_internal\[14\] " "Info (17048): Logic cell \"C_internal\[14\]\"" {  } { { "RS232coincidencecounter.vhd" "C_internal\[14\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "C_internal\[22\] " "Info (17048): Logic cell \"C_internal\[22\]\"" {  } { { "RS232coincidencecounter.vhd" "C_internal\[22\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "B_internal\[6\] " "Info (17048): Logic cell \"B_internal\[6\]\"" {  } { { "RS232coincidencecounter.vhd" "B_internal\[6\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "B_internal\[14\] " "Info (17048): Logic cell \"B_internal\[14\]\"" {  } { { "RS232coincidencecounter.vhd" "B_internal\[14\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "B_internal\[22\] " "Info (17048): Logic cell \"B_internal\[22\]\"" {  } { { "RS232coincidencecounter.vhd" "B_internal\[22\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "D_internal\[6\] " "Info (17048): Logic cell \"D_internal\[6\]\"" {  } { { "RS232coincidencecounter.vhd" "D_internal\[6\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "D_internal\[14\] " "Info (17048): Logic cell \"D_internal\[14\]\"" {  } { { "RS232coincidencecounter.vhd" "D_internal\[14\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "D_internal\[22\] " "Info (17048): Logic cell \"D_internal\[22\]\"" {  } { { "RS232coincidencecounter.vhd" "D_internal\[22\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "A_internal\[6\] " "Info (17048): Logic cell \"A_internal\[6\]\"" {  } { { "RS232coincidencecounter.vhd" "A_internal\[6\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "A_internal\[14\] " "Info (17048): Logic cell \"A_internal\[14\]\"" {  } { { "RS232coincidencecounter.vhd" "A_internal\[14\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "A_internal\[22\] " "Info (17048): Logic cell \"A_internal\[22\]\"" {  } { { "RS232coincidencecounter.vhd" "A_internal\[22\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_C:5:LC " "Info (17048): Logic cell \"\\Gen_delay_C:5:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_C:13:LC " "Info (17048): Logic cell \"\\Gen_delay_C:13:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_C:21:LC " "Info (17048): Logic cell \"\\Gen_delay_C:21:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_B:5:LC " "Info (17048): Logic cell \"\\Gen_delay_B:5:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_B:13:LC " "Info (17048): Logic cell \"\\Gen_delay_B:13:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_B:21:LC " "Info (17048): Logic cell \"\\Gen_delay_B:21:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_D:5:LC " "Info (17048): Logic cell \"\\Gen_delay_D:5:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_D:13:LC " "Info (17048): Logic cell \"\\Gen_delay_D:13:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_D:21:LC " "Info (17048): Logic cell \"\\Gen_delay_D:21:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_A:5:LC " "Info (17048): Logic cell \"\\Gen_delay_A:5:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_A:13:LC " "Info (17048): Logic cell \"\\Gen_delay_A:13:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_A:21:LC " "Info (17048): Logic cell \"\\Gen_delay_A:21:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "C_internal\[5\] " "Info (17048): Logic cell \"C_internal\[5\]\"" {  } { { "RS232coincidencecounter.vhd" "C_internal\[5\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "C_internal\[13\] " "Info (17048): Logic cell \"C_internal\[13\]\"" {  } { { "RS232coincidencecounter.vhd" "C_internal\[13\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "C_internal\[21\] " "Info (17048): Logic cell \"C_internal\[21\]\"" {  } { { "RS232coincidencecounter.vhd" "C_internal\[21\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "B_internal\[5\] " "Info (17048): Logic cell \"B_internal\[5\]\"" {  } { { "RS232coincidencecounter.vhd" "B_internal\[5\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "B_internal\[13\] " "Info (17048): Logic cell \"B_internal\[13\]\"" {  } { { "RS232coincidencecounter.vhd" "B_internal\[13\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "B_internal\[21\] " "Info (17048): Logic cell \"B_internal\[21\]\"" {  } { { "RS232coincidencecounter.vhd" "B_internal\[21\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "D_internal\[5\] " "Info (17048): Logic cell \"D_internal\[5\]\"" {  } { { "RS232coincidencecounter.vhd" "D_internal\[5\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "D_internal\[13\] " "Info (17048): Logic cell \"D_internal\[13\]\"" {  } { { "RS232coincidencecounter.vhd" "D_internal\[13\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "D_internal\[21\] " "Info (17048): Logic cell \"D_internal\[21\]\"" {  } { { "RS232coincidencecounter.vhd" "D_internal\[21\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "A_internal\[5\] " "Info (17048): Logic cell \"A_internal\[5\]\"" {  } { { "RS232coincidencecounter.vhd" "A_internal\[5\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "A_internal\[13\] " "Info (17048): Logic cell \"A_internal\[13\]\"" {  } { { "RS232coincidencecounter.vhd" "A_internal\[13\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "A_internal\[21\] " "Info (17048): Logic cell \"A_internal\[21\]\"" {  } { { "RS232coincidencecounter.vhd" "A_internal\[21\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_C:4:LC " "Info (17048): Logic cell \"\\Gen_delay_C:4:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_C:12:LC " "Info (17048): Logic cell \"\\Gen_delay_C:12:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_C:20:LC " "Info (17048): Logic cell \"\\Gen_delay_C:20:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_B:4:LC " "Info (17048): Logic cell \"\\Gen_delay_B:4:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_B:12:LC " "Info (17048): Logic cell \"\\Gen_delay_B:12:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_B:20:LC " "Info (17048): Logic cell \"\\Gen_delay_B:20:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_D:4:LC " "Info (17048): Logic cell \"\\Gen_delay_D:4:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_D:12:LC " "Info (17048): Logic cell \"\\Gen_delay_D:12:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_D:20:LC " "Info (17048): Logic cell \"\\Gen_delay_D:20:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_A:4:LC " "Info (17048): Logic cell \"\\Gen_delay_A:4:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_A:12:LC " "Info (17048): Logic cell \"\\Gen_delay_A:12:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_A:20:LC " "Info (17048): Logic cell \"\\Gen_delay_A:20:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "C_internal\[4\] " "Info (17048): Logic cell \"C_internal\[4\]\"" {  } { { "RS232coincidencecounter.vhd" "C_internal\[4\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "C_internal\[12\] " "Info (17048): Logic cell \"C_internal\[12\]\"" {  } { { "RS232coincidencecounter.vhd" "C_internal\[12\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "C_internal\[20\] " "Info (17048): Logic cell \"C_internal\[20\]\"" {  } { { "RS232coincidencecounter.vhd" "C_internal\[20\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "B_internal\[4\] " "Info (17048): Logic cell \"B_internal\[4\]\"" {  } { { "RS232coincidencecounter.vhd" "B_internal\[4\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "B_internal\[12\] " "Info (17048): Logic cell \"B_internal\[12\]\"" {  } { { "RS232coincidencecounter.vhd" "B_internal\[12\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "B_internal\[20\] " "Info (17048): Logic cell \"B_internal\[20\]\"" {  } { { "RS232coincidencecounter.vhd" "B_internal\[20\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "D_internal\[4\] " "Info (17048): Logic cell \"D_internal\[4\]\"" {  } { { "RS232coincidencecounter.vhd" "D_internal\[4\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "D_internal\[12\] " "Info (17048): Logic cell \"D_internal\[12\]\"" {  } { { "RS232coincidencecounter.vhd" "D_internal\[12\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "D_internal\[20\] " "Info (17048): Logic cell \"D_internal\[20\]\"" {  } { { "RS232coincidencecounter.vhd" "D_internal\[20\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "A_internal\[4\] " "Info (17048): Logic cell \"A_internal\[4\]\"" {  } { { "RS232coincidencecounter.vhd" "A_internal\[4\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "A_internal\[12\] " "Info (17048): Logic cell \"A_internal\[12\]\"" {  } { { "RS232coincidencecounter.vhd" "A_internal\[12\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "A_internal\[20\] " "Info (17048): Logic cell \"A_internal\[20\]\"" {  } { { "RS232coincidencecounter.vhd" "A_internal\[20\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_C:3:LC " "Info (17048): Logic cell \"\\Gen_delay_C:3:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_C:11:LC " "Info (17048): Logic cell \"\\Gen_delay_C:11:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_C:19:LC " "Info (17048): Logic cell \"\\Gen_delay_C:19:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_B:3:LC " "Info (17048): Logic cell \"\\Gen_delay_B:3:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_B:11:LC " "Info (17048): Logic cell \"\\Gen_delay_B:11:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_B:19:LC " "Info (17048): Logic cell \"\\Gen_delay_B:19:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_D:3:LC " "Info (17048): Logic cell \"\\Gen_delay_D:3:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_D:11:LC " "Info (17048): Logic cell \"\\Gen_delay_D:11:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_D:19:LC " "Info (17048): Logic cell \"\\Gen_delay_D:19:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_A:3:LC " "Info (17048): Logic cell \"\\Gen_delay_A:3:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_A:11:LC " "Info (17048): Logic cell \"\\Gen_delay_A:11:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_A:19:LC " "Info (17048): Logic cell \"\\Gen_delay_A:19:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "C_internal\[3\] " "Info (17048): Logic cell \"C_internal\[3\]\"" {  } { { "RS232coincidencecounter.vhd" "C_internal\[3\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "C_internal\[11\] " "Info (17048): Logic cell \"C_internal\[11\]\"" {  } { { "RS232coincidencecounter.vhd" "C_internal\[11\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "C_internal\[19\] " "Info (17048): Logic cell \"C_internal\[19\]\"" {  } { { "RS232coincidencecounter.vhd" "C_internal\[19\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "B_internal\[3\] " "Info (17048): Logic cell \"B_internal\[3\]\"" {  } { { "RS232coincidencecounter.vhd" "B_internal\[3\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "B_internal\[11\] " "Info (17048): Logic cell \"B_internal\[11\]\"" {  } { { "RS232coincidencecounter.vhd" "B_internal\[11\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "B_internal\[19\] " "Info (17048): Logic cell \"B_internal\[19\]\"" {  } { { "RS232coincidencecounter.vhd" "B_internal\[19\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "D_internal\[3\] " "Info (17048): Logic cell \"D_internal\[3\]\"" {  } { { "RS232coincidencecounter.vhd" "D_internal\[3\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "D_internal\[11\] " "Info (17048): Logic cell \"D_internal\[11\]\"" {  } { { "RS232coincidencecounter.vhd" "D_internal\[11\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "D_internal\[19\] " "Info (17048): Logic cell \"D_internal\[19\]\"" {  } { { "RS232coincidencecounter.vhd" "D_internal\[19\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "A_internal\[3\] " "Info (17048): Logic cell \"A_internal\[3\]\"" {  } { { "RS232coincidencecounter.vhd" "A_internal\[3\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "A_internal\[11\] " "Info (17048): Logic cell \"A_internal\[11\]\"" {  } { { "RS232coincidencecounter.vhd" "A_internal\[11\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "A_internal\[19\] " "Info (17048): Logic cell \"A_internal\[19\]\"" {  } { { "RS232coincidencecounter.vhd" "A_internal\[19\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_C:2:LC " "Info (17048): Logic cell \"\\Gen_delay_C:2:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_C:10:LC " "Info (17048): Logic cell \"\\Gen_delay_C:10:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_C:18:LC " "Info (17048): Logic cell \"\\Gen_delay_C:18:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_B:2:LC " "Info (17048): Logic cell \"\\Gen_delay_B:2:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_B:10:LC " "Info (17048): Logic cell \"\\Gen_delay_B:10:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_B:18:LC " "Info (17048): Logic cell \"\\Gen_delay_B:18:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_D:2:LC " "Info (17048): Logic cell \"\\Gen_delay_D:2:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_D:10:LC " "Info (17048): Logic cell \"\\Gen_delay_D:10:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_D:18:LC " "Info (17048): Logic cell \"\\Gen_delay_D:18:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_A:2:LC " "Info (17048): Logic cell \"\\Gen_delay_A:2:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_A:10:LC " "Info (17048): Logic cell \"\\Gen_delay_A:10:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_A:18:LC " "Info (17048): Logic cell \"\\Gen_delay_A:18:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "C_internal\[2\] " "Info (17048): Logic cell \"C_internal\[2\]\"" {  } { { "RS232coincidencecounter.vhd" "C_internal\[2\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "C_internal\[10\] " "Info (17048): Logic cell \"C_internal\[10\]\"" {  } { { "RS232coincidencecounter.vhd" "C_internal\[10\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "C_internal\[18\] " "Info (17048): Logic cell \"C_internal\[18\]\"" {  } { { "RS232coincidencecounter.vhd" "C_internal\[18\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "B_internal\[2\] " "Info (17048): Logic cell \"B_internal\[2\]\"" {  } { { "RS232coincidencecounter.vhd" "B_internal\[2\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "B_internal\[10\] " "Info (17048): Logic cell \"B_internal\[10\]\"" {  } { { "RS232coincidencecounter.vhd" "B_internal\[10\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "B_internal\[18\] " "Info (17048): Logic cell \"B_internal\[18\]\"" {  } { { "RS232coincidencecounter.vhd" "B_internal\[18\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "D_internal\[2\] " "Info (17048): Logic cell \"D_internal\[2\]\"" {  } { { "RS232coincidencecounter.vhd" "D_internal\[2\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "D_internal\[10\] " "Info (17048): Logic cell \"D_internal\[10\]\"" {  } { { "RS232coincidencecounter.vhd" "D_internal\[10\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "D_internal\[18\] " "Info (17048): Logic cell \"D_internal\[18\]\"" {  } { { "RS232coincidencecounter.vhd" "D_internal\[18\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "A_internal\[2\] " "Info (17048): Logic cell \"A_internal\[2\]\"" {  } { { "RS232coincidencecounter.vhd" "A_internal\[2\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "A_internal\[10\] " "Info (17048): Logic cell \"A_internal\[10\]\"" {  } { { "RS232coincidencecounter.vhd" "A_internal\[10\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "A_internal\[18\] " "Info (17048): Logic cell \"A_internal\[18\]\"" {  } { { "RS232coincidencecounter.vhd" "A_internal\[18\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_C:1:LC " "Info (17048): Logic cell \"\\Gen_delay_C:1:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_C:9:LC " "Info (17048): Logic cell \"\\Gen_delay_C:9:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_C:17:LC " "Info (17048): Logic cell \"\\Gen_delay_C:17:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_B:1:LC " "Info (17048): Logic cell \"\\Gen_delay_B:1:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_B:9:LC " "Info (17048): Logic cell \"\\Gen_delay_B:9:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_B:17:LC " "Info (17048): Logic cell \"\\Gen_delay_B:17:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_D:1:LC " "Info (17048): Logic cell \"\\Gen_delay_D:1:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_D:9:LC " "Info (17048): Logic cell \"\\Gen_delay_D:9:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_D:17:LC " "Info (17048): Logic cell \"\\Gen_delay_D:17:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_A:1:LC " "Info (17048): Logic cell \"\\Gen_delay_A:1:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_A:9:LC " "Info (17048): Logic cell \"\\Gen_delay_A:9:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_A:17:LC " "Info (17048): Logic cell \"\\Gen_delay_A:17:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "C_internal\[1\] " "Info (17048): Logic cell \"C_internal\[1\]\"" {  } { { "RS232coincidencecounter.vhd" "C_internal\[1\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "C_internal\[9\] " "Info (17048): Logic cell \"C_internal\[9\]\"" {  } { { "RS232coincidencecounter.vhd" "C_internal\[9\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "C_internal\[17\] " "Info (17048): Logic cell \"C_internal\[17\]\"" {  } { { "RS232coincidencecounter.vhd" "C_internal\[17\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "B_internal\[1\] " "Info (17048): Logic cell \"B_internal\[1\]\"" {  } { { "RS232coincidencecounter.vhd" "B_internal\[1\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "B_internal\[9\] " "Info (17048): Logic cell \"B_internal\[9\]\"" {  } { { "RS232coincidencecounter.vhd" "B_internal\[9\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "B_internal\[17\] " "Info (17048): Logic cell \"B_internal\[17\]\"" {  } { { "RS232coincidencecounter.vhd" "B_internal\[17\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "D_internal\[1\] " "Info (17048): Logic cell \"D_internal\[1\]\"" {  } { { "RS232coincidencecounter.vhd" "D_internal\[1\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "D_internal\[9\] " "Info (17048): Logic cell \"D_internal\[9\]\"" {  } { { "RS232coincidencecounter.vhd" "D_internal\[9\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "D_internal\[17\] " "Info (17048): Logic cell \"D_internal\[17\]\"" {  } { { "RS232coincidencecounter.vhd" "D_internal\[17\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "A_internal\[1\] " "Info (17048): Logic cell \"A_internal\[1\]\"" {  } { { "RS232coincidencecounter.vhd" "A_internal\[1\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "A_internal\[9\] " "Info (17048): Logic cell \"A_internal\[9\]\"" {  } { { "RS232coincidencecounter.vhd" "A_internal\[9\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "A_internal\[17\] " "Info (17048): Logic cell \"A_internal\[17\]\"" {  } { { "RS232coincidencecounter.vhd" "A_internal\[17\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_C:0:LC " "Info (17048): Logic cell \"\\Gen_delay_C:0:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_C:8:LC " "Info (17048): Logic cell \"\\Gen_delay_C:8:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_C:16:LC " "Info (17048): Logic cell \"\\Gen_delay_C:16:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_B:0:LC " "Info (17048): Logic cell \"\\Gen_delay_B:0:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_B:8:LC " "Info (17048): Logic cell \"\\Gen_delay_B:8:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_B:16:LC " "Info (17048): Logic cell \"\\Gen_delay_B:16:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_D:0:LC " "Info (17048): Logic cell \"\\Gen_delay_D:0:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_D:8:LC " "Info (17048): Logic cell \"\\Gen_delay_D:8:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_D:16:LC " "Info (17048): Logic cell \"\\Gen_delay_D:16:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_A:0:LC " "Info (17048): Logic cell \"\\Gen_delay_A:0:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_A:8:LC " "Info (17048): Logic cell \"\\Gen_delay_A:8:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "\\Gen_delay_A:16:LC " "Info (17048): Logic cell \"\\Gen_delay_A:16:LC\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "C_internal\[0\] " "Info (17048): Logic cell \"C_internal\[0\]\"" {  } { { "RS232coincidencecounter.vhd" "C_internal\[0\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "B_internal\[0\] " "Info (17048): Logic cell \"B_internal\[0\]\"" {  } { { "RS232coincidencecounter.vhd" "B_internal\[0\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "D_internal\[0\] " "Info (17048): Logic cell \"D_internal\[0\]\"" {  } { { "RS232coincidencecounter.vhd" "D_internal\[0\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "A_internal\[0\] " "Info (17048): Logic cell \"A_internal\[0\]\"" {  } { { "RS232coincidencecounter.vhd" "A_internal\[0\]" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "LCC_1 " "Info (17048): Logic cell \"LCC_1\"" {  } { { "RS232coincidencecounter.vhd" "LCC_1" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 180 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "LCB_1 " "Info (17048): Logic cell \"LCB_1\"" {  } { { "RS232coincidencecounter.vhd" "LCB_1" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 174 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "LCD_1 " "Info (17048): Logic cell \"LCD_1\"" {  } { { "RS232coincidencecounter.vhd" "LCD_1" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 186 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "LCA_1 " "Info (17048): Logic cell \"LCA_1\"" {  } { { "RS232coincidencecounter.vhd" "LCA_1" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 168 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1046 " "Info: Implemented 1046 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Info: Implemented 23 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Info: Implemented 26 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "994 " "Info: Implemented 994 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "3 " "Info: Implemented 3 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "269 " "Info: Peak virtual memory: 269 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 22 16:21:38 2012 " "Info: Processing ended: Fri Jun 22 16:21:38 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 22 16:21:39 2012 " "Info: Processing started: Fri Jun 22 16:21:39 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RS232coincidencecounter -c RS232coincidencecounter " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off RS232coincidencecounter -c RS232coincidencecounter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "RS232coincidencecounter EP4CE115F29C7 " "Info: Selected device EP4CE115F29C7 for design \"RS232coincidencecounter\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Info: Device EP4CE40F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Info: Device EP4CE40F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Info: Device EP4CE30F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Info: Device EP4CE30F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Info: Device EP4CE55F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Info: Device EP4CE55F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Info: Device EP4CE75F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Info: Device EP4CE75F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Info: Device EP4CE115F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/" 0 { } { { 0 { 0 ""} 0 2339 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/" 0 { } { { 0 { 0 ""} 0 2341 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Info: Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/" 0 { } { { 0 { 0 ""} 0 2343 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Info: Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/" 0 { } { { 0 { 0 ""} 0 2345 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Info: Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/" 0 { } { { 0 { 0 ""} 0 2347 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RS232coincidencecounter.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'RS232coincidencecounter.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock_50\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock_50\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock_50\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock_50\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock_50\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock_50\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock_50\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock_50\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock_50\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock_50\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock_50\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock_50\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock_50\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock_50\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock_50\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock_50\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{Clock_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{Clock_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{Clock_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{Clock_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{Clock_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{Clock_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{Clock_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{Clock_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{Clock_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{Clock_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{Clock_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{Clock_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{Clock_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{Clock_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{Clock_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{Clock_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Equal0  " "Info: Automatically promoted node Equal0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DataOut:D0\|process_0~1 " "Info: Destination node DataOut:D0\|process_0~1" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut:D0|process_0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/" 0 { } { { 0 { 0 ""} 0 2068 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DataOut:D0\|Output\[21\]~6 " "Info: Destination node DataOut:D0\|Output\[21\]~6" {  } { { "DataOut.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/DataOut.vhd" 31 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut:D0|Output[21]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/" 0 { } { { 0 { 0 ""} 0 2052 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_trigger~0 " "Info: Destination node data_trigger~0" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_trigger~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/" 0 { } { { 0 { 0 ""} 0 2215 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "RS232coincidencecounter.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 211 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/" 0 { } { { 0 { 0 ""} 0 1208 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Equal3  " "Info: Automatically promoted node Equal3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[14\] " "Info: Destination node data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[14\]" {  } { { "db/cntr_u8i.tdf" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/db/cntr_u8i.tdf" 107 17 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_trigger_counter:C0|lpm_counter:lpm_counter_component|cntr_u8i:auto_generated|counter_reg_bit[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/" 0 { } { { 0 { 0 ""} 0 793 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[13\] " "Info: Destination node data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[13\]" {  } { { "db/cntr_u8i.tdf" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/db/cntr_u8i.tdf" 107 17 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_trigger_counter:C0|lpm_counter:lpm_counter_component|cntr_u8i:auto_generated|counter_reg_bit[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/" 0 { } { { 0 { 0 ""} 0 794 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[12\] " "Info: Destination node data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[12\]" {  } { { "db/cntr_u8i.tdf" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/db/cntr_u8i.tdf" 107 17 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_trigger_counter:C0|lpm_counter:lpm_counter_component|cntr_u8i:auto_generated|counter_reg_bit[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/" 0 { } { { 0 { 0 ""} 0 795 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[11\] " "Info: Destination node data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[11\]" {  } { { "db/cntr_u8i.tdf" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/db/cntr_u8i.tdf" 107 17 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_trigger_counter:C0|lpm_counter:lpm_counter_component|cntr_u8i:auto_generated|counter_reg_bit[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/" 0 { } { { 0 { 0 ""} 0 796 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[10\] " "Info: Destination node data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[10\]" {  } { { "db/cntr_u8i.tdf" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/db/cntr_u8i.tdf" 107 17 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_trigger_counter:C0|lpm_counter:lpm_counter_component|cntr_u8i:auto_generated|counter_reg_bit[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/" 0 { } { { 0 { 0 ""} 0 797 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[9\] " "Info: Destination node data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[9\]" {  } { { "db/cntr_u8i.tdf" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/db/cntr_u8i.tdf" 107 17 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_trigger_counter:C0|lpm_counter:lpm_counter_component|cntr_u8i:auto_generated|counter_reg_bit[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/" 0 { } { { 0 { 0 ""} 0 798 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[8\] " "Info: Destination node data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[8\]" {  } { { "db/cntr_u8i.tdf" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/db/cntr_u8i.tdf" 107 17 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_trigger_counter:C0|lpm_counter:lpm_counter_component|cntr_u8i:auto_generated|counter_reg_bit[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/" 0 { } { { 0 { 0 ""} 0 799 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[7\] " "Info: Destination node data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[7\]" {  } { { "db/cntr_u8i.tdf" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/db/cntr_u8i.tdf" 107 17 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_trigger_counter:C0|lpm_counter:lpm_counter_component|cntr_u8i:auto_generated|counter_reg_bit[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/" 0 { } { { 0 { 0 ""} 0 800 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[6\] " "Info: Destination node data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[6\]" {  } { { "db/cntr_u8i.tdf" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/db/cntr_u8i.tdf" 107 17 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_trigger_counter:C0|lpm_counter:lpm_counter_component|cntr_u8i:auto_generated|counter_reg_bit[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/" 0 { } { { 0 { 0 ""} 0 801 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[5\] " "Info: Destination node data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[5\]" {  } { { "db/cntr_u8i.tdf" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/db/cntr_u8i.tdf" 107 17 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_trigger_counter:C0|lpm_counter:lpm_counter_component|cntr_u8i:auto_generated|counter_reg_bit[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/" 0 { } { { 0 { 0 ""} 0 802 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "RS232coincidencecounter.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 230 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/" 0 { } { { 0 { 0 ""} 0 1211 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "coincidence_pulse:CP0\|y  " "Info: Automatically promoted node coincidence_pulse:CP0\|y " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "coincidence_pulse.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/coincidence_pulse.vhd" 9 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse:CP0|y } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/" 0 { } { { 0 { 0 ""} 0 838 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "coincidence_pulse:CP1\|y  " "Info: Automatically promoted node coincidence_pulse:CP1\|y " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "coincidence_pulse.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/coincidence_pulse.vhd" 9 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse:CP1|y } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/" 0 { } { { 0 { 0 ""} 0 1993 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "coincidence_pulse:CP2\|y  " "Info: Automatically promoted node coincidence_pulse:CP2\|y " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "coincidence_pulse.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/coincidence_pulse.vhd" 9 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse:CP2|y } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/" 0 { } { { 0 { 0 ""} 0 1992 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "coincidence_pulse:CP3\|y  " "Info: Automatically promoted node coincidence_pulse:CP3\|y " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "coincidence_pulse.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/coincidence_pulse.vhd" 9 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse:CP3|y } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/" 0 { } { { 0 { 0 ""} 0 1991 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux4to1:MA\|pulseout  " "Info: Automatically promoted node mux4to1:MA\|pulseout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "coincidence_pulse:CP1\|y~1 " "Info: Destination node coincidence_pulse:CP1\|y~1" {  } { { "coincidence_pulse.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/coincidence_pulse.vhd" 9 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse:CP1|y~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/" 0 { } { { 0 { 0 ""} 0 2224 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "coincidence_pulse:CP2\|y~1 " "Info: Destination node coincidence_pulse:CP2\|y~1" {  } { { "coincidence_pulse.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/coincidence_pulse.vhd" 9 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse:CP2|y~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/" 0 { } { { 0 { 0 ""} 0 2231 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "coincidence_pulse:CP3\|y~1 " "Info: Destination node coincidence_pulse:CP3\|y~1" {  } { { "coincidence_pulse.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/coincidence_pulse.vhd" 9 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse:CP3|y~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/" 0 { } { { 0 { 0 ""} 0 2217 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "coincidence_pulse:CP0\|y~1 " "Info: Destination node coincidence_pulse:CP0\|y~1" {  } { { "coincidence_pulse.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/coincidence_pulse.vhd" 9 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse:CP0|y~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/" 0 { } { { 0 { 0 ""} 0 2238 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "mux4to1.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/mux4to1.vhd" 19 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux4to1:MA|pulseout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/" 0 { } { { 0 { 0 ""} 0 839 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux4to1:MB\|pulseout  " "Info: Automatically promoted node mux4to1:MB\|pulseout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "coincidence_pulse:CP1\|y~0 " "Info: Destination node coincidence_pulse:CP1\|y~0" {  } { { "coincidence_pulse.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/coincidence_pulse.vhd" 9 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse:CP1|y~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/" 0 { } { { 0 { 0 ""} 0 2223 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "coincidence_pulse:CP3\|y~0 " "Info: Destination node coincidence_pulse:CP3\|y~0" {  } { { "coincidence_pulse.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/coincidence_pulse.vhd" 9 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse:CP3|y~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/" 0 { } { { 0 { 0 ""} 0 2216 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "coincidence_pulse:CP2\|y~0 " "Info: Destination node coincidence_pulse:CP2\|y~0" {  } { { "coincidence_pulse.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/coincidence_pulse.vhd" 9 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse:CP2|y~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/" 0 { } { { 0 { 0 ""} 0 2230 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "coincidence_pulse:CP0\|y~0 " "Info: Destination node coincidence_pulse:CP0\|y~0" {  } { { "coincidence_pulse.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/coincidence_pulse.vhd" 9 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse:CP0|y~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/" 0 { } { { 0 { 0 ""} 0 2237 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "mux4to1.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/mux4to1.vhd" 19 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux4to1:MB|pulseout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/" 0 { } { { 0 { 0 ""} 0 1996 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux4to1:MC\|pulseout  " "Info: Automatically promoted node mux4to1:MC\|pulseout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "coincidence_pulse:CP3\|y~0 " "Info: Destination node coincidence_pulse:CP3\|y~0" {  } { { "coincidence_pulse.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/coincidence_pulse.vhd" 9 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse:CP3|y~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/" 0 { } { { 0 { 0 ""} 0 2216 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "coincidence_pulse:CP1\|y~0 " "Info: Destination node coincidence_pulse:CP1\|y~0" {  } { { "coincidence_pulse.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/coincidence_pulse.vhd" 9 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse:CP1|y~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/" 0 { } { { 0 { 0 ""} 0 2223 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "coincidence_pulse:CP2\|y~0 " "Info: Destination node coincidence_pulse:CP2\|y~0" {  } { { "coincidence_pulse.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/coincidence_pulse.vhd" 9 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse:CP2|y~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/" 0 { } { { 0 { 0 ""} 0 2230 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "coincidence_pulse:CP0\|y~0 " "Info: Destination node coincidence_pulse:CP0\|y~0" {  } { { "coincidence_pulse.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/coincidence_pulse.vhd" 9 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse:CP0|y~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/" 0 { } { { 0 { 0 ""} 0 2237 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "mux4to1.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/mux4to1.vhd" 19 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux4to1:MC|pulseout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/" 0 { } { { 0 { 0 ""} 0 1995 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux4to1:MD\|pulseout  " "Info: Automatically promoted node mux4to1:MD\|pulseout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "coincidence_pulse:CP1\|y~1 " "Info: Destination node coincidence_pulse:CP1\|y~1" {  } { { "coincidence_pulse.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/coincidence_pulse.vhd" 9 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse:CP1|y~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/" 0 { } { { 0 { 0 ""} 0 2224 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "coincidence_pulse:CP2\|y~1 " "Info: Destination node coincidence_pulse:CP2\|y~1" {  } { { "coincidence_pulse.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/coincidence_pulse.vhd" 9 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse:CP2|y~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/" 0 { } { { 0 { 0 ""} 0 2231 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "coincidence_pulse:CP3\|y~1 " "Info: Destination node coincidence_pulse:CP3\|y~1" {  } { { "coincidence_pulse.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/coincidence_pulse.vhd" 9 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse:CP3|y~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/" 0 { } { { 0 { 0 ""} 0 2217 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "coincidence_pulse:CP0\|y~1 " "Info: Destination node coincidence_pulse:CP0\|y~1" {  } { { "coincidence_pulse.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/coincidence_pulse.vhd" 9 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse:CP0|y~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/" 0 { } { { 0 { 0 ""} 0 2238 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "mux4to1.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/mux4to1.vhd" 19 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux4to1:MD|pulseout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/" 0 { } { { 0 { 0 ""} 0 1994 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Warning: Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_ADCDAT " "Warning: Ignored I/O standard assignment to node \"AUD_ADCDAT\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_ADCLRCK " "Warning: Ignored I/O standard assignment to node \"AUD_ADCLRCK\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_BCLK " "Warning: Ignored I/O standard assignment to node \"AUD_BCLK\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_DACDAT " "Warning: Ignored I/O standard assignment to node \"AUD_DACDAT\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_DACLRCK " "Warning: Ignored I/O standard assignment to node \"AUD_DACLRCK\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_XCK " "Warning: Ignored I/O standard assignment to node \"AUD_XCK\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK2_50 " "Warning: Ignored I/O standard assignment to node \"CLOCK2_50\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK3_50 " "Warning: Ignored I/O standard assignment to node \"CLOCK3_50\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[0\] " "Warning: Ignored I/O standard assignment to node \"DRAM_ADDR\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[10\] " "Warning: Ignored I/O standard assignment to node \"DRAM_ADDR\[10\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[11\] " "Warning: Ignored I/O standard assignment to node \"DRAM_ADDR\[11\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[12\] " "Warning: Ignored I/O standard assignment to node \"DRAM_ADDR\[12\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[1\] " "Warning: Ignored I/O standard assignment to node \"DRAM_ADDR\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[2\] " "Warning: Ignored I/O standard assignment to node \"DRAM_ADDR\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[3\] " "Warning: Ignored I/O standard assignment to node \"DRAM_ADDR\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[4\] " "Warning: Ignored I/O standard assignment to node \"DRAM_ADDR\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[5\] " "Warning: Ignored I/O standard assignment to node \"DRAM_ADDR\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[6\] " "Warning: Ignored I/O standard assignment to node \"DRAM_ADDR\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[7\] " "Warning: Ignored I/O standard assignment to node \"DRAM_ADDR\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[8\] " "Warning: Ignored I/O standard assignment to node \"DRAM_ADDR\[8\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[9\] " "Warning: Ignored I/O standard assignment to node \"DRAM_ADDR\[9\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_BA\[0\] " "Warning: Ignored I/O standard assignment to node \"DRAM_BA\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_BA\[1\] " "Warning: Ignored I/O standard assignment to node \"DRAM_BA\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_CAS_N " "Warning: Ignored I/O standard assignment to node \"DRAM_CAS_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_CKE " "Warning: Ignored I/O standard assignment to node \"DRAM_CKE\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_CLK " "Warning: Ignored I/O standard assignment to node \"DRAM_CLK\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_CS_N " "Warning: Ignored I/O standard assignment to node \"DRAM_CS_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQM\[0\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQM\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQM\[1\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQM\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQM\[2\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQM\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQM\[3\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQM\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[0\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[10\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[10\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[11\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[11\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[12\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[12\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[13\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[13\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[14\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[14\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[15\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[15\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[16\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[16\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[17\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[17\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[18\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[18\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[19\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[19\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[1\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[20\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[20\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[21\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[21\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[22\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[22\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[23\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[23\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[24\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[24\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[25\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[25\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[26\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[26\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[27\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[27\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[28\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[28\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[29\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[29\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[2\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[30\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[30\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[31\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[31\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[3\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[4\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[5\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[6\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[7\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[8\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[8\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[9\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[9\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_RAS_N " "Warning: Ignored I/O standard assignment to node \"DRAM_RAS_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_WE_N " "Warning: Ignored I/O standard assignment to node \"DRAM_WE_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EEP_I2C_SCLK " "Warning: Ignored I/O standard assignment to node \"EEP_I2C_SCLK\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EEP_I2C_SDAT " "Warning: Ignored I/O standard assignment to node \"EEP_I2C_SDAT\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_GTX_CLK " "Warning: Ignored I/O standard assignment to node \"ENET0_GTX_CLK\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_INT_N " "Warning: Ignored I/O standard assignment to node \"ENET0_INT_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_LINK100 " "Warning: Ignored I/O standard assignment to node \"ENET0_LINK100\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_MDC " "Warning: Ignored I/O standard assignment to node \"ENET0_MDC\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_MDIO " "Warning: Ignored I/O standard assignment to node \"ENET0_MDIO\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RST_N " "Warning: Ignored I/O standard assignment to node \"ENET0_RST_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RST_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RX_CLK " "Warning: Ignored I/O standard assignment to node \"ENET0_RX_CLK\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RX_COL " "Warning: Ignored I/O standard assignment to node \"ENET0_RX_COL\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RX_CRS " "Warning: Ignored I/O standard assignment to node \"ENET0_RX_CRS\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Warning: Ignored I/O standard assignment to node \"ENET0_RX_DATA\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Warning: Ignored I/O standard assignment to node \"ENET0_RX_DATA\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Warning: Ignored I/O standard assignment to node \"ENET0_RX_DATA\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Warning: Ignored I/O standard assignment to node \"ENET0_RX_DATA\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RX_DV " "Warning: Ignored I/O standard assignment to node \"ENET0_RX_DV\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RX_ER " "Warning: Ignored I/O standard assignment to node \"ENET0_RX_ER\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_TX_CLK " "Warning: Ignored I/O standard assignment to node \"ENET0_TX_CLK\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Warning: Ignored I/O standard assignment to node \"ENET0_TX_DATA\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Warning: Ignored I/O standard assignment to node \"ENET0_TX_DATA\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Warning: Ignored I/O standard assignment to node \"ENET0_TX_DATA\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Warning: Ignored I/O standard assignment to node \"ENET0_TX_DATA\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_TX_EN " "Warning: Ignored I/O standard assignment to node \"ENET0_TX_EN\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_TX_ER " "Warning: Ignored I/O standard assignment to node \"ENET0_TX_ER\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_GTX_CLK " "Warning: Ignored I/O standard assignment to node \"ENET1_GTX_CLK\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_INT_N " "Warning: Ignored I/O standard assignment to node \"ENET1_INT_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_LINK100 " "Warning: Ignored I/O standard assignment to node \"ENET1_LINK100\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_MDC " "Warning: Ignored I/O standard assignment to node \"ENET1_MDC\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_MDIO " "Warning: Ignored I/O standard assignment to node \"ENET1_MDIO\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RST_N " "Warning: Ignored I/O standard assignment to node \"ENET1_RST_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RST_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_CLK " "Warning: Ignored I/O standard assignment to node \"ENET1_RX_CLK\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_COL " "Warning: Ignored I/O standard assignment to node \"ENET1_RX_COL\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_CRS " "Warning: Ignored I/O standard assignment to node \"ENET1_RX_CRS\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Warning: Ignored I/O standard assignment to node \"ENET1_RX_DATA\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Warning: Ignored I/O standard assignment to node \"ENET1_RX_DATA\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Warning: Ignored I/O standard assignment to node \"ENET1_RX_DATA\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Warning: Ignored I/O standard assignment to node \"ENET1_RX_DATA\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_DV " "Warning: Ignored I/O standard assignment to node \"ENET1_RX_DV\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_ER " "Warning: Ignored I/O standard assignment to node \"ENET1_RX_ER\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_TX_CLK " "Warning: Ignored I/O standard assignment to node \"ENET1_TX_CLK\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Warning: Ignored I/O standard assignment to node \"ENET1_TX_DATA\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Warning: Ignored I/O standard assignment to node \"ENET1_TX_DATA\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Warning: Ignored I/O standard assignment to node \"ENET1_TX_DATA\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Warning: Ignored I/O standard assignment to node \"ENET1_TX_DATA\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_TX_EN " "Warning: Ignored I/O standard assignment to node \"ENET1_TX_EN\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_TX_ER " "Warning: Ignored I/O standard assignment to node \"ENET1_TX_ER\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENETCLK_25 " "Warning: Ignored I/O standard assignment to node \"ENETCLK_25\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[0\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[10\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[10\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[11\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[11\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[12\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[12\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[13\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[13\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[14\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[14\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[15\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[15\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[16\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[16\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[17\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[17\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[18\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[18\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[19\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[19\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[1\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[20\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[20\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[21\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[21\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[22\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[22\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[2\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[3\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[4\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[5\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[6\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[7\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[8\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[8\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[9\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[9\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_CE_N " "Warning: Ignored I/O standard assignment to node \"FL_CE_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[0\] " "Warning: Ignored I/O standard assignment to node \"FL_DQ\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[1\] " "Warning: Ignored I/O standard assignment to node \"FL_DQ\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[2\] " "Warning: Ignored I/O standard assignment to node \"FL_DQ\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[3\] " "Warning: Ignored I/O standard assignment to node \"FL_DQ\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[4\] " "Warning: Ignored I/O standard assignment to node \"FL_DQ\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[5\] " "Warning: Ignored I/O standard assignment to node \"FL_DQ\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[6\] " "Warning: Ignored I/O standard assignment to node \"FL_DQ\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[7\] " "Warning: Ignored I/O standard assignment to node \"FL_DQ\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_OE_N " "Warning: Ignored I/O standard assignment to node \"FL_OE_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_RST_N " "Warning: Ignored I/O standard assignment to node \"FL_RST_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_RY " "Warning: Ignored I/O standard assignment to node \"FL_RY\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_WE_N " "Warning: Ignored I/O standard assignment to node \"FL_WE_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_WP_N " "Warning: Ignored I/O standard assignment to node \"FL_WP_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[0\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[10\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[10\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[11\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[11\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[12\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[12\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[13\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[13\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[14\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[14\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[15\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[15\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[16\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[16\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[17\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[17\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[18\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[18\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[19\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[19\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[1\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[20\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[20\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[21\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[21\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[22\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[22\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[23\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[23\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[24\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[24\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[25\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[25\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[26\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[26\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[27\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[27\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[28\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[28\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[2\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[30\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[30\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[31\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[31\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[32\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[32\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[34\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[34\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[35\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[35\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[4\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[5\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[6\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[8\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[8\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[9\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[9\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[0\] " "Warning: Ignored I/O standard assignment to node \"HEX0\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[1\] " "Warning: Ignored I/O standard assignment to node \"HEX0\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[2\] " "Warning: Ignored I/O standard assignment to node \"HEX0\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[3\] " "Warning: Ignored I/O standard assignment to node \"HEX0\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[4\] " "Warning: Ignored I/O standard assignment to node \"HEX0\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[5\] " "Warning: Ignored I/O standard assignment to node \"HEX0\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[6\] " "Warning: Ignored I/O standard assignment to node \"HEX0\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[0\] " "Warning: Ignored I/O standard assignment to node \"HEX1\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[1\] " "Warning: Ignored I/O standard assignment to node \"HEX1\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[2\] " "Warning: Ignored I/O standard assignment to node \"HEX1\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[3\] " "Warning: Ignored I/O standard assignment to node \"HEX1\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[4\] " "Warning: Ignored I/O standard assignment to node \"HEX1\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[5\] " "Warning: Ignored I/O standard assignment to node \"HEX1\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[6\] " "Warning: Ignored I/O standard assignment to node \"HEX1\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[0\] " "Warning: Ignored I/O standard assignment to node \"HEX2\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[1\] " "Warning: Ignored I/O standard assignment to node \"HEX2\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[2\] " "Warning: Ignored I/O standard assignment to node \"HEX2\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[3\] " "Warning: Ignored I/O standard assignment to node \"HEX2\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[4\] " "Warning: Ignored I/O standard assignment to node \"HEX2\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[5\] " "Warning: Ignored I/O standard assignment to node \"HEX2\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[6\] " "Warning: Ignored I/O standard assignment to node \"HEX2\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[0\] " "Warning: Ignored I/O standard assignment to node \"HEX3\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[1\] " "Warning: Ignored I/O standard assignment to node \"HEX3\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[2\] " "Warning: Ignored I/O standard assignment to node \"HEX3\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[3\] " "Warning: Ignored I/O standard assignment to node \"HEX3\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[4\] " "Warning: Ignored I/O standard assignment to node \"HEX3\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[5\] " "Warning: Ignored I/O standard assignment to node \"HEX3\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[6\] " "Warning: Ignored I/O standard assignment to node \"HEX3\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX4\[0\] " "Warning: Ignored I/O standard assignment to node \"HEX4\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX4\[1\] " "Warning: Ignored I/O standard assignment to node \"HEX4\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX4\[2\] " "Warning: Ignored I/O standard assignment to node \"HEX4\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX4\[3\] " "Warning: Ignored I/O standard assignment to node \"HEX4\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX4\[4\] " "Warning: Ignored I/O standard assignment to node \"HEX4\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX4\[5\] " "Warning: Ignored I/O standard assignment to node \"HEX4\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX4\[6\] " "Warning: Ignored I/O standard assignment to node \"HEX4\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX5\[0\] " "Warning: Ignored I/O standard assignment to node \"HEX5\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX5\[1\] " "Warning: Ignored I/O standard assignment to node \"HEX5\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX5\[2\] " "Warning: Ignored I/O standard assignment to node \"HEX5\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX5\[3\] " "Warning: Ignored I/O standard assignment to node \"HEX5\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX5\[4\] " "Warning: Ignored I/O standard assignment to node \"HEX5\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX5\[5\] " "Warning: Ignored I/O standard assignment to node \"HEX5\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX5\[6\] " "Warning: Ignored I/O standard assignment to node \"HEX5\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX6\[0\] " "Warning: Ignored I/O standard assignment to node \"HEX6\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX6\[1\] " "Warning: Ignored I/O standard assignment to node \"HEX6\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX6\[2\] " "Warning: Ignored I/O standard assignment to node \"HEX6\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX6\[3\] " "Warning: Ignored I/O standard assignment to node \"HEX6\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX6\[4\] " "Warning: Ignored I/O standard assignment to node \"HEX6\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX6\[5\] " "Warning: Ignored I/O standard assignment to node \"HEX6\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX6\[6\] " "Warning: Ignored I/O standard assignment to node \"HEX6\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX7\[0\] " "Warning: Ignored I/O standard assignment to node \"HEX7\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX7\[1\] " "Warning: Ignored I/O standard assignment to node \"HEX7\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX7\[2\] " "Warning: Ignored I/O standard assignment to node \"HEX7\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX7\[3\] " "Warning: Ignored I/O standard assignment to node \"HEX7\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX7\[4\] " "Warning: Ignored I/O standard assignment to node \"HEX7\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX7\[5\] " "Warning: Ignored I/O standard assignment to node \"HEX7\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX7\[6\] " "Warning: Ignored I/O standard assignment to node \"HEX7\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN0 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKIN0\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN_N1 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKIN_N1\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN_N2 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKIN_N2\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN_P1 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKIN_P1\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN_P2 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKIN_P2\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT0 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKOUT0\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT_N1 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKOUT_N1\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT_N2 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKOUT_N2\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT_P1 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKOUT_P1\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT_P2 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKOUT_P2\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_D\[0\] " "Warning: Ignored I/O standard assignment to node \"HSMC_D\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_D\[1\] " "Warning: Ignored I/O standard assignment to node \"HSMC_D\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_D\[2\] " "Warning: Ignored I/O standard assignment to node \"HSMC_D\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_D\[3\] " "Warning: Ignored I/O standard assignment to node \"HSMC_D\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[10\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[11\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[12\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[13\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[14\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[15\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[16\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[8\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[9\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[10\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[11\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[12\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[13\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[14\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[15\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[16\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[8\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[9\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[10\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[11\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[12\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[13\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[14\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[15\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[16\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[8\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[9\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[10\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[11\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[12\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[13\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[14\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[15\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[16\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[8\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[9\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "I2C_SCLK " "Warning: Ignored I/O standard assignment to node \"I2C_SCLK\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "I2C_SDAT " "Warning: Ignored I/O standard assignment to node \"I2C_SDAT\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "IRDA_RXD " "Warning: Ignored I/O standard assignment to node \"IRDA_RXD\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "KEY\[0\] " "Warning: Ignored I/O standard assignment to node \"KEY\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "KEY\[1\] " "Warning: Ignored I/O standard assignment to node \"KEY\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "KEY\[2\] " "Warning: Ignored I/O standard assignment to node \"KEY\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "KEY\[3\] " "Warning: Ignored I/O standard assignment to node \"KEY\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_BLON " "Warning: Ignored I/O standard assignment to node \"LCD_BLON\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[0\] " "Warning: Ignored I/O standard assignment to node \"LCD_DATA\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[1\] " "Warning: Ignored I/O standard assignment to node \"LCD_DATA\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[2\] " "Warning: Ignored I/O standard assignment to node \"LCD_DATA\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[3\] " "Warning: Ignored I/O standard assignment to node \"LCD_DATA\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[4\] " "Warning: Ignored I/O standard assignment to node \"LCD_DATA\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[5\] " "Warning: Ignored I/O standard assignment to node \"LCD_DATA\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[6\] " "Warning: Ignored I/O standard assignment to node \"LCD_DATA\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[7\] " "Warning: Ignored I/O standard assignment to node \"LCD_DATA\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_EN " "Warning: Ignored I/O standard assignment to node \"LCD_EN\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_ON " "Warning: Ignored I/O standard assignment to node \"LCD_ON\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_RS " "Warning: Ignored I/O standard assignment to node \"LCD_RS\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_RW " "Warning: Ignored I/O standard assignment to node \"LCD_RW\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[0\] " "Warning: Ignored I/O standard assignment to node \"LEDG\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[1\] " "Warning: Ignored I/O standard assignment to node \"LEDG\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[2\] " "Warning: Ignored I/O standard assignment to node \"LEDG\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[3\] " "Warning: Ignored I/O standard assignment to node \"LEDG\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[4\] " "Warning: Ignored I/O standard assignment to node \"LEDG\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[5\] " "Warning: Ignored I/O standard assignment to node \"LEDG\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[6\] " "Warning: Ignored I/O standard assignment to node \"LEDG\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[7\] " "Warning: Ignored I/O standard assignment to node \"LEDG\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[8\] " "Warning: Ignored I/O standard assignment to node \"LEDG\[8\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_ADDR\[0\] " "Warning: Ignored I/O standard assignment to node \"OTG_ADDR\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_ADDR\[1\] " "Warning: Ignored I/O standard assignment to node \"OTG_ADDR\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_CS_N " "Warning: Ignored I/O standard assignment to node \"OTG_CS_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DACK_N\[0\] " "Warning: Ignored I/O standard assignment to node \"OTG_DACK_N\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DACK_N\[1\] " "Warning: Ignored I/O standard assignment to node \"OTG_DACK_N\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[0\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[10\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[10\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[11\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[11\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[12\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[12\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[13\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[13\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[14\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[14\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[15\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[15\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[1\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[2\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[3\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[4\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[5\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[6\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[7\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[8\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[8\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[9\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[9\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DREQ\[0\] " "Warning: Ignored I/O standard assignment to node \"OTG_DREQ\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DREQ\[1\] " "Warning: Ignored I/O standard assignment to node \"OTG_DREQ\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_FSPEED " "Warning: Ignored I/O standard assignment to node \"OTG_FSPEED\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_INT\[0\] " "Warning: Ignored I/O standard assignment to node \"OTG_INT\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_INT\[1\] " "Warning: Ignored I/O standard assignment to node \"OTG_INT\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_LSPEED " "Warning: Ignored I/O standard assignment to node \"OTG_LSPEED\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_RD_N " "Warning: Ignored I/O standard assignment to node \"OTG_RD_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_RST_N " "Warning: Ignored I/O standard assignment to node \"OTG_RST_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_WR_N " "Warning: Ignored I/O standard assignment to node \"OTG_WR_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_CLK " "Warning: Ignored I/O standard assignment to node \"PS2_CLK\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_CLK2 " "Warning: Ignored I/O standard assignment to node \"PS2_CLK2\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_DAT " "Warning: Ignored I/O standard assignment to node \"PS2_DAT\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_DAT2 " "Warning: Ignored I/O standard assignment to node \"PS2_DAT2\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_CLK " "Warning: Ignored I/O standard assignment to node \"SD_CLK\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_CMD " "Warning: Ignored I/O standard assignment to node \"SD_CMD\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_DAT\[0\] " "Warning: Ignored I/O standard assignment to node \"SD_DAT\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_DAT\[1\] " "Warning: Ignored I/O standard assignment to node \"SD_DAT\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_DAT\[2\] " "Warning: Ignored I/O standard assignment to node \"SD_DAT\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_DAT\[3\] " "Warning: Ignored I/O standard assignment to node \"SD_DAT\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_WP_N " "Warning: Ignored I/O standard assignment to node \"SD_WP_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SMA_CLKIN " "Warning: Ignored I/O standard assignment to node \"SMA_CLKIN\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SMA_CLKOUT " "Warning: Ignored I/O standard assignment to node \"SMA_CLKOUT\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[0\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[10\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[10\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[11\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[11\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[12\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[12\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[13\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[13\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[14\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[14\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[15\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[15\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[16\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[16\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[17\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[17\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[18\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[18\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[19\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[19\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[1\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[2\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[3\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[4\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[5\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[6\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[7\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[8\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[8\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[9\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[9\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_CE_N " "Warning: Ignored I/O standard assignment to node \"SRAM_CE_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[0\] " "Warning: Ignored I/O standard assignment to node \"SRAM_DQ\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[10\] " "Warning: Ignored I/O standard assignment to node \"SRAM_DQ\[10\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[11\] " "Warning: Ignored I/O standard assignment to node \"SRAM_DQ\[11\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[12\] " "Warning: Ignored I/O standard assignment to node \"SRAM_DQ\[12\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[13\] " "Warning: Ignored I/O standard assignment to node \"SRAM_DQ\[13\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[14\] " "Warning: Ignored I/O standard assignment to node \"SRAM_DQ\[14\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[15\] " "Warning: Ignored I/O standard assignment to node \"SRAM_DQ\[15\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[1\] " "Warning: Ignored I/O standard assignment to node \"SRAM_DQ\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[2\] " "Warning: Ignored I/O standard assignment to node \"SRAM_DQ\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[3\] " "Warning: Ignored I/O standard assignment to node \"SRAM_DQ\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[4\] " "Warning: Ignored I/O standard assignment to node \"SRAM_DQ\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[5\] " "Warning: Ignored I/O standard assignment to node \"SRAM_DQ\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[6\] " "Warning: Ignored I/O standard assignment to node \"SRAM_DQ\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[7\] " "Warning: Ignored I/O standard assignment to node \"SRAM_DQ\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[8\] " "Warning: Ignored I/O standard assignment to node \"SRAM_DQ\[8\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[9\] " "Warning: Ignored I/O standard assignment to node \"SRAM_DQ\[9\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_LB_N " "Warning: Ignored I/O standard assignment to node \"SRAM_LB_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_OE_N " "Warning: Ignored I/O standard assignment to node \"SRAM_OE_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_UB_N " "Warning: Ignored I/O standard assignment to node \"SRAM_UB_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_WE_N " "Warning: Ignored I/O standard assignment to node \"SRAM_WE_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_CLK27 " "Warning: Ignored I/O standard assignment to node \"TD_CLK27\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_DATA\[0\] " "Warning: Ignored I/O standard assignment to node \"TD_DATA\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_DATA\[1\] " "Warning: Ignored I/O standard assignment to node \"TD_DATA\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_DATA\[2\] " "Warning: Ignored I/O standard assignment to node \"TD_DATA\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_DATA\[3\] " "Warning: Ignored I/O standard assignment to node \"TD_DATA\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_DATA\[4\] " "Warning: Ignored I/O standard assignment to node \"TD_DATA\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_DATA\[5\] " "Warning: Ignored I/O standard assignment to node \"TD_DATA\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_DATA\[6\] " "Warning: Ignored I/O standard assignment to node \"TD_DATA\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_DATA\[7\] " "Warning: Ignored I/O standard assignment to node \"TD_DATA\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_HS " "Warning: Ignored I/O standard assignment to node \"TD_HS\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_RESET_N " "Warning: Ignored I/O standard assignment to node \"TD_RESET_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_VS " "Warning: Ignored I/O standard assignment to node \"TD_VS\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_CTS " "Warning: Ignored I/O standard assignment to node \"UART_CTS\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_RTS " "Warning: Ignored I/O standard assignment to node \"UART_RTS\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_RXD " "Warning: Ignored I/O standard assignment to node \"UART_RXD\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_BLANK_N " "Warning: Ignored I/O standard assignment to node \"VGA_BLANK_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[0\] " "Warning: Ignored I/O standard assignment to node \"VGA_B\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[1\] " "Warning: Ignored I/O standard assignment to node \"VGA_B\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[2\] " "Warning: Ignored I/O standard assignment to node \"VGA_B\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[3\] " "Warning: Ignored I/O standard assignment to node \"VGA_B\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[4\] " "Warning: Ignored I/O standard assignment to node \"VGA_B\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[5\] " "Warning: Ignored I/O standard assignment to node \"VGA_B\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[6\] " "Warning: Ignored I/O standard assignment to node \"VGA_B\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[7\] " "Warning: Ignored I/O standard assignment to node \"VGA_B\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_CLK " "Warning: Ignored I/O standard assignment to node \"VGA_CLK\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[0\] " "Warning: Ignored I/O standard assignment to node \"VGA_G\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[1\] " "Warning: Ignored I/O standard assignment to node \"VGA_G\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[2\] " "Warning: Ignored I/O standard assignment to node \"VGA_G\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[3\] " "Warning: Ignored I/O standard assignment to node \"VGA_G\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[4\] " "Warning: Ignored I/O standard assignment to node \"VGA_G\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[5\] " "Warning: Ignored I/O standard assignment to node \"VGA_G\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[6\] " "Warning: Ignored I/O standard assignment to node \"VGA_G\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[7\] " "Warning: Ignored I/O standard assignment to node \"VGA_G\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_HS " "Warning: Ignored I/O standard assignment to node \"VGA_HS\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[0\] " "Warning: Ignored I/O standard assignment to node \"VGA_R\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[1\] " "Warning: Ignored I/O standard assignment to node \"VGA_R\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[2\] " "Warning: Ignored I/O standard assignment to node \"VGA_R\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[3\] " "Warning: Ignored I/O standard assignment to node \"VGA_R\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[4\] " "Warning: Ignored I/O standard assignment to node \"VGA_R\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[5\] " "Warning: Ignored I/O standard assignment to node \"VGA_R\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[6\] " "Warning: Ignored I/O standard assignment to node \"VGA_R\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[7\] " "Warning: Ignored I/O standard assignment to node \"VGA_R\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_SYNC_N " "Warning: Ignored I/O standard assignment to node \"VGA_SYNC_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_VS " "Warning: Ignored I/O standard assignment to node \"VGA_VS\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Warning: Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Warning: Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Warning: Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Warning: Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Warning: Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Warning: Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Warning: Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Warning: Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Clock_50 " "Warning: Node \"Clock_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock_50" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Warning: Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Warning: Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Warning: Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Warning: Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Warning: Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Warning: Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Warning: Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Warning: Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Warning: Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Warning: Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Warning: Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Warning: Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Warning: Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Warning: Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Warning: Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Warning: Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Warning: Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Warning: Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Warning: Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Warning: Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Warning: Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[2\] " "Warning: Node \"DRAM_DQM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[3\] " "Warning: Node \"DRAM_DQM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Warning: Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Warning: Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Warning: Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Warning: Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Warning: Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Warning: Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Warning: Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[16\] " "Warning: Node \"DRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[17\] " "Warning: Node \"DRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[18\] " "Warning: Node \"DRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[19\] " "Warning: Node \"DRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Warning: Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[20\] " "Warning: Node \"DRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[21\] " "Warning: Node \"DRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[22\] " "Warning: Node \"DRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[23\] " "Warning: Node \"DRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[24\] " "Warning: Node \"DRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[25\] " "Warning: Node \"DRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[26\] " "Warning: Node \"DRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[27\] " "Warning: Node \"DRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[28\] " "Warning: Node \"DRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[29\] " "Warning: Node \"DRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Warning: Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[30\] " "Warning: Node \"DRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[31\] " "Warning: Node \"DRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Warning: Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Warning: Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Warning: Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Warning: Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Warning: Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Warning: Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Warning: Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Warning: Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Warning: Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Warning: Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Warning: Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Warning: Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Warning: Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Warning: Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Warning: Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Warning: Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RST_N " "Warning: Node \"ENET0_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Warning: Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Warning: Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Warning: Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Warning: Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Warning: Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Warning: Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Warning: Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Warning: Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Warning: Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Warning: Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Warning: Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Warning: Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Warning: Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Warning: Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Warning: Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Warning: Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Warning: Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Warning: Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Warning: Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Warning: Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Warning: Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RST_N " "Warning: Node \"ENET1_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Warning: Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Warning: Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Warning: Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Warning: Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Warning: Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Warning: Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Warning: Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Warning: Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Warning: Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Warning: Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Warning: Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Warning: Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Warning: Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Warning: Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Warning: Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Warning: Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Warning: Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Warning: Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Warning: Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Warning: Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Warning: Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Warning: Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Warning: Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Warning: Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Warning: Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Warning: Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Warning: Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Warning: Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Warning: Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Warning: Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Warning: Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Warning: Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Warning: Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Warning: Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Warning: Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Warning: Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Warning: Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Warning: Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Warning: Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Warning: Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Warning: Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Warning: Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Warning: Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Warning: Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Warning: Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Warning: Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Warning: Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Warning: Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Warning: Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Warning: Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Warning: Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Warning: Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Warning: Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Warning: Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Warning: Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Warning: Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Warning: Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Warning: Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Warning: Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Warning: Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Warning: Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Warning: Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Warning: Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Warning: Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Warning: Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Warning: Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Warning: Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Warning: Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Warning: Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Warning: Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Warning: Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Warning: Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Warning: Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Warning: Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Warning: Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Warning: Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Warning: Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Warning: Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Warning: Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Warning: Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Warning: Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Warning: Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Warning: Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Warning: Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Warning: Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Warning: Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Warning: Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Warning: Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Warning: Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Warning: Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Warning: Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Warning: Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Warning: Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Warning: Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Warning: Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Warning: Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Warning: Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Warning: Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Warning: Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Warning: Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Warning: Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Warning: Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Warning: Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Warning: Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Warning: Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Warning: Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Warning: Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Warning: Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Warning: Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Warning: Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Warning: Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Warning: Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Warning: Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Warning: Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Warning: Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Warning: Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Warning: Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Warning: Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Warning: Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Warning: Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Warning: Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Warning: Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Warning: Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Warning: Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Warning: Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Warning: Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Warning: Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Warning: Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Warning: Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Warning: Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Warning: Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Warning: Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Warning: Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Warning: Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Warning: Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Warning: Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Warning: Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Warning: Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Warning: Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Warning: Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Warning: Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Warning: Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Warning: Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Warning: Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Warning: Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Warning: Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Warning: Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Warning: Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Warning: Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Warning: Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Warning: Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Warning: Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Warning: Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Warning: Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Warning: Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Warning: Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Warning: Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Warning: Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Warning: Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Warning: Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Warning: Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Warning: Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Warning: Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Warning: Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Warning: Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Warning: Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Warning: Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Warning: Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Warning: Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Warning: Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Warning: Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Warning: Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Warning: Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Warning: Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Warning: Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Warning: Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Warning: Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Warning: Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Warning: Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Warning: Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Warning: Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Warning: Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Warning: Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Warning: Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Warning: Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Warning: Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Warning: Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Warning: Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Warning: Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Warning: Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Warning: Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Warning: Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Warning: Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Warning: Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Warning: Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Warning: Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Warning: Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Warning: Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Warning: Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Warning: Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Warning: Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Warning: Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Warning: Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Warning: Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Warning: Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Warning: Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Warning: Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Warning: Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Warning: Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Warning: Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Warning: Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Warning: Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Warning: Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Warning: Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Warning: Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Warning: Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Warning: Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Warning: Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Warning: Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Warning: Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Warning: Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Warning: Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Warning: Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Warning: Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Warning: Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Warning: Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Warning: Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Warning: Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Warning: Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Warning: Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Warning: Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Warning: Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Warning: Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Warning: Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Warning: Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Warning: Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Warning: Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Warning: Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Warning: Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Warning: Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Warning: Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Warning: Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Warning: Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Warning: Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Warning: Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Warning: Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Warning: Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Warning: Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Warning: Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Warning: Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Warning: Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Warning: Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Warning: Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Warning: Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Warning: Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Warning: Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[0\] " "Warning: Node \"OTG_DACK_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[1\] " "Warning: Node \"OTG_DACK_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Warning: Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Warning: Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Warning: Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Warning: Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Warning: Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Warning: Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Warning: Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Warning: Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Warning: Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Warning: Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Warning: Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Warning: Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Warning: Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Warning: Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Warning: Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Warning: Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Warning: Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[1\] " "Warning: Node \"OTG_DREQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Warning: Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[0\] " "Warning: Node \"OTG_INT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[1\] " "Warning: Node \"OTG_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Warning: Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Warning: Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Warning: Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Warning: Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Warning: Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Warning: Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Warning: Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Warning: Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Warning: Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Warning: Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Warning: Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Warning: Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Warning: Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Warning: Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Warning: Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Warning: Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Warning: Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Warning: Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Warning: Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Warning: Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Warning: Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Warning: Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Warning: Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Warning: Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Warning: Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Warning: Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Warning: Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Warning: Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Warning: Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Warning: Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Warning: Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Warning: Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Warning: Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Warning: Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Warning: Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Warning: Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Warning: Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Warning: Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Warning: Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Warning: Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Warning: Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Warning: Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Warning: Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Warning: Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Warning: Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Warning: Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Warning: Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Warning: Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Warning: Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Warning: Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Warning: Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Warning: Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Warning: Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Warning: Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Warning: Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Warning: Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Warning: Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Warning: Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Warning: Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Warning: Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Warning: Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Warning: Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Warning: Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Warning: Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Warning: Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Warning: Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Warning: Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Warning: Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Warning: Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Warning: Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Warning: Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Warning: Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Warning: Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Warning: Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Warning: Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Warning: Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Warning: Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Warning: Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Warning: Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Warning: Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Warning: Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Warning: Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Warning: Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Warning: Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Warning: Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Warning: Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Warning: Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Warning: Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Warning: Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Warning: Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Warning: Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Warning: Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Warning: Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Warning: Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Warning: Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Warning: Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Warning: Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Warning: Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Warning: Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Warning: Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Warning: Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Warning: Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info: Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Info: Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X58_Y37 X68_Y48 " "Info: Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Info: Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "5 " "Warning: 5 pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Clock_50 3.3-V LVTTL Y2 " "Info: Pin Clock_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { Clock_50 } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock_50" } } } } { "RS232coincidencecounter.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 23 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/" 0 { } { { 0 { 0 ""} 0 89 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_33 3.3-V LVTTL AH26 " "Info: Pin GPIO_33 uses I/O standard 3.3-V LVTTL at AH26" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_33 } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_33" } } } } { "RS232coincidencecounter.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 30 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_33 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/" 0 { } { { 0 { 0 ""} 0 92 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_3 3.3-V LVTTL Y17 " "Info: Pin GPIO_3 uses I/O standard 3.3-V LVTTL at Y17" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_3 } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_3" } } } } { "RS232coincidencecounter.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 30 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/" 0 { } { { 0 { 0 ""} 0 91 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_7 3.3-V LVTTL AE16 " "Info: Pin GPIO_7 uses I/O standard 3.3-V LVTTL at AE16" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_7 } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_7" } } } } { "RS232coincidencecounter.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 30 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/" 0 { } { { 0 { 0 ""} 0 93 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_29 3.3-V LVTTL AF26 " "Info: Pin GPIO_29 uses I/O standard 3.3-V LVTTL at AF26" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_29 } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_29" } } } } { "RS232coincidencecounter.vhd" "" { Text "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/RS232coincidencecounter.vhd" 30 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_29 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/QIE/CCM 2012/DE2_RS232_CCU_Q72/" 0 { } { { 0 { 0 ""} 0 90 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 960 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 960 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "425 " "Info: Peak virtual memory: 425 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 22 16:22:07 2012 " "Info: Processing ended: Fri Jun 22 16:22:07 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Info: Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Info: Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 22 16:22:08 2012 " "Info: Processing started: Fri Jun 22 16:22:08 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RS232coincidencecounter -c RS232coincidencecounter " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off RS232coincidencecounter -c RS232coincidencecounter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "448 " "Info: Peak virtual memory: 448 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 22 16:22:16 2012 " "Info: Processing ended: Fri Jun 22 16:22:16 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 22 16:22:17 2012 " "Info: Processing started: Fri Jun 22 16:22:17 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RS232coincidencecounter -c RS232coincidencecounter " "Info: Command: quartus_sta RS232coincidencecounter -c RS232coincidencecounter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RS232coincidencecounter.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'RS232coincidencecounter.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\] baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\] " "Info: create_clock -period 1.000 -name baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\] baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\] data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\] " "Info: create_clock -period 1.000 -name data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\] data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock_50 Clock_50 " "Info: create_clock -period 1.000 -name Clock_50 Clock_50" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name GPIO_29 GPIO_29 " "Info: create_clock -period 1.000 -name GPIO_29 GPIO_29" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name GPIO_7 GPIO_7 " "Info: create_clock -period 1.000 -name GPIO_7 GPIO_7" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name GPIO_3 GPIO_3 " "Info: create_clock -period 1.000 -name GPIO_3 GPIO_3" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name GPIO_33 GPIO_33 " "Info: create_clock -period 1.000 -name GPIO_33 GPIO_33" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock_50\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock_50\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock_50\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock_50\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock_50\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock_50\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock_50\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock_50\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock_50\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock_50\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock_50\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock_50\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock_50\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock_50\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock_50\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock_50\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{Clock_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{Clock_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{Clock_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{Clock_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{Clock_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{Clock_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{Clock_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{Clock_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{Clock_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{Clock_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{Clock_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{Clock_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{Clock_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{Clock_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{Clock_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{Clock_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -31.747 " "Info: Worst-case setup slack is -31.747" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -31.747     -7135.943 data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]  " "Info:   -31.747     -7135.943 data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -30.387     -4190.313 GPIO_3  " "Info:   -30.387     -4190.313 GPIO_3 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -29.634     -4144.329 GPIO_33  " "Info:   -29.634     -4144.329 GPIO_33 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -27.364     -4125.121 GPIO_29  " "Info:   -27.364     -4125.121 GPIO_29 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -26.717     -4088.567 GPIO_7  " "Info:   -26.717     -4088.567 GPIO_7 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.539      -285.145 baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]  " "Info:    -7.539      -285.145 baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.421       -12.958 Clock_50  " "Info:    -1.421       -12.958 Clock_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -25.897 " "Info: Worst-case hold slack is -25.897" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -25.897     -3530.171 GPIO_7  " "Info:   -25.897     -3530.171 GPIO_7 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.668     -3393.440 GPIO_29  " "Info:   -24.668     -3393.440 GPIO_29 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.721     -3262.308 GPIO_33  " "Info:   -21.721     -3262.308 GPIO_33 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.866     -3169.912 GPIO_3  " "Info:   -20.866     -3169.912 GPIO_3 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.784       -16.750 Clock_50  " "Info:    -1.784       -16.750 Clock_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.249       -14.778 baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]  " "Info:    -1.249       -14.778 baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.429         0.000 data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]  " "Info:     4.429         0.000 data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.115 " "Info: Worst-case recovery slack is -6.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.115       -89.737 baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]  " "Info:    -6.115       -89.737 baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.208       -67.704 Clock_50  " "Info:    -5.208       -67.704 Clock_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.369       -99.008 GPIO_3  " "Info:    -1.369       -99.008 GPIO_3 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.058       -39.376 GPIO_33  " "Info:    -1.058       -39.376 GPIO_33 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.774       -59.216 GPIO_29  " "Info:    -0.774       -59.216 GPIO_29 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.471       -24.416 GPIO_7  " "Info:    -0.471       -24.416 GPIO_7 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -30.957 " "Info: Worst-case removal slack is -30.957" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -30.957     -4541.312 GPIO_7  " "Info:   -30.957     -4541.312 GPIO_7 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -29.728     -4393.264 GPIO_29  " "Info:   -29.728     -4393.264 GPIO_29 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -26.862     -4249.360 GPIO_33  " "Info:   -26.862     -4249.360 GPIO_33 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -26.410     -4148.128 GPIO_3  " "Info:   -26.410     -4148.128 GPIO_3 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.139        -0.139 baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]  " "Info:    -0.139        -0.139 baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.523         0.000 Clock_50  " "Info:     0.523         0.000 Clock_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -14.070 " "Info: Worst-case minimum pulse width slack is -14.070" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.070    -10105.351 GPIO_7  " "Info:   -14.070    -10105.351 GPIO_7 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.931     -9941.310 GPIO_29  " "Info:   -13.931     -9941.310 GPIO_29 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.286     -9516.878 GPIO_33  " "Info:   -13.286     -9516.878 GPIO_33 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.911     -9224.371 GPIO_3  " "Info:   -12.911     -9224.371 GPIO_3 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -19.705 Clock_50  " "Info:    -3.000       -19.705 Clock_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693       -72.083 baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]  " "Info:    -2.693       -72.083 baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285      -328.960 data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]  " "Info:    -1.285      -328.960 data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock_50\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock_50\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock_50\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock_50\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock_50\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock_50\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock_50\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock_50\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock_50\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock_50\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock_50\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock_50\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock_50\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock_50\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock_50\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock_50\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{Clock_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{Clock_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{Clock_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{Clock_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{Clock_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{Clock_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{Clock_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{Clock_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{Clock_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{Clock_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{Clock_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{Clock_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{Clock_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{Clock_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{Clock_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{Clock_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -28.742 " "Info: Worst-case setup slack is -28.742" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -28.742     -6421.224 data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]  " "Info:   -28.742     -6421.224 data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -27.415     -3753.181 GPIO_3  " "Info:   -27.415     -3753.181 GPIO_3 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -26.711     -3708.338 GPIO_33  " "Info:   -26.711     -3708.338 GPIO_33 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.581     -3691.586 GPIO_29  " "Info:   -24.581     -3691.586 GPIO_29 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.980     -3662.509 GPIO_7  " "Info:   -23.980     -3662.509 GPIO_7 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.818      -254.864 baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]  " "Info:    -6.818      -254.864 baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.190       -10.313 Clock_50  " "Info:    -1.190       -10.313 Clock_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -23.335 " "Info: Worst-case hold slack is -23.335" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.335     -3163.659 GPIO_7  " "Info:   -23.335     -3163.659 GPIO_7 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.187     -3037.746 GPIO_29  " "Info:   -22.187     -3037.746 GPIO_29 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.436     -2918.254 GPIO_33  " "Info:   -19.436     -2918.254 GPIO_33 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.662     -2835.045 GPIO_3  " "Info:   -18.662     -2835.045 GPIO_3 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.599       -15.129 Clock_50  " "Info:    -1.599       -15.129 Clock_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.230       -14.448 baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]  " "Info:    -1.230       -14.448 baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.170         0.000 data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]  " "Info:     4.170         0.000 data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.391 " "Info: Worst-case recovery slack is -5.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.391       -79.106 baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]  " "Info:    -5.391       -79.106 baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.639       -60.307 Clock_50  " "Info:    -4.639       -60.307 Clock_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.086       -63.872 GPIO_3  " "Info:    -1.086       -63.872 GPIO_3 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.790       -25.280 GPIO_33  " "Info:    -0.790       -25.280 GPIO_33 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.531       -31.632 GPIO_29  " "Info:    -0.531       -31.632 GPIO_29 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.289       -13.056 GPIO_7  " "Info:    -0.289       -13.056 GPIO_7 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -28.094 " "Info: Worst-case removal slack is -28.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -28.094     -4104.784 GPIO_7  " "Info:   -28.094     -4104.784 GPIO_7 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -26.946     -3970.064 GPIO_29  " "Info:   -26.946     -3970.064 GPIO_29 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.274     -3838.416 GPIO_33  " "Info:   -24.274     -3838.416 GPIO_33 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.865     -3746.624 GPIO_3  " "Info:   -23.865     -3746.624 GPIO_3 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.136        -0.136 baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]  " "Info:    -0.136        -0.136 baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383         0.000 Clock_50  " "Info:     0.383         0.000 Clock_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -12.767 " "Info: Worst-case minimum pulse width slack is -12.767" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.767     -9204.070 GPIO_7  " "Info:   -12.767     -9204.070 GPIO_7 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.679     -9016.583 GPIO_29  " "Info:   -12.679     -9016.583 GPIO_29 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.727     -8661.421 GPIO_33  " "Info:   -11.727     -8661.421 GPIO_33 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.473     -8376.661 GPIO_3  " "Info:   -11.473     -8376.661 GPIO_3 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -19.705 Clock_50  " "Info:    -3.000       -19.705 Clock_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649       -72.039 baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]  " "Info:    -2.649       -72.039 baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285      -328.960 data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]  " "Info:    -1.285      -328.960 data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_33\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_29\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_7\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{GPIO_3\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock_50\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock_50\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock_50\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock_50\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock_50\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock_50\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock_50\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock_50\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock_50\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock_50\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock_50\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock_50\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock_50\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock_50\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock_50\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock_50\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_33\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_33\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_29\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_29\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_7\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_7\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{GPIO_3\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{GPIO_3\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{Clock_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{Clock_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{Clock_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{Clock_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{Clock_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{Clock_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{Clock_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{Clock_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{Clock_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{Clock_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{Clock_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{Clock_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{Clock_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{Clock_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{Clock_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{Clock_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.605 " "Info: Worst-case setup slack is -15.605" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.605     -3500.754 data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]  " "Info:   -15.605     -3500.754 data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.343     -2114.896 GPIO_3  " "Info:   -15.343     -2114.896 GPIO_3 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.968     -2090.153 GPIO_33  " "Info:   -14.968     -2090.153 GPIO_33 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.855     -2081.930 GPIO_29  " "Info:   -13.855     -2081.930 GPIO_29 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.476     -2061.110 GPIO_7  " "Info:   -13.476     -2061.110 GPIO_7 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.099      -108.018 baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]  " "Info:    -3.099      -108.018 baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.184        -0.639 Clock_50  " "Info:    -0.184        -0.639 Clock_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -13.093 " "Info: Worst-case hold slack is -13.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.093     -1799.821 GPIO_7  " "Info:   -13.093     -1799.821 GPIO_7 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.336     -1705.120 GPIO_29  " "Info:   -12.336     -1705.120 GPIO_29 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.885     -1641.623 GPIO_33  " "Info:   -10.885     -1641.623 GPIO_33 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.441     -1591.676 GPIO_3  " "Info:   -10.441     -1591.676 GPIO_3 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.068       -10.664 Clock_50  " "Info:    -1.068       -10.664 Clock_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.570       -10.984 baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]  " "Info:    -0.570       -10.984 baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.281         0.000 data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]  " "Info:     2.281         0.000 data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.711 " "Info: Worst-case recovery slack is -2.711" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.711       -39.460 baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]  " "Info:    -2.711       -39.460 baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.269       -29.497 Clock_50  " "Info:    -2.269       -29.497 Clock_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.597       -37.840 GPIO_3  " "Info:    -0.597       -37.840 GPIO_3 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394       -12.624 GPIO_33  " "Info:    -0.394       -12.624 GPIO_33 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.315       -16.496 GPIO_29  " "Info:    -0.315       -16.496 GPIO_29 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.115        -3.664 GPIO_7  " "Info:    -0.115        -3.664 GPIO_7 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -15.664 " "Info: Worst-case removal slack is -15.664" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.664     -2313.888 GPIO_7  " "Info:   -15.664     -2313.888 GPIO_7 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.907     -2212.384 GPIO_29  " "Info:   -14.907     -2212.384 GPIO_29 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.541     -2141.488 GPIO_33  " "Info:   -13.541     -2141.488 GPIO_33 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.285     -2086.048 GPIO_3  " "Info:   -13.285     -2086.048 GPIO_3 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.059        -0.059 baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]  " "Info:    -0.059        -0.059 baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332         0.000 Clock_50  " "Info:     0.332         0.000 Clock_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -7.524 " "Info: Worst-case minimum pulse width slack is -7.524" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.524     -5239.999 GPIO_7  " "Info:    -7.524     -5239.999 GPIO_7 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.369     -5155.796 GPIO_29  " "Info:    -7.369     -5155.796 GPIO_29 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.020     -4933.734 GPIO_33  " "Info:    -7.020     -4933.734 GPIO_33 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.828     -4793.992 GPIO_3  " "Info:    -6.828     -4793.992 GPIO_3 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -28.376 Clock_50  " "Info:    -3.000       -28.376 Clock_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.899      -486.144 data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\]  " "Info:    -1.899      -486.144 data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_u8i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.899      -103.546 baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\]  " "Info:    -1.899      -103.546 baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_s8i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "300 " "Info: Peak virtual memory: 300 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 22 16:22:28 2012 " "Info: Processing ended: Fri Jun 22 16:22:28 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Info: Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1004 s " "Info: Quartus II Full Compilation was successful. 0 errors, 1004 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
