Analysis & Synthesis report for project
Mon Nov 28 22:11:37 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |project|state_m2
 12. State Machine - |project|state
 13. State Machine - |project|top_state
 14. State Machine - |project|UART_SRAM_interface:UART_unit|UART_SRAM_state
 15. State Machine - |project|UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|RXC_state
 16. State Machine - |project|VGA_SRAM_interface:VGA_unit|VGA_SRAM_state
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated
 23. Source assignments for dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated
 24. Parameter Settings for User Entity Instance: Top-level Entity: |project
 25. Parameter Settings for User Entity Instance: VGA_SRAM_interface:VGA_unit
 26. Parameter Settings for User Entity Instance: VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit
 27. Parameter Settings for User Entity Instance: SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component
 28. Parameter Settings for User Entity Instance: dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component
 30. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult5
 31. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult6
 32. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 33. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult4
 34. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult3
 35. altpll Parameter Settings by Entity Instance
 36. altsyncram Parameter Settings by Entity Instance
 37. lpm_mult Parameter Settings by Entity Instance
 38. Port Connectivity Checks: "dual_port_RAM1:dual_port_RAM_inst1"
 39. Port Connectivity Checks: "UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX"
 40. Port Connectivity Checks: "UART_SRAM_interface:UART_unit"
 41. Port Connectivity Checks: "VGA_SRAM_interface:VGA_unit"
 42. Port Connectivity Checks: "PB_Controller:PB_unit"
 43. Elapsed Time Per Partition
 44. Analysis & Synthesis Messages
 45. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Nov 28 22:11:37 2016           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; project                                         ;
; Top-level Entity Name              ; project                                         ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 3,283                                           ;
;     Total combinational functions  ; 3,151                                           ;
;     Dedicated logic registers      ; 1,178                                           ;
; Total registers                    ; 1178                                            ;
; Total pins                         ; 372                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 8,192                                           ;
; Embedded Multiplier 9-bit elements ; 24                                              ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; project            ; project            ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001       ;
; State Machine Processing                                                   ; User-Encoded       ; Auto               ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                  ;
+----------------------------------+-----------------+---------------------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                                     ; Library ;
+----------------------------------+-----------------+---------------------------------------+----------------------------------------------------------------------------------+---------+
; VGA_Param.h                      ; yes             ; User Unspecified File                 ; C:/Users/cobbs/Desktop/Code/Milestone1_Milestone 2/dq5/VGA_Param.h               ;         ;
; define_state.h                   ; yes             ; User Unspecified File                 ; C:/Users/cobbs/Desktop/Code/Milestone1_Milestone 2/dq5/define_state.h            ;         ;
; VGA_SRAM_interface.v             ; yes             ; User Verilog HDL File                 ; C:/Users/cobbs/Desktop/Code/Milestone1_Milestone 2/dq5/VGA_SRAM_interface.v      ;         ;
; VGA_Controller.v                 ; yes             ; User Verilog HDL File                 ; C:/Users/cobbs/Desktop/Code/Milestone1_Milestone 2/dq5/VGA_Controller.v          ;         ;
; UART_SRAM_interface.v            ; yes             ; User Verilog HDL File                 ; C:/Users/cobbs/Desktop/Code/Milestone1_Milestone 2/dq5/UART_SRAM_interface.v     ;         ;
; UART_Receive_Controller.v        ; yes             ; User Verilog HDL File                 ; C:/Users/cobbs/Desktop/Code/Milestone1_Milestone 2/dq5/UART_Receive_Controller.v ;         ;
; SRAM_Controller.v                ; yes             ; User Verilog HDL File                 ; C:/Users/cobbs/Desktop/Code/Milestone1_Milestone 2/dq5/SRAM_Controller.v         ;         ;
; project.v                        ; yes             ; User Verilog HDL File                 ; C:/Users/cobbs/Desktop/Code/Milestone1_Milestone 2/dq5/project.v                 ;         ;
; PB_Controller.v                  ; yes             ; User Verilog HDL File                 ; C:/Users/cobbs/Desktop/Code/Milestone1_Milestone 2/dq5/PB_Controller.v           ;         ;
; dual_port_RAM1.v                 ; yes             ; User Verilog HDL File                 ; C:/Users/cobbs/Desktop/Code/Milestone1_Milestone 2/dq5/dual_port_RAM1.v          ;         ;
; dual_port_RAM0.v                 ; yes             ; User Verilog HDL File                 ; C:/Users/cobbs/Desktop/Code/Milestone1_Milestone 2/dq5/dual_port_RAM0.v          ;         ;
; Clock_100_PLL.v                  ; yes             ; User Wizard-Generated File            ; C:/Users/cobbs/Desktop/Code/Milestone1_Milestone 2/dq5/Clock_100_PLL.v           ;         ;
; dual_port_RAM0.hex               ; yes             ; User Hexadecimal (Intel-Format) File  ; C:/Users/cobbs/Desktop/Code/Milestone1_Milestone 2/dq5/dual_port_RAM0.hex        ;         ;
; dual_port_RAM1.hex               ; yes             ; User Hexadecimal (Intel-Format) File  ; C:/Users/cobbs/Desktop/Code/Milestone1_Milestone 2/dq5/dual_port_RAM1.hex        ;         ;
; altpll.tdf                       ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf                     ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                 ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc                ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc              ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc              ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                 ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc          ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                    ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                 ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                  ;         ;
; altrom.inc                       ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                     ;         ;
; altram.inc                       ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                     ;         ;
; altdpram.inc                     ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                   ;         ;
; db/altsyncram_uq92.tdf           ; yes             ; Auto-Generated Megafunction           ; C:/Users/cobbs/Desktop/Code/Milestone1_Milestone 2/dq5/db/altsyncram_uq92.tdf    ;         ;
; db/altsyncram_tq92.tdf           ; yes             ; Auto-Generated Megafunction           ; C:/Users/cobbs/Desktop/Code/Milestone1_Milestone 2/dq5/db/altsyncram_tq92.tdf    ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf                   ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                ;         ;
; multcore.inc                     ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc                   ;         ;
; bypassff.inc                     ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                   ;         ;
; altshift.inc                     ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                   ;         ;
; db/mult_l8t.tdf                  ; yes             ; Auto-Generated Megafunction           ; C:/Users/cobbs/Desktop/Code/Milestone1_Milestone 2/dq5/db/mult_l8t.tdf           ;         ;
; db/mult_k8t.tdf                  ; yes             ; Auto-Generated Megafunction           ; C:/Users/cobbs/Desktop/Code/Milestone1_Milestone 2/dq5/db/mult_k8t.tdf           ;         ;
; db/mult_r8t.tdf                  ; yes             ; Auto-Generated Megafunction           ; C:/Users/cobbs/Desktop/Code/Milestone1_Milestone 2/dq5/db/mult_r8t.tdf           ;         ;
+----------------------------------+-----------------+---------------------------------------+----------------------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 3,283      ;
;                                             ;            ;
; Total combinational functions               ; 3151       ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 1328       ;
;     -- 3 input functions                    ; 922        ;
;     -- <=2 input functions                  ; 901        ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 1933       ;
;     -- arithmetic mode                      ; 1218       ;
;                                             ;            ;
; Total registers                             ; 1178       ;
;     -- Dedicated logic registers            ; 1178       ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 372        ;
; Total memory bits                           ; 8192       ;
; Embedded Multiplier 9-bit elements          ; 24         ;
; Total PLLs                                  ; 1          ;
;     -- PLLs                                 ; 1          ;
;                                             ;            ;
; Maximum fan-out node                        ; CLOCK_50_I ;
; Maximum fan-out                             ; 1244       ;
; Total fan-out                               ; 16671      ;
; Average fan-out                             ; 3.48       ;
+---------------------------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                               ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                        ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------+--------------+
; |project                                  ; 3151 (2666)       ; 1178 (872)   ; 8192        ; 24           ; 0       ; 12        ; 372  ; 0            ; |project                                                                                                   ; work         ;
;    |PB_Controller:PB_unit|                ; 31 (31)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|PB_Controller:PB_unit                                                                             ; work         ;
;    |SRAM_Controller:SRAM_unit|            ; 3 (3)             ; 53 (53)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|SRAM_Controller:SRAM_unit                                                                         ; work         ;
;       |Clock_100_PLL:Clock_100_PLL_inst|  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst                                        ; work         ;
;          |altpll:altpll_component|        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component                ; work         ;
;    |UART_SRAM_interface:UART_unit|        ; 123 (77)          ; 75 (42)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|UART_SRAM_interface:UART_unit                                                                     ; work         ;
;       |UART_Receive_Controller:UART_RX|   ; 46 (46)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX                                     ; work         ;
;    |VGA_SRAM_interface:VGA_unit|          ; 230 (150)         ; 148 (95)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|VGA_SRAM_interface:VGA_unit                                                                       ; work         ;
;       |VGA_Controller:VGA_unit|           ; 80 (80)           ; 53 (53)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit                                               ; work         ;
;    |dual_port_RAM0:dual_port_RAM_inst0|   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|dual_port_RAM0:dual_port_RAM_inst0                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_tq92:auto_generated| ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated ; work         ;
;    |dual_port_RAM1:dual_port_RAM_inst1|   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|dual_port_RAM1:dual_port_RAM_inst1                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_uq92:auto_generated| ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated ; work         ;
;    |lpm_mult:Mult0|                       ; 14 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |project|lpm_mult:Mult0                                                                                    ; work         ;
;       |mult_k8t:auto_generated|           ; 14 (14)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |project|lpm_mult:Mult0|mult_k8t:auto_generated                                                            ; work         ;
;    |lpm_mult:Mult3|                       ; 14 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |project|lpm_mult:Mult3                                                                                    ; work         ;
;       |mult_r8t:auto_generated|           ; 14 (14)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |project|lpm_mult:Mult3|mult_r8t:auto_generated                                                            ; work         ;
;    |lpm_mult:Mult4|                       ; 14 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |project|lpm_mult:Mult4                                                                                    ; work         ;
;       |mult_r8t:auto_generated|           ; 14 (14)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |project|lpm_mult:Mult4|mult_r8t:auto_generated                                                            ; work         ;
;    |lpm_mult:Mult5|                       ; 28 (0)            ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |project|lpm_mult:Mult5                                                                                    ; work         ;
;       |mult_l8t:auto_generated|           ; 28 (28)           ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |project|lpm_mult:Mult5|mult_l8t:auto_generated                                                            ; work         ;
;    |lpm_mult:Mult6|                       ; 28 (0)            ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |project|lpm_mult:Mult6                                                                                    ; work         ;
;       |mult_l8t:auto_generated|           ; 28 (28)           ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |project|lpm_mult:Mult6|mult_l8t:auto_generated                                                            ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+--------------------+
; Name                                                                                                         ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                ;
+--------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+--------------------+
; dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096 ; dual_port_RAM0.hex ;
; dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096 ; dual_port_RAM1.hex ;
+--------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+--------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 12          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 24          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 12          ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------+------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                     ; IP Include File                                                        ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------+------------------------------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |project|SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst ; C:/Users/cobbs/Desktop/Code/Milestone1_Milestone 2/dq5/Clock_100_PLL.v ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------+------------------------------------------------------------------------+


Encoding Type:  User-Encoded
+-----------------------------------------------------------------------------------------------------+
; State Machine - |project|state_m2                                                                   ;
+-------------------------------+-------------+-------------+-------------+-------------+-------------+
; Name                          ; state_m2~21 ; state_m2~20 ; state_m2~19 ; state_m2~18 ; state_m2~17 ;
+-------------------------------+-------------+-------------+-------------+-------------+-------------+
; state_m2.M2_IDLE              ; 0           ; 0           ; 0           ; 0           ; 0           ;
; state_m2.delay_0              ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state_m2.delay_1              ; 0           ; 0           ; 0           ; 1           ; 0           ;
; state_m2.reading              ; 0           ; 0           ; 1           ; 0           ; 0           ;
; state_m2.Delay_For_Reading1   ; 0           ; 0           ; 1           ; 0           ; 1           ;
; state_m2.Delay_For_Reading2   ; 0           ; 0           ; 1           ; 1           ; 0           ;
; state_m2.Delay_For_Reading3   ; 0           ; 0           ; 1           ; 1           ; 1           ;
; state_m2.T_0                  ; 0           ; 1           ; 0           ; 0           ; 1           ;
; state_m2.T_1                  ; 0           ; 1           ; 0           ; 1           ; 0           ;
; state_m2.T_2                  ; 0           ; 1           ; 0           ; 1           ; 1           ;
; state_m2.T_3                  ; 0           ; 1           ; 1           ; 0           ; 0           ;
; state_m2.T_4                  ; 0           ; 1           ; 1           ; 0           ; 1           ;
; state_m2.T_5                  ; 0           ; 1           ; 1           ; 1           ; 0           ;
; state_m2.T_6                  ; 0           ; 1           ; 1           ; 1           ; 1           ;
; state_m2.T_7                  ; 1           ; 0           ; 0           ; 0           ; 0           ;
; state_m2.Delay_For_waiting_T1 ; 1           ; 0           ; 0           ; 0           ; 1           ;
; state_m2.Delay_For_writing_T2 ; 1           ; 0           ; 0           ; 1           ; 0           ;
; state_m2.Delay_For_writing_T3 ; 1           ; 0           ; 0           ; 1           ; 1           ;
; state_m2.Delay_For_writing_T4 ; 1           ; 0           ; 1           ; 0           ; 0           ;
; state_m2.S_0                  ; 1           ; 0           ; 1           ; 1           ; 0           ;
; state_m2.S_1                  ; 1           ; 0           ; 1           ; 1           ; 1           ;
; state_m2.S_2                  ; 1           ; 1           ; 0           ; 0           ; 0           ;
; state_m2.S_3                  ; 1           ; 1           ; 0           ; 0           ; 1           ;
; state_m2.finish1              ; 1           ; 1           ; 0           ; 1           ; 0           ;
; state_m2.finish2              ; 1           ; 1           ; 0           ; 1           ; 1           ;
; state_m2.finish3              ; 1           ; 1           ; 1           ; 0           ; 0           ;
; state_m2.finish4              ; 1           ; 1           ; 1           ; 0           ; 1           ;
+-------------------------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  User-Encoded
+----------------------------------------------------------------------------------------------+
; State Machine - |project|state                                                               ;
+-----------------+----------+----------+----------+----------+----------+----------+----------+
; Name            ; state~21 ; state~20 ; state~19 ; state~18 ; state~17 ; state~16 ; state~15 ;
+-----------------+----------+----------+----------+----------+----------+----------+----------+
; state.M_IDLE    ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; state.intial_0  ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.intial_1  ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ;
; state.intial_2  ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; state.intial_3  ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ;
; state.intial_4  ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; state.intial_5  ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ; 0        ;
; state.intial_6  ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ; 1        ;
; state.intial_7  ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ;
; state.intial_8  ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; state.intial_9  ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ; 0        ;
; state.intial_10 ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ; 1        ;
; state.intial_11 ; 0        ; 0        ; 0        ; 1        ; 1        ; 0        ; 0        ;
; state.intial_12 ; 0        ; 0        ; 0        ; 1        ; 1        ; 0        ; 1        ;
; state.intial_13 ; 0        ; 0        ; 0        ; 1        ; 1        ; 1        ; 0        ;
; state.intial_14 ; 0        ; 0        ; 0        ; 1        ; 1        ; 1        ; 1        ;
; state.intial_15 ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ;
; state.intial_16 ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; state.intial_17 ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ; 0        ;
; state.intial_18 ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ; 1        ;
; state.intial_19 ; 0        ; 0        ; 1        ; 0        ; 1        ; 0        ; 0        ;
; state.intial_20 ; 0        ; 0        ; 1        ; 0        ; 1        ; 0        ; 1        ;
; state.intial_21 ; 0        ; 0        ; 1        ; 0        ; 1        ; 1        ; 0        ;
; state.intial_22 ; 0        ; 0        ; 1        ; 0        ; 1        ; 1        ; 1        ;
; state.common_0  ; 0        ; 0        ; 1        ; 1        ; 0        ; 0        ; 0        ;
; state.common_1  ; 0        ; 0        ; 1        ; 1        ; 0        ; 0        ; 1        ;
; state.common_2  ; 0        ; 0        ; 1        ; 1        ; 0        ; 1        ; 0        ;
; state.common_3  ; 0        ; 0        ; 1        ; 1        ; 0        ; 1        ; 1        ;
; state.common_4  ; 0        ; 0        ; 1        ; 1        ; 1        ; 0        ; 0        ;
; state.common_5  ; 0        ; 0        ; 1        ; 1        ; 1        ; 0        ; 1        ;
; state.common_6  ; 0        ; 0        ; 1        ; 1        ; 1        ; 1        ; 0        ;
; state.common_7  ; 0        ; 0        ; 1        ; 1        ; 1        ; 1        ; 1        ;
; state.common_8  ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; state.common_9  ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.common_10 ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ; 0        ;
; state.common_11 ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; state.common_12 ; 0        ; 1        ; 0        ; 0        ; 1        ; 0        ; 0        ;
; state.common_13 ; 0        ; 1        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; state.common_14 ; 0        ; 1        ; 0        ; 0        ; 1        ; 1        ; 0        ;
; state.common_15 ; 0        ; 1        ; 0        ; 0        ; 1        ; 1        ; 1        ;
; state.end_0     ; 0        ; 1        ; 0        ; 1        ; 0        ; 0        ; 0        ;
; state.end_1     ; 0        ; 1        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; state.end_2     ; 0        ; 1        ; 0        ; 1        ; 0        ; 1        ; 0        ;
; state.end_3     ; 0        ; 1        ; 0        ; 1        ; 0        ; 1        ; 1        ;
; state.end_4     ; 0        ; 1        ; 0        ; 1        ; 1        ; 0        ; 0        ;
; state.end_5     ; 0        ; 1        ; 0        ; 1        ; 1        ; 0        ; 1        ;
; state.end_6     ; 0        ; 1        ; 0        ; 1        ; 1        ; 1        ; 0        ;
; state.end_7     ; 0        ; 1        ; 0        ; 1        ; 1        ; 1        ; 1        ;
; state.end_8     ; 0        ; 1        ; 1        ; 0        ; 0        ; 0        ; 0        ;
; state.end_9     ; 0        ; 1        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; state.end_10    ; 0        ; 1        ; 1        ; 0        ; 0        ; 1        ; 0        ;
; state.end_11    ; 0        ; 1        ; 1        ; 0        ; 0        ; 1        ; 1        ;
; state.end_12    ; 0        ; 1        ; 1        ; 0        ; 1        ; 0        ; 0        ;
; state.end_13    ; 0        ; 1        ; 1        ; 0        ; 1        ; 0        ; 1        ;
; state.end_14    ; 0        ; 1        ; 1        ; 0        ; 1        ; 1        ; 0        ;
; state.end_15    ; 0        ; 1        ; 1        ; 0        ; 1        ; 1        ; 1        ;
; state.end_16    ; 0        ; 1        ; 1        ; 1        ; 0        ; 0        ; 0        ;
; state.end_17    ; 0        ; 1        ; 1        ; 1        ; 0        ; 0        ; 1        ;
; state.end_18    ; 0        ; 1        ; 1        ; 1        ; 0        ; 1        ; 0        ;
; state.end_19    ; 0        ; 1        ; 1        ; 1        ; 0        ; 1        ; 1        ;
; state.end_20    ; 0        ; 1        ; 1        ; 1        ; 1        ; 0        ; 0        ;
; state.end_21    ; 0        ; 1        ; 1        ; 1        ; 1        ; 0        ; 1        ;
; state.end_22    ; 0        ; 1        ; 1        ; 1        ; 1        ; 1        ; 0        ;
; state.end_23    ; 0        ; 1        ; 1        ; 1        ; 1        ; 1        ; 1        ;
; state.end_24    ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; state.end_25    ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.end_26    ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ;
; state.end_27    ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; state.end_28    ; 1        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ;
; state.end_29    ; 1        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; state.end_30    ; 1        ; 0        ; 0        ; 0        ; 1        ; 1        ; 0        ;
; state.end_31    ; 1        ; 0        ; 0        ; 0        ; 1        ; 1        ; 1        ;
; state.end_32    ; 1        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ;
; state.end_33    ; 1        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; state.end_34    ; 1        ; 0        ; 0        ; 1        ; 0        ; 1        ; 0        ;
+-----------------+----------+----------+----------+----------+----------+----------+----------+


Encoding Type:  User-Encoded
+------------------------------------------------------------------------+
; State Machine - |project|top_state                                     ;
+----------------------------+--------------+--------------+-------------+
; Name                       ; top_state~11 ; top_state~10 ; top_state~9 ;
+----------------------------+--------------+--------------+-------------+
; top_state.S_IDLE           ; 0            ; 0            ; 0           ;
; top_state.S_ENABLE_UART_RX ; 0            ; 0            ; 1           ;
; top_state.S_WAIT_UART_RX   ; 0            ; 1            ; 0           ;
; top_state.S_ONE            ; 0            ; 1            ; 1           ;
; top_state.S_TWO            ; 1            ; 0            ; 0           ;
+----------------------------+--------------+--------------+-------------+


Encoding Type:  User-Encoded
+---------------------------------------------------------------------------------------------------------------+
; State Machine - |project|UART_SRAM_interface:UART_unit|UART_SRAM_state                                        ;
+------------------------------------------------+--------------------+--------------------+--------------------+
; Name                                           ; UART_SRAM_state~13 ; UART_SRAM_state~12 ; UART_SRAM_state~11 ;
+------------------------------------------------+--------------------+--------------------+--------------------+
; UART_SRAM_state.S_US_IDLE                      ; 0                  ; 0                  ; 0                  ;
; UART_SRAM_state.S_US_STRIP_FILE_HEADER_1       ; 0                  ; 0                  ; 1                  ;
; UART_SRAM_state.S_US_STRIP_FILE_HEADER_2       ; 0                  ; 1                  ; 0                  ;
; UART_SRAM_state.S_US_START_FIRST_BYTE_RECEIVE  ; 0                  ; 1                  ; 1                  ;
; UART_SRAM_state.S_US_WRITE_FIRST_BYTE          ; 1                  ; 0                  ; 0                  ;
; UART_SRAM_state.S_US_START_SECOND_BYTE_RECEIVE ; 1                  ; 0                  ; 1                  ;
; UART_SRAM_state.S_US_WRITE_SECOND_BYTE         ; 1                  ; 1                  ; 0                  ;
+------------------------------------------------+--------------------+--------------------+--------------------+


Encoding Type:  User-Encoded
+--------------------------------------------------------------------------------------------------+
; State Machine - |project|UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|RXC_state ;
+-------------------------------+-------------+----------------------------------------------------+
; Name                          ; RXC_state~9 ; RXC_state~8                                        ;
+-------------------------------+-------------+----------------------------------------------------+
; RXC_state.S_RXC_IDLE          ; 0           ; 0                                                  ;
; RXC_state.S_RXC_SYNC          ; 0           ; 1                                                  ;
; RXC_state.S_RXC_ASSEMBLE_DATA ; 1           ; 0                                                  ;
; RXC_state.S_RXC_STOP_BIT      ; 1           ; 1                                                  ;
+-------------------------------+-------------+----------------------------------------------------+


Encoding Type:  User-Encoded
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |project|VGA_SRAM_interface:VGA_unit|VGA_SRAM_state                                                       ;
+-------------------------------------------+-------------------+-------------------+-------------------+-------------------+
; Name                                      ; VGA_SRAM_state~17 ; VGA_SRAM_state~16 ; VGA_SRAM_state~15 ; VGA_SRAM_state~14 ;
+-------------------------------------------+-------------------+-------------------+-------------------+-------------------+
; VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW    ; 0                 ; 0                 ; 0                 ; 0                 ;
; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_1 ; 0                 ; 0                 ; 0                 ; 1                 ;
; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_2 ; 0                 ; 0                 ; 1                 ; 0                 ;
; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_3 ; 0                 ; 0                 ; 1                 ; 1                 ;
; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_4 ; 0                 ; 1                 ; 0                 ; 0                 ;
; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_5 ; 0                 ; 1                 ; 0                 ; 1                 ;
; VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0    ; 0                 ; 1                 ; 1                 ; 0                 ;
; VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_1    ; 0                 ; 1                 ; 1                 ; 1                 ;
; VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2    ; 1                 ; 0                 ; 0                 ; 0                 ;
; VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_3    ; 1                 ; 0                 ; 0                 ; 1                 ;
+-------------------------------------------+-------------------+-------------------+-------------------+-------------------+


+-------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                              ;
+--------------------------------------------+----------------------------------------------------+
; Register name                              ; Reason for Removal                                 ;
+--------------------------------------------+----------------------------------------------------+
; pixcount[0,1]                              ; Stuck at GND due to stuck port data_in             ;
; M2_done                                    ; Stuck at VCC due to stuck port data_in             ;
; write_enable_b[1]                          ; Stuck at GND due to stuck port data_in             ;
; VGA_SRAM_interface:VGA_unit|VGA_red[0]     ; Merged with VGA_SRAM_interface:VGA_unit|VGA_red[1] ;
; VGA_SRAM_interface:VGA_unit|VGA_green[0,1] ; Merged with VGA_SRAM_interface:VGA_unit|VGA_red[1] ;
; VGA_SRAM_interface:VGA_unit|VGA_blue[0,1]  ; Merged with VGA_SRAM_interface:VGA_unit|VGA_red[1] ;
; write_data_b[0][24]                        ; Merged with write_data_b[0][23]                    ;
; write_data_b[0][25]                        ; Merged with write_data_b[0][23]                    ;
; write_data_b[0][26]                        ; Merged with write_data_b[0][23]                    ;
; write_data_b[0][27]                        ; Merged with write_data_b[0][23]                    ;
; write_data_b[0][28]                        ; Merged with write_data_b[0][23]                    ;
; write_data_b[0][29]                        ; Merged with write_data_b[0][23]                    ;
; write_data_b[0][30]                        ; Merged with write_data_b[0][23]                    ;
; write_data_b[0][31]                        ; Merged with write_data_b[0][23]                    ;
; changecount[2]                             ; Stuck at GND due to stuck port data_in             ;
; state_m2~22                                ; Lost fanout                                        ;
; state_m2~23                                ; Lost fanout                                        ;
; top_state~12                               ; Lost fanout                                        ;
; track_read_address[18]                     ; Lost fanout                                        ;
; M2_address[18]                             ; Lost fanout                                        ;
; Uodd[16..31]                               ; Lost fanout                                        ;
; Vodd[16..31]                               ; Lost fanout                                        ;
; Total Number of Removed Registers = 55     ;                                                    ;
+--------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                          ;
+------------------------+--------------------+----------------------------------------+
; Register name          ; Reason for Removal ; Registers Removed due to This Register ;
+------------------------+--------------------+----------------------------------------+
; track_read_address[18] ; Lost Fanouts       ; M2_address[18]                         ;
+------------------------+--------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1178  ;
; Number of registers using Synchronous Clear  ; 225   ;
; Number of registers using Synchronous Load   ; 319   ;
; Number of registers using Asynchronous Clear ; 993   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1006  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------+
; Inverted Register Statistics                                                  ;
+---------------------------------------------------------------------+---------+
; Inverted Register                                                   ; Fan out ;
+---------------------------------------------------------------------+---------+
; V_add[8]                                                            ; 4       ;
; write_address[9]                                                    ; 4       ;
; U_add[9]                                                            ; 4       ;
; write_address[10]                                                   ; 4       ;
; U_add[10]                                                           ; 4       ;
; write_address[11]                                                   ; 4       ;
; write_address[12]                                                   ; 4       ;
; U_add[12]                                                           ; 4       ;
; write_address[13]                                                   ; 4       ;
; V_add[13]                                                           ; 4       ;
; V_add[14]                                                           ; 4       ;
; V_add[15]                                                           ; 4       ;
; U_add[15]                                                           ; 4       ;
; write_address[17]                                                   ; 4       ;
; SRAM_Controller:SRAM_unit|SRAM_WE_N_O                               ; 17      ;
; SRAM_Controller:SRAM_unit|SRAM_CE_N_O                               ; 2       ;
; M2_enable                                                           ; 2       ;
; UART_SRAM_interface:UART_unit|SRAM_we_n                             ; 3       ;
; M1_we_n                                                             ; 2       ;
; VGA_enable                                                          ; 14      ;
; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|Empty ; 13      ;
; PB_Controller:PB_unit|clock_1kHz_buf                                ; 1       ;
; PB_Controller:PB_unit|clock_1kHz                                    ; 3       ;
; Total number of inverted registers = 23                             ;         ;
+---------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------+
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |project|row_count[1]                                                                 ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |project|U_add[8]                                                                     ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |project|V_add[17]                                                                    ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |project|SRAM_Controller:SRAM_unit|SRAM_ADDRESS_O[10]                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |project|UART_SRAM_interface:UART_unit|SRAM_write_data[13]                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |project|UART_SRAM_interface:UART_unit|SRAM_write_data[6]                             ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |project|pixcount[7]                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |project|UART_SRAM_interface:UART_unit|new_line_count[1]                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |project|M1_write_data[7]                                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |project|UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_buffer[3] ;
; 5:1                ; 48 bits   ; 144 LEs       ; 96 LEs               ; 48 LEs                 ; Yes        ; |project|SpBuff[1][13]                                                                ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |project|RGBreg[32]                                                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |project|RGBreg[21]                                                                   ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |project|RGBreg[5]                                                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |project|RGBreg[44]                                                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |project|Vprime[0]                                                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |project|Uprime[7]                                                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |project|Uprime[15]                                                                   ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |project|Y[11]                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |project|Vprime[15]                                                                   ;
; 6:1                ; 24 bits   ; 96 LEs        ; 72 LEs               ; 24 LEs                 ; Yes        ; |project|VGA_SRAM_interface:VGA_unit|VGA_blue[7]                                      ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |project|write_count[6]                                                               ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |project|M2_write_data[3]                                                             ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |project|address_b[1][2]                                                              ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |project|U[1][3]                                                                      ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |project|V[3][4]                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |project|U[4][4]                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |project|V[4][3]                                                                      ;
; 7:1                ; 18 bits   ; 72 LEs        ; 18 LEs               ; 54 LEs                 ; Yes        ; |project|Y_add[15]                                                                    ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |project|write_data_b[0][4]                                                           ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |project|S[0][18]                                                                     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |project|V[5][1]                                                                      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |project|U[5][2]                                                                      ;
; 7:1                ; 18 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |project|UART_SRAM_interface:UART_unit|SRAM_address[7]                                ;
; 9:1                ; 3 bits    ; 18 LEs        ; 3 LEs                ; 15 LEs                 ; Yes        ; |project|UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_count[1]  ;
; 9:1                ; 32 bits   ; 192 LEs       ; 64 LEs               ; 128 LEs                ; Yes        ; |project|S[1][15]                                                                     ;
; 9:1                ; 19 bits   ; 114 LEs       ; 57 LEs               ; 57 LEs                 ; Yes        ; |project|track_write_address[17]                                                      ;
; 9:1                ; 7 bits    ; 42 LEs        ; 7 LEs                ; 35 LEs                 ; Yes        ; |project|Scount[5]                                                                    ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |project|address_b[0][1]                                                              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |project|Sbuff[3]                                                                     ;
; 10:1               ; 64 bits   ; 384 LEs       ; 128 LEs              ; 256 LEs                ; Yes        ; |project|Sprime[0][15]                                                                ;
; 10:1               ; 10 bits   ; 60 LEs        ; 10 LEs               ; 50 LEs                 ; Yes        ; |project|UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|clock_count[8] ;
; 11:1               ; 12 bits   ; 84 LEs        ; 12 LEs               ; 72 LEs                 ; Yes        ; |project|write_address[15]                                                            ;
; 12:1               ; 2 bits    ; 16 LEs        ; 2 LEs                ; 14 LEs                 ; Yes        ; |project|VGA_SRAM_interface:VGA_unit|SRAM_address[1]                                  ;
; 12:1               ; 16 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |project|VGA_SRAM_interface:VGA_unit|SRAM_address[14]                                 ;
; 11:1               ; 3 bits    ; 21 LEs        ; 9 LEs                ; 12 LEs                 ; Yes        ; |project|address_b[0][4]                                                              ;
; 15:1               ; 4 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |project|address_a[0][2]                                                              ;
; 18:1               ; 2 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |project|address_a[0][4]                                                              ;
; 19:1               ; 19 bits   ; 228 LEs       ; 76 LEs               ; 152 LEs                ; Yes        ; |project|M2_address[4]                                                                ;
; 18:1               ; 4 bits    ; 48 LEs        ; 12 LEs               ; 36 LEs                 ; Yes        ; |project|address_a[1][4]                                                              ;
; 18:1               ; 2 bits    ; 24 LEs        ; 10 LEs               ; 14 LEs                 ; Yes        ; |project|address_a[1][6]                                                              ;
; 20:1               ; 32 bits   ; 416 LEs       ; 64 LEs               ; 352 LEs                ; Yes        ; |project|Uodd[4]                                                                      ;
; 20:1               ; 32 bits   ; 416 LEs       ; 64 LEs               ; 352 LEs                ; Yes        ; |project|Vodd[12]                                                                     ;
; 20:1               ; 16 bits   ; 208 LEs       ; 16 LEs               ; 192 LEs                ; Yes        ; |project|Rreg[25]                                                                     ;
; 21:1               ; 32 bits   ; 448 LEs       ; 64 LEs               ; 384 LEs                ; Yes        ; |project|Breg[15]                                                                     ;
; 29:1               ; 17 bits   ; 323 LEs       ; 153 LEs              ; 170 LEs                ; Yes        ; |project|M1_address[7]                                                                ;
; 36:1               ; 32 bits   ; 768 LEs       ; 64 LEs               ; 704 LEs                ; Yes        ; |project|Greg[22]                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |project|SRAM_Controller:SRAM_unit|SRAM_write_data_buf[15]                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |project|U_add[10]                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |project|V_add[13]                                                                    ;
; 11:1               ; 6 bits    ; 42 LEs        ; 6 LEs                ; 36 LEs                 ; Yes        ; |project|write_address[10]                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |project|VGA_SRAM_interface:VGA_unit|VGA_SRAM_state                                   ;
; 3:1                ; 96 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; No         ; |project|OP1[0]                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |project|OP3[17]                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |project|Gout[2]                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |project|Rout[0]                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |project|Bout[4]                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |project|op1                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |project|op1[3]                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |project|op6                                                                          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; No         ; |project|op5[0]                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |project|op6[7]                                                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |project|Sbuff                                                                        ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |project|ROWcount                                                                     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |project|Selector751                                                                  ;
; 8:1                ; 5 bits    ; 25 LEs        ; 20 LEs               ; 5 LEs                  ; No         ; |project|Selector5                                                                    ;
; 9:1                ; 22 bits   ; 132 LEs       ; 88 LEs               ; 44 LEs                 ; No         ; |project|op2[0]                                                                       ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |project|Selector738                                                                  ;
; 11:1               ; 4 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; No         ; |project|UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|Selector0      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |project ;
+----------------+--------------------+-----------------------------------+
; Parameter Name ; Value              ; Type                              ;
+----------------+--------------------+-----------------------------------+
; U_OFFSET       ; 001001011000000000 ; Unsigned Binary                   ;
; V_OFFSET       ; 001110000100000000 ; Unsigned Binary                   ;
; RGB_OFFSET     ; 100011111000000000 ; Unsigned Binary                   ;
+----------------+--------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_SRAM_interface:VGA_unit ;
+------------------+-------+-----------------------------------------------+
; Parameter Name   ; Value ; Type                                          ;
+------------------+-------+-----------------------------------------------+
; VIEW_AREA_LEFT   ; 160   ; Signed Integer                                ;
; VIEW_AREA_RIGHT  ; 480   ; Signed Integer                                ;
; VIEW_AREA_TOP    ; 120   ; Signed Integer                                ;
; VIEW_AREA_BOTTOM ; 360   ; Signed Integer                                ;
+------------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit ;
+----------------+------------+--------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                               ;
+----------------+------------+--------------------------------------------------------------------+
; H_SYNC_CYC     ; 0001100000 ; Unsigned Binary                                                    ;
; H_SYNC_BACK    ; 0000110000 ; Unsigned Binary                                                    ;
; H_SYNC_ACT     ; 1010000000 ; Unsigned Binary                                                    ;
; H_SYNC_TOTAL   ; 1100100000 ; Unsigned Binary                                                    ;
; V_SYNC_CYC     ; 0000000010 ; Unsigned Binary                                                    ;
; V_SYNC_BACK    ; 0000011111 ; Unsigned Binary                                                    ;
; V_SYNC_ACT     ; 0111100000 ; Unsigned Binary                                                    ;
; V_SYNC_TOTAL   ; 1000001100 ; Unsigned Binary                                                    ;
; X_START        ; 0010010000 ; Unsigned Binary                                                    ;
; Y_START        ; 0000100001 ; Unsigned Binary                                                    ;
+----------------+------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                        ;
+-------------------------------+-------------------+-----------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                                     ;
; PLL_TYPE                      ; FAST              ; Untyped                                                                     ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                                     ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                     ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                                     ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                     ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                     ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                              ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                     ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                     ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                     ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                     ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                     ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                                              ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                                              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                     ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                     ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                     ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                     ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                     ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                     ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                                     ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                     ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                     ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                     ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                     ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                     ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                     ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                                     ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                                     ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                                     ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                                     ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                                                     ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                                                     ;
; CLK0_MULTIPLY_BY              ; 2                 ; Signed Integer                                                              ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                     ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                     ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                     ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                                     ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                                     ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                                     ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                                     ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                                                     ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                                                     ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                                                              ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                     ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                     ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                     ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                                     ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                     ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                     ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                                     ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                                     ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                                     ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                                     ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                     ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                     ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                     ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                     ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                     ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                     ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                     ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                     ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                     ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                                     ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                                     ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                                     ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                                     ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                                                     ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                                                     ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                              ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                     ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                     ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                                     ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                                     ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                     ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                     ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                     ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                     ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                     ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                     ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                     ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                     ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                     ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                     ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                     ;
; VCO_MIN                       ; 0                 ; Untyped                                                                     ;
; VCO_MAX                       ; 0                 ; Untyped                                                                     ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                     ;
; PFD_MIN                       ; 0                 ; Untyped                                                                     ;
; PFD_MAX                       ; 0                 ; Untyped                                                                     ;
; M_INITIAL                     ; 0                 ; Untyped                                                                     ;
; M                             ; 0                 ; Untyped                                                                     ;
; N                             ; 1                 ; Untyped                                                                     ;
; M2                            ; 1                 ; Untyped                                                                     ;
; N2                            ; 1                 ; Untyped                                                                     ;
; SS                            ; 1                 ; Untyped                                                                     ;
; C0_HIGH                       ; 0                 ; Untyped                                                                     ;
; C1_HIGH                       ; 0                 ; Untyped                                                                     ;
; C2_HIGH                       ; 0                 ; Untyped                                                                     ;
; C3_HIGH                       ; 0                 ; Untyped                                                                     ;
; C4_HIGH                       ; 0                 ; Untyped                                                                     ;
; C5_HIGH                       ; 0                 ; Untyped                                                                     ;
; C6_HIGH                       ; 0                 ; Untyped                                                                     ;
; C7_HIGH                       ; 0                 ; Untyped                                                                     ;
; C8_HIGH                       ; 0                 ; Untyped                                                                     ;
; C9_HIGH                       ; 0                 ; Untyped                                                                     ;
; C0_LOW                        ; 0                 ; Untyped                                                                     ;
; C1_LOW                        ; 0                 ; Untyped                                                                     ;
; C2_LOW                        ; 0                 ; Untyped                                                                     ;
; C3_LOW                        ; 0                 ; Untyped                                                                     ;
; C4_LOW                        ; 0                 ; Untyped                                                                     ;
; C5_LOW                        ; 0                 ; Untyped                                                                     ;
; C6_LOW                        ; 0                 ; Untyped                                                                     ;
; C7_LOW                        ; 0                 ; Untyped                                                                     ;
; C8_LOW                        ; 0                 ; Untyped                                                                     ;
; C9_LOW                        ; 0                 ; Untyped                                                                     ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                     ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                     ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                     ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                     ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                     ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                     ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                     ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                     ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                     ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                     ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                     ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                     ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                     ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                     ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                     ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                     ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                     ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                     ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                     ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                     ;
; C0_PH                         ; 0                 ; Untyped                                                                     ;
; C1_PH                         ; 0                 ; Untyped                                                                     ;
; C2_PH                         ; 0                 ; Untyped                                                                     ;
; C3_PH                         ; 0                 ; Untyped                                                                     ;
; C4_PH                         ; 0                 ; Untyped                                                                     ;
; C5_PH                         ; 0                 ; Untyped                                                                     ;
; C6_PH                         ; 0                 ; Untyped                                                                     ;
; C7_PH                         ; 0                 ; Untyped                                                                     ;
; C8_PH                         ; 0                 ; Untyped                                                                     ;
; C9_PH                         ; 0                 ; Untyped                                                                     ;
; L0_HIGH                       ; 1                 ; Untyped                                                                     ;
; L1_HIGH                       ; 1                 ; Untyped                                                                     ;
; G0_HIGH                       ; 1                 ; Untyped                                                                     ;
; G1_HIGH                       ; 1                 ; Untyped                                                                     ;
; G2_HIGH                       ; 1                 ; Untyped                                                                     ;
; G3_HIGH                       ; 1                 ; Untyped                                                                     ;
; E0_HIGH                       ; 1                 ; Untyped                                                                     ;
; E1_HIGH                       ; 1                 ; Untyped                                                                     ;
; E2_HIGH                       ; 1                 ; Untyped                                                                     ;
; E3_HIGH                       ; 1                 ; Untyped                                                                     ;
; L0_LOW                        ; 1                 ; Untyped                                                                     ;
; L1_LOW                        ; 1                 ; Untyped                                                                     ;
; G0_LOW                        ; 1                 ; Untyped                                                                     ;
; G1_LOW                        ; 1                 ; Untyped                                                                     ;
; G2_LOW                        ; 1                 ; Untyped                                                                     ;
; G3_LOW                        ; 1                 ; Untyped                                                                     ;
; E0_LOW                        ; 1                 ; Untyped                                                                     ;
; E1_LOW                        ; 1                 ; Untyped                                                                     ;
; E2_LOW                        ; 1                 ; Untyped                                                                     ;
; E3_LOW                        ; 1                 ; Untyped                                                                     ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                     ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                     ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                     ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                     ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                     ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                     ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                     ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                     ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                     ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                     ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                     ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                     ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                     ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                     ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                     ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                     ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                     ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                     ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                     ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                     ;
; L0_PH                         ; 0                 ; Untyped                                                                     ;
; L1_PH                         ; 0                 ; Untyped                                                                     ;
; G0_PH                         ; 0                 ; Untyped                                                                     ;
; G1_PH                         ; 0                 ; Untyped                                                                     ;
; G2_PH                         ; 0                 ; Untyped                                                                     ;
; G3_PH                         ; 0                 ; Untyped                                                                     ;
; E0_PH                         ; 0                 ; Untyped                                                                     ;
; E1_PH                         ; 0                 ; Untyped                                                                     ;
; E2_PH                         ; 0                 ; Untyped                                                                     ;
; E3_PH                         ; 0                 ; Untyped                                                                     ;
; M_PH                          ; 0                 ; Untyped                                                                     ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                     ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                     ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                     ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                     ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                     ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                     ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                     ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                     ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                     ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                     ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                     ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                     ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                     ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                     ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                     ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                     ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                     ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                     ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                     ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                     ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                     ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                     ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                     ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                     ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                     ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                     ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                     ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                     ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                     ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                     ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                     ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                     ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                     ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                     ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                     ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                     ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                     ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                     ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                     ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                     ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                     ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                     ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                     ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                     ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                                     ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                                     ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                                     ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                                                                     ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                                                     ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                                     ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                                     ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                                     ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                                     ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                     ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                     ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                     ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                     ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                     ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                     ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                     ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                     ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                     ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                     ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                     ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                     ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                                                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                                     ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                                     ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                     ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                                                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                              ;
+-------------------------------+-------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                      ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 32                   ; Signed Integer                                      ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                      ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                      ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; dual_port_RAM1.hex   ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_uq92      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                      ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 32                   ; Signed Integer                                      ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                      ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                      ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; dual_port_RAM0.hex   ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_tq92      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult5                   ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32         ; Untyped             ;
; LPM_WIDTHB                                     ; 32         ; Untyped             ;
; LPM_WIDTHP                                     ; 64         ; Untyped             ;
; LPM_WIDTHR                                     ; 64         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_l8t   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult6                   ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32         ; Untyped             ;
; LPM_WIDTHB                                     ; 32         ; Untyped             ;
; LPM_WIDTHP                                     ; 64         ; Untyped             ;
; LPM_WIDTHR                                     ; 64         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_l8t   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                   ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 18         ; Untyped             ;
; LPM_WIDTHB                                     ; 32         ; Untyped             ;
; LPM_WIDTHP                                     ; 50         ; Untyped             ;
; LPM_WIDTHR                                     ; 50         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k8t   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult4                   ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 17         ; Untyped             ;
; LPM_WIDTHB                                     ; 32         ; Untyped             ;
; LPM_WIDTHP                                     ; 49         ; Untyped             ;
; LPM_WIDTHR                                     ; 49         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_r8t   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult3                   ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 17         ; Untyped             ;
; LPM_WIDTHB                                     ; 32         ; Untyped             ;
; LPM_WIDTHP                                     ; 49         ; Untyped             ;
; LPM_WIDTHR                                     ; 49         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_r8t   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                       ;
+-------------------------------+------------------------------------------------------------------------------------+
; Name                          ; Value                                                                              ;
+-------------------------------+------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                  ;
; Entity Instance               ; SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                             ;
;     -- PLL_TYPE               ; FAST                                                                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                  ;
+-------------------------------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                               ;
+-------------------------------------------+--------------------------------------------------------------------+
; Name                                      ; Value                                                              ;
+-------------------------------------------+--------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                  ;
; Entity Instance                           ; dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                    ;
;     -- WIDTH_A                            ; 32                                                                 ;
;     -- NUMWORDS_A                         ; 128                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 32                                                                 ;
;     -- NUMWORDS_B                         ; 128                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                    ;
;     -- WIDTH_A                            ; 32                                                                 ;
;     -- NUMWORDS_A                         ; 128                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 32                                                                 ;
;     -- NUMWORDS_B                         ; 128                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
+-------------------------------------------+--------------------------------------------------------------------+


+--------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance         ;
+---------------------------------------+----------------+
; Name                                  ; Value          ;
+---------------------------------------+----------------+
; Number of entity instances            ; 5              ;
; Entity Instance                       ; lpm_mult:Mult5 ;
;     -- LPM_WIDTHA                     ; 32             ;
;     -- LPM_WIDTHB                     ; 32             ;
;     -- LPM_WIDTHP                     ; 64             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult6 ;
;     -- LPM_WIDTHA                     ; 32             ;
;     -- LPM_WIDTHB                     ; 32             ;
;     -- LPM_WIDTHP                     ; 64             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 18             ;
;     -- LPM_WIDTHB                     ; 32             ;
;     -- LPM_WIDTHP                     ; 50             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult4 ;
;     -- LPM_WIDTHA                     ; 17             ;
;     -- LPM_WIDTHB                     ; 32             ;
;     -- LPM_WIDTHP                     ; 49             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 17             ;
;     -- LPM_WIDTHB                     ; 32             ;
;     -- LPM_WIDTHP                     ; 49             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
+---------------------------------------+----------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "dual_port_RAM1:dual_port_RAM_inst1" ;
+--------+-------+----------+------------------------------------+
; Port   ; Type  ; Severity ; Details                            ;
+--------+-------+----------+------------------------------------+
; data_a ; Input ; Info     ; Stuck at GND                       ;
; data_b ; Input ; Info     ; Stuck at GND                       ;
; wren_a ; Input ; Info     ; Stuck at GND                       ;
; wren_b ; Input ; Info     ; Stuck at GND                       ;
+--------+-------+----------+------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX" ;
+---------+--------+----------+-------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                     ;
+---------+--------+----------+-------------------------------------------------------------+
; Overrun ; Output ; Info     ; Explicitly unconnected                                      ;
+---------+--------+----------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_SRAM_interface:UART_unit"                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Frame_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "VGA_SRAM_interface:VGA_unit"     ;
+---------------------------+-------+----------+--------------+
; Port                      ; Type  ; Severity ; Details      ;
+---------------------------+-------+----------+--------------+
; SRAM_base_address[13..9]  ; Input ; Info     ; Stuck at VCC ;
; SRAM_base_address[16..14] ; Input ; Info     ; Stuck at GND ;
; SRAM_base_address[8..0]   ; Input ; Info     ; Stuck at GND ;
; SRAM_base_address[17]     ; Input ; Info     ; Stuck at VCC ;
+---------------------------+-------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PB_Controller:PB_unit"                                                                         ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; PB_pushed[3..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:10     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Nov 28 22:11:22 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file vga_sram_interface.v
    Info (12023): Found entity 1: VGA_SRAM_interface
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: VGA_Controller
Info (12021): Found 1 design units, including 1 entities, in source file uart_sram_interface.v
    Info (12023): Found entity 1: UART_SRAM_interface
Info (12021): Found 1 design units, including 1 entities, in source file uart_receive_controller.v
    Info (12023): Found entity 1: UART_Receive_Controller
Info (12021): Found 1 design units, including 1 entities, in source file tb_sram_emulator.v
    Info (12023): Found entity 1: tb_SRAM_Emulator
Info (12021): Found 1 design units, including 1 entities, in source file tb_project_v2.v
    Info (12023): Found entity 1: tb_project_v2
Warning (10274): Verilog HDL macro warning at tb_project.v(33): overriding existing definition for macro "OUTPUT_FILE_NAME", which was defined in "tb_project_v2.v", line 35
Warning (10274): Verilog HDL macro warning at tb_project.v(42): overriding existing definition for macro "INPUT_FILE_NAME", which was defined in "tb_project_v2.v", line 42
Info (12021): Found 1 design units, including 1 entities, in source file tb_project.v
    Info (12023): Found entity 1: tb_project
Info (12021): Found 1 design units, including 1 entities, in source file sram_controller.v
    Info (12023): Found entity 1: SRAM_Controller
Info (12021): Found 1 design units, including 1 entities, in source file project.v
    Info (12023): Found entity 1: project
Info (12021): Found 1 design units, including 1 entities, in source file pb_controller.v
    Info (12023): Found entity 1: PB_Controller
Info (12021): Found 1 design units, including 1 entities, in source file dual_port_ram1.v
    Info (12023): Found entity 1: dual_port_RAM1
Info (12021): Found 1 design units, including 1 entities, in source file dual_port_ram0.v
    Info (12023): Found entity 1: dual_port_RAM0
Info (12021): Found 1 design units, including 1 entities, in source file convert_hex_to_seven_segment.v
    Info (12023): Found entity 1: convert_hex_to_seven_segment
Info (12021): Found 1 design units, including 1 entities, in source file clock_100_pll.v
    Info (12023): Found entity 1: Clock_100_PLL
Info (12127): Elaborating entity "project" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at project.v(179): object "start_flag" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at project.v(318): object "rect_row_count" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at project.v(319): object "rect_col_count" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at project.v(320): object "rect_width_count" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at project.v(321): object "rect_height_count" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at project.v(1417): object "write_data_a" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at project.v(1485): object "Srow" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at project.v(254): truncated value with size 19 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at project.v(601): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at project.v(620): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at project.v(1427): truncated value with size 18 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at project.v(1553): truncated value with size 7 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at project.v(1587): truncated value with size 9 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at project.v(1588): truncated value with size 7 to match size of target (6)
Warning (10030): Net "write_data_b[1]" at project.v(1418) has no driver or initial value, using a default initial value '0'
Warning (10034): Output port "SEVEN_SEGMENT_N_O" at project.v(25) has no driver
Warning (10034): Output port "LED_GREEN_O" at project.v(26) has no driver
Warning (10034): Output port "READ_ADDRESS_O" at project.v(52) has no driver
Info (12128): Elaborating entity "PB_Controller" for hierarchy "PB_Controller:PB_unit"
Info (12128): Elaborating entity "VGA_SRAM_interface" for hierarchy "VGA_SRAM_interface:VGA_unit"
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit"
Info (12128): Elaborating entity "UART_SRAM_interface" for hierarchy "UART_SRAM_interface:UART_unit"
Info (12128): Elaborating entity "UART_Receive_Controller" for hierarchy "UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX"
Info (12128): Elaborating entity "SRAM_Controller" for hierarchy "SRAM_Controller:SRAM_unit"
Info (12128): Elaborating entity "Clock_100_PLL" for hierarchy "SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable0" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout0" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout1" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "dual_port_RAM1" for hierarchy "dual_port_RAM1:dual_port_RAM_inst1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "dual_port_RAM1.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uq92.tdf
    Info (12023): Found entity 1: altsyncram_uq92
Info (12128): Elaborating entity "altsyncram_uq92" for hierarchy "dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated"
Info (12128): Elaborating entity "dual_port_RAM0" for hierarchy "dual_port_RAM0:dual_port_RAM_inst0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "dual_port_RAM0.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tq92.tdf
    Info (12023): Found entity 1: altsyncram_tq92
Info (12128): Elaborating entity "altsyncram_tq92" for hierarchy "dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated"
Info (278001): Inferred 5 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult5"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult6"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult4"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult3"
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult5"
Info (12133): Instantiated megafunction "lpm_mult:Mult5" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf
    Info (12023): Found entity 1: mult_l8t
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult0"
Info (12133): Instantiated megafunction "lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "50"
    Info (12134): Parameter "LPM_WIDTHR" = "50"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_k8t.tdf
    Info (12023): Found entity 1: mult_k8t
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult4"
Info (12133): Instantiated megafunction "lpm_mult:Mult4" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "49"
    Info (12134): Parameter "LPM_WIDTHR" = "49"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_r8t.tdf
    Info (12023): Found entity 1: mult_r8t
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult3"
Info (12133): Instantiated megafunction "lpm_mult:Mult3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "49"
    Info (12134): Parameter "LPM_WIDTHR" = "49"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "lpm_mult:Mult6|mult_l8t:auto_generated|mac_mult7"
        Warning (14320): Synthesized away node "lpm_mult:Mult6|mult_l8t:auto_generated|mac_out8"
        Warning (14320): Synthesized away node "lpm_mult:Mult5|mult_l8t:auto_generated|mac_mult7"
        Warning (14320): Synthesized away node "lpm_mult:Mult5|mult_l8t:auto_generated|mac_out8"
Info (13014): Ignored 294 buffer(s)
    Info (13019): Ignored 294 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[0][0]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[0][1]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[0][2]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[0][3]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[0][4]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[0][5]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[0][6]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[1][0]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[1][1]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[1][2]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[1][3]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[1][4]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[1][5]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[1][6]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[2][0]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[2][1]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[2][2]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[2][3]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[2][4]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[2][5]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[2][6]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[3][0]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[3][1]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[3][2]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[3][3]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[3][4]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[3][5]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[3][6]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[4][0]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[4][1]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[4][2]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[4][3]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[4][4]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[4][5]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[4][6]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[5][0]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[5][1]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[5][2]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[5][3]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[5][4]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[5][5]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[5][6]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[6][0]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[6][1]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[6][2]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[6][3]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[6][4]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[6][5]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[6][6]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[7][0]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[7][1]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[7][2]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[7][3]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[7][4]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[7][5]" is stuck at GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[7][6]" is stuck at GND
    Warning (13410): Pin "LED_GREEN_O[0]" is stuck at GND
    Warning (13410): Pin "LED_GREEN_O[1]" is stuck at GND
    Warning (13410): Pin "LED_GREEN_O[2]" is stuck at GND
    Warning (13410): Pin "LED_GREEN_O[3]" is stuck at GND
    Warning (13410): Pin "LED_GREEN_O[4]" is stuck at GND
    Warning (13410): Pin "LED_GREEN_O[5]" is stuck at GND
    Warning (13410): Pin "LED_GREEN_O[6]" is stuck at GND
    Warning (13410): Pin "LED_GREEN_O[7]" is stuck at GND
    Warning (13410): Pin "LED_GREEN_O[8]" is stuck at GND
    Warning (13410): Pin "VGA_SYNC_O" is stuck at GND
    Warning (13410): Pin "UART_TX_O" is stuck at VCC
    Warning (13410): Pin "READ_ADDRESS_O[0]" is stuck at GND
    Warning (13410): Pin "READ_ADDRESS_O[1]" is stuck at GND
    Warning (13410): Pin "READ_ADDRESS_O[2]" is stuck at GND
    Warning (13410): Pin "READ_ADDRESS_O[3]" is stuck at GND
    Warning (13410): Pin "READ_ADDRESS_O[4]" is stuck at GND
    Warning (13410): Pin "READ_ADDRESS_O[5]" is stuck at GND
    Warning (13410): Pin "READ_ADDRESS_O[6]" is stuck at GND
    Warning (13410): Pin "WRITE_DATA_B_O[1][0]" is stuck at GND
    Warning (13410): Pin "WRITE_DATA_B_O[1][1]" is stuck at GND
    Warning (13410): Pin "WRITE_DATA_B_O[1][2]" is stuck at GND
    Warning (13410): Pin "WRITE_DATA_B_O[1][3]" is stuck at GND
    Warning (13410): Pin "WRITE_DATA_B_O[1][4]" is stuck at GND
    Warning (13410): Pin "WRITE_DATA_B_O[1][5]" is stuck at GND
    Warning (13410): Pin "WRITE_DATA_B_O[1][6]" is stuck at GND
    Warning (13410): Pin "WRITE_DATA_B_O[1][7]" is stuck at GND
    Warning (13410): Pin "WRITE_DATA_B_O[1][8]" is stuck at GND
    Warning (13410): Pin "WRITE_DATA_B_O[1][9]" is stuck at GND
    Warning (13410): Pin "WRITE_DATA_B_O[1][10]" is stuck at GND
    Warning (13410): Pin "WRITE_DATA_B_O[1][11]" is stuck at GND
    Warning (13410): Pin "WRITE_DATA_B_O[1][12]" is stuck at GND
    Warning (13410): Pin "WRITE_DATA_B_O[1][13]" is stuck at GND
    Warning (13410): Pin "WRITE_DATA_B_O[1][14]" is stuck at GND
    Warning (13410): Pin "WRITE_DATA_B_O[1][15]" is stuck at GND
    Warning (13410): Pin "WRITE_DATA_B_O[1][16]" is stuck at GND
    Warning (13410): Pin "WRITE_DATA_B_O[1][17]" is stuck at GND
    Warning (13410): Pin "WRITE_DATA_B_O[1][18]" is stuck at GND
    Warning (13410): Pin "WRITE_DATA_B_O[1][19]" is stuck at GND
    Warning (13410): Pin "WRITE_DATA_B_O[1][20]" is stuck at GND
    Warning (13410): Pin "WRITE_DATA_B_O[1][21]" is stuck at GND
    Warning (13410): Pin "WRITE_DATA_B_O[1][22]" is stuck at GND
    Warning (13410): Pin "WRITE_DATA_B_O[1][23]" is stuck at GND
    Warning (13410): Pin "WRITE_DATA_B_O[1][24]" is stuck at GND
    Warning (13410): Pin "WRITE_DATA_B_O[1][25]" is stuck at GND
    Warning (13410): Pin "WRITE_DATA_B_O[1][26]" is stuck at GND
    Warning (13410): Pin "WRITE_DATA_B_O[1][27]" is stuck at GND
    Warning (13410): Pin "WRITE_DATA_B_O[1][28]" is stuck at GND
    Warning (13410): Pin "WRITE_DATA_B_O[1][29]" is stuck at GND
    Warning (13410): Pin "WRITE_DATA_B_O[1][30]" is stuck at GND
    Warning (13410): Pin "WRITE_DATA_B_O[1][31]" is stuck at GND
    Warning (13410): Pin "WRITE_ENABLE_B_O[1]" is stuck at GND
Info (17049): 37 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/cobbs/Desktop/Code/Milestone1_Milestone 2/dq5/project.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 20 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "PUSH_BUTTON_I[1]"
    Warning (15610): No output dependent on input pin "PUSH_BUTTON_I[2]"
    Warning (15610): No output dependent on input pin "PUSH_BUTTON_I[3]"
    Warning (15610): No output dependent on input pin "SWITCH_I[0]"
    Warning (15610): No output dependent on input pin "SWITCH_I[1]"
    Warning (15610): No output dependent on input pin "SWITCH_I[2]"
    Warning (15610): No output dependent on input pin "SWITCH_I[3]"
    Warning (15610): No output dependent on input pin "SWITCH_I[4]"
    Warning (15610): No output dependent on input pin "SWITCH_I[5]"
    Warning (15610): No output dependent on input pin "SWITCH_I[6]"
    Warning (15610): No output dependent on input pin "SWITCH_I[7]"
    Warning (15610): No output dependent on input pin "SWITCH_I[8]"
    Warning (15610): No output dependent on input pin "SWITCH_I[9]"
    Warning (15610): No output dependent on input pin "SWITCH_I[10]"
    Warning (15610): No output dependent on input pin "SWITCH_I[11]"
    Warning (15610): No output dependent on input pin "SWITCH_I[12]"
    Warning (15610): No output dependent on input pin "SWITCH_I[13]"
    Warning (15610): No output dependent on input pin "SWITCH_I[14]"
    Warning (15610): No output dependent on input pin "SWITCH_I[15]"
    Warning (15610): No output dependent on input pin "SWITCH_I[16]"
Info (21057): Implemented 3762 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 24 input pins
    Info (21059): Implemented 332 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 3301 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 24 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 155 warnings
    Info: Peak virtual memory: 534 megabytes
    Info: Processing ended: Mon Nov 28 22:11:37 2016
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:14


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/cobbs/Desktop/Code/Milestone1_Milestone 2/dq5/project.map.smsg.


