

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Sun Feb 12 17:50:16 2023

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og1 
     1                           	processor	18F57Q43
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	text2,global,reloc=2,class=CODE,delta=1
    10                           	psect	text3,global,reloc=2,class=CODE,delta=1
    11                           	psect	text4,global,reloc=2,class=CODE,delta=1
    12                           	psect	text5,global,reloc=4,class=CODE,delta=1
    13                           	psect	text6,global,reloc=4,class=CODE,delta=1
    14                           	psect	ivt0x400,global,reloc=2,class=CODE,delta=1,noexec,keep,optim=
    15                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    16                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    17                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    18                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    19   000000                     
    20                           ; Generated 17/06/2022 GMT
    21                           ; 
    22                           ; Copyright Â© 2022, Microchip Technology Inc. and its subsidiaries ("Microchip")
    23                           ; All rights reserved.
    24                           ; 
    25                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    26                           ; 
    27                           ; Redistribution and use in source and binary forms, with or without modification, are
    28                           ; permitted provided that the following conditions are met:
    29                           ; 
    30                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    31                           ;        conditions and the following disclaimer.
    32                           ; 
    33                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    34                           ;        of conditions and the following disclaimer in the documentation and/or other
    35                           ;        materials provided with the distribution. Publication is not required when
    36                           ;        this file is used in an embedded application.
    37                           ; 
    38                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    39                           ;        software without specific prior written permission.
    40                           ; 
    41                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    42                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    43                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    44                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    45                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    46                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    47                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    48                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    49                           ; 
    50                           ; 
    51                           ; Code-generator required, PIC18F57Q43 Definitions
    52                           ; 
    53                           ; SFR Addresses
    54   000000                     _ODCONF	set	1066
    55   000000                     _SLRCONF	set	1067
    56   000000                     _INLVLF	set	1068
    57   000000                     _WPUF	set	1065
    58   000000                     _LATFbits	set	1219
    59   000000                     _OSCCON1	set	173
    60   000000                     _OSCFRQ	set	177
    61   000000                     _TMR0L	set	792
    62   000000                     _TMR0H	set	793
    63   000000                     _IPR3bits	set	869
    64   000000                     _PIE3bits	set	1185
    65   000000                     _INTCON0bits	set	1238
    66   000000                     _PIR3bits	set	1201
    67   000000                     _LATF	set	1219
    68   000000                     _ANSELF	set	1064
    69   000000                     _IVTBASEL	set	1117
    70   000000                     _IVTBASEH	set	1118
    71   000000                     _IVTBASEU	set	1119
    72   000000                     _TRISF	set	1227
    73   000000                     _T0CON1bits	set	795
    74   000000                     _T0CON0bits	set	794
    75                           
    76                           ; #config settings
    77                           
    78                           	psect	cinit
    79   000594                     __pcinit:
    80                           	callstack 0
    81   000594                     start_initialization:
    82                           	callstack 0
    83   000594                     __initialization:
    84                           	callstack 0
    85                           
    86                           ;
    87                           ; Setup IVTBASE
    88                           ;
    89   000594  0104               	movlb	4
    90   000596  0E00               	movlw	(ivt0x400_base shr 0)& (0+255)
    91   000598  6F5D               	movwf	93,b
    92   00059A  0E04               	movlw	(ivt0x400_base shr (0+8))& (0+255)
    93   00059C  6F5E               	movwf	94,b
    94   00059E  0E00               	movlw	(ivt0x400_base shr (0+16))& (0+255)
    95   0005A0  6F5F               	movwf	95,b
    96   0005A2                     end_of_initialization:
    97                           	callstack 0
    98   0005A2                     __end_of__initialization:
    99                           	callstack 0
   100   0005A2  0100               	movlb	0
   101   0005A4  EFBD  F002         	goto	_main	;jump to C main() function
   102                           
   103                           	psect	cstackCOMRAM
   104   000501                     __pcstackCOMRAM:
   105                           	callstack 0
   106   000501                     ??_TimerInit:
   107   000501                     
   108                           ; 1 bytes @ 0x0
   109   000501                     	ds	2
   110   000503                     TimerInit@MT:
   111                           	callstack 0
   112                           
   113                           ; 1 bytes @ 0x2
   114   000503                     	ds	1
   115   000504                     
   116                           ; 2 bytes @ 0x3
   117   000504                     	ds	2
   118   000506                     
   119                           ; 3 bytes @ 0x5
   120   000506                     	ds	3
   121   000509                     
   122                           ; 1 bytes @ 0x8
   123 ;;
   124 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   125 ;;
   126 ;; *************** function _main *****************
   127 ;; Defined at:
   128 ;;		line 18 in file "main.c"
   129 ;; Parameters:    Size  Location     Type
   130 ;;  argc            2    3[COMRAM] int 
   131 ;;  argv            3    5[COMRAM] PTR PTR unsigned char 
   132 ;; Auto vars:     Size  Location     Type
   133 ;;		None
   134 ;; Return value:  Size  Location     Type
   135 ;;                  2    3[COMRAM] int 
   136 ;; Registers used:
   137 ;;		wreg, status,2, status,0, cstack
   138 ;; Tracked objects:
   139 ;;		On entry : 0/0
   140 ;;		On exit  : 0/0
   141 ;;		Unchanged: 0/0
   142 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   143 ;;      Params:         5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   144 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   145 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   146 ;;      Totals:         5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   147 ;;Total ram usage:        5 bytes
   148 ;; Hardware stack levels required when called: 3
   149 ;; This function calls:
   150 ;;		_ConfiGPIO
   151 ;;		_ConfigClock
   152 ;;		_Interrupt_Config
   153 ;;		_TimerInit
   154 ;; This function is called by:
   155 ;;		Startup code after reset
   156 ;; This function uses a non-reentrant model
   157 ;;
   158                           
   159                           	psect	text0
   160   00057A                     __ptext0:
   161                           	callstack 0
   162   00057A                     _main:
   163                           	callstack 124
   164   00057A                     
   165                           ;main.c: 19:     ConfigClock();
   166   00057A  ECE7  F002         	call	_ConfigClock	;wreg free
   167   00057E                     
   168                           ;main.c: 20:     ConfiGPIO();
   169   00057E  ECD4  F002         	call	_ConfiGPIO	;wreg free
   170   000582                     
   171                           ;main.c: 21:     Interrupt_Config();
   172   000582  ECAC  F002         	call	_Interrupt_Config	;wreg free
   173   000586                     
   174                           ;main.c: 22:     TimerInit(Timer_16bit);
   175   000586  0E01               	movlw	1
   176   000588  EC7F  F002         	call	_TimerInit
   177   00058C                     l67:
   178                           
   179                           ;main.c: 27:     }
   180   00058C  EFC6  F002         	goto	l67
   181   000590  EF7D  F002         	goto	start
   182   000594                     __end_of_main:
   183                           	callstack 0
   184                           
   185 ;; *************** function _TimerInit *****************
   186 ;; Defined at:
   187 ;;		line 13 in file "TIMER.c"
   188 ;; Parameters:    Size  Location     Type
   189 ;;  MT              1    wreg     enum E2
   190 ;; Auto vars:     Size  Location     Type
   191 ;;  MT              1    2[COMRAM] enum E2
   192 ;; Return value:  Size  Location     Type
   193 ;;                  1    wreg      void 
   194 ;; Registers used:
   195 ;;		wreg, status,2, status,0
   196 ;; Tracked objects:
   197 ;;		On entry : 0/0
   198 ;;		On exit  : 0/0
   199 ;;		Unchanged: 0/0
   200 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   201 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   202 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   203 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   204 ;;      Totals:         3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   205 ;;Total ram usage:        3 bytes
   206 ;; Hardware stack levels used: 1
   207 ;; Hardware stack levels required when called: 2
   208 ;; This function calls:
   209 ;;		Nothing
   210 ;; This function is called by:
   211 ;;		_main
   212 ;; This function uses a non-reentrant model
   213 ;;
   214                           
   215                           	psect	text1
   216   0004FE                     __ptext1:
   217                           	callstack 0
   218   0004FE                     _TimerInit:
   219                           	callstack 124
   220                           
   221                           ;incstack = 0
   222                           ;TimerInit@MT stored from wreg
   223   0004FE  6E03               	movwf	TimerInit@MT^(0+1280),c
   224   000500                     
   225                           ;TIMER.c: 15:     switch(MT){
   226   000500  EF96  F002         	goto	l785
   227   000504                     l86:
   228                           
   229                           ;TIMER.c: 21:             T0CON0bits.EN = 0;
   230   000504  0103               	movlb	3	; () banked
   231   000506  9F1A               	bcf	26,7,b	;volatile
   232                           
   233                           ;TIMER.c: 22:             T0CON0bits.MD16 = 1;
   234   000508  891A               	bsf	26,4,b	;volatile
   235                           
   236                           ;TIMER.c: 23:             T0CON0bits.OUT = 0b0000;
   237   00050A  9B1A               	bcf	26,5,b	;volatile
   238   00050C                     
   239                           ; BSR set to: 3
   240                           ;TIMER.c: 24:             T0CON1bits.CS = 0b010;
   241   00050C  511B               	movf	27,w,b	;volatile
   242   00050E  0B1F               	andlw	-225
   243   000510  0940               	iorlw	64
   244   000512  6F1B               	movwf	27,b	;volatile
   245   000514                     
   246                           ; BSR set to: 3
   247                           ;TIMER.c: 25:             T0CON1bits.ASYNC = 0;
   248   000514  991B               	bcf	27,4,b	;volatile
   249                           
   250                           ;TIMER.c: 26:             T0CON1bits.CKPS = 0b0110;
   251   000516  511B               	movf	27,w,b	;volatile
   252   000518  0BF0               	andlw	-16
   253   00051A  0906               	iorlw	6
   254   00051C  6F1B               	movwf	27,b	;volatile
   255                           
   256                           ;TIMER.c: 27:             TMR0H = 0X6D;
   257   00051E  0E6D               	movlw	109
   258   000520  6F19               	movwf	25,b	;volatile
   259                           
   260                           ;TIMER.c: 28:             TMR0L = 0X83;
   261   000522  0E83               	movlw	131
   262   000524  6F18               	movwf	24,b	;volatile
   263   000526                     
   264                           ; BSR set to: 3
   265                           ;TIMER.c: 30:             T0CON0bits.EN = 1;
   266   000526  8F1A               	bsf	26,7,b	;volatile
   267                           
   268                           ;TIMER.c: 31:             break;
   269   000528  EFAB  F002         	goto	l87
   270   00052C                     l785:
   271   00052C  5003               	movf	TimerInit@MT^(0+1280),w,c
   272   00052E  6E01               	movwf	??_TimerInit^(0+1280),c
   273   000530  6A02               	clrf	(??_TimerInit+1)^(0+1280),c
   274                           
   275                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
   276                           ; Switch size 1, requested type "simple"
   277                           ; Number of cases is 1, Range of values is 0 to 0
   278                           ; switch strategies available:
   279                           ; Name         Instructions Cycles
   280                           ; simple_byte            4     3 (average)
   281                           ;	Chosen strategy is simple_byte
   282   000532  5002               	movf	(??_TimerInit+1)^(0+1280),w,c
   283   000534  0A00               	xorlw	0	; case 0
   284   000536  B4D8               	btfsc	status,2,c
   285   000538  EFA0  F002         	goto	l855
   286   00053C  EFAB  F002         	goto	l87
   287   000540                     l855:
   288                           
   289                           ; Switch size 1, requested type "simple"
   290                           ; Number of cases is 2, Range of values is 0 to 1
   291                           ; switch strategies available:
   292                           ; Name         Instructions Cycles
   293                           ; simple_byte            7     4 (average)
   294                           ;	Chosen strategy is simple_byte
   295   000540  5001               	movf	??_TimerInit^(0+1280),w,c
   296   000542  0A00               	xorlw	0	; case 0
   297   000544  B4D8               	btfsc	status,2,c
   298   000546  EFAB  F002         	goto	l87
   299   00054A  0A01               	xorlw	1	; case 1
   300   00054C  B4D8               	btfsc	status,2,c
   301   00054E  EF82  F002         	goto	l86
   302   000552  EFAB  F002         	goto	l87
   303   000556                     l87:
   304   000556  0012               	return		;funcret
   305   000558                     __end_of_TimerInit:
   306                           	callstack 0
   307                           
   308 ;; *************** function _Interrupt_Config *****************
   309 ;; Defined at:
   310 ;;		line 6 in file "../Ejemplo7_Timer.X/Interrupt.c"
   311 ;; Parameters:    Size  Location     Type
   312 ;;		None
   313 ;; Auto vars:     Size  Location     Type
   314 ;;		None
   315 ;; Return value:  Size  Location     Type
   316 ;;                  1    wreg      void 
   317 ;; Registers used:
   318 ;;		wreg, status,2
   319 ;; Tracked objects:
   320 ;;		On entry : 0/0
   321 ;;		On exit  : 0/0
   322 ;;		Unchanged: 0/0
   323 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   324 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   325 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   326 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   327 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   328 ;;Total ram usage:        0 bytes
   329 ;; Hardware stack levels used: 1
   330 ;; Hardware stack levels required when called: 2
   331 ;; This function calls:
   332 ;;		Nothing
   333 ;; This function is called by:
   334 ;;		_main
   335 ;; This function uses a non-reentrant model
   336 ;;
   337                           
   338                           	psect	text2
   339   000558                     __ptext2:
   340                           	callstack 0
   341   000558                     _Interrupt_Config:
   342                           	callstack 124
   343   000558                     
   344                           ;../Ejemplo7_Timer.X/Interrupt.c: 9:   INTCON0bits.IPEN = 1;
   345   000558  8AD6               	bsf	214,5,c	;volatile
   346                           
   347                           ;../Ejemplo7_Timer.X/Interrupt.c: 10:   INTCON0bits.GIEH = 1;
   348   00055A  8ED6               	bsf	214,7,c	;volatile
   349                           
   350                           ;../Ejemplo7_Timer.X/Interrupt.c: 11:   INTCON0bits.GIEL = 1;
   351   00055C  8CD6               	bsf	214,6,c	;volatile
   352                           
   353                           ;../Ejemplo7_Timer.X/Interrupt.c: 13:   PIE3bits.TMR0IE = 1;
   354   00055E  8EA1               	bsf	161,7,c	;volatile
   355                           
   356                           ;../Ejemplo7_Timer.X/Interrupt.c: 14:   PIR3bits.TMR0IF = 0;
   357   000560  9EB1               	bcf	177,7,c	;volatile
   358                           
   359                           ;../Ejemplo7_Timer.X/Interrupt.c: 15:   IPR3bits.TMR0IP = 1;
   360   000562  0103               	movlb	3	; () banked
   361   000564  8F65               	bsf	101,7,b	;volatile
   362                           
   363                           ;../Ejemplo7_Timer.X/Interrupt.c: 22:   (INTCON0bits.GIE = 0);
   364   000566  9ED6               	bcf	214,7,c	;volatile
   365   000568                     
   366                           ; BSR set to: 3
   367                           ;../Ejemplo7_Timer.X/Interrupt.c: 23:   IVTBASEU= 0x00;
   368   000568  0E00               	movlw	0
   369   00056A  0104               	movlb	4	; () banked
   370   00056C  6F5F               	movwf	95,b	;volatile
   371                           
   372                           ;../Ejemplo7_Timer.X/Interrupt.c: 24:   IVTBASEH= 0x04;
   373   00056E  0E04               	movlw	4
   374   000570  6F5E               	movwf	94,b	;volatile
   375                           
   376                           ;../Ejemplo7_Timer.X/Interrupt.c: 25:   IVTBASEL= 0x00;
   377   000572  0E00               	movlw	0
   378   000574  6F5D               	movwf	93,b	;volatile
   379   000576                     
   380                           ; BSR set to: 4
   381                           ;../Ejemplo7_Timer.X/Interrupt.c: 26:   (INTCON0bits.GIE = 1);
   382   000576  8ED6               	bsf	214,7,c	;volatile
   383   000578                     
   384                           ; BSR set to: 4
   385   000578  0012               	return		;funcret
   386   00057A                     __end_of_Interrupt_Config:
   387                           	callstack 0
   388                           
   389 ;; *************** function _ConfigClock *****************
   390 ;; Defined at:
   391 ;;		line 64 in file "../Ejemplo7_Timer.X/Config.c"
   392 ;; Parameters:    Size  Location     Type
   393 ;;		None
   394 ;; Auto vars:     Size  Location     Type
   395 ;;		None
   396 ;; Return value:  Size  Location     Type
   397 ;;                  1    wreg      void 
   398 ;; Registers used:
   399 ;;		wreg, status,2
   400 ;; Tracked objects:
   401 ;;		On entry : 0/0
   402 ;;		On exit  : 0/0
   403 ;;		Unchanged: 0/0
   404 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   405 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   406 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   407 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   408 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   409 ;;Total ram usage:        0 bytes
   410 ;; Hardware stack levels used: 1
   411 ;; Hardware stack levels required when called: 2
   412 ;; This function calls:
   413 ;;		Nothing
   414 ;; This function is called by:
   415 ;;		_main
   416 ;; This function uses a non-reentrant model
   417 ;;
   418                           
   419                           	psect	text3
   420   0005CE                     __ptext3:
   421                           	callstack 0
   422   0005CE                     _ConfigClock:
   423                           	callstack 124
   424   0005CE  0E60               	movlw	96
   425   0005D0  0100               	movlb	0	; () banked
   426   0005D2  6FAD               	movwf	173,b	;volatile
   427   0005D4  0E08               	movlw	8
   428   0005D6  6FB1               	movwf	177,b	;volatile
   429   0005D8                     
   430                           ; BSR set to: 0
   431   0005D8  0012               	return		;funcret
   432   0005DA                     __end_of_ConfigClock:
   433                           	callstack 0
   434                           
   435 ;; *************** function _ConfiGPIO *****************
   436 ;; Defined at:
   437 ;;		line 33 in file "main.c"
   438 ;; Parameters:    Size  Location     Type
   439 ;;		None
   440 ;; Auto vars:     Size  Location     Type
   441 ;;		None
   442 ;; Return value:  Size  Location     Type
   443 ;;                  1    wreg      void 
   444 ;; Registers used:
   445 ;;		status,2, status,0
   446 ;; Tracked objects:
   447 ;;		On entry : 0/0
   448 ;;		On exit  : 0/0
   449 ;;		Unchanged: 0/0
   450 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   451 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   452 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   453 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   454 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   455 ;;Total ram usage:        0 bytes
   456 ;; Hardware stack levels used: 1
   457 ;; Hardware stack levels required when called: 2
   458 ;; This function calls:
   459 ;;		Nothing
   460 ;; This function is called by:
   461 ;;		_main
   462 ;; This function uses a non-reentrant model
   463 ;;
   464                           
   465                           	psect	text4
   466   0005A8                     __ptext4:
   467                           	callstack 0
   468   0005A8                     _ConfiGPIO:
   469                           	callstack 124
   470   0005A8                     
   471                           ;main.c: 36:     TRISF &= ~(1<<3);
   472   0005A8  96CB               	bcf	203,3,c	;volatile
   473                           
   474                           ;main.c: 37:     ANSELF &= ~(1<<3);
   475   0005AA  0104               	movlb	4	; () banked
   476   0005AC  9728               	bcf	40,3,b	;volatile
   477                           
   478                           ;main.c: 38:     WPUF &= ~(1<<3);
   479   0005AE  9729               	bcf	41,3,b	;volatile
   480                           
   481                           ;main.c: 39:     INLVLF &= ~(1<<3);
   482   0005B0  972C               	bcf	44,3,b	;volatile
   483                           
   484                           ;main.c: 40:     SLRCONF |= (1<<3);
   485   0005B2  872B               	bsf	43,3,b	;volatile
   486                           
   487                           ;main.c: 41:     ODCONF &= ~(1<<3);
   488   0005B4  972A               	bcf	42,3,b	;volatile
   489   0005B6                     
   490                           ; BSR set to: 4
   491                           ;main.c: 42:     LATFbits.LATF3 =0;
   492   0005B6  96C3               	bcf	195,3,c	;volatile
   493   0005B8                     
   494                           ; BSR set to: 4
   495   0005B8  0012               	return		;funcret
   496   0005BA                     __end_of_ConfiGPIO:
   497                           	callstack 0
   498                           
   499 ;; *************** function _DEFAULT_ISR *****************
   500 ;; Defined at:
   501 ;;		line 42 in file "../Ejemplo7_Timer.X/Interrupt.c"
   502 ;; Parameters:    Size  Location     Type
   503 ;;		None
   504 ;; Auto vars:     Size  Location     Type
   505 ;;		None
   506 ;; Return value:  Size  Location     Type
   507 ;;                  1    wreg      void 
   508 ;; Registers used:
   509 ;;		None
   510 ;; Tracked objects:
   511 ;;		On entry : 0/0
   512 ;;		On exit  : 0/0
   513 ;;		Unchanged: 0/0
   514 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   515 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   516 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   517 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   518 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   519 ;;Total ram usage:        0 bytes
   520 ;; Hardware stack levels used: 1
   521 ;; Hardware stack levels required when called: 1
   522 ;; This function calls:
   523 ;;		Nothing
   524 ;; This function is called by:
   525 ;;		Interrupt level 1
   526 ;; This function uses a non-reentrant model
   527 ;;
   528                           
   529                           	psect	text5
   530   0005DC                     __ptext5:
   531                           	callstack 0
   532   0005DC                     _DEFAULT_ISR:
   533                           	callstack 124
   534   0005DC  0011               	retfie		f
   535   0005DE                     __end_of_DEFAULT_ISR:
   536                           	callstack 0
   537                           
   538 ;; *************** function _InterrupExtern *****************
   539 ;; Defined at:
   540 ;;		line 32 in file "../Ejemplo7_Timer.X/Interrupt.c"
   541 ;; Parameters:    Size  Location     Type
   542 ;;		None
   543 ;; Auto vars:     Size  Location     Type
   544 ;;		None
   545 ;; Return value:  Size  Location     Type
   546 ;;                  1    wreg      void 
   547 ;; Registers used:
   548 ;;		wreg, status,2, status,0
   549 ;; Tracked objects:
   550 ;;		On entry : 0/0
   551 ;;		On exit  : 0/0
   552 ;;		Unchanged: 0/0
   553 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   554 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   555 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   556 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   557 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   558 ;;Total ram usage:        0 bytes
   559 ;; Hardware stack levels used: 1
   560 ;; This function calls:
   561 ;;		Nothing
   562 ;; This function is called by:
   563 ;;		Interrupt level 2
   564 ;; This function uses a non-reentrant model
   565 ;;
   566                           
   567                           	psect	text6
   568   0005BC                     __ptext6:
   569                           	callstack 0
   570   0005BC                     _InterrupExtern:
   571                           	callstack 124
   572   0005BC                     
   573                           ;../Ejemplo7_Timer.X/Interrupt.c: 34:   LATF ^= (1<<3);
   574   0005BC  0E08               	movlw	8
   575   0005BE  1AC3               	xorwf	195,f,c	;volatile
   576   0005C0                     
   577                           ;../Ejemplo7_Timer.X/Interrupt.c: 36:   PIR3bits.TMR0IF = 0;
   578   0005C0  9EB1               	bcf	177,7,c	;volatile
   579   0005C2                     
   580                           ;../Ejemplo7_Timer.X/Interrupt.c: 37:  TMR0H = 0X6D;
   581   0005C2  0E6D               	movlw	109
   582   0005C4  0103               	movlb	3	; () banked
   583   0005C6  6F19               	movwf	25,b	;volatile
   584   0005C8                     
   585                           ; BSR set to: 3
   586                           ;../Ejemplo7_Timer.X/Interrupt.c: 38:             TMR0L = 0X83;
   587   0005C8  0E83               	movlw	131
   588   0005CA  6F18               	movwf	24,b	;volatile
   589   0005CC                     
   590                           ; BSR set to: 3
   591   0005CC  0011               	retfie		f
   592   0005CE                     __end_of_InterrupExtern:
   593                           	callstack 0
   594                           
   595                           ;
   596                           ; Interrupt Vector Table @ 0x400
   597                           ;
   598                           
   599                           	psect	ivt0x400
   600   000400                     __pivt0x400:
   601                           	callstack 0
   602   000400                     ivt0x400_base:
   603                           	callstack 0
   604                           
   605                           ; Vector 0 : SWINT
   606   000400  013E               	dw	ivt0x400_undefint shr (0+2)
   607                           
   608                           ; Vector 1 : HLVD
   609   000402  013E               	dw	ivt0x400_undefint shr (0+2)
   610                           
   611                           ; Vector 2 : OSF
   612   000404  013E               	dw	ivt0x400_undefint shr (0+2)
   613                           
   614                           ; Vector 3 : CSW
   615   000406  013E               	dw	ivt0x400_undefint shr (0+2)
   616                           
   617                           ; Vector 4 : Undefined
   618   000408  013E               	dw	ivt0x400_undefint shr (0+2)
   619                           
   620                           ; Vector 5 : CLC1
   621   00040A  013E               	dw	ivt0x400_undefint shr (0+2)
   622                           
   623                           ; Vector 6 : Undefined
   624   00040C  013E               	dw	ivt0x400_undefint shr (0+2)
   625                           
   626                           ; Vector 7 : IOC
   627   00040E  013E               	dw	ivt0x400_undefint shr (0+2)
   628                           
   629                           ; Vector 8 : INT0
   630   000410  013E               	dw	ivt0x400_undefint shr (0+2)
   631                           
   632                           ; Vector 9 : ZCD
   633   000412  013E               	dw	ivt0x400_undefint shr (0+2)
   634                           
   635                           ; Vector 10 : AD
   636   000414  013E               	dw	ivt0x400_undefint shr (0+2)
   637                           
   638                           ; Vector 11 : ACT
   639   000416  013E               	dw	ivt0x400_undefint shr (0+2)
   640                           
   641                           ; Vector 12 : CMP1
   642   000418  013E               	dw	ivt0x400_undefint shr (0+2)
   643                           
   644                           ; Vector 13 : SMT1
   645   00041A  013E               	dw	ivt0x400_undefint shr (0+2)
   646                           
   647                           ; Vector 14 : SMT1PRA
   648   00041C  013E               	dw	ivt0x400_undefint shr (0+2)
   649                           
   650                           ; Vector 15 : SMT1PRW
   651   00041E  013E               	dw	ivt0x400_undefint shr (0+2)
   652                           
   653                           ; Vector 16 : ADT
   654   000420  013E               	dw	ivt0x400_undefint shr (0+2)
   655                           
   656                           ; Vector 17 : Undefined
   657   000422  013E               	dw	ivt0x400_undefint shr (0+2)
   658                           
   659                           ; Vector 18 : Undefined
   660   000424  013E               	dw	ivt0x400_undefint shr (0+2)
   661                           
   662                           ; Vector 19 : Undefined
   663   000426  013E               	dw	ivt0x400_undefint shr (0+2)
   664                           
   665                           ; Vector 20 : DMA1SCNT
   666   000428  013E               	dw	ivt0x400_undefint shr (0+2)
   667                           
   668                           ; Vector 21 : DMA1DCNT
   669   00042A  013E               	dw	ivt0x400_undefint shr (0+2)
   670                           
   671                           ; Vector 22 : DMA1OR
   672   00042C  013E               	dw	ivt0x400_undefint shr (0+2)
   673                           
   674                           ; Vector 23 : DMA1A
   675   00042E  013E               	dw	ivt0x400_undefint shr (0+2)
   676                           
   677                           ; Vector 24 : SPI1RX
   678   000430  013E               	dw	ivt0x400_undefint shr (0+2)
   679                           
   680                           ; Vector 25 : SPI1TX
   681   000432  013E               	dw	ivt0x400_undefint shr (0+2)
   682                           
   683                           ; Vector 26 : SPI1
   684   000434  013E               	dw	ivt0x400_undefint shr (0+2)
   685                           
   686                           ; Vector 27 : TMR2
   687   000436  013E               	dw	ivt0x400_undefint shr (0+2)
   688                           
   689                           ; Vector 28 : TMR1
   690   000438  013E               	dw	ivt0x400_undefint shr (0+2)
   691                           
   692                           ; Vector 29 : TMR1G
   693   00043A  013E               	dw	ivt0x400_undefint shr (0+2)
   694                           
   695                           ; Vector 30 : CCP1
   696   00043C  013E               	dw	ivt0x400_undefint shr (0+2)
   697                           
   698                           ; Vector 31 : TMR0
   699   00043E  016F               	dw	_InterrupExtern shr (0+2)
   700                           
   701                           ; Vector 32 : U1RX
   702   000440  013E               	dw	ivt0x400_undefint shr (0+2)
   703                           
   704                           ; Vector 33 : U1TX
   705   000442  013E               	dw	ivt0x400_undefint shr (0+2)
   706                           
   707                           ; Vector 34 : U1E
   708   000444  013E               	dw	ivt0x400_undefint shr (0+2)
   709                           
   710                           ; Vector 35 : U1
   711   000446  013E               	dw	ivt0x400_undefint shr (0+2)
   712                           
   713                           ; Vector 36 : Undefined
   714   000448  013E               	dw	ivt0x400_undefint shr (0+2)
   715                           
   716                           ; Vector 37 : Undefined
   717   00044A  013E               	dw	ivt0x400_undefint shr (0+2)
   718                           
   719                           ; Vector 38 : PWM1PR
   720   00044C  013E               	dw	ivt0x400_undefint shr (0+2)
   721                           
   722                           ; Vector 39 : PWM1
   723   00044E  013E               	dw	ivt0x400_undefint shr (0+2)
   724                           
   725                           ; Vector 40 : SPI2RX
   726   000450  013E               	dw	ivt0x400_undefint shr (0+2)
   727                           
   728                           ; Vector 41 : SPI2TX
   729   000452  013E               	dw	ivt0x400_undefint shr (0+2)
   730                           
   731                           ; Vector 42 : SPI2
   732   000454  013E               	dw	ivt0x400_undefint shr (0+2)
   733                           
   734                           ; Vector 43 : Undefined
   735   000456  013E               	dw	ivt0x400_undefint shr (0+2)
   736                           
   737                           ; Vector 44 : TMR3
   738   000458  013E               	dw	ivt0x400_undefint shr (0+2)
   739                           
   740                           ; Vector 45 : TMR3G
   741   00045A  013E               	dw	ivt0x400_undefint shr (0+2)
   742                           
   743                           ; Vector 46 : PWM2PR
   744   00045C  013E               	dw	ivt0x400_undefint shr (0+2)
   745                           
   746                           ; Vector 47 : PWM2
   747   00045E  013E               	dw	ivt0x400_undefint shr (0+2)
   748                           
   749                           ; Vector 48 : INT1
   750   000460  0177               	dw	_DEFAULT_ISR shr (0+2)
   751                           
   752                           ; Vector 49 : CLC2
   753   000462  013E               	dw	ivt0x400_undefint shr (0+2)
   754                           
   755                           ; Vector 50 : CWG1
   756   000464  013E               	dw	ivt0x400_undefint shr (0+2)
   757                           
   758                           ; Vector 51 : NCO1
   759   000466  013E               	dw	ivt0x400_undefint shr (0+2)
   760                           
   761                           ; Vector 52 : DMA2SCNT
   762   000468  013E               	dw	ivt0x400_undefint shr (0+2)
   763                           
   764                           ; Vector 53 : DMA2DCNT
   765   00046A  013E               	dw	ivt0x400_undefint shr (0+2)
   766                           
   767                           ; Vector 54 : DMA2OR
   768   00046C  013E               	dw	ivt0x400_undefint shr (0+2)
   769                           
   770                           ; Vector 55 : DMA2A
   771   00046E  013E               	dw	ivt0x400_undefint shr (0+2)
   772                           
   773                           ; Vector 56 : I2C1RX
   774   000470  013E               	dw	ivt0x400_undefint shr (0+2)
   775                           
   776                           ; Vector 57 : I2C1TX
   777   000472  013E               	dw	ivt0x400_undefint shr (0+2)
   778                           
   779                           ; Vector 58 : I2C1
   780   000474  013E               	dw	ivt0x400_undefint shr (0+2)
   781                           
   782                           ; Vector 59 : I2C1E
   783   000476  013E               	dw	ivt0x400_undefint shr (0+2)
   784                           
   785                           ; Vector 60 : Undefined
   786   000478  013E               	dw	ivt0x400_undefint shr (0+2)
   787                           
   788                           ; Vector 61 : CLC3
   789   00047A  013E               	dw	ivt0x400_undefint shr (0+2)
   790                           
   791                           ; Vector 62 : PWM3PR
   792   00047C  013E               	dw	ivt0x400_undefint shr (0+2)
   793                           
   794                           ; Vector 63 : PWM3
   795   00047E  013E               	dw	ivt0x400_undefint shr (0+2)
   796                           
   797                           ; Vector 64 : U2RX
   798   000480  013E               	dw	ivt0x400_undefint shr (0+2)
   799                           
   800                           ; Vector 65 : U2TX
   801   000482  013E               	dw	ivt0x400_undefint shr (0+2)
   802                           
   803                           ; Vector 66 : U2E
   804   000484  013E               	dw	ivt0x400_undefint shr (0+2)
   805                           
   806                           ; Vector 67 : U2
   807   000486  013E               	dw	ivt0x400_undefint shr (0+2)
   808                           
   809                           ; Vector 68 : TMR5
   810   000488  013E               	dw	ivt0x400_undefint shr (0+2)
   811                           
   812                           ; Vector 69 : TMR5G
   813   00048A  013E               	dw	ivt0x400_undefint shr (0+2)
   814                           
   815                           ; Vector 70 : CCP2
   816   00048C  013E               	dw	ivt0x400_undefint shr (0+2)
   817                           
   818                           ; Vector 71 : SCAN
   819   00048E  013E               	dw	ivt0x400_undefint shr (0+2)
   820                           
   821                           ; Vector 72 : U3RX
   822   000490  013E               	dw	ivt0x400_undefint shr (0+2)
   823                           
   824                           ; Vector 73 : U3TX
   825   000492  013E               	dw	ivt0x400_undefint shr (0+2)
   826                           
   827                           ; Vector 74 : U3E
   828   000494  013E               	dw	ivt0x400_undefint shr (0+2)
   829                           
   830                           ; Vector 75 : U3
   831   000496  013E               	dw	ivt0x400_undefint shr (0+2)
   832                           
   833                           ; Vector 76 : Undefined
   834   000498  013E               	dw	ivt0x400_undefint shr (0+2)
   835                           
   836                           ; Vector 77 : CLC4
   837   00049A  013E               	dw	ivt0x400_undefint shr (0+2)
   838                           
   839                           ; Vector 78 : Undefined
   840   00049C  013E               	dw	ivt0x400_undefint shr (0+2)
   841                           
   842                           ; Vector 79 : Undefined
   843   00049E  013E               	dw	ivt0x400_undefint shr (0+2)
   844                           
   845                           ; Vector 80 : INT2
   846   0004A0  013E               	dw	ivt0x400_undefint shr (0+2)
   847                           
   848                           ; Vector 81 : CLC5
   849   0004A2  013E               	dw	ivt0x400_undefint shr (0+2)
   850                           
   851                           ; Vector 82 : CWG2
   852   0004A4  013E               	dw	ivt0x400_undefint shr (0+2)
   853                           
   854                           ; Vector 83 : NCO2
   855   0004A6  013E               	dw	ivt0x400_undefint shr (0+2)
   856                           
   857                           ; Vector 84 : DMA3SCNT
   858   0004A8  013E               	dw	ivt0x400_undefint shr (0+2)
   859                           
   860                           ; Vector 85 : DMA3DCNT
   861   0004AA  013E               	dw	ivt0x400_undefint shr (0+2)
   862                           
   863                           ; Vector 86 : DMA3OR
   864   0004AC  013E               	dw	ivt0x400_undefint shr (0+2)
   865                           
   866                           ; Vector 87 : DMA3A
   867   0004AE  013E               	dw	ivt0x400_undefint shr (0+2)
   868                           
   869                           ; Vector 88 : CCP3
   870   0004B0  013E               	dw	ivt0x400_undefint shr (0+2)
   871                           
   872                           ; Vector 89 : CLC6
   873   0004B2  013E               	dw	ivt0x400_undefint shr (0+2)
   874                           
   875                           ; Vector 90 : CWG3
   876   0004B4  013E               	dw	ivt0x400_undefint shr (0+2)
   877                           
   878                           ; Vector 91 : TMR4
   879   0004B6  013E               	dw	ivt0x400_undefint shr (0+2)
   880                           
   881                           ; Vector 92 : DMA4SCNT
   882   0004B8  013E               	dw	ivt0x400_undefint shr (0+2)
   883                           
   884                           ; Vector 93 : DMA4DCNT
   885   0004BA  013E               	dw	ivt0x400_undefint shr (0+2)
   886                           
   887                           ; Vector 94 : DMA4OR
   888   0004BC  013E               	dw	ivt0x400_undefint shr (0+2)
   889                           
   890                           ; Vector 95 : DMA4A
   891   0004BE  013E               	dw	ivt0x400_undefint shr (0+2)
   892                           
   893                           ; Vector 96 : U4RX
   894   0004C0  013E               	dw	ivt0x400_undefint shr (0+2)
   895                           
   896                           ; Vector 97 : U4TX
   897   0004C2  013E               	dw	ivt0x400_undefint shr (0+2)
   898                           
   899                           ; Vector 98 : U4E
   900   0004C4  013E               	dw	ivt0x400_undefint shr (0+2)
   901                           
   902                           ; Vector 99 : U4
   903   0004C6  013E               	dw	ivt0x400_undefint shr (0+2)
   904                           
   905                           ; Vector 100 : DMA5SCNT
   906   0004C8  013E               	dw	ivt0x400_undefint shr (0+2)
   907                           
   908                           ; Vector 101 : DMA5DCNT
   909   0004CA  013E               	dw	ivt0x400_undefint shr (0+2)
   910                           
   911                           ; Vector 102 : DMA5OR
   912   0004CC  013E               	dw	ivt0x400_undefint shr (0+2)
   913                           
   914                           ; Vector 103 : DMA5A
   915   0004CE  013E               	dw	ivt0x400_undefint shr (0+2)
   916                           
   917                           ; Vector 104 : U5RX
   918   0004D0  013E               	dw	ivt0x400_undefint shr (0+2)
   919                           
   920                           ; Vector 105 : U5TX
   921   0004D2  013E               	dw	ivt0x400_undefint shr (0+2)
   922                           
   923                           ; Vector 106 : U5E
   924   0004D4  013E               	dw	ivt0x400_undefint shr (0+2)
   925                           
   926                           ; Vector 107 : U5
   927   0004D6  013E               	dw	ivt0x400_undefint shr (0+2)
   928                           
   929                           ; Vector 108 : DMA6SCNT
   930   0004D8  013E               	dw	ivt0x400_undefint shr (0+2)
   931                           
   932                           ; Vector 109 : DMA6DCNT
   933   0004DA  013E               	dw	ivt0x400_undefint shr (0+2)
   934                           
   935                           ; Vector 110 : DMA6OR
   936   0004DC  013E               	dw	ivt0x400_undefint shr (0+2)
   937                           
   938                           ; Vector 111 : DMA6A
   939   0004DE  013E               	dw	ivt0x400_undefint shr (0+2)
   940                           
   941                           ; Vector 112 : Undefined
   942   0004E0  013E               	dw	ivt0x400_undefint shr (0+2)
   943                           
   944                           ; Vector 113 : CLC7
   945   0004E2  013E               	dw	ivt0x400_undefint shr (0+2)
   946                           
   947                           ; Vector 114 : CMP2
   948   0004E4  013E               	dw	ivt0x400_undefint shr (0+2)
   949                           
   950                           ; Vector 115 : NCO3
   951   0004E6  013E               	dw	ivt0x400_undefint shr (0+2)
   952                           
   953                           ; Vector 116 : Undefined
   954   0004E8  013E               	dw	ivt0x400_undefint shr (0+2)
   955                           
   956                           ; Vector 117 : Undefined
   957   0004EA  013E               	dw	ivt0x400_undefint shr (0+2)
   958                           
   959                           ; Vector 118 : Undefined
   960   0004EC  013E               	dw	ivt0x400_undefint shr (0+2)
   961                           
   962                           ; Vector 119 : Undefined
   963   0004EE  013E               	dw	ivt0x400_undefint shr (0+2)
   964                           
   965                           ; Vector 120 : NVM
   966   0004F0  013E               	dw	ivt0x400_undefint shr (0+2)
   967                           
   968                           ; Vector 121 : CLC8
   969   0004F2  013E               	dw	ivt0x400_undefint shr (0+2)
   970                           
   971                           ; Vector 122 : CRC
   972   0004F4  013E               	dw	ivt0x400_undefint shr (0+2)
   973                           
   974                           ; Vector 123 : TMR6
   975   0004F6  013E               	dw	ivt0x400_undefint shr (0+2)
   976   0004F8                     ivt0x400_undefint:
   977                           	callstack 0
   978   0004F8  00FF               	reset	
   979   000000                     
   980                           	psect	rparam
   981   000000                     
   982                           	psect	idloc
   983                           
   984                           ;Config register IDLOC0 @ 0x200000
   985                           ;	unspecified, using default values
   986   200000                     	org	2097152
   987   200000  0FFF               	dw	4095
   988                           
   989                           ;Config register IDLOC1 @ 0x200002
   990                           ;	unspecified, using default values
   991   200002                     	org	2097154
   992   200002  0FFF               	dw	4095
   993                           
   994                           ;Config register IDLOC2 @ 0x200004
   995                           ;	unspecified, using default values
   996   200004                     	org	2097156
   997   200004  0FFF               	dw	4095
   998                           
   999                           ;Config register IDLOC3 @ 0x200006
  1000                           ;	unspecified, using default values
  1001   200006                     	org	2097158
  1002   200006  0FFF               	dw	4095
  1003                           
  1004                           ;Config register IDLOC4 @ 0x200008
  1005                           ;	unspecified, using default values
  1006   200008                     	org	2097160
  1007   200008  0FFF               	dw	4095
  1008                           
  1009                           ;Config register IDLOC5 @ 0x20000A
  1010                           ;	unspecified, using default values
  1011   20000A                     	org	2097162
  1012   20000A  0FFF               	dw	4095
  1013                           
  1014                           ;Config register IDLOC6 @ 0x20000C
  1015                           ;	unspecified, using default values
  1016   20000C                     	org	2097164
  1017   20000C  0FFF               	dw	4095
  1018                           
  1019                           ;Config register IDLOC7 @ 0x20000E
  1020                           ;	unspecified, using default values
  1021   20000E                     	org	2097166
  1022   20000E  0FFF               	dw	4095
  1023                           
  1024                           ;Config register IDLOC8 @ 0x200010
  1025                           ;	unspecified, using default values
  1026   200010                     	org	2097168
  1027   200010  0FFF               	dw	4095
  1028                           
  1029                           ;Config register IDLOC9 @ 0x200012
  1030                           ;	unspecified, using default values
  1031   200012                     	org	2097170
  1032   200012  0FFF               	dw	4095
  1033                           
  1034                           ;Config register IDLOC10 @ 0x200014
  1035                           ;	unspecified, using default values
  1036   200014                     	org	2097172
  1037   200014  0FFF               	dw	4095
  1038                           
  1039                           ;Config register IDLOC11 @ 0x200016
  1040                           ;	unspecified, using default values
  1041   200016                     	org	2097174
  1042   200016  0FFF               	dw	4095
  1043                           
  1044                           ;Config register IDLOC12 @ 0x200018
  1045                           ;	unspecified, using default values
  1046   200018                     	org	2097176
  1047   200018  0FFF               	dw	4095
  1048                           
  1049                           ;Config register IDLOC13 @ 0x20001A
  1050                           ;	unspecified, using default values
  1051   20001A                     	org	2097178
  1052   20001A  0FFF               	dw	4095
  1053                           
  1054                           ;Config register IDLOC14 @ 0x20001C
  1055                           ;	unspecified, using default values
  1056   20001C                     	org	2097180
  1057   20001C  0FFF               	dw	4095
  1058                           
  1059                           ;Config register IDLOC15 @ 0x20001E
  1060                           ;	unspecified, using default values
  1061   20001E                     	org	2097182
  1062   20001E  0FFF               	dw	4095
  1063                           
  1064                           ;Config register IDLOC16 @ 0x200020
  1065                           ;	unspecified, using default values
  1066   200020                     	org	2097184
  1067   200020  0FFF               	dw	4095
  1068                           
  1069                           ;Config register IDLOC17 @ 0x200022
  1070                           ;	unspecified, using default values
  1071   200022                     	org	2097186
  1072   200022  0FFF               	dw	4095
  1073                           
  1074                           ;Config register IDLOC18 @ 0x200024
  1075                           ;	unspecified, using default values
  1076   200024                     	org	2097188
  1077   200024  0FFF               	dw	4095
  1078                           
  1079                           ;Config register IDLOC19 @ 0x200026
  1080                           ;	unspecified, using default values
  1081   200026                     	org	2097190
  1082   200026  0FFF               	dw	4095
  1083                           
  1084                           ;Config register IDLOC20 @ 0x200028
  1085                           ;	unspecified, using default values
  1086   200028                     	org	2097192
  1087   200028  0FFF               	dw	4095
  1088                           
  1089                           ;Config register IDLOC21 @ 0x20002A
  1090                           ;	unspecified, using default values
  1091   20002A                     	org	2097194
  1092   20002A  0FFF               	dw	4095
  1093                           
  1094                           ;Config register IDLOC22 @ 0x20002C
  1095                           ;	unspecified, using default values
  1096   20002C                     	org	2097196
  1097   20002C  0FFF               	dw	4095
  1098                           
  1099                           ;Config register IDLOC23 @ 0x20002E
  1100                           ;	unspecified, using default values
  1101   20002E                     	org	2097198
  1102   20002E  0FFF               	dw	4095
  1103                           
  1104                           ;Config register IDLOC24 @ 0x200030
  1105                           ;	unspecified, using default values
  1106   200030                     	org	2097200
  1107   200030  0FFF               	dw	4095
  1108                           
  1109                           ;Config register IDLOC25 @ 0x200032
  1110                           ;	unspecified, using default values
  1111   200032                     	org	2097202
  1112   200032  0FFF               	dw	4095
  1113                           
  1114                           ;Config register IDLOC26 @ 0x200034
  1115                           ;	unspecified, using default values
  1116   200034                     	org	2097204
  1117   200034  0FFF               	dw	4095
  1118                           
  1119                           ;Config register IDLOC27 @ 0x200036
  1120                           ;	unspecified, using default values
  1121   200036                     	org	2097206
  1122   200036  0FFF               	dw	4095
  1123                           
  1124                           ;Config register IDLOC28 @ 0x200038
  1125                           ;	unspecified, using default values
  1126   200038                     	org	2097208
  1127   200038  0FFF               	dw	4095
  1128                           
  1129                           ;Config register IDLOC29 @ 0x20003A
  1130                           ;	unspecified, using default values
  1131   20003A                     	org	2097210
  1132   20003A  0FFF               	dw	4095
  1133                           
  1134                           ;Config register IDLOC30 @ 0x20003C
  1135                           ;	unspecified, using default values
  1136   20003C                     	org	2097212
  1137   20003C  0FFF               	dw	4095
  1138                           
  1139                           ;Config register IDLOC31 @ 0x20003E
  1140                           ;	unspecified, using default values
  1141   20003E                     	org	2097214
  1142   20003E  0FFF               	dw	4095
  1143                           
  1144                           	psect	config
  1145                           
  1146                           ;Config register CONFIG1 @ 0x300000
  1147                           ;	External Oscillator Selection
  1148                           ;	FEXTOSC = OFF, Oscillator not enabled
  1149                           ;	Reset Oscillator Selection
  1150                           ;	RSTOSC = HFINTOSC_64MHZ, HFINTOSC with HFFRQ = 64 MHz and CDIV = 1:1
  1151   300000                     	org	3145728
  1152   300000  8C                 	db	140
  1153                           
  1154                           ;Config register CONFIG2 @ 0x300001
  1155                           ;	Clock out Enable bit
  1156                           ;	CLKOUTEN = OFF, CLKOUT function is disabled
  1157                           ;	PRLOCKED One-Way Set Enable bit
  1158                           ;	PR1WAY = OFF, PRLOCKED bit can be set and cleared repeatedly
  1159                           ;	Clock Switch Enable bit
  1160                           ;	CSWEN = ON, Writing to NOSC and NDIV is allowed
  1161                           ;	Fail-Safe Clock Monitor Enable bit
  1162                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
  1163   300001                     	org	3145729
  1164   300001  DD                 	db	221
  1165                           
  1166                           ;Config register CONFIG3 @ 0x300002
  1167                           ;	MCLR Enable bit
  1168                           ;	MCLRE = EXTMCLR, If LVP = 0, MCLR pin is MCLR; If LVP = 1, RE3 pin function is MCLR
  1169                           ;	Power-up timer selection bits
  1170                           ;	PWRTS = PWRT_OFF, PWRT is disabled
  1171                           ;	Multi-vector enable bit
  1172                           ;	MVECEN = ON, Multi-vector enabled, Vector table used for interrupts
  1173                           ;	IVTLOCK bit One-way set enable bit
  1174                           ;	IVT1WAY = ON, IVTLOCKED bit can be cleared and set only once
  1175                           ;	Low Power BOR Enable bit
  1176                           ;	LPBOREN = OFF, Low-Power BOR disabled
  1177                           ;	Brown-out Reset Enable bits
  1178                           ;	BOREN = SBORDIS, Brown-out Reset enabled , SBOREN bit is ignored
  1179   300002                     	org	3145730
  1180   300002  FF                 	db	255
  1181                           
  1182                           ;Config register CONFIG4 @ 0x300003
  1183                           ;	Brown-out Reset Voltage Selection bits
  1184                           ;	BORV = VBOR_1P9, Brown-out Reset Voltage (VBOR) set to 1.9V
  1185                           ;	ZCD Disable bit
  1186                           ;	ZCD = OFF, ZCD module is disabled. ZCD can be enabled by setting the ZCDSEN bit of ZCD
      +                          CON
  1187                           ;	PPSLOCK bit One-Way Set Enable bit
  1188                           ;	PPS1WAY = ON, PPSLOCKED bit can be cleared and set only once; PPS registers remain loc
      +                          ked after one clear/set cycle
  1189                           ;	Stack Full/Underflow Reset Enable bit
  1190                           ;	STVREN = ON, Stack full/underflow will cause Reset
  1191                           ;	Low Voltage Programming Enable bit
  1192                           ;	LVP = ON, Low voltage programming enabled. MCLR/VPP pin function is MCLR. MCLRE config
      +                          uration bit is ignored
  1193                           ;	Extended Instruction Set Enable bit
  1194                           ;	XINST = OFF, Extended Instruction Set and Indexed Addressing Mode disabled
  1195   300003                     	org	3145731
  1196   300003  FF                 	db	255
  1197                           
  1198                           ;Config register CONFIG5 @ 0x300004
  1199                           ;	WDT Period selection bits
  1200                           ;	WDTCPS = WDTCPS_31, Divider ratio 1:65536; software control of WDTPS
  1201                           ;	WDT operating mode
  1202                           ;	WDTE = OFF, WDT Disabled; SWDTEN is ignored
  1203   300004                     	org	3145732
  1204   300004  9F                 	db	159
  1205                           
  1206                           ;Config register CONFIG6 @ 0x300005
  1207                           ;	WDT Window Select bits
  1208                           ;	WDTCWS = WDTCWS_7, window always open (100%); software control; keyed access not requi
      +                          red
  1209                           ;	WDT input clock selector
  1210                           ;	WDTCCS = SC, Software Control
  1211   300005                     	org	3145733
  1212   300005  FF                 	db	255
  1213                           
  1214                           ;Config register CONFIG7 @ 0x300006
  1215                           ;	Boot Block Size selection bits
  1216                           ;	BBSIZE = BBSIZE_512, Boot Block size is 512 words
  1217                           ;	Boot Block enable bit
  1218                           ;	BBEN = OFF, Boot block disabled
  1219                           ;	Storage Area Flash enable bit
  1220                           ;	SAFEN = OFF, SAF disabled
  1221                           ;	Background Debugger
  1222                           ;	DEBUG = ON, Background Debugger enabled
  1223   300006                     	org	3145734
  1224   300006  DF                 	db	223
  1225                           
  1226                           ;Config register CONFIG8 @ 0x300007
  1227                           ;	Boot Block Write Protection bit
  1228                           ;	WRTB = OFF, Boot Block not Write protected
  1229                           ;	Configuration Register Write Protection bit
  1230                           ;	WRTC = OFF, Configuration registers not Write protected
  1231                           ;	Data EEPROM Write Protection bit
  1232                           ;	WRTD = OFF, Data EEPROM not Write protected
  1233                           ;	SAF Write protection bit
  1234                           ;	WRTSAF = OFF, SAF not Write Protected
  1235                           ;	Application Block write protection bit
  1236                           ;	WRTAPP = OFF, Application Block not write protected
  1237   300007                     	org	3145735
  1238   300007  FF                 	db	255
  1239                           
  1240                           ; Padding undefined space
  1241   300008                     	org	3145736
  1242   300008  FF                 	db	255
  1243                           
  1244                           ;Config register CONFIG10 @ 0x300009
  1245                           ;	PFM and Data EEPROM Code Protection bit
  1246                           ;	CP = OFF, PFM and Data EEPROM code protection disabled
  1247   300009                     	org	3145737
  1248   300009  FF                 	db	255
  1249                           tosu	equ	0x4FF
  1250                           tosh	equ	0x4FE
  1251                           tosl	equ	0x4FD
  1252                           stkptr	equ	0x4FC
  1253                           pclatu	equ	0x4FB
  1254                           pclath	equ	0x4FA
  1255                           pcl	equ	0x4F9
  1256                           tblptru	equ	0x4F8
  1257                           tblptrh	equ	0x4F7
  1258                           tblptrl	equ	0x4F6
  1259                           tablat	equ	0x4F5
  1260                           prodh	equ	0x4F4
  1261                           prodl	equ	0x4F3
  1262                           indf0	equ	0x4EF
  1263                           postinc0	equ	0x4EE
  1264                           postdec0	equ	0x4ED
  1265                           preinc0	equ	0x4EC
  1266                           plusw0	equ	0x4EB
  1267                           fsr0h	equ	0x4EA
  1268                           fsr0l	equ	0x4E9
  1269                           wreg	equ	0x4E8
  1270                           indf1	equ	0x4E7
  1271                           postinc1	equ	0x4E6
  1272                           postdec1	equ	0x4E5
  1273                           preinc1	equ	0x4E4
  1274                           plusw1	equ	0x4E3
  1275                           fsr1h	equ	0x4E2
  1276                           fsr1l	equ	0x4E1
  1277                           bsr	equ	0x4E0
  1278                           indf2	equ	0x4DF
  1279                           postinc2	equ	0x4DE
  1280                           postdec2	equ	0x4DD
  1281                           preinc2	equ	0x4DC
  1282                           plusw2	equ	0x4DB
  1283                           fsr2h	equ	0x4DA
  1284                           fsr2l	equ	0x4D9
  1285                           status	equ	0x4D8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      8       8
    BANK5           160      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          256      0       0
    BANK16          256      0       0
    BANK17          256      0       0
    BANK18          256      0       0
    BANK19          256      0       0
    BANK20          256      0       0
    BANK21          256      0       0
    BANK22          256      0       0
    BANK23          256      0       0
    BANK24          256      0       0
    BANK25          256      0       0
    BANK26          256      0       0
    BANK27          256      0       0
    BANK28          256      0       0
    BANK29          256      0       0
    BANK30          256      0       0
    BANK31          256      0       0
    BANK32          256      0       0
    BANK33          256      0       0
    BANK34          256      0       0
    BANK35          256      0       0
    BANK36          256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    _main->_TimerInit

Critical Paths under _DEFAULT_ISR in COMRAM

    None.

Critical Paths under _InterrupExtern in COMRAM

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _DEFAULT_ISR in BANK5

    None.

Critical Paths under _InterrupExtern in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _DEFAULT_ISR in BANK6

    None.

Critical Paths under _InterrupExtern in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _DEFAULT_ISR in BANK7

    None.

Critical Paths under _InterrupExtern in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _DEFAULT_ISR in BANK8

    None.

Critical Paths under _InterrupExtern in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _DEFAULT_ISR in BANK9

    None.

Critical Paths under _InterrupExtern in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _DEFAULT_ISR in BANK10

    None.

Critical Paths under _InterrupExtern in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _DEFAULT_ISR in BANK11

    None.

Critical Paths under _InterrupExtern in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _DEFAULT_ISR in BANK12

    None.

Critical Paths under _InterrupExtern in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _DEFAULT_ISR in BANK13

    None.

Critical Paths under _InterrupExtern in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _DEFAULT_ISR in BANK14

    None.

Critical Paths under _InterrupExtern in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Critical Paths under _DEFAULT_ISR in BANK15

    None.

Critical Paths under _InterrupExtern in BANK15

    None.

Critical Paths under _main in BANK16

    None.

Critical Paths under _DEFAULT_ISR in BANK16

    None.

Critical Paths under _InterrupExtern in BANK16

    None.

Critical Paths under _main in BANK17

    None.

Critical Paths under _DEFAULT_ISR in BANK17

    None.

Critical Paths under _InterrupExtern in BANK17

    None.

Critical Paths under _main in BANK18

    None.

Critical Paths under _DEFAULT_ISR in BANK18

    None.

Critical Paths under _InterrupExtern in BANK18

    None.

Critical Paths under _main in BANK19

    None.

Critical Paths under _DEFAULT_ISR in BANK19

    None.

Critical Paths under _InterrupExtern in BANK19

    None.

Critical Paths under _main in BANK20

    None.

Critical Paths under _DEFAULT_ISR in BANK20

    None.

Critical Paths under _InterrupExtern in BANK20

    None.

Critical Paths under _main in BANK21

    None.

Critical Paths under _DEFAULT_ISR in BANK21

    None.

Critical Paths under _InterrupExtern in BANK21

    None.

Critical Paths under _main in BANK22

    None.

Critical Paths under _DEFAULT_ISR in BANK22

    None.

Critical Paths under _InterrupExtern in BANK22

    None.

Critical Paths under _main in BANK23

    None.

Critical Paths under _DEFAULT_ISR in BANK23

    None.

Critical Paths under _InterrupExtern in BANK23

    None.

Critical Paths under _main in BANK24

    None.

Critical Paths under _DEFAULT_ISR in BANK24

    None.

Critical Paths under _InterrupExtern in BANK24

    None.

Critical Paths under _main in BANK25

    None.

Critical Paths under _DEFAULT_ISR in BANK25

    None.

Critical Paths under _InterrupExtern in BANK25

    None.

Critical Paths under _main in BANK26

    None.

Critical Paths under _DEFAULT_ISR in BANK26

    None.

Critical Paths under _InterrupExtern in BANK26

    None.

Critical Paths under _main in BANK27

    None.

Critical Paths under _DEFAULT_ISR in BANK27

    None.

Critical Paths under _InterrupExtern in BANK27

    None.

Critical Paths under _main in BANK28

    None.

Critical Paths under _DEFAULT_ISR in BANK28

    None.

Critical Paths under _InterrupExtern in BANK28

    None.

Critical Paths under _main in BANK29

    None.

Critical Paths under _DEFAULT_ISR in BANK29

    None.

Critical Paths under _InterrupExtern in BANK29

    None.

Critical Paths under _main in BANK30

    None.

Critical Paths under _DEFAULT_ISR in BANK30

    None.

Critical Paths under _InterrupExtern in BANK30

    None.

Critical Paths under _main in BANK31

    None.

Critical Paths under _DEFAULT_ISR in BANK31

    None.

Critical Paths under _InterrupExtern in BANK31

    None.

Critical Paths under _main in BANK32

    None.

Critical Paths under _DEFAULT_ISR in BANK32

    None.

Critical Paths under _InterrupExtern in BANK32

    None.

Critical Paths under _main in BANK33

    None.

Critical Paths under _DEFAULT_ISR in BANK33

    None.

Critical Paths under _InterrupExtern in BANK33

    None.

Critical Paths under _main in BANK34

    None.

Critical Paths under _DEFAULT_ISR in BANK34

    None.

Critical Paths under _InterrupExtern in BANK34

    None.

Critical Paths under _main in BANK35

    None.

Critical Paths under _DEFAULT_ISR in BANK35

    None.

Critical Paths under _InterrupExtern in BANK35

    None.

Critical Paths under _main in BANK36

    None.

Critical Paths under _DEFAULT_ISR in BANK36

    None.

Critical Paths under _InterrupExtern in BANK36

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 5     0      5      15
                                              3 COMRAM     5     0      5
                          _ConfiGPIO
                        _ConfigClock
                   _Interrupt_Config
                          _TimerInit
 ---------------------------------------------------------------------------------
 (1) _TimerInit                                            3     3      0      15
                                              0 COMRAM     3     3      0
 ---------------------------------------------------------------------------------
 (1) _Interrupt_Config                                     0     0      0       0
 ---------------------------------------------------------------------------------
 (1) _ConfigClock                                          0     0      0       0
 ---------------------------------------------------------------------------------
 (1) _ConfiGPIO                                            0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (2) _DEFAULT_ISR                                          0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (3) _InterrupExtern                                       0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 3
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _ConfiGPIO
   _ConfigClock
   _Interrupt_Config
   _TimerInit

 _DEFAULT_ISR (ROOT)

 _InterrupExtern (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             400      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      8       8       1        8.4%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK5            A0      0       0       4        0.0%
BANK5               A0      0       0       5        0.0%
BITBANK6           100      0       0       6        0.0%
BANK6              100      0       0       7        0.0%
BITBANK7           100      0       0       8        0.0%
BANK7              100      0       0       9        0.0%
BITBANK8           100      0       0      10        0.0%
BANK8              100      0       0      11        0.0%
BITBANK9           100      0       0      12        0.0%
BANK9              100      0       0      13        0.0%
BITBANK10          100      0       0      14        0.0%
BANK10             100      0       0      15        0.0%
BITBANK11          100      0       0      16        0.0%
BANK11             100      0       0      17        0.0%
BITBANK12          100      0       0      18        0.0%
BANK12             100      0       0      19        0.0%
BITBANK13          100      0       0      20        0.0%
BANK13             100      0       0      21        0.0%
BITBANK14          100      0       0      22        0.0%
BANK14             100      0       0      23        0.0%
BITBANK15          100      0       0      24        0.0%
BANK15             100      0       0      25        0.0%
BITBANK16          100      0       0      26        0.0%
BANK16             100      0       0      27        0.0%
BITBANK17          100      0       0      28        0.0%
BANK17             100      0       0      29        0.0%
BITBANK18          100      0       0      30        0.0%
BANK18             100      0       0      31        0.0%
BITBANK19          100      0       0      32        0.0%
BANK19             100      0       0      33        0.0%
BITBANK20          100      0       0      34        0.0%
BANK20             100      0       0      35        0.0%
BITBANK21          100      0       0      36        0.0%
BANK21             100      0       0      37        0.0%
BITBANK22          100      0       0      38        0.0%
BANK22             100      0       0      39        0.0%
BITBANK23          100      0       0      40        0.0%
BANK23             100      0       0      41        0.0%
BITBANK24          100      0       0      42        0.0%
BANK24             100      0       0      43        0.0%
BITBANK25          100      0       0      44        0.0%
BANK25             100      0       0      45        0.0%
BITBANK26          100      0       0      46        0.0%
BANK26             100      0       0      47        0.0%
BITBANK27          100      0       0      48        0.0%
BANK27             100      0       0      49        0.0%
BITBANK28          100      0       0      50        0.0%
BANK28             100      0       0      51        0.0%
BITBANK29          100      0       0      52        0.0%
BANK29             100      0       0      53        0.0%
BITBANK30          100      0       0      54        0.0%
BANK30             100      0       0      55        0.0%
BITBANK31          100      0       0      56        0.0%
BANK31             100      0       0      57        0.0%
ABS                  0      0       0      58        0.0%
BITBANK32          100      0       0      59        0.0%
BANK32             100      0       0      60        0.0%
BITBANK33          100      0       0      61        0.0%
BANK33             100      0       0      62        0.0%
BITBANK34          100      0       0      63        0.0%
BANK34             100      0       0      64        0.0%
BITBANK35          100      0       0      65        0.0%
BANK35             100      0       0      66        0.0%
BITBANK36          100      0       0      67        0.0%
BANK36             100      0       0      68        0.0%
BITBIGSFR_1        100      0       0      69        0.0%
BIGRAM            1FFF      0       0      70        0.0%
BITBIGSFRhhh        29      0       0      71        0.0%
BITBIGSFRhhlhhh      A      0       0      72        0.0%
BITBIGSFRhhlhhh      7      0       0      73        0.0%
BITBIGSFRhhlhhl     11      0       0      74        0.0%
BITBIGSFRhhlhl       F      0       0      75        0.0%
BITBIGSFRhhllhh     41      0       0      76        0.0%
BITBIGSFRhhllhl     30      0       0      77        0.0%
BITBIGSFRhhllhl     C2      0       0      78        0.0%
BITBIGSFRhhlllh     49      0       0      79        0.0%
BITBIGSFRhhllll    266      0       0      80        0.0%
BITBIGSFRhl          3      0       0      81        0.0%
BITBIGSFRl          AD      0       0      82        0.0%
BIGSFR_1             0      0       0     200        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR_6             0      0       0     200        0.0%
SFR_6                0      0       0     200        0.0%
BITSFR_5             0      0       0     200        0.0%
SFR_5                0      0       0     200        0.0%
BITSFR_4             0      0       0     200        0.0%
SFR_4                0      0       0     200        0.0%
BITSFR_3             0      0       0     200        0.0%
SFR_3                0      0       0     200        0.0%
BITSFR_2             0      0       0     200        0.0%
SFR_2                0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Sun Feb 12 17:50:16 2023

                       l7 05D8        ??_Interrupt_Config 0501                        l30 0578  
                      l72 05B8                        l67 058C                        l86 0504  
                      l87 0556                       l831 0582                       l833 0586  
                     l771 05A8                       l763 05CE                       l827 057A  
                     l773 05B6                       l765 0558                       l781 0526  
                     l829 057E                       l767 0568                       l855 0540  
                     l775 0500                       l769 0576                       l777 050C  
                     l785 052C                       l779 0514                      _LATF 0004C3  
                    i1l40 05DC                      i2l35 05CC                      _WPUF 000429  
                    _main 057A                      start 04FA       __end_of_ConfigClock 05DA  
            ___param_bank 000000                     ?_main 0504                     i2l791 05BC  
                   i2l793 05C0                     i2l795 05C2                     i2l797 05C8  
                   _TMR0H 000319                     _TMR0L 000318                     _TRISF 0004CB  
                   status 0004D8           __initialization 0594              __end_of_main 0594  
                  ??_main 0509             __activetblptr 000003                    _ANSELF 000428  
                  _ODCONF 00042A                    _INLVLF 00042C               _ConfigClock 05CE  
                  _OSCFRQ 0000B1                    isa$std 000001              ivt0x400_base 0400  
              __accesstop 0560   __end_of__initialization 05A2             ___rparam_used 000001  
       __end_of_ConfiGPIO 05BA            __pcstackCOMRAM 0501         __end_of_TimerInit 0558  
                 IVTBASEH 00045E                   IVTBASEL 00045D                   IVTBASEU 00045F  
              __pivt0x400 0400             ??_DEFAULT_ISR 0501                   _OSCCON1 0000AD  
                 _SLRCONF 00042B                   __Hparam 0000                   __Lparam 0000  
             TimerInit@MT 0503                   __pcinit 0594                   __ramtop 2600  
                 __ptext0 057A                   __ptext1 04FE                   __ptext2 0558  
                 __ptext3 05CE                   __ptext4 05A8                   __ptext5 05DC  
                 __ptext6 05BC       __end_of_DEFAULT_ISR 05DE      end_of_initialization 05A2  
            ?_ConfigClock 0501          _Interrupt_Config 0558                 _ConfiGPIO 05A8  
             _DEFAULT_ISR 05DC       start_initialization 0594          ivt0x400_undefint 04F8  
               _TimerInit 04FE                ?_ConfiGPIO 0501            _InterrupExtern 05BC  
  __end_of_InterrupExtern 05CE                ?_TimerInit 0501                  _LATFbits 0004C3  
                _IPR3bits 000365                  _PIE3bits 0004A1                  _IVTBASEH 00045E  
                _IVTBASEL 00045D                  _IVTBASEU 00045F  __end_of_Interrupt_Config 057A  
                _PIR3bits 0004B1           ?_InterrupExtern 0501               ??_ConfiGPIO 0501  
             _INTCON0bits 0004D6                  __Hrparam 0000                  __Lrparam 0000  
             ??_TimerInit 0501              ?_DEFAULT_ISR 0501                _T0CON0bits 00031A  
              _T0CON1bits 00031B                  isa$xinst 000000                  main@argc 0504  
                main@argv 0506                  intlevel1 0000                  intlevel2 0000  
           ??_ConfigClock 0501          ??_InterrupExtern 0501         ?_Interrupt_Config 0501  
