// Seed: 1458483337
module module_0 (
    input tri id_0,
    input tri1 id_1,
    input wand id_2,
    input supply1 id_3,
    input tri1 id_4
    , id_6
);
  assign id_6 = 1;
endmodule
module module_1 (
    output wire id_0
    , id_7,
    output wire id_1,
    output wire id_2,
    input  tri0 id_3,
    input  wor  id_4,
    output tri0 id_5
);
  assign id_0 = id_4;
  module_0(
      id_3, id_4, id_4, id_3, id_3
  );
  function id_8;
    reg id_9, id_10;
    begin
      id_9 <= 1 ^ 1;
    end
  endfunction
  wire id_11;
  wire id_12;
endmodule
