#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Tue Sep 19 11:37:07 2017
# Process ID: 18763
# Current directory: /home/A01577421/Desktop/ECE2700/Lab2A
# Command line: vivado
# Log file: /home/A01577421/Desktop/ECE2700/Lab2A/vivado.log
# Journal file: /home/A01577421/Desktop/ECE2700/Lab2A/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/software/xilinx/Vivado/2015.4/data/ip'.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SevenSegmentTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.sim/sim_1/behav'
xvlog -m64 --relax -prj SevenSegmentTest_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.srcs/sources_1/new/SevenSegmentCombinational.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegmentCombinational
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.srcs/sources_1/new/SevenSegmentTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegmentTop
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.srcs/sim_1/new/SevenSegmentTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegmentTest
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/software/xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto bfab0e2108b546eea6c68605ae734850 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SevenSegmentTest_behav xil_defaultlib.SevenSegmentTest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SevenSegmentCombinational
Compiling module xil_defaultlib.SevenSegmentTop
Compiling module xil_defaultlib.SevenSegmentTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot SevenSegmentTest_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.sim/sim_1/behav/xsim.dir/SevenSegmentTest_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 19 11:39:35 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SevenSegmentTest_behav -key {Behavioral:sim_1:Functional:SevenSegmentTest} -tclbatch {SevenSegmentTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source SevenSegmentTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SevenSegmentTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 5944.023 ; gain = 56.855 ; free physical = 12939 ; free virtual = 27748
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SevenSegmentTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.sim/sim_1/behav'
xvlog -m64 --relax -prj SevenSegmentTest_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.srcs/sources_1/new/SevenSegmentCombinational.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegmentCombinational
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.srcs/sources_1/new/SevenSegmentTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegmentTop
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.srcs/sim_1/new/SevenSegmentTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegmentTest
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/software/xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto bfab0e2108b546eea6c68605ae734850 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SevenSegmentTest_behav xil_defaultlib.SevenSegmentTest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SevenSegmentCombinational
Compiling module xil_defaultlib.SevenSegmentTop
Compiling module xil_defaultlib.SevenSegmentTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot SevenSegmentTest_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.sim/sim_1/behav/xsim.dir/SevenSegmentTest_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 19 11:48:56 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SevenSegmentTest_behav -key {Behavioral:sim_1:Functional:SevenSegmentTest} -tclbatch {SevenSegmentTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source SevenSegmentTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SevenSegmentTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SevenSegmentTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.sim/sim_1/behav'
xvlog -m64 --relax -prj SevenSegmentTest_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.srcs/sources_1/new/SevenSegmentTruthTable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegmentTruthTable
ERROR: [VRFC 10-91] wxyz is not declared [/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.srcs/sources_1/new/SevenSegmentTruthTable.v:26]
ERROR: [VRFC 10-1040] module SevenSegmentTruthTable ignored due to previous errors [/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.srcs/sources_1/new/SevenSegmentTruthTable.v:20]
INFO: [USF-XSim-99] Step results log file:'/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SevenSegmentTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.sim/sim_1/behav'
xvlog -m64 --relax -prj SevenSegmentTest_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.srcs/sources_1/new/SevenSegmentTruthTable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegmentTruthTable
ERROR: [VRFC 10-91] wxyz is not declared [/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.srcs/sources_1/new/SevenSegmentTruthTable.v:26]
ERROR: [VRFC 10-1040] module SevenSegmentTruthTable ignored due to previous errors [/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.srcs/sources_1/new/SevenSegmentTruthTable.v:20]
INFO: [USF-XSim-99] Step results log file:'/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SevenSegmentTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.sim/sim_1/behav'
xvlog -m64 --relax -prj SevenSegmentTest_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.srcs/sources_1/new/SevenSegmentTruthTable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegmentTruthTable
ERROR: [VRFC 10-1412] syntax error near , [/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.srcs/sources_1/new/SevenSegmentTruthTable.v:26]
ERROR: [VRFC 10-1412] syntax error near : [/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.srcs/sources_1/new/SevenSegmentTruthTable.v:29]
ERROR: [VRFC 10-1412] syntax error near : [/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.srcs/sources_1/new/SevenSegmentTruthTable.v:30]
ERROR: [VRFC 10-1412] syntax error near : [/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.srcs/sources_1/new/SevenSegmentTruthTable.v:31]
ERROR: [VRFC 10-1412] syntax error near : [/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.srcs/sources_1/new/SevenSegmentTruthTable.v:32]
ERROR: [VRFC 10-1412] syntax error near : [/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.srcs/sources_1/new/SevenSegmentTruthTable.v:33]
ERROR: [VRFC 10-1412] syntax error near : [/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.srcs/sources_1/new/SevenSegmentTruthTable.v:34]
ERROR: [VRFC 10-1412] syntax error near : [/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.srcs/sources_1/new/SevenSegmentTruthTable.v:35]
ERROR: [VRFC 10-1412] syntax error near : [/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.srcs/sources_1/new/SevenSegmentTruthTable.v:36]
ERROR: [VRFC 10-1412] syntax error near : [/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.srcs/sources_1/new/SevenSegmentTruthTable.v:37]
ERROR: [VRFC 10-1412] syntax error near : [/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.srcs/sources_1/new/SevenSegmentTruthTable.v:38]
ERROR: [VRFC 10-1412] syntax error near default [/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.srcs/sources_1/new/SevenSegmentTruthTable.v:40]
ERROR: [VRFC 10-1412] syntax error near endcase [/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.srcs/sources_1/new/SevenSegmentTruthTable.v:42]
ERROR: [VRFC 10-1040] module SevenSegmentTruthTable ignored due to previous errors [/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.srcs/sources_1/new/SevenSegmentTruthTable.v:20]
INFO: [USF-XSim-99] Step results log file:'/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SevenSegmentTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.sim/sim_1/behav'
xvlog -m64 --relax -prj SevenSegmentTest_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.srcs/sources_1/new/SevenSegmentTruthTable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegmentTruthTable
ERROR: [VRFC 10-1412] syntax error near , [/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.srcs/sources_1/new/SevenSegmentTruthTable.v:26]
ERROR: [VRFC 10-1412] syntax error near : [/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.srcs/sources_1/new/SevenSegmentTruthTable.v:29]
ERROR: [VRFC 10-1412] syntax error near : [/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.srcs/sources_1/new/SevenSegmentTruthTable.v:30]
ERROR: [VRFC 10-1412] syntax error near : [/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.srcs/sources_1/new/SevenSegmentTruthTable.v:31]
ERROR: [VRFC 10-1412] syntax error near : [/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.srcs/sources_1/new/SevenSegmentTruthTable.v:32]
ERROR: [VRFC 10-1412] syntax error near : [/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.srcs/sources_1/new/SevenSegmentTruthTable.v:33]
ERROR: [VRFC 10-1412] syntax error near : [/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.srcs/sources_1/new/SevenSegmentTruthTable.v:34]
ERROR: [VRFC 10-1412] syntax error near : [/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.srcs/sources_1/new/SevenSegmentTruthTable.v:35]
ERROR: [VRFC 10-1412] syntax error near : [/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.srcs/sources_1/new/SevenSegmentTruthTable.v:36]
ERROR: [VRFC 10-1412] syntax error near : [/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.srcs/sources_1/new/SevenSegmentTruthTable.v:37]
ERROR: [VRFC 10-1412] syntax error near : [/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.srcs/sources_1/new/SevenSegmentTruthTable.v:38]
ERROR: [VRFC 10-1412] syntax error near default [/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.srcs/sources_1/new/SevenSegmentTruthTable.v:40]
ERROR: [VRFC 10-1412] syntax error near endcase [/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.srcs/sources_1/new/SevenSegmentTruthTable.v:42]
ERROR: [VRFC 10-1040] module SevenSegmentTruthTable ignored due to previous errors [/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.srcs/sources_1/new/SevenSegmentTruthTable.v:20]
INFO: [USF-XSim-99] Step results log file:'/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SevenSegmentTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.sim/sim_1/behav'
xvlog -m64 --relax -prj SevenSegmentTest_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.srcs/sources_1/new/SevenSegmentTruthTable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegmentTruthTable
ERROR: [VRFC 10-91] N is not declared [/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.srcs/sources_1/new/SevenSegmentTruthTable.v:26]
ERROR: [VRFC 10-1040] module SevenSegmentTruthTable ignored due to previous errors [/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.srcs/sources_1/new/SevenSegmentTruthTable.v:20]
INFO: [USF-XSim-99] Step results log file:'/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/A01577421/Desktop/ECE2700/Lab2A/SevenSegment/SevenSegment.sim/sim_1/behav/xvlog.log' file for more information.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 19 12:55:40 2017...
