const t=JSON.parse('{"key":"v-257beabe","path":"/posts/electricity/HDL/verilog-project.html","title":"","lang":"zh-CN","frontmatter":{"description":"verilog项目设计 https://www.fpga4student.com/ 中国科学技术大学《数字电路实验》: https://soc.ustc.edu.cn/Digital/","head":[["meta",{"property":"og:url","content":"https://mister-hope.github.io/posts/electricity/HDL/verilog-project.html"}],["meta",{"property":"og:site_name","content":"Code Building"}],["meta",{"property":"og:description","content":"verilog项目设计 https://www.fpga4student.com/ 中国科学技术大学《数字电路实验》: https://soc.ustc.edu.cn/Digital/"}],["meta",{"property":"og:type","content":"article"}],["meta",{"property":"og:locale","content":"zh-CN"}],["meta",{"property":"og:updated_time","content":"2024-09-06T09:12:58.000Z"}],["meta",{"property":"article:modified_time","content":"2024-09-06T09:12:58.000Z"}],["script",{"type":"application/ld+json"},"{\\"@context\\":\\"https://schema.org\\",\\"@type\\":\\"Article\\",\\"headline\\":\\"\\",\\"image\\":[\\"\\"],\\"dateModified\\":\\"2024-09-06T09:12:58.000Z\\",\\"author\\":[]}"]]},"headers":[],"git":{"createdTime":1712052669000,"updatedTime":1725613978000,"contributors":[{"name":"zgjsxx","email":"119160524@qq.com","commits":2}]},"readingTime":{"minutes":0.08,"words":24},"filePathRelative":"posts/electricity/HDL/verilog-project.md","localizedDate":"2024年4月2日","excerpt":"<p>verilog项目设计\\n<a href=\\"https://www.fpga4student.com/\\" target=\\"_blank\\" rel=\\"noopener noreferrer\\">https://www.fpga4student.com/</a></p>\\n<p>中国科学技术大学《数字电路实验》: <a href=\\"https://soc.ustc.edu.cn/Digital/\\" target=\\"_blank\\" rel=\\"noopener noreferrer\\">https://soc.ustc.edu.cn/Digital/</a></p>\\n","autoDesc":true}');export{t as data};
