Optimization Target,Bank Organization,Row Activation,Column Activation,Mat Organization,Row Activation,Column Activation,Subarray Size,Senseamp Mux,Output Level-1 Mux,Output Level-2 Mux,Local Wire Type,Local Wire Repeater Type,Local Wire Low Swing,Global Wire Type,Global Wire Repeater Type,Global Wire Low Swing,Buffer Design Style,Height Total ,Width Total ,Total Area ,Height Mat,Width Mat, Mat Area ,Mat Efficiency,Height Subarray, Width Subarry,Subarray Area,Subarray Efficiency,Area Efficiency ,Read Latency,TSV Latency,H-Tree Latency,Mat Latency,Predecoder Latency,Subarray Latency,Row Decoder Latency,Bitline Latency (ns:ns:ns),Senseamp Latency,Mux Latency,Precharge Latency,Read Pulse,Comparator Latency,Write Total Latency,RESET Latency,RESET Soft Latency,SET Latency,SET Soft Latency,Read Bandwidth ,Write Bandwidth,Read Dynamic Energy,Write Dynamic Energy,RESET Dynamic Energy,RESET Soft Dynamic Energy,SET Dynamic Energy,SET Soft Dynamic Energy,Leakage Power,TSV Leakage Power,H-Tree Leakage Power,Mat Leakage Power per mat
Area,4 x 4,4 / 4,4 / 4,2 x 2,1 / 2,1 / 2,256 Rows x 4096 Columns,256,16,1,Semi-Global Aggressive,No Repeaters,No,Global Conservative,Repeaters with 50% Overhead,No,Balanced,594.23um,4.47656mm,2.66011mm^2,141.468um,1.11205mm,157319um^2,96.1505%,70.7339um,550.584um,38944.9um^2,97.1008%,90.9817%,13.7387ns,N/A,769.454ps,12.9693ns,108.859ps,12.8604ns,5.65728ns,250.312ps:5.82173ps:250.312ps,2.5835ps,170.888ps,136.938ps,0ps,N/A,163.007ns,53.0073ns,0,163.007ns,0,272.477MB/s,12.3066MB/s,730.442nJ,1.75118nJ,989.832pJ,N/A,1.74583nJ,N/A,93.3357mW,N/A,10.3294mW,5.18789mW,