<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: rcc.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('rcc_8c_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle"><div class="title">rcc.c</div></div>
</div><!--header-->
<div class="contents">
<a href="rcc_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/** @defgroup rcc_file RCC peripheral API</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> *</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> * @ingroup peripheral_apis</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * This library supports the Reset and Clock Control System in the STM32 series</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> * of ARM Cortex Microcontrollers by ST Microelectronics.</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> *</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment"> * LGPL License Terms @ref lgpl_license</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment"> */</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#include &lt;stddef.h&gt;</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#include &lt;<a class="code" href="assert_8h.html">libopencm3/cm3/assert.h</a>&gt;</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="preprocessor">#include &lt;<a class="code" href="rcc_8h.html">libopencm3/stm32/rcc.h</a>&gt;</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="preprocessor">#include &lt;<a class="code" href="pwr_8h.html">libopencm3/stm32/pwr.h</a>&gt;</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="preprocessor">#include &lt;<a class="code" href="flash_8h.html">libopencm3/stm32/flash.h</a>&gt;</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span> </div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno"><a class="line" href="rcc_8c.html#a94db66bc64096b095511ed7f32a0b35e">   15</a></span><span class="preprocessor">#define HZ_PER_MHZ                      1000000UL</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno"><a class="line" href="rcc_8c.html#a02cf9e74b365baed1b18ba4844e15682">   16</a></span><span class="preprocessor">#define HZ_PER_KHZ                      1000UL</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span> </div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">/* Local private copy of the clock configuration for providing user with clock tree data. */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="keyword">static</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="rcc_8c.html#a02fa41ccfbae4711feb0842bc639cb57">   20</a></span>        uint16_t <a class="code hl_variable" href="rcc_8c.html#a02fa41ccfbae4711feb0842bc639cb57">sysclk_mhz</a>;</div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="rcc_8c.html#a27373af08df988e85c04d67e7b9d2e0f">   21</a></span>        uint16_t <a class="code hl_variable" href="rcc_8c.html#a27373af08df988e85c04d67e7b9d2e0f">cpu_mhz</a>;</div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="rcc_8c.html#a606c2a76602a528fe672032e0721d364">   22</a></span>        uint16_t <a class="code hl_variable" href="rcc_8c.html#a606c2a76602a528fe672032e0721d364">hclk_mhz</a>;</div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span>        <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="rcc_8c.html#a722eca9ba62341c814060b34fb452195">   24</a></span>                uint16_t <a class="code hl_variable" href="rcc_8c.html#a722eca9ba62341c814060b34fb452195">pclk1_mhz</a>;             <span class="comment">/* APB1 clock. */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="rcc_8c.html#ac28e082915644bd88bb402cd42003b95">   25</a></span>                uint16_t <a class="code hl_variable" href="rcc_8c.html#ac28e082915644bd88bb402cd42003b95">pclk2_mhz</a>;             <span class="comment">/* APB2 clock. */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="rcc_8c.html#ad8b30f0d14657ebf66179700a9ca1e50">   26</a></span>                uint16_t <a class="code hl_variable" href="rcc_8c.html#ad8b30f0d14657ebf66179700a9ca1e50">pclk3_mhz</a>;             <span class="comment">/* APB3 clock. */</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="rcc_8c.html#a31d54f52a3f74b32305110076b7e6248">   27</a></span>                uint16_t <a class="code hl_variable" href="rcc_8c.html#a31d54f52a3f74b32305110076b7e6248">pclk4_mhz</a>;             <span class="comment">/* APB4 clock. */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="rcc_8c.html#ade2701c587861238454b7601b16dc272">   28</a></span>        } <a class="code hl_variable" href="rcc_8c.html#ade2701c587861238454b7601b16dc272">per</a>;</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span>        <span class="keyword">struct </span>pll_clocks {                     <span class="comment">/* Each PLL output set of data. */</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="rcc_8c.html#aaafa0c652656822f4ea201227bd28681">   30</a></span>                uint16_t <a class="code hl_variable" href="rcc_8c.html#aaafa0c652656822f4ea201227bd28681">p_mhz</a>;</div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="rcc_8c.html#ab2312c5349c892ee3fe117a7aa4581a9">   31</a></span>                uint16_t <a class="code hl_variable" href="rcc_8c.html#ab2312c5349c892ee3fe117a7aa4581a9">q_mhz</a>;</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="rcc_8c.html#ac161ed8220d18c901e416f47918b6541">   32</a></span>                uint16_t <a class="code hl_variable" href="rcc_8c.html#ac161ed8220d18c901e416f47918b6541">r_mhz</a>;</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="rcc_8c.html#a153fc936592a4e73cf94c42966097e6d">   33</a></span>        } <a class="code hl_variable" href="rcc_8c.html#a153fc936592a4e73cf94c42966097e6d">pll1</a>, <a class="code hl_variable" href="rcc_8c.html#a4797699f94fe2a9126b9b9224fa4fa56">pll2</a>, <a class="code hl_variable" href="rcc_8c.html#a9202c46023d81979c94879e2c5bcd5fa">pll3</a>;</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="rcc_8c.html#afb7cf04ebe3ffeb8a1e723201ff3f4e5">   34</a></span>        uint16_t <a class="code hl_variable" href="rcc_8c.html#afb7cf04ebe3ffeb8a1e723201ff3f4e5">hse_khz</a>;                       <span class="comment">/* This can&#39;t exceed 50MHz */</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>} <a class="code hl_variable" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a> = {</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>        .sysclk_mhz = <a class="code hl_define" href="group__rcc__defines.html#ga873c1728c56a64c3115cff72a3e96718">RCC_HSI_BASE_FREQUENCY</a> / <a class="code hl_define" href="rcc_8c.html#a94db66bc64096b095511ed7f32a0b35e">HZ_PER_MHZ</a>,</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span>        .cpu_mhz = <a class="code hl_define" href="group__rcc__defines.html#ga873c1728c56a64c3115cff72a3e96718">RCC_HSI_BASE_FREQUENCY</a> / <a class="code hl_define" href="rcc_8c.html#a94db66bc64096b095511ed7f32a0b35e">HZ_PER_MHZ</a>,</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>        .hclk_mhz = <a class="code hl_define" href="group__rcc__defines.html#ga873c1728c56a64c3115cff72a3e96718">RCC_HSI_BASE_FREQUENCY</a> / <a class="code hl_define" href="rcc_8c.html#a94db66bc64096b095511ed7f32a0b35e">HZ_PER_MHZ</a>,</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>        .per.pclk1_mhz = <a class="code hl_define" href="group__rcc__defines.html#ga873c1728c56a64c3115cff72a3e96718">RCC_HSI_BASE_FREQUENCY</a> / <a class="code hl_define" href="rcc_8c.html#a94db66bc64096b095511ed7f32a0b35e">HZ_PER_MHZ</a>,</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>        .per.pclk2_mhz = <a class="code hl_define" href="group__rcc__defines.html#ga873c1728c56a64c3115cff72a3e96718">RCC_HSI_BASE_FREQUENCY</a> / <a class="code hl_define" href="rcc_8c.html#a94db66bc64096b095511ed7f32a0b35e">HZ_PER_MHZ</a>,</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>        .per.pclk3_mhz = <a class="code hl_define" href="group__rcc__defines.html#ga873c1728c56a64c3115cff72a3e96718">RCC_HSI_BASE_FREQUENCY</a> / <a class="code hl_define" href="rcc_8c.html#a94db66bc64096b095511ed7f32a0b35e">HZ_PER_MHZ</a>,</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>        .per.pclk4_mhz = <a class="code hl_define" href="group__rcc__defines.html#ga873c1728c56a64c3115cff72a3e96718">RCC_HSI_BASE_FREQUENCY</a> / <a class="code hl_define" href="rcc_8c.html#a94db66bc64096b095511ed7f32a0b35e">HZ_PER_MHZ</a></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">   43</a></span>};</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span> </div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="rcc_8c.html#affe76d20ab8835af58521511ae65f0af">   45</a></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code hl_function" href="rcc_8c.html#affe76d20ab8835af58521511ae65f0af">rcc_configure_pll</a>(uint32_t clkin, <span class="keyword">const</span> <span class="keyword">struct</span> pll_config *config, <span class="keywordtype">int</span> pll_num) {</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>        <span class="comment">/* Only concern ourselves with the PLL if the input clock is enabled. */</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>        <span class="keywordflow">if</span> (config-&gt;divm == 0 || pll_num &lt; 1 || pll_num &gt; 3) {</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>                <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>        }</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span> </div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>        <span class="keyword">struct </span>pll_clocks *pll_tree_ptr;</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>        <span class="keywordflow">if</span> (pll_num == 1) {</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>                pll_tree_ptr = &amp;<a class="code hl_variable" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a>.pll1;</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (pll_num == 2) {</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>                pll_tree_ptr = &amp;<a class="code hl_variable" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a>.pll2;</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>                pll_tree_ptr = &amp;<a class="code hl_variable" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a>.pll3;</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>        }</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span> </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>        <span class="comment">/* Let&#39;s write all of the dividers as specified. */</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>        <a class="code hl_define" href="group__rcc__registers.html#ga981d1a8fd8ae0e19d1ddf4ded497f159">RCC_PLLDIVR</a>(pll_num)  = 0;</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>        <a class="code hl_define" href="group__rcc__registers.html#ga981d1a8fd8ae0e19d1ddf4ded497f159">RCC_PLLDIVR</a>(pll_num) |= <a class="code hl_define" href="group__rcc__plldivr__values.html#ga13f1d7b7604e1369c7b64bb83796eeaf">RCC_PLLNDIVR_DIVN</a>(config-&gt;divn);</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span> </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>        <span class="comment">/* Setup the PLL config values for this PLL. */</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>        uint8_t vco_addshift = 4 * (pll_num - 1);               <span class="comment">/* Values spaced by 4 for PLL 1/2/3 */</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span> </div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>        <span class="comment">/* Set the PLL input frequency range. */</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>        uint32_t pll_clk_mhz = (clkin / config-&gt;divm) / <a class="code hl_define" href="rcc_8c.html#a94db66bc64096b095511ed7f32a0b35e">HZ_PER_MHZ</a>;</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>        <span class="keywordflow">if</span> (pll_clk_mhz &gt; 2 &amp;&amp; pll_clk_mhz &lt;= 4) {</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>                <a class="code hl_define" href="group__rcc__registers.html#ga838793cbec63d7be4f2ec76c8f605de0">RCC_PLLCFGR</a> |= (<a class="code hl_define" href="group__rcc__pllcfgr__values.html#ga5c6d1bf27f6473b6d003e96158add41a">RCC_PLLCFGR_PLLRGE_2_4MHZ</a> &lt;&lt; <a class="code hl_define" href="group__rcc__pllcfgr__values.html#gacdc7c1c727088683829467921317d5b6">RCC_PLLCFGR_PLL1RGE_SHIFT</a>) &lt;&lt; vco_addshift;</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (pll_clk_mhz &gt; 4 &amp;&amp; pll_clk_mhz &lt;= 8) {</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>                <a class="code hl_define" href="group__rcc__registers.html#ga838793cbec63d7be4f2ec76c8f605de0">RCC_PLLCFGR</a> |= (<a class="code hl_define" href="group__rcc__pllcfgr__values.html#ga0b8fd2683bd2c0294fa1622fb3dfde33">RCC_PLLCFGR_PLLRGE_4_8MHZ</a> &lt;&lt; <a class="code hl_define" href="group__rcc__pllcfgr__values.html#gacdc7c1c727088683829467921317d5b6">RCC_PLLCFGR_PLL1RGE_SHIFT</a>) &lt;&lt; vco_addshift;</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (pll_clk_mhz &gt; 8) {</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>                <a class="code hl_define" href="group__rcc__registers.html#ga838793cbec63d7be4f2ec76c8f605de0">RCC_PLLCFGR</a> |= (<a class="code hl_define" href="group__rcc__pllcfgr__values.html#ga7303df91ca0af73ce9910aa6bbd7f853">RCC_PLLCFGR_PLLRGE_8_16MHZ</a> &lt;&lt; <a class="code hl_define" href="group__rcc__pllcfgr__values.html#gacdc7c1c727088683829467921317d5b6">RCC_PLLCFGR_PLL1RGE_SHIFT</a>) &lt;&lt; vco_addshift;</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>        }</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span> </div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>        <span class="comment">/* Set the VCO output frequency range. */</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>        uint32_t pll_vco_clk_mhz = (pll_clk_mhz * config-&gt;divn);</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>        <span class="keywordflow">if</span> (pll_vco_clk_mhz &lt;= 420) {</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>                <a class="code hl_define" href="group__rcc__registers.html#ga838793cbec63d7be4f2ec76c8f605de0">RCC_PLLCFGR</a> |= (<a class="code hl_define" href="group__rcc__pllcfgr__values.html#ga2a78af784659f3d10bd044604e8098e6">RCC_PLLCFGR_PLL1VCO_MED</a> &lt;&lt; vco_addshift);</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>        }</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span> </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>        <span class="comment">/* Setup the enable bits for the PLL outputs. */</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>        uint8_t diven_addshift = 3 * (pll_num - 1);             <span class="comment">/* Values spaced by 3 for PLL1/2/3 */</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>        <span class="keywordflow">if</span> (config-&gt;divp &gt; 0) {</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>                <a class="code hl_define" href="group__rcc__registers.html#ga981d1a8fd8ae0e19d1ddf4ded497f159">RCC_PLLDIVR</a>(pll_num) |= <a class="code hl_define" href="group__rcc__plldivr__values.html#gafebb4a649d28ef89048a480ad721faaa">RCC_PLLNDIVR_DIVP</a>(config-&gt;divp);</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>                <a class="code hl_define" href="group__rcc__registers.html#ga838793cbec63d7be4f2ec76c8f605de0">RCC_PLLCFGR</a> |= (<a class="code hl_define" href="group__rcc__pllcfgr__values.html#gab4af7742faca9249ad6c135ff3b45e71">RCC_PLLCFGR_DIVP1EN</a> &lt;&lt; diven_addshift);</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>                pll_tree_ptr-&gt;p_mhz = pll_vco_clk_mhz / config-&gt;divp;</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>        }</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>        <span class="keywordflow">if</span> (config-&gt;divq &gt; 0) {</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>                <a class="code hl_define" href="group__rcc__registers.html#ga981d1a8fd8ae0e19d1ddf4ded497f159">RCC_PLLDIVR</a>(pll_num) |= <a class="code hl_define" href="group__rcc__plldivr__values.html#gad9aac5b7cd126bf80aa40c3ad9da3891">RCC_PLLNDIVR_DIVQ</a>(config-&gt;divq);</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>                <a class="code hl_define" href="group__rcc__registers.html#ga838793cbec63d7be4f2ec76c8f605de0">RCC_PLLCFGR</a> |= (<a class="code hl_define" href="group__rcc__pllcfgr__values.html#ga490543e2a3bba50a803ab7a8757a6020">RCC_PLLCFGR_DIVQ1EN</a> &lt;&lt; diven_addshift);</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>                pll_tree_ptr-&gt;q_mhz = pll_vco_clk_mhz / config-&gt;divq;</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>        }</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>        <span class="keywordflow">if</span> (config-&gt;divr &gt; 0) {</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>                <a class="code hl_define" href="group__rcc__registers.html#ga981d1a8fd8ae0e19d1ddf4ded497f159">RCC_PLLDIVR</a>(pll_num) |= <a class="code hl_define" href="group__rcc__plldivr__values.html#ga83d8e1d8bc03e1e0e13d9f985cd3823b">RCC_PLLNDIVR_DIVR</a>(config-&gt;divr);</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>                <a class="code hl_define" href="group__rcc__registers.html#ga838793cbec63d7be4f2ec76c8f605de0">RCC_PLLCFGR</a> |= (<a class="code hl_define" href="group__rcc__pllcfgr__values.html#ga1e60d2df79515381a4b35c038daacfb6">RCC_PLLCFGR_DIVR1EN</a> &lt;&lt; diven_addshift);</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>                pll_tree_ptr-&gt;r_mhz = pll_vco_clk_mhz / config-&gt;divr;</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>        }</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span> </div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>        <span class="comment">/* Attempt to enable and lock PLL. */</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>        uint8_t cr_addshift = 2 * (pll_num - 1);</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>        <a class="code hl_define" href="group__rcc__registers.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a> |= <a class="code hl_define" href="group__rcc__cr__values.html#ga4cad9a81f5c5544f46c742ae1aa64ae2">RCC_CR_PLL1ON</a> &lt;&lt; cr_addshift;</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>        <span class="keywordflow">while</span> (!(<a class="code hl_define" href="group__rcc__registers.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a> &amp; (<a class="code hl_define" href="group__rcc__cr__values.html#ga36cbfbda9151a0d8953f3460e07a95db">RCC_CR_PLL1RDY</a> &lt;&lt; cr_addshift)));</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>}</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span> </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="rcc_8c.html#ae1ea12188acdf5b45eccdf6b3348a1c6">  107</a></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code hl_function" href="rcc_8c.html#ae1ea12188acdf5b45eccdf6b3348a1c6">rcc_set_and_enable_plls</a>(<span class="keyword">const</span> <span class="keyword">struct</span> <a class="code hl_struct" href="structrcc__pll__config.html">rcc_pll_config</a> *config) {</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>        <span class="comment">/* It is assumed that this function is entered with PLLs disabled and not</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment">         * running. Setup PLL1/2/3 with configurations specified in the config. */</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>        <a class="code hl_define" href="group__rcc__registers.html#ga07a759e26bd0577da78a7125b5599476">RCC_PLLCKSELR</a> = <a class="code hl_define" href="group__rcc__pllckselr__values.html#gaf6951b42b5ddd5ce8bc9516417a03b63">RCC_PLLCKSELR_DIVM1</a>(config-&gt;<a class="code hl_variable" href="structrcc__pll__config.html#a2f3345f2bb01cdc8a44cde6ccbe572e3">pll1</a>.<a class="code hl_variable" href="structrcc__pll__config_1_1pll__config.html#afc20330241217fe91867b5596fef87b0">divm</a>) |</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>                                        <a class="code hl_define" href="group__rcc__pllckselr__values.html#gafdb8f941dd56407453ff0ea85560b3e8">RCC_PLLCKSELR_DIVM2</a>(config-&gt;<a class="code hl_variable" href="structrcc__pll__config.html#a3fa0b0792fee33c154e608abbdbd6cad">pll2</a>.<a class="code hl_variable" href="structrcc__pll__config_1_1pll__config.html#afc20330241217fe91867b5596fef87b0">divm</a>) |</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>                                        <a class="code hl_define" href="group__rcc__pllckselr__values.html#ga783be06d2c509275761d836301364f79">RCC_PLLCKSELR_DIVM3</a>(config-&gt;<a class="code hl_variable" href="structrcc__pll__config.html#ae91972ca393af41b0486447032580303">pll3</a>.<a class="code hl_variable" href="structrcc__pll__config_1_1pll__config.html#afc20330241217fe91867b5596fef87b0">divm</a>) |</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>                                        config-&gt;<a class="code hl_variable" href="structrcc__pll__config.html#aea03f62558b2211b2e0b7a7360fc3186">pll_source</a>;</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span> </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>        uint32_t clkin = (config-&gt;<a class="code hl_variable" href="structrcc__pll__config.html#aea03f62558b2211b2e0b7a7360fc3186">pll_source</a> == <a class="code hl_define" href="group__rcc__pllckselr__values.html#ga3c42706b17047912b1a38f9805c96cfb">RCC_PLLCKSELR_PLLSRC_HSI</a>)</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>                ? <a class="code hl_define" href="group__rcc__defines.html#ga873c1728c56a64c3115cff72a3e96718">RCC_HSI_BASE_FREQUENCY</a> : config-&gt;<a class="code hl_variable" href="structrcc__pll__config.html#ad1dbec120517aa9162785d8d074d247d">hse_frequency</a>;</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span> </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>        <a class="code hl_define" href="group__rcc__registers.html#ga838793cbec63d7be4f2ec76c8f605de0">RCC_PLLCFGR</a> = 0;</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>        <a class="code hl_function" href="rcc_8c.html#affe76d20ab8835af58521511ae65f0af">rcc_configure_pll</a>(clkin, &amp;config-&gt;<a class="code hl_variable" href="structrcc__pll__config.html#a2f3345f2bb01cdc8a44cde6ccbe572e3">pll1</a>, 1);</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>        <a class="code hl_function" href="rcc_8c.html#affe76d20ab8835af58521511ae65f0af">rcc_configure_pll</a>(clkin, &amp;config-&gt;<a class="code hl_variable" href="structrcc__pll__config.html#a3fa0b0792fee33c154e608abbdbd6cad">pll2</a>, 2);</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>        <a class="code hl_function" href="rcc_8c.html#affe76d20ab8835af58521511ae65f0af">rcc_configure_pll</a>(clkin, &amp;config-&gt;<a class="code hl_variable" href="structrcc__pll__config.html#ae91972ca393af41b0486447032580303">pll3</a>, 3);</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>}</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span> </div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment">/* This is a helper to calculate dividers that go 2/4/8/16/64/128/256/512.</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment"> * These dividers also use the top bit as an &quot;enable&quot;. */</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="rcc_8c.html#a4ac127a853061d54dcd5e78b3c22cf32">  126</a></span><span class="keyword">static</span> uint16_t <a class="code hl_function" href="rcc_8c.html#a4ac127a853061d54dcd5e78b3c22cf32">rcc_prediv_log_skip32_div</a>(uint16_t clk_mhz, uint32_t div_val) {</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>        <span class="keywordflow">if</span> (div_val &lt; 0x8) {</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>                <span class="keywordflow">return</span> clk_mhz;</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (div_val &lt;= <a class="code hl_define" href="group__rcc__d1cfgr__values.html#ga730eaf45e069c2c301dadd4354be4301">RCC_D1CFGR_D1CPRE_DIV16</a>) {</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>                <span class="keywordflow">return</span> clk_mhz &gt;&gt; (div_val - 7);</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>                <span class="keywordflow">return</span> clk_mhz &gt;&gt; (div_val - 6);</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>        }</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>}</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span> </div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment">/* This is a helper to help calculate simple 3-bit log dividers with top bit</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment"> * used as enable bit. */</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="rcc_8c.html#a049ea41fdaf46cdfb5550c6fc68f64ef">  138</a></span><span class="keyword">static</span> uint16_t <a class="code hl_function" href="rcc_8c.html#a049ea41fdaf46cdfb5550c6fc68f64ef">rcc_prediv_3bit_log_div</a>(uint16_t clk_mhz, uint32_t div_val) {</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>        <span class="keywordflow">if</span> (div_val &lt; 0x4) {</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>                <span class="keywordflow">return</span> clk_mhz;</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>                <span class="keywordflow">return</span> clk_mhz &gt;&gt; (div_val - 3);</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>        }</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>}</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span> </div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="rcc_8c.html#adc87fd087f2df70836404127309ca646">  146</a></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code hl_function" href="rcc_8c.html#adc87fd087f2df70836404127309ca646">rcc_clock_setup_domain1</a>(<span class="keyword">const</span> <span class="keyword">struct</span> <a class="code hl_struct" href="structrcc__pll__config.html">rcc_pll_config</a> *config) {</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>        <a class="code hl_define" href="group__rcc__registers.html#gae383639b32ddf7738289c022bfbc61bb">RCC_D1CFGR</a> = 0;</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>        <a class="code hl_define" href="group__rcc__registers.html#gae383639b32ddf7738289c022bfbc61bb">RCC_D1CFGR</a> |= <a class="code hl_define" href="group__rcc__d1cfgr__values.html#gac7eb29c168602e63416a64bafbbaf437">RCC_D1CFGR_D1CPRE</a>(config-&gt;<a class="code hl_variable" href="structrcc__pll__config.html#a1cd169e197c021b57899c2e05dd1fd14">core_pre</a>)  |</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>                <a class="code hl_define" href="group__rcc__d1cfgr__values.html#ga912f5b2bbc363508e005997b61aed256">RCC_D1CFGR_D1HPRE</a>(config-&gt;<a class="code hl_variable" href="structrcc__pll__config.html#ab27b99c4879570b12dfa5fc0e53ddb87">hpre</a>) | <a class="code hl_define" href="group__rcc__d1cfgr__values.html#ga5c5d8a0b9df89290146a4d0d66e8fcac">RCC_D1CFGR_D1PPRE</a>(config-&gt;<a class="code hl_variable" href="structrcc__pll__config.html#a12187a4d7f5f26d56ebde42c6b39f222">ppre3</a>);</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span> </div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>        <span class="comment">/* Update our clock values in our tree based on the config values. */</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>        <a class="code hl_variable" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a>.cpu_mhz =</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>                <a class="code hl_function" href="rcc_8c.html#a4ac127a853061d54dcd5e78b3c22cf32">rcc_prediv_log_skip32_div</a>(<a class="code hl_variable" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a>.sysclk_mhz, config-&gt;<a class="code hl_variable" href="structrcc__pll__config.html#a1cd169e197c021b57899c2e05dd1fd14">core_pre</a>);</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>        <a class="code hl_variable" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a>.hclk_mhz =</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>                <a class="code hl_function" href="rcc_8c.html#a4ac127a853061d54dcd5e78b3c22cf32">rcc_prediv_log_skip32_div</a>(<a class="code hl_variable" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a>.cpu_mhz, config-&gt;<a class="code hl_variable" href="structrcc__pll__config.html#ab27b99c4879570b12dfa5fc0e53ddb87">hpre</a>);</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>        <a class="code hl_variable" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a>.per.pclk3_mhz =</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>                <a class="code hl_function" href="rcc_8c.html#a049ea41fdaf46cdfb5550c6fc68f64ef">rcc_prediv_3bit_log_div</a>(<a class="code hl_variable" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a>.hclk_mhz, config-&gt;<a class="code hl_variable" href="structrcc__pll__config.html#a12187a4d7f5f26d56ebde42c6b39f222">ppre3</a>);</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>}</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span> </div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="rcc_8c.html#a630093de9e3ce4aa2bc2c73c57202564">  160</a></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code hl_function" href="rcc_8c.html#a630093de9e3ce4aa2bc2c73c57202564">rcc_clock_setup_domain2</a>(<span class="keyword">const</span> <span class="keyword">struct</span> <a class="code hl_struct" href="structrcc__pll__config.html">rcc_pll_config</a> *config) {</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>        <a class="code hl_define" href="group__rcc__registers.html#ga7f3365c2f300d98fc1d6348aa67fea78">RCC_D2CFGR</a>  = 0;</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>        <a class="code hl_define" href="group__rcc__registers.html#ga7f3365c2f300d98fc1d6348aa67fea78">RCC_D2CFGR</a> |= <a class="code hl_define" href="group__rcc__d2cfgr__values.html#ga5d085ab19c13d0ccad8a9bdfade299e1">RCC_D2CFGR_D2PPRE1</a>(config-&gt;<a class="code hl_variable" href="structrcc__pll__config.html#a3c2062ca95d5d719653404d97115e905">ppre1</a>) |</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>                <a class="code hl_define" href="group__rcc__d2cfgr__values.html#gaee9d9f3a43aea6c4bb6b0456e2914579">RCC_D2CFGR_D2PPRE2</a>(config-&gt;<a class="code hl_variable" href="structrcc__pll__config.html#aaf3ea295d4671c465ffcd389d509daea">ppre2</a>);</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span> </div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>        <span class="comment">/* Update our clock values in our tree based on the config values. */</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>        <a class="code hl_variable" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a>.per.pclk2_mhz =</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>                <a class="code hl_function" href="rcc_8c.html#a049ea41fdaf46cdfb5550c6fc68f64ef">rcc_prediv_3bit_log_div</a>(<a class="code hl_variable" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a>.hclk_mhz, config-&gt;<a class="code hl_variable" href="structrcc__pll__config.html#aaf3ea295d4671c465ffcd389d509daea">ppre2</a>);</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>        <a class="code hl_variable" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a>.per.pclk1_mhz =</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>                <a class="code hl_function" href="rcc_8c.html#a049ea41fdaf46cdfb5550c6fc68f64ef">rcc_prediv_3bit_log_div</a>(<a class="code hl_variable" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a>.hclk_mhz, config-&gt;<a class="code hl_variable" href="structrcc__pll__config.html#a3c2062ca95d5d719653404d97115e905">ppre1</a>);</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>}</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span> </div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="rcc_8c.html#abbaae415b4c2d5c52024506a032e943b">  172</a></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code hl_function" href="rcc_8c.html#abbaae415b4c2d5c52024506a032e943b">rcc_clock_setup_domain3</a>(<span class="keyword">const</span> <span class="keyword">struct</span> <a class="code hl_struct" href="structrcc__pll__config.html">rcc_pll_config</a> *config) {</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>        <a class="code hl_define" href="group__rcc__registers.html#ga50876a2998474eded9210a2222bdcfd0">RCC_D3CFGR</a> &amp;= 0;</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>        <a class="code hl_define" href="group__rcc__registers.html#ga50876a2998474eded9210a2222bdcfd0">RCC_D3CFGR</a> |= <a class="code hl_define" href="group__rcc__d3cfgr__values.html#ga99907e6c77af85ba60ba5aef0275d070">RCC_D3CFGR_D3PPRE</a>(config-&gt;<a class="code hl_variable" href="structrcc__pll__config.html#ac6399d714d618eca3f13f601ebf09873">ppre4</a>);</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span> </div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>        <span class="comment">/* Update our clock values in our tree based on the config values. */</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>        <a class="code hl_variable" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a>.per.pclk4_mhz =</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>                <a class="code hl_function" href="rcc_8c.html#a049ea41fdaf46cdfb5550c6fc68f64ef">rcc_prediv_3bit_log_div</a>(<a class="code hl_variable" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a>.hclk_mhz, config-&gt;<a class="code hl_variable" href="structrcc__pll__config.html#ac6399d714d618eca3f13f601ebf09873">ppre4</a>);</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>}</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span> </div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="group__rcc__file.html#ga04d008adc6760dace915290ff884939f">  181</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__rcc__file.html#ga04d008adc6760dace915290ff884939f">rcc_clock_setup_pll</a>(<span class="keyword">const</span> <span class="keyword">struct</span> <a class="code hl_struct" href="structrcc__pll__config.html">rcc_pll_config</a> *config) {</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>        <span class="comment">/* First, set system clock to utilize HSI, then disable all but HSI. */</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>        <a class="code hl_define" href="group__rcc__registers.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a> |= <a class="code hl_define" href="group__rcc__cr__values.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>;</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>        <a class="code hl_define" href="group__rcc__registers.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a> &amp;= ~(<a class="code hl_define" href="group__rcc__cfgr__values.html#ga7e5e28699fe923870e15fef3651ff3ef">RCC_CFGR_SW_MASK</a> &lt;&lt; <a class="code hl_define" href="group__rcc__cfgr__values.html#gac1ff0e57acf7fa261817c5ee5cb714c7">RCC_CFGR_SW_SHIFT</a>);</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>        <span class="keywordflow">while</span> (((<a class="code hl_define" href="group__rcc__registers.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a> &gt;&gt; <a class="code hl_define" href="group__rcc__cfgr__values.html#gaaee06473ada7ed1bf2cae8e52ce2e9ab">RCC_CFGR_SWS_SHIFT</a>) &amp; <a class="code hl_define" href="group__rcc__cfgr__values.html#ga451045d952eb1caaa0090c9e8dc75082">RCC_CFGR_SWS_MASK</a>) != <a class="code hl_define" href="group__rcc__cfgr__values.html#ga6764639cf221e1ebc0b5448dcaed590a">RCC_CFGR_SWS_HSI</a>);</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>        <a class="code hl_define" href="group__rcc__registers.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a> = <a class="code hl_define" href="group__rcc__cr__values.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>;</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span> </div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>        <span class="comment">/* Now that we&#39;re safely running on HSI, let&#39;s setup the power system for scaling. */</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>        <a class="code hl_function" href="group__pwr__peripheral__api.html#gaf95ea1bcfc487e86698c6f26d4d0d5ae">pwr_set_mode</a>(config-&gt;<a class="code hl_variable" href="structrcc__pll__config.html#aec78e662086a9c2efcc1c725d6ccbf14">power_mode</a>, config-&gt;<a class="code hl_variable" href="structrcc__pll__config.html#a9ead82fcdeab93e7a1cd182161a1f308">smps_level</a>);</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>        <a class="code hl_function" href="group__pwr__peripheral__api.html#ga5c20c3e54554d82e05cf53cc02fba118">pwr_set_vos_scale</a>(config-&gt;<a class="code hl_variable" href="structrcc__pll__config.html#acee91fec731f5bcccf51fe99a5f42d5a">voltage_scale</a>);</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span> </div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>        <span class="comment">/* Set flash waitstates. Enable flash prefetch if we have at least 1WS */</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>        <a class="code hl_function" href="group__flash__file.html#ga9347b16d27d64b79f507dc9cad8633b2">flash_set_ws</a>(config-&gt;<a class="code hl_variable" href="structrcc__pll__config.html#ace397ff9d2abb7a5dd579f57219bb79e">flash_waitstates</a>);</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>        <span class="keywordflow">if</span> (config-&gt;<a class="code hl_variable" href="structrcc__pll__config.html#ace397ff9d2abb7a5dd579f57219bb79e">flash_waitstates</a> &gt; <a class="code hl_define" href="group__flash__latency.html#ga936324709ea40109331b76849da2c8b2">FLASH_ACR_LATENCY_0WS</a>) {</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>                <a class="code hl_function" href="group__flash__file.html#ga0f76604d23e55a997cef486d8f93c8f7">flash_prefetch_enable</a>();</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>                <a class="code hl_function" href="group__flash__file.html#ga1b35f387b1aa45b20bccc40456cb33fc">flash_prefetch_disable</a>();</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>        }</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span> </div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>        <span class="comment">/* User has specified an external oscillator, make sure we turn it on. */</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>        <span class="keywordflow">if</span> (config-&gt;<a class="code hl_variable" href="structrcc__pll__config.html#ad1dbec120517aa9162785d8d074d247d">hse_frequency</a> &gt; 0) {</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>                <a class="code hl_define" href="group__rcc__registers.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a> |= <a class="code hl_define" href="group__rcc__cr__values.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>;</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>                <span class="keywordflow">while</span> (!(<a class="code hl_define" href="group__rcc__registers.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a> &amp; <a class="code hl_define" href="group__rcc__cr__values.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>));</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>                <a class="code hl_variable" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a>.hse_khz = config-&gt;<a class="code hl_variable" href="structrcc__pll__config.html#ad1dbec120517aa9162785d8d074d247d">hse_frequency</a> / <a class="code hl_define" href="rcc_8c.html#a02cf9e74b365baed1b18ba4844e15682">HZ_PER_KHZ</a>;</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>        }</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span> </div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>        <span class="comment">/* Set, enable and lock all of the pll from the config. */</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>        <a class="code hl_function" href="rcc_8c.html#ae1ea12188acdf5b45eccdf6b3348a1c6">rcc_set_and_enable_plls</a>(config);</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span> </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>        <span class="comment">/* Populate our base sysclk settings for use with domain clocks. */</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>        <span class="keywordflow">if</span> (config-&gt;<a class="code hl_variable" href="structrcc__pll__config.html#acd426b9166e39a49939cf043082e53a4">sysclock_source</a> == <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">RCC_PLL</a>) {</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>                <a class="code hl_variable" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a>.sysclk_mhz = <a class="code hl_variable" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a>.pll1.p_mhz;</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (config-&gt;<a class="code hl_variable" href="structrcc__pll__config.html#acd426b9166e39a49939cf043082e53a4">sysclock_source</a> == <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4">RCC_HSE</a>) {</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>                <a class="code hl_variable" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a>.sysclk_mhz = config-&gt;<a class="code hl_variable" href="structrcc__pll__config.html#ad1dbec120517aa9162785d8d074d247d">hse_frequency</a> / <a class="code hl_define" href="rcc_8c.html#a94db66bc64096b095511ed7f32a0b35e">HZ_PER_MHZ</a>;</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>                <a class="code hl_variable" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a>.sysclk_mhz = <a class="code hl_define" href="group__rcc__defines.html#ga873c1728c56a64c3115cff72a3e96718">RCC_HSI_BASE_FREQUENCY</a> / <a class="code hl_define" href="rcc_8c.html#a94db66bc64096b095511ed7f32a0b35e">HZ_PER_MHZ</a>;</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>        }</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span> </div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>        <span class="comment">/* PLL&#39;s are set, now we need to get everything switched over the correct domains. */</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>        <a class="code hl_function" href="rcc_8c.html#adc87fd087f2df70836404127309ca646">rcc_clock_setup_domain1</a>(config);</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>        <a class="code hl_function" href="rcc_8c.html#a630093de9e3ce4aa2bc2c73c57202564">rcc_clock_setup_domain2</a>(config);</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>        <a class="code hl_function" href="rcc_8c.html#abbaae415b4c2d5c52024506a032e943b">rcc_clock_setup_domain3</a>(config);</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span> </div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>        <span class="comment">/* TODO: Configure custom kernel mappings. */</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span> </div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>        <span class="comment">/* Domains dividers are all configured, now we can switchover to PLL. */</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>        <a class="code hl_define" href="group__rcc__registers.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a> |= <a class="code hl_define" href="group__rcc__cfgr__values.html#ga0bda4ab2df66059b731208784012f667">RCC_CFGR_SW_PLL1</a>;</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>        uint32_t cfgr_sws = ((<a class="code hl_define" href="group__rcc__registers.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a> &gt;&gt; <a class="code hl_define" href="group__rcc__cfgr__values.html#gaaee06473ada7ed1bf2cae8e52ce2e9ab">RCC_CFGR_SWS_SHIFT</a>) &amp; <a class="code hl_define" href="group__rcc__cfgr__values.html#ga451045d952eb1caaa0090c9e8dc75082">RCC_CFGR_SWS_MASK</a>);</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>        <span class="keywordflow">while</span>(cfgr_sws != <a class="code hl_define" href="group__rcc__cfgr__values.html#ga776d54497552ddb777f9bb98a1c6af24">RCC_CFGR_SWS_PLL1</a>) {</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>                cfgr_sws = ((<a class="code hl_define" href="group__rcc__registers.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a> &gt;&gt; <a class="code hl_define" href="group__rcc__cfgr__values.html#gaaee06473ada7ed1bf2cae8e52ce2e9ab">RCC_CFGR_SWS_SHIFT</a>) &amp; <a class="code hl_define" href="group__rcc__cfgr__values.html#ga451045d952eb1caaa0090c9e8dc75082">RCC_CFGR_SWS_MASK</a>);</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>        }</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>}</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span> </div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="group__rcc__file.html#ga1da5b4438995ed47de9e466ac770f5ca">  234</a></span>uint32_t <a class="code hl_function" href="group__rcc__file.html#ga1da5b4438995ed47de9e466ac770f5ca">rcc_get_bus_clk_freq</a>(<span class="keyword">enum</span> <a class="code hl_enumeration" href="group__rcc__defines.html#gae4a437f71831d9914437e6723af664a0">rcc_clock_source</a> source) {</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>        uint32_t clksel;</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>        <span class="keywordflow">switch</span> (source) {</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>                <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#ggae4a437f71831d9914437e6723af664a0a24cb9e240d684855eeaf9fe25d6fc596">RCC_SYSCLK</a>:</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>                        <span class="keywordflow">return</span> <a class="code hl_variable" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a>.sysclk_mhz * <a class="code hl_define" href="rcc_8c.html#a94db66bc64096b095511ed7f32a0b35e">HZ_PER_MHZ</a>;</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>                <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#ggae4a437f71831d9914437e6723af664a0adbd6d583ecf7d1cef1f0791fe5b392f9">RCC_CPUCLK</a>:</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>                <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#ggae4a437f71831d9914437e6723af664a0a9e665c0139c30bc9304dcbea69d5ef2f">RCC_SYSTICKCLK</a>:</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>                        <span class="keywordflow">return</span> <a class="code hl_variable" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a>.cpu_mhz * <a class="code hl_define" href="rcc_8c.html#a94db66bc64096b095511ed7f32a0b35e">HZ_PER_MHZ</a>;</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>                <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#ggae4a437f71831d9914437e6723af664a0af6eda6eea85efa82d5f4fd9a67422366">RCC_AHBCLK</a>:</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>                <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#ggae4a437f71831d9914437e6723af664a0ad7735e9ae39360e47f61b940c491137f">RCC_HCLK3</a>:</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>                        <span class="keywordflow">return</span> <a class="code hl_variable" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a>.hclk_mhz * <a class="code hl_define" href="rcc_8c.html#a94db66bc64096b095511ed7f32a0b35e">HZ_PER_MHZ</a>;</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>                <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#ggae4a437f71831d9914437e6723af664a0a01c21d38cb0ef8acef3ab11f78be8890">RCC_APB1CLK</a>:</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>                        <span class="keywordflow">return</span> <a class="code hl_variable" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a>.per.pclk1_mhz * <a class="code hl_define" href="rcc_8c.html#a94db66bc64096b095511ed7f32a0b35e">HZ_PER_MHZ</a>;</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>                <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#ggae4a437f71831d9914437e6723af664a0aa6a10903fad5e4518a51ad2737d512de">RCC_APB2CLK</a>:</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>                        <span class="keywordflow">return</span> <a class="code hl_variable" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a>.per.pclk2_mhz * <a class="code hl_define" href="rcc_8c.html#a94db66bc64096b095511ed7f32a0b35e">HZ_PER_MHZ</a>;</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>                <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#ggae4a437f71831d9914437e6723af664a0a7f59ccda36d690463eaee791d2cc3119">RCC_APB3CLK</a>:</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>                        <span class="keywordflow">return</span> <a class="code hl_variable" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a>.per.pclk3_mhz * <a class="code hl_define" href="rcc_8c.html#a94db66bc64096b095511ed7f32a0b35e">HZ_PER_MHZ</a>;</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>                <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#ggae4a437f71831d9914437e6723af664a0a56209d1a0439e8616580e77dc7900706">RCC_APB4CLK</a>:</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>                        <span class="keywordflow">return</span> <a class="code hl_variable" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a>.per.pclk4_mhz * <a class="code hl_define" href="rcc_8c.html#a94db66bc64096b095511ed7f32a0b35e">HZ_PER_MHZ</a>;</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>                <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#ggae4a437f71831d9914437e6723af664a0aa008534db8b76e64422d1d48916e5a9b">RCC_PERCLK</a>:</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>                        clksel = (<a class="code hl_define" href="group__rcc__registers.html#ga422521d00f23318b867e450a632a8ca0">RCC_D1CCIPR</a> &gt;&gt; <a class="code hl_define" href="group__rcc__defines.html#ga42655148b9446474a39df88f99d6ebfa">RCC_D1CCIPR_CKPERSEL_SHIFT</a>) &amp; <a class="code hl_define" href="group__rcc__defines.html#ga88b8e03946bdea01cadeabc6cc2e5ca4">RCC_D1CCIPR_CKPERSEL_MASK</a>;</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>                        <span class="keywordflow">if</span> (clksel == <a class="code hl_define" href="group__rcc__d1ccipr__values.html#gabd72e19a4b6599b2f6cb99bc273c1732">RCC_D1CCIPR_CKPERSEL_HSI</a>) {</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>                                <span class="keywordflow">return</span> <a class="code hl_define" href="group__rcc__defines.html#ga873c1728c56a64c3115cff72a3e96718">RCC_HSI_BASE_FREQUENCY</a>;</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>                        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (clksel == <a class="code hl_define" href="group__rcc__d1ccipr__values.html#ga1ca2bb73106241256dcf320ca57a9ce3">RCC_D1CCIPR_CKPERSEL_HSE</a>) {</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>                                <span class="keywordflow">return</span> <a class="code hl_variable" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a>.hse_khz * <a class="code hl_define" href="rcc_8c.html#a02cf9e74b365baed1b18ba4844e15682">HZ_PER_KHZ</a>;</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>                        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>                                <span class="keywordflow">return</span> 0U;</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>                        }</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>                <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>                        <a class="code hl_define" href="group__debugging.html#gac2ec555ba39f6c80aa9f3a9289864076">cm3_assert_not_reached</a>();</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>                        <span class="keywordflow">return</span> 0U;</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>        }</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>}</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span> </div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="group__rcc__file.html#ga3cfb3913707f5712833346ea2e6d4ba2">  268</a></span>uint32_t <a class="code hl_function" href="group__rcc__file.html#ga3cfb3913707f5712833346ea2e6d4ba2">rcc_get_usart_clk_freq</a>(uint32_t usart)</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>{</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>        uint32_t clksel, pclk;</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>        <span class="keywordflow">if</span> (usart == <a class="code hl_define" href="stm32_2h7_2memorymap_8h.html#a86162ab3f740db9026c1320d46938b4d">USART1_BASE</a> || usart == <a class="code hl_define" href="stm32_2h7_2memorymap_8h.html#ade4d3907fd0387ee832f426f52d568bb">USART6_BASE</a>) {</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>                pclk = <a class="code hl_variable" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a>.per.pclk2_mhz * <a class="code hl_define" href="rcc_8c.html#a94db66bc64096b095511ed7f32a0b35e">HZ_PER_MHZ</a>;;</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>                clksel = (<a class="code hl_define" href="group__rcc__registers.html#ga92701903d48ab6998e1557bfa0359d78">RCC_D2CCIP2R</a> &gt;&gt; <a class="code hl_define" href="group__rcc__defines.html#gaca271cb3ecd9c238eb98c70e4935a46f">RCC_D2CCIP2R_USART16SEL_SHIFT</a>) &amp; <a class="code hl_define" href="group__rcc__defines.html#ga00d35d86bc136671c8fd7cd9e9444349">RCC_D2CCIP2R_USARTSEL_MASK</a>;</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>                pclk = <a class="code hl_variable" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a>.per.pclk1_mhz * <a class="code hl_define" href="rcc_8c.html#a94db66bc64096b095511ed7f32a0b35e">HZ_PER_MHZ</a>;</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>                clksel = (<a class="code hl_define" href="group__rcc__registers.html#ga92701903d48ab6998e1557bfa0359d78">RCC_D2CCIP2R</a> &gt;&gt; <a class="code hl_define" href="group__rcc__defines.html#gaa16666e956b107eaeb5cb5e0803dcfd7">RCC_D2CCIP2R_USART234578SEL_SHIFT</a>) &amp; <a class="code hl_define" href="group__rcc__defines.html#ga00d35d86bc136671c8fd7cd9e9444349">RCC_D2CCIP2R_USARTSEL_MASK</a>;</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>        }</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span> </div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>        <span class="comment">/* Based on extracted clksel value, return the clock. */</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>        <span class="keywordflow">switch</span>(clksel) {</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>        <span class="keywordflow">case</span> <a class="code hl_define" href="group__rcc__d2ccip2r__values.html#gaafb633ae29daadbf957b42bd09b4fc62">RCC_D2CCIP2R_USARTSEL_PCLK</a>:</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>                <span class="keywordflow">return</span> pclk;</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>        <span class="keywordflow">case</span> <a class="code hl_define" href="group__rcc__d2ccip2r__values.html#ga47abfcc3d3e85bfde077e01565fddf18">RCC_D2CCIP2R_USARTSEL_PLL2Q</a>:</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>                <span class="keywordflow">return</span> <a class="code hl_variable" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a>.pll2.q_mhz * <a class="code hl_define" href="rcc_8c.html#a94db66bc64096b095511ed7f32a0b35e">HZ_PER_MHZ</a>;</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>        <span class="keywordflow">case</span> <a class="code hl_define" href="group__rcc__d2ccip2r__values.html#ga1edf3a9cf91a154e83a497161f2c4e66">RCC_D2CCIP2R_USARTSEL_PLL3Q</a>:</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>                <span class="keywordflow">return</span> <a class="code hl_variable" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a>.pll3.q_mhz * <a class="code hl_define" href="rcc_8c.html#a94db66bc64096b095511ed7f32a0b35e">HZ_PER_MHZ</a>;</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>        <span class="keywordflow">case</span> <a class="code hl_define" href="group__rcc__d2ccip2r__values.html#ga8d9c39589e6423aee427e4c82d98f10d">RCC_D2CCIP2R_USARTSEL_HSI</a>:</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>                <span class="keywordflow">return</span> <a class="code hl_define" href="group__rcc__defines.html#ga873c1728c56a64c3115cff72a3e96718">RCC_HSI_BASE_FREQUENCY</a>;</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>        <span class="keywordflow">case</span> <a class="code hl_define" href="group__rcc__d2ccip2r__values.html#gac114252d157cedee2795b2e0d0291c6c">RCC_D2CCIP2R_USARTSEL_CSI</a>:</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>                <span class="keywordflow">return</span> 4000000;</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>        <span class="keywordflow">case</span> <a class="code hl_define" href="group__rcc__d2ccip2r__values.html#ga5b9481d96b08815df268aa9345d98247">RCC_D2CCIP2R_USARTSEL_LSE</a>:</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>                <span class="keywordflow">return</span> 32768;</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>        }</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>        <a class="code hl_define" href="group__debugging.html#gac2ec555ba39f6c80aa9f3a9289864076">cm3_assert_not_reached</a>();</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>}</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span> </div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="group__rcc__file.html#ga31e9d235ff78a3228bbf5e8b6a2de212">  297</a></span>uint32_t <a class="code hl_function" href="group__rcc__file.html#ga31e9d235ff78a3228bbf5e8b6a2de212">rcc_get_timer_clk_freq</a>(uint32_t timer __attribute__((unused)))</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>{</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>        <span class="keywordflow">if</span> (timer &gt;= <a class="code hl_define" href="stm32_2h7_2memorymap_8h.html#a74dc5e8a0008c0e16598591753b71b17">LPTIM2_BASE</a> &amp;&amp; timer &lt;= <a class="code hl_define" href="stm32_2h7_2memorymap_8h.html#a415e55faff9fb061f32f440ed518d6c1">LPTIM5_BASE</a>) {</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>                <span class="comment">/* TODO: Read LPTIMxSEL values from D3CCIPR to determine clock source. */</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>                <span class="keywordflow">return</span> <a class="code hl_variable" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a>.per.pclk4_mhz * <a class="code hl_define" href="rcc_8c.html#a94db66bc64096b095511ed7f32a0b35e">HZ_PER_MHZ</a>;</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (timer &gt;= <a class="code hl_define" href="stm32_2h7_2memorymap_8h.html#af8aa324ca5011b8173ab16585ed7324a">TIM1_BASE</a> &amp;&amp; timer &lt;= <a class="code hl_define" href="stm32_2h7_2memorymap_8h.html#aabeffb57dd7e98b2deccccd9936e37f4">HRTIM_BASE</a>) {</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>                <span class="keywordflow">return</span> <a class="code hl_variable" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a>.per.pclk2_mhz * <a class="code hl_define" href="rcc_8c.html#a94db66bc64096b095511ed7f32a0b35e">HZ_PER_MHZ</a>;</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>                <span class="keywordflow">return</span> <a class="code hl_variable" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a>.per.pclk1_mhz * <a class="code hl_define" href="rcc_8c.html#a94db66bc64096b095511ed7f32a0b35e">HZ_PER_MHZ</a>;</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>        }</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>}</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span> </div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="group__rcc__file.html#ga92fb456350d70bbc116063113995b2eb">  309</a></span>uint32_t <a class="code hl_function" href="group__rcc__file.html#ga92fb456350d70bbc116063113995b2eb">rcc_get_i2c_clk_freq</a>(uint32_t i2c)</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>{</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>        <span class="keywordflow">if</span> (i2c == <a class="code hl_define" href="stm32_2h7_2memorymap_8h.html#a7a106006e00dffa0b5f5fd91de6f22ef">I2C4_BASE</a>) {</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>                <span class="comment">/* TODO: Read I2C4SEL from D3CCIPR to determine clock source. */</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>                <span class="keywordflow">return</span> <a class="code hl_variable" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a>.per.pclk3_mhz * <a class="code hl_define" href="rcc_8c.html#a94db66bc64096b095511ed7f32a0b35e">HZ_PER_MHZ</a>;</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>                <span class="comment">/* TODO: Read I2C123SEL from D2CCIP2R to determine clock source. */</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>                <span class="keywordflow">return</span> <a class="code hl_variable" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a>.per.pclk1_mhz * <a class="code hl_define" href="rcc_8c.html#a94db66bc64096b095511ed7f32a0b35e">HZ_PER_MHZ</a>;</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>        }</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>}</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span> </div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="group__rcc__file.html#ga2c23129221ec9e76e0d873215b1c7b57">  320</a></span>uint32_t <a class="code hl_function" href="group__rcc__file.html#ga2c23129221ec9e76e0d873215b1c7b57">rcc_get_spi_clk_freq</a>(uint32_t spi)</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>{</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>        <span class="keywordflow">if</span> (spi == <a class="code hl_define" href="stm32_2h7_2memorymap_8h.html#ac5cfaedf263cee1e79554665f921c708">SPI4_BASE</a> || spi == <a class="code hl_define" href="stm32_2h7_2memorymap_8h.html#ac1c58d33414e167d478ecd0e31331dfa">SPI5_BASE</a>) {</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>                uint32_t clksel =</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>                        (<a class="code hl_define" href="group__rcc__registers.html#ga6e5d879cdf4a95d3ce3a413a712593c8">RCC_D2CCIP1R</a> &gt;&gt; <a class="code hl_define" href="group__rcc__defines.html#gaf933ec935a8fb6935174f2992182fcb7">RCC_D2CCIP1R_SPI45SEL_SHIFT</a>) &amp; <a class="code hl_define" href="group__rcc__defines.html#gae76ff18d7ac14bc02a7bd24461aa6ca2">RCC_D2CCIP1R_SPI45SEL_MASK</a>;</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>                <span class="keywordflow">if</span> (clksel == <a class="code hl_define" href="group__rcc__d2ccip1r__values.html#gabd5e7e7aec6ca1e4ea3cac56be305e19">RCC_D2CCIP1R_SPI45SEL_APB4</a>){</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>                        <span class="keywordflow">return</span> <a class="code hl_variable" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a>.per.pclk2_mhz * <a class="code hl_define" href="rcc_8c.html#a94db66bc64096b095511ed7f32a0b35e">HZ_PER_MHZ</a>;</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>                } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (clksel == <a class="code hl_define" href="group__rcc__d2ccip1r__values.html#ga7fe25b28f6db1e320a7e7f5f5c733c99">RCC_D2CCIP1R_SPI45SEL_PLL2Q</a>){</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>                        <span class="keywordflow">return</span> <a class="code hl_variable" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a>.pll2.q_mhz * <a class="code hl_define" href="rcc_8c.html#a94db66bc64096b095511ed7f32a0b35e">HZ_PER_MHZ</a>;</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>                } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (clksel == <a class="code hl_define" href="group__rcc__d2ccip1r__values.html#ga946b3106866a19f2da25e971fd0b7a6d">RCC_D2CCIP1R_SPI45SEL_PLL3Q</a>){</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>                        <span class="keywordflow">return</span> <a class="code hl_variable" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a>.pll3.q_mhz * <a class="code hl_define" href="rcc_8c.html#a94db66bc64096b095511ed7f32a0b35e">HZ_PER_MHZ</a>;</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>                } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (clksel == <a class="code hl_define" href="group__rcc__d2ccip1r__values.html#gabdcd2015c08e1a78d6ac0ae8e606c8a2">RCC_D2CCIP1R_SPI45SEL_HSI</a>){</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>                        <span class="keywordflow">return</span> <a class="code hl_define" href="group__rcc__defines.html#ga873c1728c56a64c3115cff72a3e96718">RCC_HSI_BASE_FREQUENCY</a>;</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>                } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (clksel == <a class="code hl_define" href="group__rcc__d2ccip1r__values.html#ga98a6d568efa92a1b5880accbeb90a568">RCC_D2CCIP1R_SPI45SEL_HSE</a>) {</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>                        <span class="keywordflow">return</span> <a class="code hl_variable" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a>.hse_khz * <a class="code hl_define" href="rcc_8c.html#a02cf9e74b365baed1b18ba4844e15682">HZ_PER_KHZ</a>;</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>                } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>                        <span class="keywordflow">return</span> 0U;</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>                }</div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>                uint32_t clksel =</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>                        (<a class="code hl_define" href="group__rcc__registers.html#ga6e5d879cdf4a95d3ce3a413a712593c8">RCC_D2CCIP1R</a> &gt;&gt; <a class="code hl_define" href="group__rcc__defines.html#gab7586936baaefbdf7f376b16a19453b0">RCC_D2CCIP1R_SPI123SEL_SHIFT</a>) &amp; <a class="code hl_define" href="group__rcc__defines.html#ga0c61ef40fd19ab3b91c18c718306df33">RCC_D2CCIP1R_SPI123SEL_MASK</a>;</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>                <span class="keywordflow">if</span> (clksel == <a class="code hl_define" href="group__rcc__d2ccip1r__values.html#ga55d2b8f1bb2b72383383a6d435ab597f">RCC_D2CCIP1R_SPI123SEL_PLL1Q</a>) {</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>                        <span class="keywordflow">return</span> <a class="code hl_variable" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a>.pll1.q_mhz * <a class="code hl_define" href="rcc_8c.html#a94db66bc64096b095511ed7f32a0b35e">HZ_PER_MHZ</a>;</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>                } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (clksel == <a class="code hl_define" href="group__rcc__d2ccip1r__values.html#gae1a9ed1decaf8632b608fdfc478b0c54">RCC_D2CCIP1R_SPI123SEL_PLL2P</a>) {</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>                        <span class="keywordflow">return</span> <a class="code hl_variable" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a>.pll2.p_mhz * <a class="code hl_define" href="rcc_8c.html#a94db66bc64096b095511ed7f32a0b35e">HZ_PER_MHZ</a>;</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>                } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (clksel == <a class="code hl_define" href="group__rcc__d2ccip1r__values.html#ga04f858e1ba23554927579fe6b14a0e05">RCC_D2CCIP1R_SPI123SEL_PLL3P</a>) {</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>                        <span class="keywordflow">return</span> <a class="code hl_variable" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a>.pll3.p_mhz * <a class="code hl_define" href="rcc_8c.html#a94db66bc64096b095511ed7f32a0b35e">HZ_PER_MHZ</a>;</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>                } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (clksel == <a class="code hl_define" href="group__rcc__d2ccip1r__values.html#gaae7fcb820e5bb5609fe2bd9d75f22165">RCC_D2CCIP1R_SPI123SEL_PERCK</a>) {</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>                        <span class="keywordflow">return</span> <a class="code hl_function" href="group__rcc__file.html#ga1da5b4438995ed47de9e466ac770f5ca">rcc_get_bus_clk_freq</a>(<a class="code hl_enumvalue" href="group__rcc__defines.html#ggae4a437f71831d9914437e6723af664a0aa008534db8b76e64422d1d48916e5a9b">RCC_PERCLK</a>);</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>                } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>                        <span class="keywordflow">return</span> 0U;</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>                }</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>        }</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>}</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span> </div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="group__rcc__file.html#ga007c351498884dc8ae377877b5875085">  355</a></span>uint32_t <a class="code hl_function" href="group__rcc__file.html#ga007c351498884dc8ae377877b5875085">rcc_get_fdcan_clk_freq</a>(uint32_t fdcan __attribute__((unused)))</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>{</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>        uint32_t clksel =</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>                (<a class="code hl_define" href="group__rcc__registers.html#ga6e5d879cdf4a95d3ce3a413a712593c8">RCC_D2CCIP1R</a> &gt;&gt; <a class="code hl_define" href="group__rcc__defines.html#gae98db142fec9aaf546d8ac5ae0a67547">RCC_D2CCIP1R_FDCANSEL_SHIFT</a>) &amp; <a class="code hl_define" href="group__rcc__defines.html#ga334f68bd4fbe3a676bab9ce8583ce8c0">RCC_D2CCIP1R_FDCANSEL_MASK</a>;</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>        <span class="keywordflow">if</span> (clksel == <a class="code hl_define" href="group__rcc__d2ccip1r__values.html#ga99d890a0f670a69c72d0a6c3c6682173">RCC_D2CCIP1R_FDCANSEL_HSE</a>) {</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>                <span class="keywordflow">return</span> <a class="code hl_variable" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a>.hse_khz * <a class="code hl_define" href="rcc_8c.html#a02cf9e74b365baed1b18ba4844e15682">HZ_PER_KHZ</a>;</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (clksel == <a class="code hl_define" href="group__rcc__d2ccip1r__values.html#ga6e3f7e19ef99c50e9b7a8f5e88d9ad25">RCC_D2CCIP1R_FDCANSEL_PLL1Q</a>) {</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>                <span class="keywordflow">return</span> <a class="code hl_variable" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a>.pll1.q_mhz * <a class="code hl_define" href="rcc_8c.html#a94db66bc64096b095511ed7f32a0b35e">HZ_PER_MHZ</a>;</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (clksel == <a class="code hl_define" href="group__rcc__d2ccip1r__values.html#gaa793f8eeff7aaac8ed91c94e802acf3d">RCC_D2CCIP1R_FDCANSEL_PLL2Q</a>) {</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>                <span class="keywordflow">return</span> <a class="code hl_variable" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a>.pll2.q_mhz * <a class="code hl_define" href="rcc_8c.html#a94db66bc64096b095511ed7f32a0b35e">HZ_PER_MHZ</a>;</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>                <span class="keywordflow">return</span> 0U;</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>        }</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>}</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span> </div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="group__rcc__file.html#gad2de9e4e169c32a8f458cbe7bb27c519">  370</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__rcc__file.html#gad2de9e4e169c32a8f458cbe7bb27c519">rcc_set_peripheral_clk_sel</a>(uint32_t periph, uint32_t sel) {</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>        <span class="keyword">volatile</span> uint32_t *reg;</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>        uint32_t mask;</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>        uint32_t val;</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span> </div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>        <span class="keywordflow">switch</span> (periph) {</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>                <span class="keywordflow">case</span> <a class="code hl_define" href="stm32_2h7_2memorymap_8h.html#a6ddcdce965cfd168435e2ab08b0da1ad">FDCAN1_BASE</a>:</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>                <span class="keywordflow">case</span> <a class="code hl_define" href="stm32_2h7_2memorymap_8h.html#a54ec1e04435c06655e5e4f0a6ffd41ac">FDCAN2_BASE</a>:</div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>                        reg = &amp;<a class="code hl_define" href="group__rcc__registers.html#ga6e5d879cdf4a95d3ce3a413a712593c8">RCC_D2CCIP1R</a>;</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>                        mask = <a class="code hl_define" href="group__rcc__defines.html#ga334f68bd4fbe3a676bab9ce8583ce8c0">RCC_D2CCIP1R_FDCANSEL_MASK</a> &lt;&lt; <a class="code hl_define" href="group__rcc__defines.html#gae98db142fec9aaf546d8ac5ae0a67547">RCC_D2CCIP1R_FDCANSEL_SHIFT</a>;</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>                        val = sel &lt;&lt; <a class="code hl_define" href="group__rcc__defines.html#gae98db142fec9aaf546d8ac5ae0a67547">RCC_D2CCIP1R_FDCANSEL_SHIFT</a>;</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>                        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>                <span class="keywordflow">case</span> <a class="code hl_define" href="stm32_2h7_2memorymap_8h.html#ab92662976cfe62457141e5b4f83d541c">RNG_BASE</a>:</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>                  reg = &amp;<a class="code hl_define" href="group__rcc__registers.html#ga92701903d48ab6998e1557bfa0359d78">RCC_D2CCIP2R</a>;</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>                  mask = <a class="code hl_define" href="group__rcc__defines.html#gae0e0d7bcc1081aae63baf324a2afdd37">RCC_D2CCIP2R_RNGSEL_MASK</a> &lt;&lt; <a class="code hl_define" href="group__rcc__defines.html#gaad2b2c9d56524bbb29440c34e8bbfba3">RCC_D2CCIP2R_RNGSEL_SHIFT</a>;</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>                  val = sel &lt;&lt; <a class="code hl_define" href="group__rcc__defines.html#gaad2b2c9d56524bbb29440c34e8bbfba3">RCC_D2CCIP2R_RNGSEL_SHIFT</a>;</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>                  <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>                <span class="keywordflow">case</span> <a class="code hl_define" href="stm32_2h7_2memorymap_8h.html#a50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>:</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>                <span class="keywordflow">case</span> <a class="code hl_define" href="stm32_2h7_2memorymap_8h.html#ac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>:</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>                <span class="keywordflow">case</span> <a class="code hl_define" href="stm32_2h7_2memorymap_8h.html#ae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</a>:</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>                        reg = &amp;<a class="code hl_define" href="group__rcc__registers.html#ga92701903d48ab6998e1557bfa0359d78">RCC_D2CCIP2R</a>;</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>                        mask = <a class="code hl_define" href="group__rcc__defines.html#ga0c61ef40fd19ab3b91c18c718306df33">RCC_D2CCIP1R_SPI123SEL_MASK</a> &lt;&lt; <a class="code hl_define" href="group__rcc__defines.html#gab7586936baaefbdf7f376b16a19453b0">RCC_D2CCIP1R_SPI123SEL_SHIFT</a>;</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>                        val = sel &lt;&lt; <a class="code hl_define" href="group__rcc__defines.html#gab7586936baaefbdf7f376b16a19453b0">RCC_D2CCIP1R_SPI123SEL_SHIFT</a>;</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>                        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>                <span class="keywordflow">case</span> <a class="code hl_define" href="stm32_2h7_2memorymap_8h.html#ac5cfaedf263cee1e79554665f921c708">SPI4_BASE</a>:</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>                <span class="keywordflow">case</span> <a class="code hl_define" href="stm32_2h7_2memorymap_8h.html#ac1c58d33414e167d478ecd0e31331dfa">SPI5_BASE</a>:</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>                        reg = &amp;<a class="code hl_define" href="group__rcc__registers.html#ga6e5d879cdf4a95d3ce3a413a712593c8">RCC_D2CCIP1R</a>;</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>                        mask = <a class="code hl_define" href="group__rcc__defines.html#gae76ff18d7ac14bc02a7bd24461aa6ca2">RCC_D2CCIP1R_SPI45SEL_MASK</a> &lt;&lt; <a class="code hl_define" href="group__rcc__defines.html#gaf933ec935a8fb6935174f2992182fcb7">RCC_D2CCIP1R_SPI45SEL_SHIFT</a>;</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>                        val = sel &lt;&lt; <a class="code hl_define" href="group__rcc__defines.html#gaf933ec935a8fb6935174f2992182fcb7">RCC_D2CCIP1R_SPI45SEL_SHIFT</a>;</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>                        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>                <span class="keywordflow">case</span> <a class="code hl_define" href="stm32_2h7_2memorymap_8h.html#a86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>:</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>                <span class="keywordflow">case</span> <a class="code hl_define" href="stm32_2h7_2memorymap_8h.html#ade4d3907fd0387ee832f426f52d568bb">USART6_BASE</a>:</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>                        reg = &amp;<a class="code hl_define" href="group__rcc__registers.html#ga92701903d48ab6998e1557bfa0359d78">RCC_D2CCIP2R</a>;</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>                        mask = <a class="code hl_define" href="group__rcc__defines.html#ga00d35d86bc136671c8fd7cd9e9444349">RCC_D2CCIP2R_USARTSEL_MASK</a> &lt;&lt; <a class="code hl_define" href="group__rcc__defines.html#gaca271cb3ecd9c238eb98c70e4935a46f">RCC_D2CCIP2R_USART16SEL_SHIFT</a>;</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>                        val = sel &lt;&lt; <a class="code hl_define" href="group__rcc__defines.html#gaca271cb3ecd9c238eb98c70e4935a46f">RCC_D2CCIP2R_USART16SEL_SHIFT</a>;</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>                        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>                <span class="keywordflow">case</span> <a class="code hl_define" href="stm32_2h7_2memorymap_8h.html#ade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>:</div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>                <span class="keywordflow">case</span> <a class="code hl_define" href="stm32_2h7_2memorymap_8h.html#abe0d6539ac0026d598274ee7f45b0251">USART3_BASE</a>:</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span>                <span class="keywordflow">case</span> <a class="code hl_define" href="stm32_2h7_2memorymap_8h.html#a94d92270bf587ccdc3a37a5bb5d20467">UART4_BASE</a>:</div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>                <span class="keywordflow">case</span> <a class="code hl_define" href="stm32_2h7_2memorymap_8h.html#aa155689c0e206e6994951dc3cf31052a">UART5_BASE</a>:</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>                <span class="keywordflow">case</span> <a class="code hl_define" href="stm32_2h7_2memorymap_8h.html#a3150e4b10ec876c0b20f22de12a8fa40">UART7_BASE</a>:</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>                <span class="keywordflow">case</span> <a class="code hl_define" href="stm32_2h7_2memorymap_8h.html#ac9c6cd59a248941d9d2462ab21a2346e">UART8_BASE</a>:</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>                        reg = &amp;<a class="code hl_define" href="group__rcc__registers.html#ga92701903d48ab6998e1557bfa0359d78">RCC_D2CCIP2R</a>;</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>                        mask = <a class="code hl_define" href="group__rcc__defines.html#ga00d35d86bc136671c8fd7cd9e9444349">RCC_D2CCIP2R_USARTSEL_MASK</a> &lt;&lt; <a class="code hl_define" href="group__rcc__defines.html#gaa16666e956b107eaeb5cb5e0803dcfd7">RCC_D2CCIP2R_USART234578SEL_SHIFT</a>;</div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>                        val = sel &lt;&lt; <a class="code hl_define" href="group__rcc__defines.html#gaa16666e956b107eaeb5cb5e0803dcfd7">RCC_D2CCIP2R_USART234578SEL_SHIFT</a>;</div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span>                        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span> </div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>                <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>                        <a class="code hl_define" href="group__debugging.html#gac2ec555ba39f6c80aa9f3a9289864076">cm3_assert_not_reached</a>();</div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>                        <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>        }</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span> </div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>        <span class="comment">// Update the register value by masking and oring in new values.</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>        uint32_t regval = (*reg &amp; mask) | val;</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>        *reg = regval;</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>}</div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span> </div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="group__rcc__file.html#ga446f15152366e5396af3e800efd494c5">  427</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__rcc__file.html#ga446f15152366e5396af3e800efd494c5">rcc_set_fdcan_clksel</a>(uint8_t clksel) {</div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>        <a class="code hl_define" href="group__rcc__registers.html#ga6e5d879cdf4a95d3ce3a413a712593c8">RCC_D2CCIP1R</a> &amp;= ~(<a class="code hl_define" href="group__rcc__defines.html#ga334f68bd4fbe3a676bab9ce8583ce8c0">RCC_D2CCIP1R_FDCANSEL_MASK</a> &lt;&lt; <a class="code hl_define" href="group__rcc__defines.html#gae98db142fec9aaf546d8ac5ae0a67547">RCC_D2CCIP1R_FDCANSEL_SHIFT</a>);</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>        <a class="code hl_define" href="group__rcc__registers.html#ga6e5d879cdf4a95d3ce3a413a712593c8">RCC_D2CCIP1R</a> |= clksel &lt;&lt; <a class="code hl_define" href="group__rcc__defines.html#gae98db142fec9aaf546d8ac5ae0a67547">RCC_D2CCIP1R_FDCANSEL_SHIFT</a>;</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>}</div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span> </div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="group__rcc__file.html#ga3c19fe8fb0dfa1490847334da3bcfd9e">  432</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__rcc__file.html#ga3c19fe8fb0dfa1490847334da3bcfd9e">rcc_set_rng_clksel</a>(uint8_t clksel) {</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>        <a class="code hl_define" href="group__rcc__registers.html#ga92701903d48ab6998e1557bfa0359d78">RCC_D2CCIP2R</a> &amp;= ~(<a class="code hl_define" href="group__rcc__defines.html#gae0e0d7bcc1081aae63baf324a2afdd37">RCC_D2CCIP2R_RNGSEL_MASK</a> &lt;&lt; <a class="code hl_define" href="group__rcc__defines.html#gaad2b2c9d56524bbb29440c34e8bbfba3">RCC_D2CCIP2R_RNGSEL_SHIFT</a>);</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>        <a class="code hl_define" href="group__rcc__registers.html#ga92701903d48ab6998e1557bfa0359d78">RCC_D2CCIP2R</a> |= clksel &lt;&lt; <a class="code hl_define" href="group__rcc__defines.html#gaad2b2c9d56524bbb29440c34e8bbfba3">RCC_D2CCIP2R_RNGSEL_SHIFT</a>;</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>}</div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span> </div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="group__rcc__file.html#ga5c39d35d5c51cca0ac9a0a211a43680e">  437</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__rcc__file.html#ga5c39d35d5c51cca0ac9a0a211a43680e">rcc_set_spi123_clksel</a>(uint8_t clksel) {</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>        <a class="code hl_define" href="group__rcc__registers.html#ga6e5d879cdf4a95d3ce3a413a712593c8">RCC_D2CCIP1R</a> &amp;= ~(<a class="code hl_define" href="group__rcc__defines.html#ga0c61ef40fd19ab3b91c18c718306df33">RCC_D2CCIP1R_SPI123SEL_MASK</a> &lt;&lt; <a class="code hl_define" href="group__rcc__defines.html#gab7586936baaefbdf7f376b16a19453b0">RCC_D2CCIP1R_SPI123SEL_SHIFT</a>);</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>        <a class="code hl_define" href="group__rcc__registers.html#ga6e5d879cdf4a95d3ce3a413a712593c8">RCC_D2CCIP1R</a> |= clksel &lt;&lt; <a class="code hl_define" href="group__rcc__defines.html#gab7586936baaefbdf7f376b16a19453b0">RCC_D2CCIP1R_SPI123SEL_SHIFT</a>;</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>}</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span> </div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno"><a class="line" href="group__rcc__file.html#gaecd2eb52d3a055e5cd5ef8aabeaa5855">  442</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__rcc__file.html#gaecd2eb52d3a055e5cd5ef8aabeaa5855">rcc_set_spi45_clksel</a>(uint8_t clksel) {</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>        <a class="code hl_define" href="group__rcc__registers.html#ga6e5d879cdf4a95d3ce3a413a712593c8">RCC_D2CCIP1R</a> &amp;= ~(<a class="code hl_define" href="group__rcc__defines.html#gae76ff18d7ac14bc02a7bd24461aa6ca2">RCC_D2CCIP1R_SPI45SEL_MASK</a> &lt;&lt; <a class="code hl_define" href="group__rcc__defines.html#gaf933ec935a8fb6935174f2992182fcb7">RCC_D2CCIP1R_SPI45SEL_SHIFT</a>);</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>        <a class="code hl_define" href="group__rcc__registers.html#ga6e5d879cdf4a95d3ce3a413a712593c8">RCC_D2CCIP1R</a> |= clksel &lt;&lt; <a class="code hl_define" href="group__rcc__defines.html#gaf933ec935a8fb6935174f2992182fcb7">RCC_D2CCIP1R_SPI45SEL_SHIFT</a>;</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>}</div>
<div class="ttc" id="aassert_8h_html"><div class="ttname"><a href="assert_8h.html">assert.h</a></div></div>
<div class="ttc" id="aflash_8h_html"><div class="ttname"><a href="flash_8h.html">flash.h</a></div></div>
<div class="ttc" id="agroup__debugging_html_gac2ec555ba39f6c80aa9f3a9289864076"><div class="ttname"><a href="group__debugging.html#gac2ec555ba39f6c80aa9f3a9289864076">cm3_assert_not_reached</a></div><div class="ttdeci">#define cm3_assert_not_reached()</div><div class="ttdoc">Check if unreachable code is reached.</div><div class="ttdef"><b>Definition:</b> <a href="assert_8h_source.html#l00102">assert.h:102</a></div></div>
<div class="ttc" id="agroup__flash__file_html_ga0f76604d23e55a997cef486d8f93c8f7"><div class="ttname"><a href="group__flash__file.html#ga0f76604d23e55a997cef486d8f93c8f7">flash_prefetch_enable</a></div><div class="ttdeci">void flash_prefetch_enable(void)</div><div class="ttdoc">This buffer is used for instruction fetches and may or may not be enabled by default,...</div><div class="ttdef"><b>Definition:</b> <a href="flash__common__all_8c_source.html#l00026">flash_common_all.c:26</a></div></div>
<div class="ttc" id="agroup__flash__file_html_ga1b35f387b1aa45b20bccc40456cb33fc"><div class="ttname"><a href="group__flash__file.html#ga1b35f387b1aa45b20bccc40456cb33fc">flash_prefetch_disable</a></div><div class="ttdeci">void flash_prefetch_disable(void)</div><div class="ttdoc">Note carefully the clock restrictions under which the prefetch buffer may be set to disabled.</div><div class="ttdef"><b>Definition:</b> <a href="flash__common__all_8c_source.html#l00031">flash_common_all.c:31</a></div></div>
<div class="ttc" id="agroup__flash__file_html_ga9347b16d27d64b79f507dc9cad8633b2"><div class="ttname"><a href="group__flash__file.html#ga9347b16d27d64b79f507dc9cad8633b2">flash_set_ws</a></div><div class="ttdeci">void flash_set_ws(uint32_t ws)</div><div class="ttdoc">Set the Number of Wait States.</div><div class="ttdef"><b>Definition:</b> <a href="flash__common__all_8c_source.html#l00036">flash_common_all.c:36</a></div></div>
<div class="ttc" id="agroup__flash__latency_html_ga936324709ea40109331b76849da2c8b2"><div class="ttname"><a href="group__flash__latency.html#ga936324709ea40109331b76849da2c8b2">FLASH_ACR_LATENCY_0WS</a></div><div class="ttdeci">#define FLASH_ACR_LATENCY_0WS</div><div class="ttdef"><b>Definition:</b> <a href="flash__common__f24_8h_source.html#l00068">flash_common_f24.h:68</a></div></div>
<div class="ttc" id="agroup__pwr__peripheral__api_html_ga5c20c3e54554d82e05cf53cc02fba118"><div class="ttname"><a href="group__pwr__peripheral__api.html#ga5c20c3e54554d82e05cf53cc02fba118">pwr_set_vos_scale</a></div><div class="ttdeci">void pwr_set_vos_scale(enum pwr_vos_scale scale)</div><div class="ttdoc">Set the voltage scaling/strength for the internal SMPS/LDO while running.</div><div class="ttdef"><b>Definition:</b> <a href="pwr_8c_source.html#l00117">pwr.c:117</a></div></div>
<div class="ttc" id="agroup__pwr__peripheral__api_html_gaf95ea1bcfc487e86698c6f26d4d0d5ae"><div class="ttname"><a href="group__pwr__peripheral__api.html#gaf95ea1bcfc487e86698c6f26d4d0d5ae">pwr_set_mode</a></div><div class="ttdeci">void pwr_set_mode(enum pwr_sys_mode mode, uint8_t smps_level)</div><div class="ttdoc">Set power system based on &quot;System Supply Configurations&quot; table in reference manual.</div><div class="ttdef"><b>Definition:</b> <a href="pwr_8c_source.html#l00083">pwr.c:83</a></div></div>
<div class="ttc" id="agroup__rcc__cfgr__values_html_ga0bda4ab2df66059b731208784012f667"><div class="ttname"><a href="group__rcc__cfgr__values.html#ga0bda4ab2df66059b731208784012f667">RCC_CFGR_SW_PLL1</a></div><div class="ttdeci">#define RCC_CFGR_SW_PLL1</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00179">h7/rcc.h:179</a></div></div>
<div class="ttc" id="agroup__rcc__cfgr__values_html_ga451045d952eb1caaa0090c9e8dc75082"><div class="ttname"><a href="group__rcc__cfgr__values.html#ga451045d952eb1caaa0090c9e8dc75082">RCC_CFGR_SWS_MASK</a></div><div class="ttdeci">#define RCC_CFGR_SWS_MASK</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00167">h7/rcc.h:167</a></div></div>
<div class="ttc" id="agroup__rcc__cfgr__values_html_ga6764639cf221e1ebc0b5448dcaed590a"><div class="ttname"><a href="group__rcc__cfgr__values.html#ga6764639cf221e1ebc0b5448dcaed590a">RCC_CFGR_SWS_HSI</a></div><div class="ttdeci">#define RCC_CFGR_SWS_HSI</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00168">h7/rcc.h:168</a></div></div>
<div class="ttc" id="agroup__rcc__cfgr__values_html_ga776d54497552ddb777f9bb98a1c6af24"><div class="ttname"><a href="group__rcc__cfgr__values.html#ga776d54497552ddb777f9bb98a1c6af24">RCC_CFGR_SWS_PLL1</a></div><div class="ttdeci">#define RCC_CFGR_SWS_PLL1</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00171">h7/rcc.h:171</a></div></div>
<div class="ttc" id="agroup__rcc__cfgr__values_html_ga7e5e28699fe923870e15fef3651ff3ef"><div class="ttname"><a href="group__rcc__cfgr__values.html#ga7e5e28699fe923870e15fef3651ff3ef">RCC_CFGR_SW_MASK</a></div><div class="ttdeci">#define RCC_CFGR_SW_MASK</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00175">h7/rcc.h:175</a></div></div>
<div class="ttc" id="agroup__rcc__cfgr__values_html_gaaee06473ada7ed1bf2cae8e52ce2e9ab"><div class="ttname"><a href="group__rcc__cfgr__values.html#gaaee06473ada7ed1bf2cae8e52ce2e9ab">RCC_CFGR_SWS_SHIFT</a></div><div class="ttdeci">#define RCC_CFGR_SWS_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00166">h7/rcc.h:166</a></div></div>
<div class="ttc" id="agroup__rcc__cfgr__values_html_gac1ff0e57acf7fa261817c5ee5cb714c7"><div class="ttname"><a href="group__rcc__cfgr__values.html#gac1ff0e57acf7fa261817c5ee5cb714c7">RCC_CFGR_SW_SHIFT</a></div><div class="ttdeci">#define RCC_CFGR_SW_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00174">h7/rcc.h:174</a></div></div>
<div class="ttc" id="agroup__rcc__cr__values_html_ga36cbfbda9151a0d8953f3460e07a95db"><div class="ttname"><a href="group__rcc__cr__values.html#ga36cbfbda9151a0d8953f3460e07a95db">RCC_CR_PLL1RDY</a></div><div class="ttdeci">#define RCC_CR_PLL1RDY</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00103">h7/rcc.h:103</a></div></div>
<div class="ttc" id="agroup__rcc__cr__values_html_ga4cad9a81f5c5544f46c742ae1aa64ae2"><div class="ttname"><a href="group__rcc__cr__values.html#ga4cad9a81f5c5544f46c742ae1aa64ae2">RCC_CR_PLL1ON</a></div><div class="ttdeci">#define RCC_CR_PLL1ON</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00104">h7/rcc.h:104</a></div></div>
<div class="ttc" id="agroup__rcc__cr__values_html_ga86a34e00182c83409d89ff566cb02cc4"><div class="ttname"><a href="group__rcc__cr__values.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a></div><div class="ttdeci">#define RCC_CR_HSERDY</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00107">h7/rcc.h:107</a></div></div>
<div class="ttc" id="agroup__rcc__cr__values_html_gadb8228c9020595b4cf9995137b8c9a7d"><div class="ttname"><a href="group__rcc__cr__values.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a></div><div class="ttdeci">#define RCC_CR_HSEON</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00108">h7/rcc.h:108</a></div></div>
<div class="ttc" id="agroup__rcc__cr__values_html_gaf4fcacf94a97f7d49a70e089b39cf474"><div class="ttname"><a href="group__rcc__cr__values.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a></div><div class="ttdeci">#define RCC_CR_HSION</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00122">h7/rcc.h:122</a></div></div>
<div class="ttc" id="agroup__rcc__d1ccipr__values_html_ga1ca2bb73106241256dcf320ca57a9ce3"><div class="ttname"><a href="group__rcc__d1ccipr__values.html#ga1ca2bb73106241256dcf320ca57a9ce3">RCC_D1CCIPR_CKPERSEL_HSE</a></div><div class="ttdeci">#define RCC_D1CCIPR_CKPERSEL_HSE</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00343">h7/rcc.h:343</a></div></div>
<div class="ttc" id="agroup__rcc__d1ccipr__values_html_gabd72e19a4b6599b2f6cb99bc273c1732"><div class="ttname"><a href="group__rcc__d1ccipr__values.html#gabd72e19a4b6599b2f6cb99bc273c1732">RCC_D1CCIPR_CKPERSEL_HSI</a></div><div class="ttdeci">#define RCC_D1CCIPR_CKPERSEL_HSI</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00341">h7/rcc.h:341</a></div></div>
<div class="ttc" id="agroup__rcc__d1cfgr__values_html_ga5c5d8a0b9df89290146a4d0d66e8fcac"><div class="ttname"><a href="group__rcc__d1cfgr__values.html#ga5c5d8a0b9df89290146a4d0d66e8fcac">RCC_D1CFGR_D1PPRE</a></div><div class="ttdeci">#define RCC_D1CFGR_D1PPRE(ppre)</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00212">h7/rcc.h:212</a></div></div>
<div class="ttc" id="agroup__rcc__d1cfgr__values_html_ga730eaf45e069c2c301dadd4354be4301"><div class="ttname"><a href="group__rcc__d1cfgr__values.html#ga730eaf45e069c2c301dadd4354be4301">RCC_D1CFGR_D1CPRE_DIV16</a></div><div class="ttdeci">#define RCC_D1CFGR_D1CPRE_DIV16</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00189">h7/rcc.h:189</a></div></div>
<div class="ttc" id="agroup__rcc__d1cfgr__values_html_ga912f5b2bbc363508e005997b61aed256"><div class="ttname"><a href="group__rcc__d1cfgr__values.html#ga912f5b2bbc363508e005997b61aed256">RCC_D1CFGR_D1HPRE</a></div><div class="ttdeci">#define RCC_D1CFGR_D1HPRE(hpre)</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00213">h7/rcc.h:213</a></div></div>
<div class="ttc" id="agroup__rcc__d1cfgr__values_html_gac7eb29c168602e63416a64bafbbaf437"><div class="ttname"><a href="group__rcc__d1cfgr__values.html#gac7eb29c168602e63416a64bafbbaf437">RCC_D1CFGR_D1CPRE</a></div><div class="ttdeci">#define RCC_D1CFGR_D1CPRE(cpre)</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00211">h7/rcc.h:211</a></div></div>
<div class="ttc" id="agroup__rcc__d2ccip1r__values_html_ga04f858e1ba23554927579fe6b14a0e05"><div class="ttname"><a href="group__rcc__d2ccip1r__values.html#ga04f858e1ba23554927579fe6b14a0e05">RCC_D2CCIP1R_SPI123SEL_PLL3P</a></div><div class="ttdeci">#define RCC_D2CCIP1R_SPI123SEL_PLL3P</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00383">h7/rcc.h:383</a></div></div>
<div class="ttc" id="agroup__rcc__d2ccip1r__values_html_ga55d2b8f1bb2b72383383a6d435ab597f"><div class="ttname"><a href="group__rcc__d2ccip1r__values.html#ga55d2b8f1bb2b72383383a6d435ab597f">RCC_D2CCIP1R_SPI123SEL_PLL1Q</a></div><div class="ttdeci">#define RCC_D2CCIP1R_SPI123SEL_PLL1Q</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00381">h7/rcc.h:381</a></div></div>
<div class="ttc" id="agroup__rcc__d2ccip1r__values_html_ga6e3f7e19ef99c50e9b7a8f5e88d9ad25"><div class="ttname"><a href="group__rcc__d2ccip1r__values.html#ga6e3f7e19ef99c50e9b7a8f5e88d9ad25">RCC_D2CCIP1R_FDCANSEL_PLL1Q</a></div><div class="ttdeci">#define RCC_D2CCIP1R_FDCANSEL_PLL1Q</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00367">h7/rcc.h:367</a></div></div>
<div class="ttc" id="agroup__rcc__d2ccip1r__values_html_ga7fe25b28f6db1e320a7e7f5f5c733c99"><div class="ttname"><a href="group__rcc__d2ccip1r__values.html#ga7fe25b28f6db1e320a7e7f5f5c733c99">RCC_D2CCIP1R_SPI45SEL_PLL2Q</a></div><div class="ttdeci">#define RCC_D2CCIP1R_SPI45SEL_PLL2Q</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00376">h7/rcc.h:376</a></div></div>
<div class="ttc" id="agroup__rcc__d2ccip1r__values_html_ga946b3106866a19f2da25e971fd0b7a6d"><div class="ttname"><a href="group__rcc__d2ccip1r__values.html#ga946b3106866a19f2da25e971fd0b7a6d">RCC_D2CCIP1R_SPI45SEL_PLL3Q</a></div><div class="ttdeci">#define RCC_D2CCIP1R_SPI45SEL_PLL3Q</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00377">h7/rcc.h:377</a></div></div>
<div class="ttc" id="agroup__rcc__d2ccip1r__values_html_ga98a6d568efa92a1b5880accbeb90a568"><div class="ttname"><a href="group__rcc__d2ccip1r__values.html#ga98a6d568efa92a1b5880accbeb90a568">RCC_D2CCIP1R_SPI45SEL_HSE</a></div><div class="ttdeci">#define RCC_D2CCIP1R_SPI45SEL_HSE</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00380">h7/rcc.h:380</a></div></div>
<div class="ttc" id="agroup__rcc__d2ccip1r__values_html_ga99d890a0f670a69c72d0a6c3c6682173"><div class="ttname"><a href="group__rcc__d2ccip1r__values.html#ga99d890a0f670a69c72d0a6c3c6682173">RCC_D2CCIP1R_FDCANSEL_HSE</a></div><div class="ttdeci">#define RCC_D2CCIP1R_FDCANSEL_HSE</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00366">h7/rcc.h:366</a></div></div>
<div class="ttc" id="agroup__rcc__d2ccip1r__values_html_gaa793f8eeff7aaac8ed91c94e802acf3d"><div class="ttname"><a href="group__rcc__d2ccip1r__values.html#gaa793f8eeff7aaac8ed91c94e802acf3d">RCC_D2CCIP1R_FDCANSEL_PLL2Q</a></div><div class="ttdeci">#define RCC_D2CCIP1R_FDCANSEL_PLL2Q</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00368">h7/rcc.h:368</a></div></div>
<div class="ttc" id="agroup__rcc__d2ccip1r__values_html_gaae7fcb820e5bb5609fe2bd9d75f22165"><div class="ttname"><a href="group__rcc__d2ccip1r__values.html#gaae7fcb820e5bb5609fe2bd9d75f22165">RCC_D2CCIP1R_SPI123SEL_PERCK</a></div><div class="ttdeci">#define RCC_D2CCIP1R_SPI123SEL_PERCK</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00385">h7/rcc.h:385</a></div></div>
<div class="ttc" id="agroup__rcc__d2ccip1r__values_html_gabd5e7e7aec6ca1e4ea3cac56be305e19"><div class="ttname"><a href="group__rcc__d2ccip1r__values.html#gabd5e7e7aec6ca1e4ea3cac56be305e19">RCC_D2CCIP1R_SPI45SEL_APB4</a></div><div class="ttdeci">#define RCC_D2CCIP1R_SPI45SEL_APB4</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00375">h7/rcc.h:375</a></div></div>
<div class="ttc" id="agroup__rcc__d2ccip1r__values_html_gabdcd2015c08e1a78d6ac0ae8e606c8a2"><div class="ttname"><a href="group__rcc__d2ccip1r__values.html#gabdcd2015c08e1a78d6ac0ae8e606c8a2">RCC_D2CCIP1R_SPI45SEL_HSI</a></div><div class="ttdeci">#define RCC_D2CCIP1R_SPI45SEL_HSI</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00378">h7/rcc.h:378</a></div></div>
<div class="ttc" id="agroup__rcc__d2ccip1r__values_html_gae1a9ed1decaf8632b608fdfc478b0c54"><div class="ttname"><a href="group__rcc__d2ccip1r__values.html#gae1a9ed1decaf8632b608fdfc478b0c54">RCC_D2CCIP1R_SPI123SEL_PLL2P</a></div><div class="ttdeci">#define RCC_D2CCIP1R_SPI123SEL_PLL2P</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00382">h7/rcc.h:382</a></div></div>
<div class="ttc" id="agroup__rcc__d2ccip2r__values_html_ga1edf3a9cf91a154e83a497161f2c4e66"><div class="ttname"><a href="group__rcc__d2ccip2r__values.html#ga1edf3a9cf91a154e83a497161f2c4e66">RCC_D2CCIP2R_USARTSEL_PLL3Q</a></div><div class="ttdeci">#define RCC_D2CCIP2R_USARTSEL_PLL3Q</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00414">h7/rcc.h:414</a></div></div>
<div class="ttc" id="agroup__rcc__d2ccip2r__values_html_ga47abfcc3d3e85bfde077e01565fddf18"><div class="ttname"><a href="group__rcc__d2ccip2r__values.html#ga47abfcc3d3e85bfde077e01565fddf18">RCC_D2CCIP2R_USARTSEL_PLL2Q</a></div><div class="ttdeci">#define RCC_D2CCIP2R_USARTSEL_PLL2Q</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00413">h7/rcc.h:413</a></div></div>
<div class="ttc" id="agroup__rcc__d2ccip2r__values_html_ga5b9481d96b08815df268aa9345d98247"><div class="ttname"><a href="group__rcc__d2ccip2r__values.html#ga5b9481d96b08815df268aa9345d98247">RCC_D2CCIP2R_USARTSEL_LSE</a></div><div class="ttdeci">#define RCC_D2CCIP2R_USARTSEL_LSE</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00417">h7/rcc.h:417</a></div></div>
<div class="ttc" id="agroup__rcc__d2ccip2r__values_html_ga8d9c39589e6423aee427e4c82d98f10d"><div class="ttname"><a href="group__rcc__d2ccip2r__values.html#ga8d9c39589e6423aee427e4c82d98f10d">RCC_D2CCIP2R_USARTSEL_HSI</a></div><div class="ttdeci">#define RCC_D2CCIP2R_USARTSEL_HSI</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00415">h7/rcc.h:415</a></div></div>
<div class="ttc" id="agroup__rcc__d2ccip2r__values_html_gaafb633ae29daadbf957b42bd09b4fc62"><div class="ttname"><a href="group__rcc__d2ccip2r__values.html#gaafb633ae29daadbf957b42bd09b4fc62">RCC_D2CCIP2R_USARTSEL_PCLK</a></div><div class="ttdeci">#define RCC_D2CCIP2R_USARTSEL_PCLK</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00412">h7/rcc.h:412</a></div></div>
<div class="ttc" id="agroup__rcc__d2ccip2r__values_html_gac114252d157cedee2795b2e0d0291c6c"><div class="ttname"><a href="group__rcc__d2ccip2r__values.html#gac114252d157cedee2795b2e0d0291c6c">RCC_D2CCIP2R_USARTSEL_CSI</a></div><div class="ttdeci">#define RCC_D2CCIP2R_USARTSEL_CSI</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00416">h7/rcc.h:416</a></div></div>
<div class="ttc" id="agroup__rcc__d2cfgr__values_html_ga5d085ab19c13d0ccad8a9bdfade299e1"><div class="ttname"><a href="group__rcc__d2cfgr__values.html#ga5d085ab19c13d0ccad8a9bdfade299e1">RCC_D2CFGR_D2PPRE1</a></div><div class="ttdeci">#define RCC_D2CFGR_D2PPRE1(ppre)</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00228">h7/rcc.h:228</a></div></div>
<div class="ttc" id="agroup__rcc__d2cfgr__values_html_gaee9d9f3a43aea6c4bb6b0456e2914579"><div class="ttname"><a href="group__rcc__d2cfgr__values.html#gaee9d9f3a43aea6c4bb6b0456e2914579">RCC_D2CFGR_D2PPRE2</a></div><div class="ttdeci">#define RCC_D2CFGR_D2PPRE2(ppre)</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00227">h7/rcc.h:227</a></div></div>
<div class="ttc" id="agroup__rcc__d3cfgr__values_html_ga99907e6c77af85ba60ba5aef0275d070"><div class="ttname"><a href="group__rcc__d3cfgr__values.html#ga99907e6c77af85ba60ba5aef0275d070">RCC_D3CFGR_D3PPRE</a></div><div class="ttdeci">#define RCC_D3CFGR_D3PPRE(ppre)</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00240">h7/rcc.h:240</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ga00d35d86bc136671c8fd7cd9e9444349"><div class="ttname"><a href="group__rcc__defines.html#ga00d35d86bc136671c8fd7cd9e9444349">RCC_D2CCIP2R_USARTSEL_MASK</a></div><div class="ttdeci">#define RCC_D2CCIP2R_USARTSEL_MASK</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00401">h7/rcc.h:401</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ga0c61ef40fd19ab3b91c18c718306df33"><div class="ttname"><a href="group__rcc__defines.html#ga0c61ef40fd19ab3b91c18c718306df33">RCC_D2CCIP1R_SPI123SEL_MASK</a></div><div class="ttdeci">#define RCC_D2CCIP1R_SPI123SEL_MASK</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00357">h7/rcc.h:357</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ga334f68bd4fbe3a676bab9ce8583ce8c0"><div class="ttname"><a href="group__rcc__defines.html#ga334f68bd4fbe3a676bab9ce8583ce8c0">RCC_D2CCIP1R_FDCANSEL_MASK</a></div><div class="ttdeci">#define RCC_D2CCIP1R_FDCANSEL_MASK</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00351">h7/rcc.h:351</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ga42655148b9446474a39df88f99d6ebfa"><div class="ttname"><a href="group__rcc__defines.html#ga42655148b9446474a39df88f99d6ebfa">RCC_D1CCIPR_CKPERSEL_SHIFT</a></div><div class="ttdeci">#define RCC_D1CCIPR_CKPERSEL_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00346">h7/rcc.h:346</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ga873c1728c56a64c3115cff72a3e96718"><div class="ttname"><a href="group__rcc__defines.html#ga873c1728c56a64c3115cff72a3e96718">RCC_HSI_BASE_FREQUENCY</a></div><div class="ttdeci">#define RCC_HSI_BASE_FREQUENCY</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00421">h7/rcc.h:421</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ga88b8e03946bdea01cadeabc6cc2e5ca4"><div class="ttname"><a href="group__rcc__defines.html#ga88b8e03946bdea01cadeabc6cc2e5ca4">RCC_D1CCIPR_CKPERSEL_MASK</a></div><div class="ttdeci">#define RCC_D1CCIPR_CKPERSEL_MASK</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00347">h7/rcc.h:347</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_gaa16666e956b107eaeb5cb5e0803dcfd7"><div class="ttname"><a href="group__rcc__defines.html#gaa16666e956b107eaeb5cb5e0803dcfd7">RCC_D2CCIP2R_USART234578SEL_SHIFT</a></div><div class="ttdeci">#define RCC_D2CCIP2R_USART234578SEL_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00400">h7/rcc.h:400</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_gaad2b2c9d56524bbb29440c34e8bbfba3"><div class="ttname"><a href="group__rcc__defines.html#gaad2b2c9d56524bbb29440c34e8bbfba3">RCC_D2CCIP2R_RNGSEL_SHIFT</a></div><div class="ttdeci">#define RCC_D2CCIP2R_RNGSEL_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00398">h7/rcc.h:398</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_gab7586936baaefbdf7f376b16a19453b0"><div class="ttname"><a href="group__rcc__defines.html#gab7586936baaefbdf7f376b16a19453b0">RCC_D2CCIP1R_SPI123SEL_SHIFT</a></div><div class="ttdeci">#define RCC_D2CCIP1R_SPI123SEL_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00356">h7/rcc.h:356</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_gaca271cb3ecd9c238eb98c70e4935a46f"><div class="ttname"><a href="group__rcc__defines.html#gaca271cb3ecd9c238eb98c70e4935a46f">RCC_D2CCIP2R_USART16SEL_SHIFT</a></div><div class="ttdeci">#define RCC_D2CCIP2R_USART16SEL_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00399">h7/rcc.h:399</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_gae0e0d7bcc1081aae63baf324a2afdd37"><div class="ttname"><a href="group__rcc__defines.html#gae0e0d7bcc1081aae63baf324a2afdd37">RCC_D2CCIP2R_RNGSEL_MASK</a></div><div class="ttdeci">#define RCC_D2CCIP2R_RNGSEL_MASK</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00397">h7/rcc.h:397</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_gae4a437f71831d9914437e6723af664a0"><div class="ttname"><a href="group__rcc__defines.html#gae4a437f71831d9914437e6723af664a0">rcc_clock_source</a></div><div class="ttdeci">rcc_clock_source</div><div class="ttdoc">Enumerations for core system/bus clocks for user/driver/system access to base bus clocks not directly...</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00425">h7/rcc.h:425</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_gae76ff18d7ac14bc02a7bd24461aa6ca2"><div class="ttname"><a href="group__rcc__defines.html#gae76ff18d7ac14bc02a7bd24461aa6ca2">RCC_D2CCIP1R_SPI45SEL_MASK</a></div><div class="ttdeci">#define RCC_D2CCIP1R_SPI45SEL_MASK</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00355">h7/rcc.h:355</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_gae98db142fec9aaf546d8ac5ae0a67547"><div class="ttname"><a href="group__rcc__defines.html#gae98db142fec9aaf546d8ac5ae0a67547">RCC_D2CCIP1R_FDCANSEL_SHIFT</a></div><div class="ttdeci">#define RCC_D2CCIP1R_FDCANSEL_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00350">h7/rcc.h:350</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_gaf933ec935a8fb6935174f2992182fcb7"><div class="ttname"><a href="group__rcc__defines.html#gaf933ec935a8fb6935174f2992182fcb7">RCC_D2CCIP1R_SPI45SEL_SHIFT</a></div><div class="ttdeci">#define RCC_D2CCIP1R_SPI45SEL_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00354">h7/rcc.h:354</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013"><div class="ttname"><a href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">RCC_PLL</a></div><div class="ttdeci">@ RCC_PLL</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00439">h7/rcc.h:439</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4"><div class="ttname"><a href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4">RCC_HSE</a></div><div class="ttdeci">@ RCC_HSE</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00440">h7/rcc.h:440</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ggae4a437f71831d9914437e6723af664a0a01c21d38cb0ef8acef3ab11f78be8890"><div class="ttname"><a href="group__rcc__defines.html#ggae4a437f71831d9914437e6723af664a0a01c21d38cb0ef8acef3ab11f78be8890">RCC_APB1CLK</a></div><div class="ttdeci">@ RCC_APB1CLK</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00432">h7/rcc.h:432</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ggae4a437f71831d9914437e6723af664a0a24cb9e240d684855eeaf9fe25d6fc596"><div class="ttname"><a href="group__rcc__defines.html#ggae4a437f71831d9914437e6723af664a0a24cb9e240d684855eeaf9fe25d6fc596">RCC_SYSCLK</a></div><div class="ttdeci">@ RCC_SYSCLK</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00427">h7/rcc.h:427</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ggae4a437f71831d9914437e6723af664a0a56209d1a0439e8616580e77dc7900706"><div class="ttname"><a href="group__rcc__defines.html#ggae4a437f71831d9914437e6723af664a0a56209d1a0439e8616580e77dc7900706">RCC_APB4CLK</a></div><div class="ttdeci">@ RCC_APB4CLK</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00435">h7/rcc.h:435</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ggae4a437f71831d9914437e6723af664a0a7f59ccda36d690463eaee791d2cc3119"><div class="ttname"><a href="group__rcc__defines.html#ggae4a437f71831d9914437e6723af664a0a7f59ccda36d690463eaee791d2cc3119">RCC_APB3CLK</a></div><div class="ttdeci">@ RCC_APB3CLK</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00434">h7/rcc.h:434</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ggae4a437f71831d9914437e6723af664a0a9e665c0139c30bc9304dcbea69d5ef2f"><div class="ttname"><a href="group__rcc__defines.html#ggae4a437f71831d9914437e6723af664a0a9e665c0139c30bc9304dcbea69d5ef2f">RCC_SYSTICKCLK</a></div><div class="ttdeci">@ RCC_SYSTICKCLK</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00429">h7/rcc.h:429</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ggae4a437f71831d9914437e6723af664a0aa008534db8b76e64422d1d48916e5a9b"><div class="ttname"><a href="group__rcc__defines.html#ggae4a437f71831d9914437e6723af664a0aa008534db8b76e64422d1d48916e5a9b">RCC_PERCLK</a></div><div class="ttdeci">@ RCC_PERCLK</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00428">h7/rcc.h:428</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ggae4a437f71831d9914437e6723af664a0aa6a10903fad5e4518a51ad2737d512de"><div class="ttname"><a href="group__rcc__defines.html#ggae4a437f71831d9914437e6723af664a0aa6a10903fad5e4518a51ad2737d512de">RCC_APB2CLK</a></div><div class="ttdeci">@ RCC_APB2CLK</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00433">h7/rcc.h:433</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ggae4a437f71831d9914437e6723af664a0ad7735e9ae39360e47f61b940c491137f"><div class="ttname"><a href="group__rcc__defines.html#ggae4a437f71831d9914437e6723af664a0ad7735e9ae39360e47f61b940c491137f">RCC_HCLK3</a></div><div class="ttdeci">@ RCC_HCLK3</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00430">h7/rcc.h:430</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ggae4a437f71831d9914437e6723af664a0adbd6d583ecf7d1cef1f0791fe5b392f9"><div class="ttname"><a href="group__rcc__defines.html#ggae4a437f71831d9914437e6723af664a0adbd6d583ecf7d1cef1f0791fe5b392f9">RCC_CPUCLK</a></div><div class="ttdeci">@ RCC_CPUCLK</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00426">h7/rcc.h:426</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ggae4a437f71831d9914437e6723af664a0af6eda6eea85efa82d5f4fd9a67422366"><div class="ttname"><a href="group__rcc__defines.html#ggae4a437f71831d9914437e6723af664a0af6eda6eea85efa82d5f4fd9a67422366">RCC_AHBCLK</a></div><div class="ttdeci">@ RCC_AHBCLK</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00431">h7/rcc.h:431</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_ga007c351498884dc8ae377877b5875085"><div class="ttname"><a href="group__rcc__file.html#ga007c351498884dc8ae377877b5875085">rcc_get_fdcan_clk_freq</a></div><div class="ttdeci">uint32_t rcc_get_fdcan_clk_freq(uint32_t fdcan)</div><div class="ttdoc">Get the peripheral clock speed for the FDCAN device at base specified.</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00355">rcc.c:355</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_ga04d008adc6760dace915290ff884939f"><div class="ttname"><a href="group__rcc__file.html#ga04d008adc6760dace915290ff884939f">rcc_clock_setup_pll</a></div><div class="ttdeci">void rcc_clock_setup_pll(const struct rcc_pll_config *config)</div><div class="ttdoc">Setup the base PLLs and clock domains for the STM32H7.</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00181">rcc.c:181</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_ga1da5b4438995ed47de9e466ac770f5ca"><div class="ttname"><a href="group__rcc__file.html#ga1da5b4438995ed47de9e466ac770f5ca">rcc_get_bus_clk_freq</a></div><div class="ttdeci">uint32_t rcc_get_bus_clk_freq(enum rcc_clock_source source)</div><div class="ttdoc">Get the clock rate (in Hz) of the specified clock source.</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00234">rcc.c:234</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_ga2c23129221ec9e76e0d873215b1c7b57"><div class="ttname"><a href="group__rcc__file.html#ga2c23129221ec9e76e0d873215b1c7b57">rcc_get_spi_clk_freq</a></div><div class="ttdeci">uint32_t rcc_get_spi_clk_freq(uint32_t spi)</div><div class="ttdoc">Get the peripheral clock speed for the SPI device at base specified.</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00320">rcc.c:320</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_ga31e9d235ff78a3228bbf5e8b6a2de212"><div class="ttname"><a href="group__rcc__file.html#ga31e9d235ff78a3228bbf5e8b6a2de212">rcc_get_timer_clk_freq</a></div><div class="ttdeci">uint32_t rcc_get_timer_clk_freq(uint32_t timer)</div><div class="ttdoc">Get the peripheral clock speed for the Timer at base specified.</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00297">rcc.c:297</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_ga3c19fe8fb0dfa1490847334da3bcfd9e"><div class="ttname"><a href="group__rcc__file.html#ga3c19fe8fb0dfa1490847334da3bcfd9e">rcc_set_rng_clksel</a></div><div class="ttdeci">void rcc_set_rng_clksel(uint8_t clksel)</div><div class="ttdoc">Set the clock select for the RNG device.</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00432">rcc.c:432</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_ga3cfb3913707f5712833346ea2e6d4ba2"><div class="ttname"><a href="group__rcc__file.html#ga3cfb3913707f5712833346ea2e6d4ba2">rcc_get_usart_clk_freq</a></div><div class="ttdeci">uint32_t rcc_get_usart_clk_freq(uint32_t usart)</div><div class="ttdoc">Get the peripheral clock speed for the USART at base specified.</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00268">rcc.c:268</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_ga446f15152366e5396af3e800efd494c5"><div class="ttname"><a href="group__rcc__file.html#ga446f15152366e5396af3e800efd494c5">rcc_set_fdcan_clksel</a></div><div class="ttdeci">void rcc_set_fdcan_clksel(uint8_t clksel)</div><div class="ttdoc">Set the clock select for the FDCAN devices.</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00427">rcc.c:427</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_ga5c39d35d5c51cca0ac9a0a211a43680e"><div class="ttname"><a href="group__rcc__file.html#ga5c39d35d5c51cca0ac9a0a211a43680e">rcc_set_spi123_clksel</a></div><div class="ttdeci">void rcc_set_spi123_clksel(uint8_t clksel)</div><div class="ttdoc">Set the clock select for the SPI 1/2/3 devices.</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00437">rcc.c:437</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_ga92fb456350d70bbc116063113995b2eb"><div class="ttname"><a href="group__rcc__file.html#ga92fb456350d70bbc116063113995b2eb">rcc_get_i2c_clk_freq</a></div><div class="ttdeci">uint32_t rcc_get_i2c_clk_freq(uint32_t i2c)</div><div class="ttdoc">Get the peripheral clock speed for the I2C device at base specified.</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00309">rcc.c:309</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_gad2de9e4e169c32a8f458cbe7bb27c519"><div class="ttname"><a href="group__rcc__file.html#gad2de9e4e169c32a8f458cbe7bb27c519">rcc_set_peripheral_clk_sel</a></div><div class="ttdeci">void rcc_set_peripheral_clk_sel(uint32_t periph, uint32_t sel)</div><div class="ttdoc">Set the clksel value for the specified peripheral.</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00370">rcc.c:370</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_gaecd2eb52d3a055e5cd5ef8aabeaa5855"><div class="ttname"><a href="group__rcc__file.html#gaecd2eb52d3a055e5cd5ef8aabeaa5855">rcc_set_spi45_clksel</a></div><div class="ttdeci">void rcc_set_spi45_clksel(uint8_t clksel)</div><div class="ttdoc">Set the clock select for the SPI 4/5 devices.</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00442">rcc.c:442</a></div></div>
<div class="ttc" id="agroup__rcc__pllcfgr__values_html_ga0b8fd2683bd2c0294fa1622fb3dfde33"><div class="ttname"><a href="group__rcc__pllcfgr__values.html#ga0b8fd2683bd2c0294fa1622fb3dfde33">RCC_PLLCFGR_PLLRGE_4_8MHZ</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLRGE_4_8MHZ</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00268">h7/rcc.h:268</a></div></div>
<div class="ttc" id="agroup__rcc__pllcfgr__values_html_ga1e60d2df79515381a4b35c038daacfb6"><div class="ttname"><a href="group__rcc__pllcfgr__values.html#ga1e60d2df79515381a4b35c038daacfb6">RCC_PLLCFGR_DIVR1EN</a></div><div class="ttdeci">#define RCC_PLLCFGR_DIVR1EN</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00277">h7/rcc.h:277</a></div></div>
<div class="ttc" id="agroup__rcc__pllcfgr__values_html_ga2a78af784659f3d10bd044604e8098e6"><div class="ttname"><a href="group__rcc__pllcfgr__values.html#ga2a78af784659f3d10bd044604e8098e6">RCC_PLLCFGR_PLL1VCO_MED</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLL1VCO_MED</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00290">h7/rcc.h:290</a></div></div>
<div class="ttc" id="agroup__rcc__pllcfgr__values_html_ga490543e2a3bba50a803ab7a8757a6020"><div class="ttname"><a href="group__rcc__pllcfgr__values.html#ga490543e2a3bba50a803ab7a8757a6020">RCC_PLLCFGR_DIVQ1EN</a></div><div class="ttdeci">#define RCC_PLLCFGR_DIVQ1EN</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00278">h7/rcc.h:278</a></div></div>
<div class="ttc" id="agroup__rcc__pllcfgr__values_html_ga5c6d1bf27f6473b6d003e96158add41a"><div class="ttname"><a href="group__rcc__pllcfgr__values.html#ga5c6d1bf27f6473b6d003e96158add41a">RCC_PLLCFGR_PLLRGE_2_4MHZ</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLRGE_2_4MHZ</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00267">h7/rcc.h:267</a></div></div>
<div class="ttc" id="agroup__rcc__pllcfgr__values_html_ga7303df91ca0af73ce9910aa6bbd7f853"><div class="ttname"><a href="group__rcc__pllcfgr__values.html#ga7303df91ca0af73ce9910aa6bbd7f853">RCC_PLLCFGR_PLLRGE_8_16MHZ</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLRGE_8_16MHZ</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00269">h7/rcc.h:269</a></div></div>
<div class="ttc" id="agroup__rcc__pllcfgr__values_html_gab4af7742faca9249ad6c135ff3b45e71"><div class="ttname"><a href="group__rcc__pllcfgr__values.html#gab4af7742faca9249ad6c135ff3b45e71">RCC_PLLCFGR_DIVP1EN</a></div><div class="ttdeci">#define RCC_PLLCFGR_DIVP1EN</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00279">h7/rcc.h:279</a></div></div>
<div class="ttc" id="agroup__rcc__pllcfgr__values_html_gacdc7c1c727088683829467921317d5b6"><div class="ttname"><a href="group__rcc__pllcfgr__values.html#gacdc7c1c727088683829467921317d5b6">RCC_PLLCFGR_PLL1RGE_SHIFT</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLL1RGE_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00288">h7/rcc.h:288</a></div></div>
<div class="ttc" id="agroup__rcc__pllckselr__values_html_ga3c42706b17047912b1a38f9805c96cfb"><div class="ttname"><a href="group__rcc__pllckselr__values.html#ga3c42706b17047912b1a38f9805c96cfb">RCC_PLLCKSELR_PLLSRC_HSI</a></div><div class="ttdeci">#define RCC_PLLCKSELR_PLLSRC_HSI</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00246">h7/rcc.h:246</a></div></div>
<div class="ttc" id="agroup__rcc__pllckselr__values_html_ga783be06d2c509275761d836301364f79"><div class="ttname"><a href="group__rcc__pllckselr__values.html#ga783be06d2c509275761d836301364f79">RCC_PLLCKSELR_DIVM3</a></div><div class="ttdeci">#define RCC_PLLCKSELR_DIVM3(n)</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00258">h7/rcc.h:258</a></div></div>
<div class="ttc" id="agroup__rcc__pllckselr__values_html_gaf6951b42b5ddd5ce8bc9516417a03b63"><div class="ttname"><a href="group__rcc__pllckselr__values.html#gaf6951b42b5ddd5ce8bc9516417a03b63">RCC_PLLCKSELR_DIVM1</a></div><div class="ttdeci">#define RCC_PLLCKSELR_DIVM1(n)</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00260">h7/rcc.h:260</a></div></div>
<div class="ttc" id="agroup__rcc__pllckselr__values_html_gafdb8f941dd56407453ff0ea85560b3e8"><div class="ttname"><a href="group__rcc__pllckselr__values.html#gafdb8f941dd56407453ff0ea85560b3e8">RCC_PLLCKSELR_DIVM2</a></div><div class="ttdeci">#define RCC_PLLCKSELR_DIVM2(n)</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00259">h7/rcc.h:259</a></div></div>
<div class="ttc" id="agroup__rcc__plldivr__values_html_ga13f1d7b7604e1369c7b64bb83796eeaf"><div class="ttname"><a href="group__rcc__plldivr__values.html#ga13f1d7b7604e1369c7b64bb83796eeaf">RCC_PLLNDIVR_DIVN</a></div><div class="ttdeci">#define RCC_PLLNDIVR_DIVN(n)</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00306">h7/rcc.h:306</a></div></div>
<div class="ttc" id="agroup__rcc__plldivr__values_html_ga83d8e1d8bc03e1e0e13d9f985cd3823b"><div class="ttname"><a href="group__rcc__plldivr__values.html#ga83d8e1d8bc03e1e0e13d9f985cd3823b">RCC_PLLNDIVR_DIVR</a></div><div class="ttdeci">#define RCC_PLLNDIVR_DIVR(n)</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00303">h7/rcc.h:303</a></div></div>
<div class="ttc" id="agroup__rcc__plldivr__values_html_gad9aac5b7cd126bf80aa40c3ad9da3891"><div class="ttname"><a href="group__rcc__plldivr__values.html#gad9aac5b7cd126bf80aa40c3ad9da3891">RCC_PLLNDIVR_DIVQ</a></div><div class="ttdeci">#define RCC_PLLNDIVR_DIVQ(n)</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00304">h7/rcc.h:304</a></div></div>
<div class="ttc" id="agroup__rcc__plldivr__values_html_gafebb4a649d28ef89048a480ad721faaa"><div class="ttname"><a href="group__rcc__plldivr__values.html#gafebb4a649d28ef89048a480ad721faaa">RCC_PLLNDIVR_DIVP</a></div><div class="ttdeci">#define RCC_PLLNDIVR_DIVP(n)</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00305">h7/rcc.h:305</a></div></div>
<div class="ttc" id="agroup__rcc__registers_html_ga07a759e26bd0577da78a7125b5599476"><div class="ttname"><a href="group__rcc__registers.html#ga07a759e26bd0577da78a7125b5599476">RCC_PLLCKSELR</a></div><div class="ttdeci">#define RCC_PLLCKSELR</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00046">h7/rcc.h:46</a></div></div>
<div class="ttc" id="agroup__rcc__registers_html_ga3465fac46f8d87fc7e243765777af052"><div class="ttname"><a href="group__rcc__registers.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a></div><div class="ttdeci">#define RCC_CR</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00037">h7/rcc.h:37</a></div></div>
<div class="ttc" id="agroup__rcc__registers_html_ga422521d00f23318b867e450a632a8ca0"><div class="ttname"><a href="group__rcc__registers.html#ga422521d00f23318b867e450a632a8ca0">RCC_D1CCIPR</a></div><div class="ttdeci">#define RCC_D1CCIPR</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00057">h7/rcc.h:57</a></div></div>
<div class="ttc" id="agroup__rcc__registers_html_ga50876a2998474eded9210a2222bdcfd0"><div class="ttname"><a href="group__rcc__registers.html#ga50876a2998474eded9210a2222bdcfd0">RCC_D3CFGR</a></div><div class="ttdeci">#define RCC_D3CFGR</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00045">h7/rcc.h:45</a></div></div>
<div class="ttc" id="agroup__rcc__registers_html_ga6e5d879cdf4a95d3ce3a413a712593c8"><div class="ttname"><a href="group__rcc__registers.html#ga6e5d879cdf4a95d3ce3a413a712593c8">RCC_D2CCIP1R</a></div><div class="ttdeci">#define RCC_D2CCIP1R</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00058">h7/rcc.h:58</a></div></div>
<div class="ttc" id="agroup__rcc__registers_html_ga7f3365c2f300d98fc1d6348aa67fea78"><div class="ttname"><a href="group__rcc__registers.html#ga7f3365c2f300d98fc1d6348aa67fea78">RCC_D2CFGR</a></div><div class="ttdeci">#define RCC_D2CFGR</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00044">h7/rcc.h:44</a></div></div>
<div class="ttc" id="agroup__rcc__registers_html_ga838793cbec63d7be4f2ec76c8f605de0"><div class="ttname"><a href="group__rcc__registers.html#ga838793cbec63d7be4f2ec76c8f605de0">RCC_PLLCFGR</a></div><div class="ttdeci">#define RCC_PLLCFGR</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00047">h7/rcc.h:47</a></div></div>
<div class="ttc" id="agroup__rcc__registers_html_ga8f7780f390ef4cbb05efa06554ba0998"><div class="ttname"><a href="group__rcc__registers.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a></div><div class="ttdeci">#define RCC_CFGR</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00042">h7/rcc.h:42</a></div></div>
<div class="ttc" id="agroup__rcc__registers_html_ga92701903d48ab6998e1557bfa0359d78"><div class="ttname"><a href="group__rcc__registers.html#ga92701903d48ab6998e1557bfa0359d78">RCC_D2CCIP2R</a></div><div class="ttdeci">#define RCC_D2CCIP2R</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00059">h7/rcc.h:59</a></div></div>
<div class="ttc" id="agroup__rcc__registers_html_ga981d1a8fd8ae0e19d1ddf4ded497f159"><div class="ttname"><a href="group__rcc__registers.html#ga981d1a8fd8ae0e19d1ddf4ded497f159">RCC_PLLDIVR</a></div><div class="ttdeci">#define RCC_PLLDIVR(n)</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00049">h7/rcc.h:49</a></div></div>
<div class="ttc" id="agroup__rcc__registers_html_gae383639b32ddf7738289c022bfbc61bb"><div class="ttname"><a href="group__rcc__registers.html#gae383639b32ddf7738289c022bfbc61bb">RCC_D1CFGR</a></div><div class="ttdeci">#define RCC_D1CFGR</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00043">h7/rcc.h:43</a></div></div>
<div class="ttc" id="apwr_8h_html"><div class="ttname"><a href="pwr_8h.html">pwr.h</a></div></div>
<div class="ttc" id="arcc_8c_html_a02cf9e74b365baed1b18ba4844e15682"><div class="ttname"><a href="rcc_8c.html#a02cf9e74b365baed1b18ba4844e15682">HZ_PER_KHZ</a></div><div class="ttdeci">#define HZ_PER_KHZ</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00016">rcc.c:16</a></div></div>
<div class="ttc" id="arcc_8c_html_a02fa41ccfbae4711feb0842bc639cb57"><div class="ttname"><a href="rcc_8c.html#a02fa41ccfbae4711feb0842bc639cb57">sysclk_mhz</a></div><div class="ttdeci">uint16_t sysclk_mhz</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00020">rcc.c:20</a></div></div>
<div class="ttc" id="arcc_8c_html_a049ea41fdaf46cdfb5550c6fc68f64ef"><div class="ttname"><a href="rcc_8c.html#a049ea41fdaf46cdfb5550c6fc68f64ef">rcc_prediv_3bit_log_div</a></div><div class="ttdeci">static uint16_t rcc_prediv_3bit_log_div(uint16_t clk_mhz, uint32_t div_val)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00138">rcc.c:138</a></div></div>
<div class="ttc" id="arcc_8c_html_a153fc936592a4e73cf94c42966097e6d"><div class="ttname"><a href="rcc_8c.html#a153fc936592a4e73cf94c42966097e6d">pll1</a></div><div class="ttdeci">struct @0::pll_clocks pll1</div></div>
<div class="ttc" id="arcc_8c_html_a1d605a980c7e61ee8d01c80af8d9221a"><div class="ttname"><a href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a></div><div class="ttdeci">static struct @0 rcc_clock_tree</div></div>
<div class="ttc" id="arcc_8c_html_a27373af08df988e85c04d67e7b9d2e0f"><div class="ttname"><a href="rcc_8c.html#a27373af08df988e85c04d67e7b9d2e0f">cpu_mhz</a></div><div class="ttdeci">uint16_t cpu_mhz</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00021">rcc.c:21</a></div></div>
<div class="ttc" id="arcc_8c_html_a31d54f52a3f74b32305110076b7e6248"><div class="ttname"><a href="rcc_8c.html#a31d54f52a3f74b32305110076b7e6248">pclk4_mhz</a></div><div class="ttdeci">uint16_t pclk4_mhz</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00027">rcc.c:27</a></div></div>
<div class="ttc" id="arcc_8c_html_a4797699f94fe2a9126b9b9224fa4fa56"><div class="ttname"><a href="rcc_8c.html#a4797699f94fe2a9126b9b9224fa4fa56">pll2</a></div><div class="ttdeci">struct @0::pll_clocks pll2</div></div>
<div class="ttc" id="arcc_8c_html_a4ac127a853061d54dcd5e78b3c22cf32"><div class="ttname"><a href="rcc_8c.html#a4ac127a853061d54dcd5e78b3c22cf32">rcc_prediv_log_skip32_div</a></div><div class="ttdeci">static uint16_t rcc_prediv_log_skip32_div(uint16_t clk_mhz, uint32_t div_val)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00126">rcc.c:126</a></div></div>
<div class="ttc" id="arcc_8c_html_a606c2a76602a528fe672032e0721d364"><div class="ttname"><a href="rcc_8c.html#a606c2a76602a528fe672032e0721d364">hclk_mhz</a></div><div class="ttdeci">uint16_t hclk_mhz</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00022">rcc.c:22</a></div></div>
<div class="ttc" id="arcc_8c_html_a630093de9e3ce4aa2bc2c73c57202564"><div class="ttname"><a href="rcc_8c.html#a630093de9e3ce4aa2bc2c73c57202564">rcc_clock_setup_domain2</a></div><div class="ttdeci">static void rcc_clock_setup_domain2(const struct rcc_pll_config *config)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00160">rcc.c:160</a></div></div>
<div class="ttc" id="arcc_8c_html_a722eca9ba62341c814060b34fb452195"><div class="ttname"><a href="rcc_8c.html#a722eca9ba62341c814060b34fb452195">pclk1_mhz</a></div><div class="ttdeci">uint16_t pclk1_mhz</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00024">rcc.c:24</a></div></div>
<div class="ttc" id="arcc_8c_html_a9202c46023d81979c94879e2c5bcd5fa"><div class="ttname"><a href="rcc_8c.html#a9202c46023d81979c94879e2c5bcd5fa">pll3</a></div><div class="ttdeci">struct @0::pll_clocks pll3</div></div>
<div class="ttc" id="arcc_8c_html_a94db66bc64096b095511ed7f32a0b35e"><div class="ttname"><a href="rcc_8c.html#a94db66bc64096b095511ed7f32a0b35e">HZ_PER_MHZ</a></div><div class="ttdeci">#define HZ_PER_MHZ</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00015">rcc.c:15</a></div></div>
<div class="ttc" id="arcc_8c_html_aaafa0c652656822f4ea201227bd28681"><div class="ttname"><a href="rcc_8c.html#aaafa0c652656822f4ea201227bd28681">p_mhz</a></div><div class="ttdeci">uint16_t p_mhz</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00030">rcc.c:30</a></div></div>
<div class="ttc" id="arcc_8c_html_ab2312c5349c892ee3fe117a7aa4581a9"><div class="ttname"><a href="rcc_8c.html#ab2312c5349c892ee3fe117a7aa4581a9">q_mhz</a></div><div class="ttdeci">uint16_t q_mhz</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00031">rcc.c:31</a></div></div>
<div class="ttc" id="arcc_8c_html_abbaae415b4c2d5c52024506a032e943b"><div class="ttname"><a href="rcc_8c.html#abbaae415b4c2d5c52024506a032e943b">rcc_clock_setup_domain3</a></div><div class="ttdeci">static void rcc_clock_setup_domain3(const struct rcc_pll_config *config)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00172">rcc.c:172</a></div></div>
<div class="ttc" id="arcc_8c_html_ac161ed8220d18c901e416f47918b6541"><div class="ttname"><a href="rcc_8c.html#ac161ed8220d18c901e416f47918b6541">r_mhz</a></div><div class="ttdeci">uint16_t r_mhz</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00032">rcc.c:32</a></div></div>
<div class="ttc" id="arcc_8c_html_ac28e082915644bd88bb402cd42003b95"><div class="ttname"><a href="rcc_8c.html#ac28e082915644bd88bb402cd42003b95">pclk2_mhz</a></div><div class="ttdeci">uint16_t pclk2_mhz</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00025">rcc.c:25</a></div></div>
<div class="ttc" id="arcc_8c_html_ad8b30f0d14657ebf66179700a9ca1e50"><div class="ttname"><a href="rcc_8c.html#ad8b30f0d14657ebf66179700a9ca1e50">pclk3_mhz</a></div><div class="ttdeci">uint16_t pclk3_mhz</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00026">rcc.c:26</a></div></div>
<div class="ttc" id="arcc_8c_html_adc87fd087f2df70836404127309ca646"><div class="ttname"><a href="rcc_8c.html#adc87fd087f2df70836404127309ca646">rcc_clock_setup_domain1</a></div><div class="ttdeci">static void rcc_clock_setup_domain1(const struct rcc_pll_config *config)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00146">rcc.c:146</a></div></div>
<div class="ttc" id="arcc_8c_html_ade2701c587861238454b7601b16dc272"><div class="ttname"><a href="rcc_8c.html#ade2701c587861238454b7601b16dc272">per</a></div><div class="ttdeci">struct @0::@1 per</div></div>
<div class="ttc" id="arcc_8c_html_ae1ea12188acdf5b45eccdf6b3348a1c6"><div class="ttname"><a href="rcc_8c.html#ae1ea12188acdf5b45eccdf6b3348a1c6">rcc_set_and_enable_plls</a></div><div class="ttdeci">static void rcc_set_and_enable_plls(const struct rcc_pll_config *config)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00107">rcc.c:107</a></div></div>
<div class="ttc" id="arcc_8c_html_afb7cf04ebe3ffeb8a1e723201ff3f4e5"><div class="ttname"><a href="rcc_8c.html#afb7cf04ebe3ffeb8a1e723201ff3f4e5">hse_khz</a></div><div class="ttdeci">uint16_t hse_khz</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00034">rcc.c:34</a></div></div>
<div class="ttc" id="arcc_8c_html_affe76d20ab8835af58521511ae65f0af"><div class="ttname"><a href="rcc_8c.html#affe76d20ab8835af58521511ae65f0af">rcc_configure_pll</a></div><div class="ttdeci">static void rcc_configure_pll(uint32_t clkin, const struct pll_config *config, int pll_num)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00045">rcc.c:45</a></div></div>
<div class="ttc" id="arcc_8h_html"><div class="ttname"><a href="rcc_8h.html">rcc.h</a></div></div>
<div class="ttc" id="astm32_2h7_2memorymap_8h_html_a3150e4b10ec876c0b20f22de12a8fa40"><div class="ttname"><a href="stm32_2h7_2memorymap_8h.html#a3150e4b10ec876c0b20f22de12a8fa40">UART7_BASE</a></div><div class="ttdeci">#define UART7_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32_2h7_2memorymap_8h_source.html#l00134">stm32/h7/memorymap.h:134</a></div></div>
<div class="ttc" id="astm32_2h7_2memorymap_8h_html_a415e55faff9fb061f32f440ed518d6c1"><div class="ttname"><a href="stm32_2h7_2memorymap_8h.html#a415e55faff9fb061f32f440ed518d6c1">LPTIM5_BASE</a></div><div class="ttdeci">#define LPTIM5_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32_2h7_2memorymap_8h_source.html#l00064">stm32/h7/memorymap.h:64</a></div></div>
<div class="ttc" id="astm32_2h7_2memorymap_8h_html_a50cd8b47929f18b05efbd0f41253bf8d"><div class="ttname"><a href="stm32_2h7_2memorymap_8h.html#a50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a></div><div class="ttdeci">#define SPI1_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32_2h7_2memorymap_8h_source.html#l00118">stm32/h7/memorymap.h:118</a></div></div>
<div class="ttc" id="astm32_2h7_2memorymap_8h_html_a54ec1e04435c06655e5e4f0a6ffd41ac"><div class="ttname"><a href="stm32_2h7_2memorymap_8h.html#a54ec1e04435c06655e5e4f0a6ffd41ac">FDCAN2_BASE</a></div><div class="ttdeci">#define FDCAN2_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32_2h7_2memorymap_8h_source.html#l00127">stm32/h7/memorymap.h:127</a></div></div>
<div class="ttc" id="astm32_2h7_2memorymap_8h_html_a6ddcdce965cfd168435e2ab08b0da1ad"><div class="ttname"><a href="stm32_2h7_2memorymap_8h.html#a6ddcdce965cfd168435e2ab08b0da1ad">FDCAN1_BASE</a></div><div class="ttdeci">#define FDCAN1_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32_2h7_2memorymap_8h_source.html#l00128">stm32/h7/memorymap.h:128</a></div></div>
<div class="ttc" id="astm32_2h7_2memorymap_8h_html_a74dc5e8a0008c0e16598591753b71b17"><div class="ttname"><a href="stm32_2h7_2memorymap_8h.html#a74dc5e8a0008c0e16598591753b71b17">LPTIM2_BASE</a></div><div class="ttdeci">#define LPTIM2_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32_2h7_2memorymap_8h_source.html#l00067">stm32/h7/memorymap.h:67</a></div></div>
<div class="ttc" id="astm32_2h7_2memorymap_8h_html_a7a106006e00dffa0b5f5fd91de6f22ef"><div class="ttname"><a href="stm32_2h7_2memorymap_8h.html#a7a106006e00dffa0b5f5fd91de6f22ef">I2C4_BASE</a></div><div class="ttdeci">#define I2C4_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32_2h7_2memorymap_8h_source.html#l00068">stm32/h7/memorymap.h:68</a></div></div>
<div class="ttc" id="astm32_2h7_2memorymap_8h_html_a86162ab3f740db9026c1320d46938b4d"><div class="ttname"><a href="stm32_2h7_2memorymap_8h.html#a86162ab3f740db9026c1320d46938b4d">USART1_BASE</a></div><div class="ttdeci">#define USART1_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32_2h7_2memorymap_8h_source.html#l00120">stm32/h7/memorymap.h:120</a></div></div>
<div class="ttc" id="astm32_2h7_2memorymap_8h_html_a94d92270bf587ccdc3a37a5bb5d20467"><div class="ttname"><a href="stm32_2h7_2memorymap_8h.html#a94d92270bf587ccdc3a37a5bb5d20467">UART4_BASE</a></div><div class="ttdeci">#define UART4_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32_2h7_2memorymap_8h_source.html#l00141">stm32/h7/memorymap.h:141</a></div></div>
<div class="ttc" id="astm32_2h7_2memorymap_8h_html_aa155689c0e206e6994951dc3cf31052a"><div class="ttname"><a href="stm32_2h7_2memorymap_8h.html#aa155689c0e206e6994951dc3cf31052a">UART5_BASE</a></div><div class="ttdeci">#define UART5_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32_2h7_2memorymap_8h_source.html#l00140">stm32/h7/memorymap.h:140</a></div></div>
<div class="ttc" id="astm32_2h7_2memorymap_8h_html_aabeffb57dd7e98b2deccccd9936e37f4"><div class="ttname"><a href="stm32_2h7_2memorymap_8h.html#aabeffb57dd7e98b2deccccd9936e37f4">HRTIM_BASE</a></div><div class="ttdeci">#define HRTIM_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32_2h7_2memorymap_8h_source.html#l00108">stm32/h7/memorymap.h:108</a></div></div>
<div class="ttc" id="astm32_2h7_2memorymap_8h_html_ab92662976cfe62457141e5b4f83d541c"><div class="ttname"><a href="stm32_2h7_2memorymap_8h.html#ab92662976cfe62457141e5b4f83d541c">RNG_BASE</a></div><div class="ttdeci">#define RNG_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32_2h7_2memorymap_8h_source.html#l00093">stm32/h7/memorymap.h:93</a></div></div>
<div class="ttc" id="astm32_2h7_2memorymap_8h_html_abe0d6539ac0026d598274ee7f45b0251"><div class="ttname"><a href="stm32_2h7_2memorymap_8h.html#abe0d6539ac0026d598274ee7f45b0251">USART3_BASE</a></div><div class="ttdeci">#define USART3_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32_2h7_2memorymap_8h_source.html#l00142">stm32/h7/memorymap.h:142</a></div></div>
<div class="ttc" id="astm32_2h7_2memorymap_8h_html_ac1c58d33414e167d478ecd0e31331dfa"><div class="ttname"><a href="stm32_2h7_2memorymap_8h.html#ac1c58d33414e167d478ecd0e31331dfa">SPI5_BASE</a></div><div class="ttdeci">#define SPI5_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32_2h7_2memorymap_8h_source.html#l00113">stm32/h7/memorymap.h:113</a></div></div>
<div class="ttc" id="astm32_2h7_2memorymap_8h_html_ac3e357b4c25106ed375fb1affab6bb86"><div class="ttname"><a href="stm32_2h7_2memorymap_8h.html#ac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a></div><div class="ttdeci">#define SPI2_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32_2h7_2memorymap_8h_source.html#l00146">stm32/h7/memorymap.h:146</a></div></div>
<div class="ttc" id="astm32_2h7_2memorymap_8h_html_ac5cfaedf263cee1e79554665f921c708"><div class="ttname"><a href="stm32_2h7_2memorymap_8h.html#ac5cfaedf263cee1e79554665f921c708">SPI4_BASE</a></div><div class="ttdeci">#define SPI4_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32_2h7_2memorymap_8h_source.html#l00117">stm32/h7/memorymap.h:117</a></div></div>
<div class="ttc" id="astm32_2h7_2memorymap_8h_html_ac9c6cd59a248941d9d2462ab21a2346e"><div class="ttname"><a href="stm32_2h7_2memorymap_8h.html#ac9c6cd59a248941d9d2462ab21a2346e">UART8_BASE</a></div><div class="ttdeci">#define UART8_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32_2h7_2memorymap_8h_source.html#l00133">stm32/h7/memorymap.h:133</a></div></div>
<div class="ttc" id="astm32_2h7_2memorymap_8h_html_ade4d3907fd0387ee832f426f52d568bb"><div class="ttname"><a href="stm32_2h7_2memorymap_8h.html#ade4d3907fd0387ee832f426f52d568bb">USART6_BASE</a></div><div class="ttdeci">#define USART6_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32_2h7_2memorymap_8h_source.html#l00119">stm32/h7/memorymap.h:119</a></div></div>
<div class="ttc" id="astm32_2h7_2memorymap_8h_html_ade83162a04bca0b15b39018a8e8ec090"><div class="ttname"><a href="stm32_2h7_2memorymap_8h.html#ade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a></div><div class="ttdeci">#define USART2_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32_2h7_2memorymap_8h_source.html#l00143">stm32/h7/memorymap.h:143</a></div></div>
<div class="ttc" id="astm32_2h7_2memorymap_8h_html_ae634fe8faa6922690e90fbec2fc86162"><div class="ttname"><a href="stm32_2h7_2memorymap_8h.html#ae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</a></div><div class="ttdeci">#define SPI3_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32_2h7_2memorymap_8h_source.html#l00145">stm32/h7/memorymap.h:145</a></div></div>
<div class="ttc" id="astm32_2h7_2memorymap_8h_html_af8aa324ca5011b8173ab16585ed7324a"><div class="ttname"><a href="stm32_2h7_2memorymap_8h.html#af8aa324ca5011b8173ab16585ed7324a">TIM1_BASE</a></div><div class="ttdeci">#define TIM1_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32_2h7_2memorymap_8h_source.html#l00122">stm32/h7/memorymap.h:122</a></div></div>
<div class="ttc" id="astructrcc__pll__config_1_1pll__config_html_afc20330241217fe91867b5596fef87b0"><div class="ttname"><a href="structrcc__pll__config_1_1pll__config.html#afc20330241217fe91867b5596fef87b0">rcc_pll_config::pll_config::divm</a></div><div class="ttdeci">uint8_t divm</div><div class="ttdoc">Pre-divider value for each PLL.</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00452">h7/rcc.h:452</a></div></div>
<div class="ttc" id="astructrcc__pll__config_html"><div class="ttname"><a href="structrcc__pll__config.html">rcc_pll_config</a></div><div class="ttdoc">PLL Configuration structure.</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00447">h7/rcc.h:447</a></div></div>
<div class="ttc" id="astructrcc__pll__config_html_a12187a4d7f5f26d56ebde42c6b39f222"><div class="ttname"><a href="structrcc__pll__config.html#a12187a4d7f5f26d56ebde42c6b39f222">rcc_pll_config::ppre3</a></div><div class="ttdeci">uint8_t ppre3</div><div class="ttdoc">APB3 Peripheral prescaler note: domain 1.</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00462">h7/rcc.h:462</a></div></div>
<div class="ttc" id="astructrcc__pll__config_html_a1cd169e197c021b57899c2e05dd1fd14"><div class="ttname"><a href="structrcc__pll__config.html#a1cd169e197c021b57899c2e05dd1fd14">rcc_pll_config::core_pre</a></div><div class="ttdeci">uint8_t core_pre</div><div class="ttdoc">Core prescaler note: domain 1.</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00458">h7/rcc.h:458</a></div></div>
<div class="ttc" id="astructrcc__pll__config_html_a2f3345f2bb01cdc8a44cde6ccbe572e3"><div class="ttname"><a href="structrcc__pll__config.html#a2f3345f2bb01cdc8a44cde6ccbe572e3">rcc_pll_config::pll1</a></div><div class="ttdeci">struct rcc_pll_config::pll_config pll1</div></div>
<div class="ttc" id="astructrcc__pll__config_html_a3c2062ca95d5d719653404d97115e905"><div class="ttname"><a href="structrcc__pll__config.html#a3c2062ca95d5d719653404d97115e905">rcc_pll_config::ppre1</a></div><div class="ttdeci">uint8_t ppre1</div><div class="ttdoc">APB1 Peripheral prescaler note: domain 2.</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00460">h7/rcc.h:460</a></div></div>
<div class="ttc" id="astructrcc__pll__config_html_a3fa0b0792fee33c154e608abbdbd6cad"><div class="ttname"><a href="structrcc__pll__config.html#a3fa0b0792fee33c154e608abbdbd6cad">rcc_pll_config::pll2</a></div><div class="ttdeci">struct rcc_pll_config::pll_config pll2</div></div>
<div class="ttc" id="astructrcc__pll__config_html_a9ead82fcdeab93e7a1cd182161a1f308"><div class="ttname"><a href="structrcc__pll__config.html#a9ead82fcdeab93e7a1cd182161a1f308">rcc_pll_config::smps_level</a></div><div class="ttdeci">uint8_t smps_level</div><div class="ttdoc">If using SMPS, voltage level to set.</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00467">h7/rcc.h:467</a></div></div>
<div class="ttc" id="astructrcc__pll__config_html_aaf3ea295d4671c465ffcd389d509daea"><div class="ttname"><a href="structrcc__pll__config.html#aaf3ea295d4671c465ffcd389d509daea">rcc_pll_config::ppre2</a></div><div class="ttdeci">uint8_t ppre2</div><div class="ttdoc">APB2 Peripheral prescaler note: domain 2.</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00461">h7/rcc.h:461</a></div></div>
<div class="ttc" id="astructrcc__pll__config_html_ab27b99c4879570b12dfa5fc0e53ddb87"><div class="ttname"><a href="structrcc__pll__config.html#ab27b99c4879570b12dfa5fc0e53ddb87">rcc_pll_config::hpre</a></div><div class="ttdeci">uint8_t hpre</div><div class="ttdoc">HCLK3 prescaler note: domain 1.</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00459">h7/rcc.h:459</a></div></div>
<div class="ttc" id="astructrcc__pll__config_html_ac6399d714d618eca3f13f601ebf09873"><div class="ttname"><a href="structrcc__pll__config.html#ac6399d714d618eca3f13f601ebf09873">rcc_pll_config::ppre4</a></div><div class="ttdeci">uint8_t ppre4</div><div class="ttdoc">APB4 Peripheral prescaler note: domain 3.</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00463">h7/rcc.h:463</a></div></div>
<div class="ttc" id="astructrcc__pll__config_html_acd426b9166e39a49939cf043082e53a4"><div class="ttname"><a href="structrcc__pll__config.html#acd426b9166e39a49939cf043082e53a4">rcc_pll_config::sysclock_source</a></div><div class="ttdeci">enum rcc_osc sysclock_source</div><div class="ttdoc">SYSCLK source input selection.</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00448">h7/rcc.h:448</a></div></div>
<div class="ttc" id="astructrcc__pll__config_html_ace397ff9d2abb7a5dd579f57219bb79e"><div class="ttname"><a href="structrcc__pll__config.html#ace397ff9d2abb7a5dd579f57219bb79e">rcc_pll_config::flash_waitstates</a></div><div class="ttdeci">uint8_t flash_waitstates</div><div class="ttdoc">Latency Value to set for flahs.</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00464">h7/rcc.h:464</a></div></div>
<div class="ttc" id="astructrcc__pll__config_html_acee91fec731f5bcccf51fe99a5f42d5a"><div class="ttname"><a href="structrcc__pll__config.html#acee91fec731f5bcccf51fe99a5f42d5a">rcc_pll_config::voltage_scale</a></div><div class="ttdeci">enum pwr_vos_scale voltage_scale</div><div class="ttdoc">LDO/SMPS Voltage scale used for this frequency.</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00465">h7/rcc.h:465</a></div></div>
<div class="ttc" id="astructrcc__pll__config_html_ad1dbec120517aa9162785d8d074d247d"><div class="ttname"><a href="structrcc__pll__config.html#ad1dbec120517aa9162785d8d074d247d">rcc_pll_config::hse_frequency</a></div><div class="ttdeci">uint32_t hse_frequency</div><div class="ttdoc">User specified HSE frequency, 0 if none.</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00450">h7/rcc.h:450</a></div></div>
<div class="ttc" id="astructrcc__pll__config_html_ae91972ca393af41b0486447032580303"><div class="ttname"><a href="structrcc__pll__config.html#ae91972ca393af41b0486447032580303">rcc_pll_config::pll3</a></div><div class="ttdeci">struct rcc_pll_config::pll_config pll3</div><div class="ttdoc">PLL1-PLL3 configurations.</div></div>
<div class="ttc" id="astructrcc__pll__config_html_aea03f62558b2211b2e0b7a7360fc3186"><div class="ttname"><a href="structrcc__pll__config.html#aea03f62558b2211b2e0b7a7360fc3186">rcc_pll_config::pll_source</a></div><div class="ttdeci">uint8_t pll_source</div><div class="ttdoc">RCC_PLLCKSELR_PLLSRC_xxx value.</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00449">h7/rcc.h:449</a></div></div>
<div class="ttc" id="astructrcc__pll__config_html_aec78e662086a9c2efcc1c725d6ccbf14"><div class="ttname"><a href="structrcc__pll__config.html#aec78e662086a9c2efcc1c725d6ccbf14">rcc_pll_config::power_mode</a></div><div class="ttdeci">enum pwr_sys_mode power_mode</div><div class="ttdoc">LDO/SMPS configuration for device.</div><div class="ttdef"><b>Definition:</b> <a href="h7_2rcc_8h_source.html#l00466">h7/rcc.h:466</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_4ec17005d2b9378bd9434f3627484c7d.html">stm32</a></li><li class="navelem"><a class="el" href="dir_66f26432de44038c151175f944fffd11.html">h7</a></li><li class="navelem"><a class="el" href="rcc_8c.html">rcc.c</a></li>
    <li class="footer">Generated on Tue Mar 7 2023 16:11:55 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
