{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# HLS Generate"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "After the `config.json` and `report.json` files are generated using the solver, the configuration is integrated into the HLS setup in [fpgaconvnet-hls](https://github.com/AlexMontgomerie/fpgaconvnet-hls).\n",
    "\n",
    "To start with HLS generation, an instance of the network is generated by specifying the configuration file, ONNX file, and device information. In this example, we use the greedy partition algorithm, whose configuration file is generated in `4.2_optimiser_solver`. "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "FIXME: use HLS backend in Parser\n",
      "CRITICAL WARNING: node Flatten_31 is skipped in hardware\n"
     ]
    }
   ],
   "source": [
    "import onnx\n",
    "import toml \n",
    "from fpgaconvnet.hls.generate.network import GenerateNetwork\n",
    "from fpgaconvnet.parser.Parser import Parser\n",
    "\n",
    "network_name = \"vgg16_bn\"\n",
    "device_path = \"../../fpgaconvnet-optimiser/examples/platforms/zcu104.toml\"\n",
    "onnx_path = \"../3.1_model_onnx_parser/fp16/vgg16_bn.onnx\"\n",
    "# We choose greedy partition algorithm\n",
    "config_path = \"../4.2_optimiser_solver/gp/config.json\"\n",
    "with open(device_path, \"r\") as f:\n",
    "    conf = toml.load(f)\n",
    "    device_name = conf[\"device\"][\"part\"]\n",
    "\n",
    "\n",
    "# create instance of the network\n",
    "gen_net = GenerateNetwork(network_name, config_path, onnx_path, device_name)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "After the network is generated, we create an HLS project in Vivado HLS. [`create_partition_project(0)`](https://github.com/AlexMontgomerie/fpgaconvnet-hls/blob/dev/fpgaconvnet/hls/generate/network.py#L83) creates the HLS project, generates design files and testbench files, and includes them in the project. Note that the design currently doesn't support multithreading for the creation of HLS projects, so the hardware IP for each partition needs to be generated one by one. Here, we only create a project for partition 0.\n",
    "\n",
    "`create_partition_project(0)` includes the following member functions:\n",
    "\n",
    "- [`generate_layers()`](https://github.com/AlexMontgomerie/fpgaconvnet-hls/blob/main/fpgaconvnet/hls/generate/partition.py#L72): Utilizes the layer generator functions, detects the type of layer, and generates the header and source files using templates.\n",
    "\n",
    "- [`generate_parameters()`](https://github.com/AlexMontgomerie/fpgaconvnet-hls/blob/main/fpgaconvnet/hls/generate/partition.py#L126): Retrieves parameters of the layer, generates weights from the ONNX model and saves them to a `.dat` file, and generates biases from the ONNX model and saves them to a `.csv` file.\n",
    "\n",
    "- [`generate_streams()`](https://github.com/AlexMontgomerie/fpgaconvnet-hls/blob/main/fpgaconvnet/hls/generate/partition.py#L199): Defines streams for all layers in HLS.\n",
    "\n",
    "- [`generate_include()`](https://github.com/AlexMontgomerie/fpgaconvnet-hls/blob/main/fpgaconvnet/hls/generate/partition.py#L216): Generates the top header from a template.\n",
    "\n",
    "- [`generate_source()`](https://github.com/AlexMontgomerie/fpgaconvnet-hls/blob/main/fpgaconvnet/hls/generate/partition.py#L252): Generates the top source file from a template.\n",
    "\n",
    "- [`generate_testbench`](https://github.com/AlexMontgomerie/fpgaconvnet-hls/blob/main/fpgaconvnet/hls/generate/partition.py#L279): Generates the C++ testbench from a template.\n",
    "\n",
    "- [`create_vivado_hls_project`](https://github.com/AlexMontgomerie/fpgaconvnet-hls/blob/main/fpgaconvnet/hls/generate/partition.py#L325): Executes a system command to run `create_partition_project.tcl` to create a Vivado HLS project. "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)\n",
      "  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019\n",
      "  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace\n",
      "INFO: Applying HLS Y2K22 patch v1.2 for IP revision\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'\n",
      "INFO: [HLS 200-10] For user 'lambert' on host 'lambert-ThinkPad-T14p-Gen-2' (Linux_x86_64 version 6.8.0-38-generic) on Tue Jul 16 16:17:08 BST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 24.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate'\n",
      "Sourcing Tcl script '/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/scripts/hls/create_partition_project.tcl'\n",
      "project: partition_0\n",
      "INFO: [HLS 200-10] Creating and opening project '/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0'.\n",
      "INFO: [HLS 200-10] Adding design file 'partition_0/src/squeeze_Conv_10.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding design file 'partition_0/src/Relu_3.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding design file 'partition_0/src/MaxPool_4.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding design file 'partition_0/src/MaxPool_4_squeeze_Conv_5.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding design file 'partition_0/src/Relu_6.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding design file 'partition_0/src/Conv_5.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding design file 'partition_0/src/Conv_5_squeeze_Relu_6.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding design file 'partition_0/src/Relu_1.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding design file 'partition_0/src/Conv_2_squeeze_Relu_3.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding design file 'partition_0/src/Conv_2.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding design file 'partition_0/src/Relu_8.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding design file 'partition_0/src/MaxPool_9.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding design file 'partition_0/src/Conv_7_squeeze_Relu_8.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding design file 'partition_0/src/Conv_0.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding design file 'partition_0/src/Conv_7.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding design file 'partition_0/src/vgg16_bn_top.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding design file 'partition_0/src/Conv_10.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'partition_0/tb/vgg16_bn_tb.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'partition_0/data/Conv_2_weights_0.dat' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'partition_0/data/Conv_5_biases_0.dat' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'partition_0/data/Conv_2_biases_0.dat' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'partition_0/data/Conv_10_weights_0.dat' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'partition_0/data/Conv_0_weights_0.dat' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'partition_0/data/Conv_7_weights_0.dat' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'partition_0/data/Conv_7_biases_0.dat' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'partition_0/data/Conv_10_biases_0.dat' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'partition_0/data/Conv_5_weights_0.dat' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'partition_0/data/Conv_0_biases_0.dat' to the project\n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution'.\n",
      "INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.\n",
      "INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.\n",
      "INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.\n",
      "INFO: [Common 17-206] Exiting vivado_hls at Tue Jul 16 16:17:08 2024...\n"
     ]
    }
   ],
   "source": [
    "gen_net.create_partition_project(0)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "After the programs and data are added to the project, we run the simulation. Random testbench data is generated complying with the dimensional parameters, then [`run_testbench`](https://github.com/AlexMontgomerie/fpgaconvnet-hls/blob/dev/fpgaconvnet/hls/generate/network.py#L123), specifying the partition index and the testbench data, runs the simulation. Note that the RTL program hasn't been generated yet; the simulation aims to verify the functionality of the HLS programs. "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)\n",
      "  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019\n",
      "  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace\n",
      "INFO: Applying HLS Y2K22 patch v1.2 for IP revision\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'\n",
      "INFO: [HLS 200-10] For user 'lambert' on host 'lambert-ThinkPad-T14p-Gen-2' (Linux_x86_64 version 6.8.0-38-generic) on Tue Jul 16 16:17:11 BST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 24.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate'\n",
      "Sourcing Tcl script '/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/scripts/hls/run_csim.tcl'\n",
      "INFO: [HLS 200-10] Opening project '/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0'.\n",
      "INFO: [HLS 200-10] Adding test bench file 'partition_0/data/Conv_2_weights_0.dat' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'partition_0/data/Conv_5_biases_0.dat' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'partition_0/data/Conv_2_biases_0.dat' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'partition_0/data/Conv_10_weights_0.dat' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'partition_0/data/squeeze_Conv_10_out_0.dat' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'partition_0/data/Conv_0_weights_0.dat' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'partition_0/data/Conv_7_weights_0.dat' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'partition_0/data/Conv_0_in_0.dat' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'partition_0/data/Conv_7_biases_0.dat' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'partition_0/data/Conv_10_biases_0.dat' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'partition_0/data/Conv_5_weights_0.dat' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'partition_0/data/Conv_0_biases_0.dat' to the project\n",
      "INFO: [HLS 200-10] Opening solution '/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution'.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.\n",
      "INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'\n",
      "INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.\n",
      "INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.\n",
      "INFO: [SIM 211-2] *************** CSIM start ***************\n",
      "INFO: [SIM 211-4] CSIM will launch GCC as the compiler.\n",
      "   Compiling ../../../tb/vgg16_bn_tb.cpp in debug mode\n",
      "   Compiling ../../../src/squeeze_Conv_10.cpp in debug mode\n",
      "   Compiling ../../../src/Relu_3.cpp in debug mode\n",
      "   Compiling ../../../src/MaxPool_4.cpp in debug mode\n",
      "   Compiling ../../../src/MaxPool_4_squeeze_Conv_5.cpp in debug mode\n",
      "   Compiling ../../../src/Relu_6.cpp in debug mode\n",
      "   Compiling ../../../src/Conv_5.cpp in debug mode\n",
      "   Compiling ../../../src/Conv_5_squeeze_Relu_6.cpp in debug mode\n",
      "   Compiling ../../../src/Relu_1.cpp in debug mode\n",
      "   Compiling ../../../src/Conv_2_squeeze_Relu_3.cpp in debug mode\n",
      "   Compiling ../../../src/Conv_2.cpp in debug mode\n",
      "   Compiling ../../../src/Relu_8.cpp in debug mode\n",
      "   Compiling ../../../src/MaxPool_9.cpp in debug mode\n",
      "   Compiling ../../../src/Conv_7_squeeze_Relu_8.cpp in debug mode\n",
      "   Compiling ../../../src/Conv_0.cpp in debug mode\n",
      "   Compiling ../../../src/Conv_7.cpp in debug mode\n",
      "   Compiling ../../../src/vgg16_bn_top.cpp in debug mode\n",
      "   Compiling ../../../src/Conv_10.cpp in debug mode\n",
      "   Generating csim.exe\n",
      "LOADING INPUT DATA \n",
      "RUNNING NETWORK \n",
      "PORT 0\n",
      "\t--- PASSED ---\n",
      "INFO: [SIM 211-1] CSim done with 0 errors.\n",
      "INFO: [SIM 211-3] *************** CSIM finish ***************\n",
      "INFO: [Common 17-206] Exiting vivado_hls at Tue Jul 16 17:23:58 2024...\n"
     ]
    }
   ],
   "source": [
    "import numpy as np\n",
    "\n",
    "input_image = np.random.rand(1,3,32,32).astype(np.float32)\n",
    "# run C simulation\n",
    "gen_net.run_testbench(0, input_image)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The hardware IP is generated by synthesizing the HLS programs. "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)\n",
      "  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019\n",
      "  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace\n",
      "INFO: Applying HLS Y2K22 patch v1.2 for IP revision\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'\n",
      "INFO: [HLS 200-10] For user 'lambert' on host 'lambert-ThinkPad-T14p-Gen-2' (Linux_x86_64 version 6.8.0-38-generic) on Tue Jul 16 18:52:53 BST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 24.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate'\n",
      "Sourcing Tcl script '/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/scripts/hls/run_csynth.tcl'\n",
      "INFO: [HLS 200-10] Opening project '/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0'.\n",
      "INFO: [HLS 200-10] Opening solution '/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution'.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.\n",
      "INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'\n",
      "INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.\n",
      "INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.\n",
      "INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.\n",
      "INFO: [HLS 200-10] Analyzing design file 'partition_0/src/squeeze_Conv_10.cpp' ... \n",
      "INFO: [HLS 200-10] Analyzing design file 'partition_0/src/Relu_3.cpp' ... \n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: partition_0/src/Relu_3.cpp:38:2\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file partition_0/src/Relu_3.cpp\n",
      "INFO: [HLS 200-10] Analyzing design file 'partition_0/src/MaxPool_4.cpp' ... \n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: partition_0/src/MaxPool_4.cpp:66:2\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file partition_0/src/MaxPool_4.cpp\n",
      "INFO: [HLS 200-10] Analyzing design file 'partition_0/src/MaxPool_4_squeeze_Conv_5.cpp' ... \n",
      "INFO: [HLS 200-10] Analyzing design file 'partition_0/src/Relu_6.cpp' ... \n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: partition_0/src/Relu_6.cpp:38:2\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file partition_0/src/Relu_6.cpp\n",
      "INFO: [HLS 200-10] Analyzing design file 'partition_0/src/Conv_5.cpp' ... \n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: partition_0/src/Conv_5.cpp:197:2\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file partition_0/src/Conv_5.cpp\n",
      "INFO: [HLS 200-10] Analyzing design file 'partition_0/src/Conv_5_squeeze_Relu_6.cpp' ... \n",
      "INFO: [HLS 200-10] Analyzing design file 'partition_0/src/Relu_1.cpp' ... \n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: partition_0/src/Relu_1.cpp:38:2\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file partition_0/src/Relu_1.cpp\n",
      "INFO: [HLS 200-10] Analyzing design file 'partition_0/src/Conv_2_squeeze_Relu_3.cpp' ... \n",
      "INFO: [HLS 200-10] Analyzing design file 'partition_0/src/Conv_2.cpp' ... \n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: partition_0/src/Conv_2.cpp:197:2\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file partition_0/src/Conv_2.cpp\n",
      "INFO: [HLS 200-10] Analyzing design file 'partition_0/src/Relu_8.cpp' ... \n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: partition_0/src/Relu_8.cpp:38:2\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file partition_0/src/Relu_8.cpp\n",
      "INFO: [HLS 200-10] Analyzing design file 'partition_0/src/MaxPool_9.cpp' ... \n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: partition_0/src/MaxPool_9.cpp:66:2\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file partition_0/src/MaxPool_9.cpp\n",
      "INFO: [HLS 200-10] Analyzing design file 'partition_0/src/Conv_7_squeeze_Relu_8.cpp' ... \n",
      "INFO: [HLS 200-10] Analyzing design file 'partition_0/src/Conv_0.cpp' ... \n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: partition_0/src/Conv_0.cpp:197:2\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file partition_0/src/Conv_0.cpp\n",
      "INFO: [HLS 200-10] Analyzing design file 'partition_0/src/Conv_7.cpp' ... \n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: partition_0/src/Conv_7.cpp:197:2\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file partition_0/src/Conv_7.cpp\n",
      "INFO: [HLS 200-10] Analyzing design file 'partition_0/src/vgg16_bn_top.cpp' ... \n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: partition_0/src/vgg16_bn_top.cpp:274:12\n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: partition_0/src/vgg16_bn_top.cpp:341:2\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file partition_0/src/vgg16_bn_top.cpp\n",
      "INFO: [HLS 200-10] Analyzing design file 'partition_0/src/Conv_10.cpp' ... \n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: partition_0/src/Conv_10.cpp:197:2\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file partition_0/src/Conv_10.cpp\n",
      "INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:10:05 ; elapsed = 00:10:31 . Memory (MB): peak = 871.082 ; gain = 192.969 ; free physical = 22488 ; free virtual = 35659\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:10:05 ; elapsed = 00:10:31 . Memory (MB): peak = 871.082 ; gain = 192.969 ; free physical = 22489 ; free virtual = 35660\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1' (partition_0/src/Relu_3.cpp:38) in function 'Relu_3(hls::stream<ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >*, hls::stream<ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >*, int)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-2' (partition_0/src/MaxPool_4.cpp:66) in function 'MaxPool_4(hls::stream<ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >*, hls::stream<ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >*, int)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1' (partition_0/src/Relu_6.cpp:38) in function 'Relu_6(hls::stream<ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >*, hls::stream<ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >*, int)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1' (partition_0/src/Relu_1.cpp:38) in function 'Relu_1(hls::stream<ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >*, hls::stream<ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >*, int)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Conv_2_coarse_in_loop' (partition_0/src/Conv_2.cpp:197) in function 'Conv_2(ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> const (*) [16][256][3][3], ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> const (*) [4], hls::stream<ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >*, hls::stream<ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >*, int)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1' (partition_0/src/Relu_8.cpp:38) in function 'Relu_8(hls::stream<ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >*, hls::stream<ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >*, int)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-2' (partition_0/src/MaxPool_9.cpp:66) in function 'MaxPool_9(hls::stream<ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >*, hls::stream<ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >*, int)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Conv_0_coarse_in_loop' (partition_0/src/Conv_0.cpp:197) in function 'Conv_0(ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> const (*) [1][192][3][3], ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> const (*) [64], hls::stream<ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >*, hls::stream<ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >*, int)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Conv_0_coarse_out_loop' (partition_0/src/Conv_0.cpp:205) in function 'Conv_0(ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> const (*) [1][192][3][3], ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> const (*) [64], hls::stream<ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >*, hls::stream<ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >*, int)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Conv_0_coarse_out_bias_loop' (partition_0/src/Conv_0.cpp:219) in function 'Conv_0(ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> const (*) [1][192][3][3], ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> const (*) [64], hls::stream<ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >*, hls::stream<ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >*, int)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Conv_7_coarse_in_loop' (partition_0/src/Conv_7.cpp:197) in function 'Conv_7(ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> const (*) [32][512][3][3], ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> const (*) [4], hls::stream<ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >*, hls::stream<ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >*, int)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Conv_10_coarse_in_loop' (partition_0/src/Conv_10.cpp:197) in function 'Conv_10(ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> const (*) [16][2048][3][3], ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> const (*) [16], hls::stream<ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >*, hls::stream<ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >*, int)' completely with a factor of 1.\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 3, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 34, 1, 0, 3, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 34, 1, 0, 3, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 34, 1, 0, 34, 1, 0, 3, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 34, 1, 0, 34, 1, 0, 3, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 34, 1, 0, 34, 1, 0, 3, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 34, 1, 0, 34, 1, 0, 3, 1>::operator[]' into 'hlslib::ConstFlatten<0, 1, 1, 0, 34, 1, 0, 34, 1, 0, 3, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 34, 1, 0, 34, 1, 0, 3, 1>::operator[]' into 'sliding_window_out<1u, 32u, 32u, 3u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:256).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 34, 1, 0, 34, 1, 0, 3, 1>::operator[]' into 'sliding_window_out<1u, 32u, 32u, 3u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 34, 1, 0, 34, 1, 0, 3, 1>::operator[]' into 'sliding_window_out<1u, 32u, 32u, 3u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:254).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 34, 1, 0, 34, 1, 0, 3, 1>::operator[]' into 'sliding_window_line_shift<1u, 32u, 32u, 3u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:92).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 34, 1, 0, 34, 1, 0, 3, 1>::operator[]' into 'sliding_window_line_shift<1u, 32u, 32u, 3u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:91).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 34, 1, 0, 34, 1, 0, 3, 1>::operator[]' into 'sliding_window_line_shift<1u, 32u, 32u, 3u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:90).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 3, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 34, 1, 0, 3, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 34, 1, 0, 3, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 34, 1, 0, 34, 1, 0, 3, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 34, 1, 0, 34, 1, 0, 3, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 34, 1, 0, 34, 1, 0, 3, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 34, 1, 0, 34, 1, 0, 3, 1>::Increment' into 'hlslib::ConstFlatten<0, 1, 1, 0, 34, 1, 0, 34, 1, 0, 3, 1>::operator++' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 34, 1, 0, 34, 1, 0, 3, 1>::operator++' into 'sliding_window_out<1u, 32u, 32u, 3u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 34, 1, 0, 34, 1, 0, 3, 1>::operator++' into 'sliding_window_line_shift<1u, 32u, 32u, 3u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81).\n",
      "INFO: [XFORM 203-603] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi2ELi0ELi64ELi1EEEixEi185' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 3, 1, 0, 64, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 3, 1, 0, 64, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1024, 1, 0, 3, 1, 0, 64, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1024, 1, 0, 3, 1, 0, 64, 1>::operator[]' into 'hlslib::ConstFlatten<0, 1024, 1, 0, 3, 1, 0, 64, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1024, 1, 0, 3, 1, 0, 64, 1>::operator[]' into 'conv_intr<1u, 32u, 32u, 3u, 64u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:103).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1024, 1, 0, 3, 1, 0, 64, 1>::operator[]' into 'conv_intr<1u, 32u, 32u, 3u, 64u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:102).\n",
      "INFO: [XFORM 203-603] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi2ELi0ELi64ELi1EEE9IncrementEv184' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 3, 1, 0, 64, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 3, 1, 0, 64, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1024, 1, 0, 3, 1, 0, 64, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1024, 1, 0, 3, 1, 0, 64, 1>::Increment' into 'hlslib::ConstFlatten<0, 1024, 1, 0, 3, 1, 0, 64, 1>::operator++' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1024, 1, 0, 3, 1, 0, 64, 1>::operator++' into 'conv_intr<1u, 32u, 32u, 3u, 64u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 64, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1024, 1, 0, 64, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 64, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 3072, 1, 0, 64, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 3072, 1, 0, 64, 1>::operator[]' into 'hlslib::ConstFlatten<0, 3072, 1, 0, 64, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 3072, 1, 0, 64, 1>::operator[]' into 'accum_reorder<1u, 32u, 32u, 3u, 64u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:61).\n",
      "INFO: [XFORM 203-603] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi1ELi0ELi64ELi1EEE9IncrementEv181' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 3072, 1, 0, 64, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 3072, 1, 0, 64, 1>::Increment' into 'hlslib::ConstFlatten<0, 3072, 1, 0, 64, 1>::operator++' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 3072, 1, 0, 64, 1>::operator++' into 'accum_reorder<1u, 32u, 32u, 3u, 64u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:59).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 3, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 64, 1, 0, 3, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 64, 1, 0, 3, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1024, 1, 0, 64, 1, 0, 3, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1024, 1, 0, 64, 1, 0, 3, 1>::operator[]' into 'hlslib::ConstFlatten<0, 1024, 1, 0, 64, 1, 0, 3, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1024, 1, 0, 64, 1, 0, 3, 1>::operator[]' into 'accum_accumulate<1u, 32u, 32u, 3u, 64u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:114).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1024, 1, 0, 64, 1, 0, 3, 1>::operator[]' into 'accum_accumulate<1u, 32u, 32u, 3u, 64u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:113).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 3, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 64, 1, 0, 3, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 64, 1, 0, 3, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1024, 1, 0, 64, 1, 0, 3, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1024, 1, 0, 64, 1, 0, 3, 1>::Increment' into 'hlslib::ConstFlatten<0, 1024, 1, 0, 64, 1, 0, 3, 1>::operator++' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1024, 1, 0, 64, 1, 0, 3, 1>::operator++' into 'accum_accumulate<1u, 32u, 32u, 3u, 64u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:109).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1024, 1, 0, 64, 1>::operator[]' into 'hlslib::ConstFlatten<0, 1024, 1, 0, 64, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1024, 1, 0, 64, 1>::operator[]' into 'bias<1u, 32u, 32u, 64u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:60).\n",
      "INFO: [XFORM 203-603] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi1ELi0ELi64ELi1EEE9IncrementEv74' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1024, 1, 0, 64, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1024, 1, 0, 64, 1>::Increment' into 'hlslib::ConstFlatten<0, 1024, 1, 0, 64, 1>::operator++' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1024, 1, 0, 64, 1>::operator++' into 'bias<1u, 32u, 32u, 64u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1024, 1, 0, 64, 1>::operator++' into 'squeeze_out<1u, 32u, 32u, 64u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122).\n",
      "INFO: [XFORM 203-603] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi3ELi0ELi64ELi1EEEixEi111' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 34, 1, 0, 64, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 34, 1, 0, 64, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 34, 1, 0, 34, 1, 0, 64, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 34, 1, 0, 34, 1, 0, 64, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 34, 1, 0, 34, 1, 0, 64, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 34, 1, 0, 34, 1, 0, 64, 1>::operator[]' into 'hlslib::ConstFlatten<0, 1, 1, 0, 34, 1, 0, 34, 1, 0, 64, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 34, 1, 0, 34, 1, 0, 64, 1>::operator[]' into 'sliding_window_out<1u, 32u, 32u, 64u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:256).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 34, 1, 0, 34, 1, 0, 64, 1>::operator[]' into 'sliding_window_out<1u, 32u, 32u, 64u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 34, 1, 0, 34, 1, 0, 64, 1>::operator[]' into 'sliding_window_out<1u, 32u, 32u, 64u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:254).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 34, 1, 0, 34, 1, 0, 64, 1>::operator[]' into 'sliding_window_line_shift<1u, 32u, 32u, 64u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:92).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 34, 1, 0, 34, 1, 0, 64, 1>::operator[]' into 'sliding_window_line_shift<1u, 32u, 32u, 64u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:91).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 34, 1, 0, 34, 1, 0, 64, 1>::operator[]' into 'sliding_window_line_shift<1u, 32u, 32u, 64u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:90).\n",
      "INFO: [XFORM 203-603] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi3ELi0ELi64ELi1EEE9IncrementEv110' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 34, 1, 0, 64, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 34, 1, 0, 64, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 34, 1, 0, 34, 1, 0, 64, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 34, 1, 0, 34, 1, 0, 64, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 34, 1, 0, 34, 1, 0, 64, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 34, 1, 0, 34, 1, 0, 64, 1>::Increment' into 'hlslib::ConstFlatten<0, 1, 1, 0, 34, 1, 0, 34, 1, 0, 64, 1>::operator++' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 34, 1, 0, 34, 1, 0, 64, 1>::operator++' into 'sliding_window_out<1u, 32u, 32u, 64u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 34, 1, 0, 34, 1, 0, 64, 1>::operator++' into 'sliding_window_line_shift<1u, 32u, 32u, 64u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 4, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 64, 1, 0, 4, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 64, 1, 0, 4, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1024, 1, 0, 64, 1, 0, 4, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1024, 1, 0, 64, 1, 0, 4, 1>::operator[]' into 'hlslib::ConstFlatten<0, 1024, 1, 0, 64, 1, 0, 4, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1024, 1, 0, 64, 1, 0, 4, 1>::operator[]' into 'conv_intr<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:103).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1024, 1, 0, 64, 1, 0, 4, 1>::operator[]' into 'conv_intr<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:102).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 4, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 64, 1, 0, 4, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 64, 1, 0, 4, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1024, 1, 0, 64, 1, 0, 4, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1024, 1, 0, 64, 1, 0, 4, 1>::Increment' into 'hlslib::ConstFlatten<0, 1024, 1, 0, 64, 1, 0, 4, 1>::operator++' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1024, 1, 0, 64, 1, 0, 4, 1>::operator++' into 'conv_intr<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1024, 1, 0, 4, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 65536, 1, 0, 4, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 65536, 1, 0, 4, 1>::operator[]' into 'hlslib::ConstFlatten<0, 65536, 1, 0, 4, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 65536, 1, 0, 4, 1>::operator[]' into 'accum_reorder<1u, 32u, 32u, 64u, 4u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:61).\n",
      "INFO: [XFORM 203-603] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi1ELi0ELi4ELi1EEE9IncrementEv107' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 65536, 1, 0, 4, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 65536, 1, 0, 4, 1>::Increment' into 'hlslib::ConstFlatten<0, 65536, 1, 0, 4, 1>::operator++' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 65536, 1, 0, 4, 1>::operator++' into 'accum_reorder<1u, 32u, 32u, 64u, 4u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:59).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 64, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1, 0, 64, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1, 0, 64, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1024, 1, 0, 4, 1, 0, 64, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1024, 1, 0, 4, 1, 0, 64, 1>::operator[]' into 'hlslib::ConstFlatten<0, 1024, 1, 0, 4, 1, 0, 64, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1024, 1, 0, 4, 1, 0, 64, 1>::operator[]' into 'accum_accumulate<1u, 32u, 32u, 64u, 4u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:114).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1024, 1, 0, 4, 1, 0, 64, 1>::operator[]' into 'accum_accumulate<1u, 32u, 32u, 64u, 4u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:113).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 64, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1, 0, 64, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1, 0, 64, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1024, 1, 0, 4, 1, 0, 64, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1024, 1, 0, 4, 1, 0, 64, 1>::Increment' into 'hlslib::ConstFlatten<0, 1024, 1, 0, 4, 1, 0, 64, 1>::operator++' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1024, 1, 0, 4, 1, 0, 64, 1>::operator++' into 'accum_accumulate<1u, 32u, 32u, 64u, 4u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:109).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1024, 1, 0, 4, 1>::operator[]' into 'hlslib::ConstFlatten<0, 1024, 1, 0, 4, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1024, 1, 0, 4, 1>::operator[]' into 'bias<1u, 32u, 32u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:60).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1024, 1, 0, 4, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1024, 1, 0, 4, 1>::Increment' into 'hlslib::ConstFlatten<0, 1024, 1, 0, 4, 1>::operator++' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1024, 1, 0, 4, 1>::operator++' into 'bias<1u, 32u, 32u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1024, 1, 0, 4, 1>::operator++' into 'squeeze_in<1u, 32u, 32u, 64u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 64, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 32, 1, 0, 64, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 32, 1, 0, 64, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 32, 1, 0, 32, 1, 0, 64, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 32, 1, 0, 32, 1, 0, 64, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 32, 1, 0, 32, 1, 0, 64, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 32, 1, 0, 32, 1, 0, 64, 1>::operator[]' into 'hlslib::ConstFlatten<0, 1, 1, 0, 32, 1, 0, 32, 1, 0, 64, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 32, 1, 0, 32, 1, 0, 64, 1>::operator[]' into 'sliding_window_out<1u, 32u, 32u, 64u, 0u, 0u, 0u, 0u, 2u, 2u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:256).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 32, 1, 0, 32, 1, 0, 64, 1>::operator[]' into 'sliding_window_out<1u, 32u, 32u, 64u, 0u, 0u, 0u, 0u, 2u, 2u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 32, 1, 0, 32, 1, 0, 64, 1>::operator[]' into 'sliding_window_out<1u, 32u, 32u, 64u, 0u, 0u, 0u, 0u, 2u, 2u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:254).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 32, 1, 0, 32, 1, 0, 64, 1>::operator[]' into 'sliding_window_line_shift<1u, 32u, 32u, 64u, 0u, 0u, 0u, 0u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:92).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 32, 1, 0, 32, 1, 0, 64, 1>::operator[]' into 'sliding_window_line_shift<1u, 32u, 32u, 64u, 0u, 0u, 0u, 0u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:91).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 32, 1, 0, 32, 1, 0, 64, 1>::operator[]' into 'sliding_window_line_shift<1u, 32u, 32u, 64u, 0u, 0u, 0u, 0u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:90).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 64, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 32, 1, 0, 64, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 32, 1, 0, 64, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 32, 1, 0, 32, 1, 0, 64, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 32, 1, 0, 32, 1, 0, 64, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 32, 1, 0, 32, 1, 0, 64, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 32, 1, 0, 32, 1, 0, 64, 1>::Increment' into 'hlslib::ConstFlatten<0, 1, 1, 0, 32, 1, 0, 32, 1, 0, 64, 1>::operator++' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 32, 1, 0, 32, 1, 0, 64, 1>::operator++' into 'sliding_window_out<1u, 32u, 32u, 64u, 0u, 0u, 0u, 0u, 2u, 2u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 32, 1, 0, 32, 1, 0, 64, 1>::operator++' into 'sliding_window_line_shift<1u, 32u, 32u, 64u, 0u, 0u, 0u, 0u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81).\n",
      "INFO: [XFORM 203-603] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi1ELi0ELi64ELi1EEE9IncrementEv21' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 256, 1, 0, 64, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 256, 1, 0, 64, 1>::Increment' into 'hlslib::ConstFlatten<0, 256, 1, 0, 64, 1>::operator++' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 256, 1, 0, 64, 1>::operator++' into 'squeeze_in<1u, 16u, 16u, 64u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 32, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 256, 1, 0, 32, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 256, 1, 0, 32, 1>::Increment' into 'hlslib::ConstFlatten<0, 256, 1, 0, 32, 1>::operator++' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 256, 1, 0, 32, 1>::operator++' into 'squeeze_out<1u, 16u, 16u, 64u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 32, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 18, 1, 0, 32, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 18, 1, 0, 32, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 18, 1, 0, 18, 1, 0, 32, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 18, 1, 0, 18, 1, 0, 32, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 18, 1, 0, 18, 1, 0, 32, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 18, 1, 0, 18, 1, 0, 32, 1>::operator[]' into 'hlslib::ConstFlatten<0, 1, 1, 0, 18, 1, 0, 18, 1, 0, 32, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 18, 1, 0, 18, 1, 0, 32, 1>::operator[]' into 'sliding_window_out<1u, 16u, 16u, 32u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:256).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 18, 1, 0, 18, 1, 0, 32, 1>::operator[]' into 'sliding_window_out<1u, 16u, 16u, 32u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 18, 1, 0, 18, 1, 0, 32, 1>::operator[]' into 'sliding_window_out<1u, 16u, 16u, 32u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:254).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 18, 1, 0, 18, 1, 0, 32, 1>::operator[]' into 'sliding_window_line_shift<1u, 16u, 16u, 32u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:92).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 18, 1, 0, 18, 1, 0, 32, 1>::operator[]' into 'sliding_window_line_shift<1u, 16u, 16u, 32u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:91).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 18, 1, 0, 18, 1, 0, 32, 1>::operator[]' into 'sliding_window_line_shift<1u, 16u, 16u, 32u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:90).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 32, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 18, 1, 0, 32, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 18, 1, 0, 32, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 18, 1, 0, 18, 1, 0, 32, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 18, 1, 0, 18, 1, 0, 32, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 18, 1, 0, 18, 1, 0, 32, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 18, 1, 0, 18, 1, 0, 32, 1>::Increment' into 'hlslib::ConstFlatten<0, 1, 1, 0, 18, 1, 0, 18, 1, 0, 32, 1>::operator++' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 18, 1, 0, 18, 1, 0, 32, 1>::operator++' into 'sliding_window_out<1u, 16u, 16u, 32u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 18, 1, 0, 18, 1, 0, 32, 1>::operator++' into 'sliding_window_line_shift<1u, 16u, 16u, 32u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 16, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 32, 1, 0, 16, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 32, 1, 0, 16, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 256, 1, 0, 32, 1, 0, 16, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 256, 1, 0, 32, 1, 0, 16, 1>::operator[]' into 'hlslib::ConstFlatten<0, 256, 1, 0, 32, 1, 0, 16, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 256, 1, 0, 32, 1, 0, 16, 1>::operator[]' into 'conv_intr<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:103).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 256, 1, 0, 32, 1, 0, 16, 1>::operator[]' into 'conv_intr<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:102).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 16, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 32, 1, 0, 16, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 32, 1, 0, 16, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 256, 1, 0, 32, 1, 0, 16, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 256, 1, 0, 32, 1, 0, 16, 1>::Increment' into 'hlslib::ConstFlatten<0, 256, 1, 0, 32, 1, 0, 16, 1>::operator++' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 256, 1, 0, 32, 1, 0, 16, 1>::operator++' into 'conv_intr<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 16, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 256, 1, 0, 16, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 16, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 8192, 1, 0, 16, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 8192, 1, 0, 16, 1>::operator[]' into 'hlslib::ConstFlatten<0, 8192, 1, 0, 16, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 8192, 1, 0, 16, 1>::operator[]' into 'accum_reorder<1u, 16u, 16u, 32u, 16u, 1u, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:61).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 8192, 1, 0, 16, 1>::operator[]' into 'accum_reorder<1u, 8u, 8u, 128u, 16u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:61).\n",
      "INFO: [XFORM 203-603] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi1ELi0ELi16ELi1EEE9IncrementEv46' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 8192, 1, 0, 16, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi1ELi0ELi16ELi1EEE9IncrementEv46' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 256, 1, 0, 16, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 8192, 1, 0, 16, 1>::Increment' into 'hlslib::ConstFlatten<0, 8192, 1, 0, 16, 1>::operator++' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 8192, 1, 0, 16, 1>::operator++' into 'accum_reorder<1u, 8u, 8u, 128u, 16u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:59).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 8192, 1, 0, 16, 1>::operator++' into 'accum_reorder<1u, 16u, 16u, 32u, 16u, 1u, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:59).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 32, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 16, 1, 0, 32, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 16, 1, 0, 32, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 256, 1, 0, 16, 1, 0, 32, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 256, 1, 0, 16, 1, 0, 32, 1>::operator[]' into 'hlslib::ConstFlatten<0, 256, 1, 0, 16, 1, 0, 32, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 256, 1, 0, 16, 1, 0, 32, 1>::operator[]' into 'accum_accumulate<1u, 16u, 16u, 32u, 16u, 1u, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:114).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 256, 1, 0, 16, 1, 0, 32, 1>::operator[]' into 'accum_accumulate<1u, 16u, 16u, 32u, 16u, 1u, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:113).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 32, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 16, 1, 0, 32, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 16, 1, 0, 32, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 256, 1, 0, 16, 1, 0, 32, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 256, 1, 0, 16, 1, 0, 32, 1>::Increment' into 'hlslib::ConstFlatten<0, 256, 1, 0, 16, 1, 0, 32, 1>::operator++' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 256, 1, 0, 16, 1, 0, 32, 1>::operator++' into 'accum_accumulate<1u, 16u, 16u, 32u, 16u, 1u, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:109).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 256, 1, 0, 16, 1>::operator[]' into 'hlslib::ConstFlatten<0, 256, 1, 0, 16, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 256, 1, 0, 16, 1>::operator[]' into 'bias<1u, 16u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:60).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 256, 1, 0, 16, 1>::Increment' into 'hlslib::ConstFlatten<0, 256, 1, 0, 16, 1>::operator++' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 256, 1, 0, 16, 1>::operator++' into 'squeeze_in<1u, 16u, 16u, 128u, 8u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 256, 1, 0, 16, 1>::operator++' into 'bias<1u, 16u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 128, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 256, 1, 0, 128, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 256, 1, 0, 128, 1>::Increment' into 'hlslib::ConstFlatten<0, 256, 1, 0, 128, 1>::operator++' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 256, 1, 0, 128, 1>::operator++' into 'squeeze_out<1u, 16u, 16u, 128u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122).\n",
      "INFO: [XFORM 203-603] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi3ELi0ELi128ELi1EEEixEi228' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 18, 1, 0, 128, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 18, 1, 0, 128, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 18, 1, 0, 18, 1, 0, 128, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 18, 1, 0, 18, 1, 0, 128, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 18, 1, 0, 18, 1, 0, 128, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 18, 1, 0, 18, 1, 0, 128, 1>::operator[]' into 'hlslib::ConstFlatten<0, 1, 1, 0, 18, 1, 0, 18, 1, 0, 128, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 18, 1, 0, 18, 1, 0, 128, 1>::operator[]' into 'sliding_window_out<1u, 16u, 16u, 128u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:256).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 18, 1, 0, 18, 1, 0, 128, 1>::operator[]' into 'sliding_window_out<1u, 16u, 16u, 128u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 18, 1, 0, 18, 1, 0, 128, 1>::operator[]' into 'sliding_window_out<1u, 16u, 16u, 128u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:254).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 18, 1, 0, 18, 1, 0, 128, 1>::operator[]' into 'sliding_window_line_shift<1u, 16u, 16u, 128u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:92).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 18, 1, 0, 18, 1, 0, 128, 1>::operator[]' into 'sliding_window_line_shift<1u, 16u, 16u, 128u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:91).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 18, 1, 0, 18, 1, 0, 128, 1>::operator[]' into 'sliding_window_line_shift<1u, 16u, 16u, 128u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:90).\n",
      "INFO: [XFORM 203-603] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi3ELi0ELi128ELi1EEE9IncrementEv227' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 18, 1, 0, 128, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 18, 1, 0, 128, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 18, 1, 0, 18, 1, 0, 128, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 18, 1, 0, 18, 1, 0, 128, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 18, 1, 0, 18, 1, 0, 128, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 18, 1, 0, 18, 1, 0, 128, 1>::Increment' into 'hlslib::ConstFlatten<0, 1, 1, 0, 18, 1, 0, 18, 1, 0, 128, 1>::operator++' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 18, 1, 0, 18, 1, 0, 128, 1>::operator++' into 'sliding_window_out<1u, 16u, 16u, 128u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 18, 1, 0, 18, 1, 0, 128, 1>::operator++' into 'sliding_window_line_shift<1u, 16u, 16u, 128u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81).\n",
      "INFO: [XFORM 203-603] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi2ELi0ELi4ELi1EEEixEi225' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 128, 1, 0, 4, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 128, 1, 0, 4, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 256, 1, 0, 128, 1, 0, 4, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 256, 1, 0, 128, 1, 0, 4, 1>::operator[]' into 'hlslib::ConstFlatten<0, 256, 1, 0, 128, 1, 0, 4, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 256, 1, 0, 128, 1, 0, 4, 1>::operator[]' into 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:103).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 256, 1, 0, 128, 1, 0, 4, 1>::operator[]' into 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:102).\n",
      "INFO: [XFORM 203-603] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi2ELi0ELi4ELi1EEE9IncrementEv224' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 128, 1, 0, 4, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 128, 1, 0, 4, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 256, 1, 0, 128, 1, 0, 4, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 256, 1, 0, 128, 1, 0, 4, 1>::Increment' into 'hlslib::ConstFlatten<0, 256, 1, 0, 128, 1, 0, 4, 1>::operator++' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 256, 1, 0, 128, 1, 0, 4, 1>::operator++' into 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96).\n",
      "INFO: [XFORM 203-603] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi1ELi0ELi4ELi1EEEixEi221' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 256, 1, 0, 4, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi1ELi0ELi4ELi1EEEixEi221' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 32768, 1, 0, 4, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 32768, 1, 0, 4, 1>::operator[]' into 'hlslib::ConstFlatten<0, 32768, 1, 0, 4, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 32768, 1, 0, 4, 1>::operator[]' into 'accum_reorder<1u, 16u, 16u, 128u, 4u, 1u, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:61).\n",
      "INFO: [XFORM 203-603] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi1ELi0ELi4ELi1EEE9IncrementEv220' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 32768, 1, 0, 4, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 32768, 1, 0, 4, 1>::Increment' into 'hlslib::ConstFlatten<0, 32768, 1, 0, 4, 1>::operator++' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 32768, 1, 0, 4, 1>::operator++' into 'accum_reorder<1u, 16u, 16u, 128u, 4u, 1u, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:59).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 128, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1, 0, 128, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1, 0, 128, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 256, 1, 0, 4, 1, 0, 128, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 256, 1, 0, 4, 1, 0, 128, 1>::operator[]' into 'hlslib::ConstFlatten<0, 256, 1, 0, 4, 1, 0, 128, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 256, 1, 0, 4, 1, 0, 128, 1>::operator[]' into 'accum_accumulate<1u, 16u, 16u, 128u, 4u, 1u, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:114).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 256, 1, 0, 4, 1, 0, 128, 1>::operator[]' into 'accum_accumulate<1u, 16u, 16u, 128u, 4u, 1u, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:113).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 128, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1, 0, 128, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1, 0, 128, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 256, 1, 0, 4, 1, 0, 128, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 256, 1, 0, 4, 1, 0, 128, 1>::Increment' into 'hlslib::ConstFlatten<0, 256, 1, 0, 4, 1, 0, 128, 1>::operator++' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 256, 1, 0, 4, 1, 0, 128, 1>::operator++' into 'accum_accumulate<1u, 16u, 16u, 128u, 4u, 1u, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:109).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 256, 1, 0, 4, 1>::operator[]' into 'hlslib::ConstFlatten<0, 256, 1, 0, 4, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 256, 1, 0, 4, 1>::operator[]' into 'bias<1u, 16u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:60).\n",
      "INFO: [XFORM 203-603] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi1ELi0ELi4ELi1EEE9IncrementEv146' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 256, 1, 0, 4, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 256, 1, 0, 4, 1>::Increment' into 'hlslib::ConstFlatten<0, 256, 1, 0, 4, 1>::operator++' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 256, 1, 0, 4, 1>::operator++' into 'bias<1u, 16u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 256, 1, 0, 4, 1>::operator++' into 'squeeze_in<1u, 16u, 16u, 128u, 32u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 128, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 16, 1, 0, 128, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 16, 1, 0, 128, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 16, 1, 0, 16, 1, 0, 128, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 16, 1, 0, 16, 1, 0, 128, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 16, 1, 0, 16, 1, 0, 128, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 16, 1, 0, 16, 1, 0, 128, 1>::operator[]' into 'hlslib::ConstFlatten<0, 1, 1, 0, 16, 1, 0, 16, 1, 0, 128, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 16, 1, 0, 16, 1, 0, 128, 1>::operator[]' into 'sliding_window_out<1u, 16u, 16u, 128u, 0u, 0u, 0u, 0u, 2u, 2u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:256).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 16, 1, 0, 16, 1, 0, 128, 1>::operator[]' into 'sliding_window_out<1u, 16u, 16u, 128u, 0u, 0u, 0u, 0u, 2u, 2u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 16, 1, 0, 16, 1, 0, 128, 1>::operator[]' into 'sliding_window_out<1u, 16u, 16u, 128u, 0u, 0u, 0u, 0u, 2u, 2u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:254).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 16, 1, 0, 16, 1, 0, 128, 1>::operator[]' into 'sliding_window_line_shift<1u, 16u, 16u, 128u, 0u, 0u, 0u, 0u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:92).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 16, 1, 0, 16, 1, 0, 128, 1>::operator[]' into 'sliding_window_line_shift<1u, 16u, 16u, 128u, 0u, 0u, 0u, 0u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:91).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 16, 1, 0, 16, 1, 0, 128, 1>::operator[]' into 'sliding_window_line_shift<1u, 16u, 16u, 128u, 0u, 0u, 0u, 0u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:90).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 128, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 16, 1, 0, 128, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 16, 1, 0, 128, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 16, 1, 0, 16, 1, 0, 128, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 16, 1, 0, 16, 1, 0, 128, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 16, 1, 0, 16, 1, 0, 128, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 16, 1, 0, 16, 1, 0, 128, 1>::Increment' into 'hlslib::ConstFlatten<0, 1, 1, 0, 16, 1, 0, 16, 1, 0, 128, 1>::operator++' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 16, 1, 0, 16, 1, 0, 128, 1>::operator++' into 'sliding_window_out<1u, 16u, 16u, 128u, 0u, 0u, 0u, 0u, 2u, 2u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 16, 1, 0, 16, 1, 0, 128, 1>::operator++' into 'sliding_window_line_shift<1u, 16u, 16u, 128u, 0u, 0u, 0u, 0u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81).\n",
      "INFO: [XFORM 203-603] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi3ELi0ELi128ELi1EEEixEi310' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 10, 1, 0, 128, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 10, 1, 0, 128, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 10, 1, 0, 10, 1, 0, 128, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 10, 1, 0, 10, 1, 0, 128, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 10, 1, 0, 10, 1, 0, 128, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 10, 1, 0, 10, 1, 0, 128, 1>::operator[]' into 'hlslib::ConstFlatten<0, 1, 1, 0, 10, 1, 0, 10, 1, 0, 128, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 10, 1, 0, 10, 1, 0, 128, 1>::operator[]' into 'sliding_window_out<1u, 8u, 8u, 128u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:256).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 10, 1, 0, 10, 1, 0, 128, 1>::operator[]' into 'sliding_window_out<1u, 8u, 8u, 128u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 10, 1, 0, 10, 1, 0, 128, 1>::operator[]' into 'sliding_window_out<1u, 8u, 8u, 128u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:254).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 10, 1, 0, 10, 1, 0, 128, 1>::operator[]' into 'sliding_window_line_shift<1u, 8u, 8u, 128u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:92).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 10, 1, 0, 10, 1, 0, 128, 1>::operator[]' into 'sliding_window_line_shift<1u, 8u, 8u, 128u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:91).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 10, 1, 0, 10, 1, 0, 128, 1>::operator[]' into 'sliding_window_line_shift<1u, 8u, 8u, 128u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:90).\n",
      "INFO: [XFORM 203-603] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi3ELi0ELi128ELi1EEE9IncrementEv309' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 10, 1, 0, 128, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 10, 1, 0, 128, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 10, 1, 0, 10, 1, 0, 128, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 10, 1, 0, 10, 1, 0, 128, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 10, 1, 0, 10, 1, 0, 128, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 10, 1, 0, 10, 1, 0, 128, 1>::Increment' into 'hlslib::ConstFlatten<0, 1, 1, 0, 10, 1, 0, 10, 1, 0, 128, 1>::operator++' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 10, 1, 0, 10, 1, 0, 128, 1>::operator++' into 'sliding_window_out<1u, 8u, 8u, 128u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 10, 1, 0, 10, 1, 0, 128, 1>::operator++' into 'sliding_window_line_shift<1u, 8u, 8u, 128u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81).\n",
      "INFO: [XFORM 203-603] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi2ELi0ELi16ELi1EEEixEi307' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 128, 1, 0, 16, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 128, 1, 0, 16, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 64, 1, 0, 128, 1, 0, 16, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 64, 1, 0, 128, 1, 0, 16, 1>::operator[]' into 'hlslib::ConstFlatten<0, 64, 1, 0, 128, 1, 0, 16, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 64, 1, 0, 128, 1, 0, 16, 1>::operator[]' into 'conv_intr<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:103).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 64, 1, 0, 128, 1, 0, 16, 1>::operator[]' into 'conv_intr<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:102).\n",
      "INFO: [XFORM 203-603] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi2ELi0ELi16ELi1EEE9IncrementEv306' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 128, 1, 0, 16, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 128, 1, 0, 16, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 64, 1, 0, 128, 1, 0, 16, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 64, 1, 0, 128, 1, 0, 16, 1>::Increment' into 'hlslib::ConstFlatten<0, 64, 1, 0, 128, 1, 0, 16, 1>::operator++' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 64, 1, 0, 128, 1, 0, 16, 1>::operator++' into 'conv_intr<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96).\n",
      "INFO: [XFORM 203-603] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi2ELi0ELi128ELi1EEEixEi301' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 16, 1, 0, 128, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 16, 1, 0, 128, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 64, 1, 0, 16, 1, 0, 128, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 64, 1, 0, 16, 1, 0, 128, 1>::operator[]' into 'hlslib::ConstFlatten<0, 64, 1, 0, 16, 1, 0, 128, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 64, 1, 0, 16, 1, 0, 128, 1>::operator[]' into 'accum_accumulate<1u, 8u, 8u, 128u, 16u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:114).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 64, 1, 0, 16, 1, 0, 128, 1>::operator[]' into 'accum_accumulate<1u, 8u, 8u, 128u, 16u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:113).\n",
      "INFO: [XFORM 203-603] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi2ELi0ELi128ELi1EEE9IncrementEv300' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 16, 1, 0, 128, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 16, 1, 0, 128, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 64, 1, 0, 16, 1, 0, 128, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 64, 1, 0, 16, 1, 0, 128, 1>::Increment' into 'hlslib::ConstFlatten<0, 64, 1, 0, 16, 1, 0, 128, 1>::operator++' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 64, 1, 0, 16, 1, 0, 128, 1>::operator++' into 'accum_accumulate<1u, 8u, 8u, 128u, 16u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:109).\n",
      "INFO: [XFORM 203-603] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi1ELi0ELi16ELi1EEEixEi297' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 64, 1, 0, 16, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 64, 1, 0, 16, 1>::operator[]' into 'hlslib::ConstFlatten<0, 64, 1, 0, 16, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 64, 1, 0, 16, 1>::operator[]' into 'bias<1u, 8u, 8u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:60).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 16, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 64, 1, 0, 16, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 64, 1, 0, 16, 1>::Increment' into 'hlslib::ConstFlatten<0, 64, 1, 0, 16, 1>::operator++' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 64, 1, 0, 16, 1>::operator++' into 'bias<1u, 8u, 8u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 64, 1, 0, 16, 1>::operator++' into 'squeeze_in<1u, 8u, 8u, 256u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 64, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 64, 1, 0, 64, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 64, 1, 0, 64, 1>::Increment' into 'hlslib::ConstFlatten<0, 64, 1, 0, 64, 1>::operator++' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 64, 1, 0, 64, 1>::operator++' into 'mem_write<1u, 8u, 8u, 256u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, unsigned long>' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:68).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 64, 1, 0, 64, 1>::operator++' into 'squeeze_out<1u, 8u, 8u, 256u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122).\n",
      "INFO: [XFORM 203-603] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi1ELi0ELi64ELi1EEEixEi258' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 64, 1, 0, 64, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 64, 1, 0, 64, 1>::operator[]' into 'hlslib::ConstFlatten<0, 64, 1, 0, 64, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 64, 1, 0, 64, 1>::operator[]' into 'mem_write<1u, 8u, 8u, 256u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, unsigned long>' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:77).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 64, 1, 0, 64, 1>::operator[]' into 'mem_write<1u, 8u, 8u, 256u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, unsigned long>' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:76).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<4, 0, 3, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 3, 1, 0, 3, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 3, 1, 0, 3, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 2048, 1, 0, 3, 1, 0, 3, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 2048, 1, 0, 3, 1, 0, 3, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 16, 1, 0, 2048, 1, 0, 3, 1, 0, 3, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 16, 1, 0, 2048, 1, 0, 3, 1, 0, 3, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 16, 1, 0, 2048, 1, 0, 3, 1, 0, 3, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 16, 1, 0, 2048, 1, 0, 3, 1, 0, 3, 1>::operator[]' into 'hlslib::ConstFlatten<0, 1, 1, 0, 16, 1, 0, 2048, 1, 0, 3, 1, 0, 3, 1>::operator[]' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 16, 1, 0, 2048, 1, 0, 3, 1, 0, 3, 1>::operator[]' into 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:72).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 16, 1, 0, 2048, 1, 0, 3, 1, 0, 3, 1>::operator[]' into 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:71).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 16, 1, 0, 2048, 1, 0, 3, 1, 0, 3, 1>::operator[]' into 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:70).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 16, 1, 0, 2048, 1, 0, 3, 1, 0, 3, 1>::operator[]' into 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:69).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 16, 1, 0, 2048, 1, 0, 3, 1, 0, 3, 1>::operator[]' into 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:68).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<4, 0, 3, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 3, 1, 0, 3, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 3, 1, 0, 3, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 2048, 1, 0, 3, 1, 0, 3, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 2048, 1, 0, 3, 1, 0, 3, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 16, 1, 0, 2048, 1, 0, 3, 1, 0, 3, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 16, 1, 0, 2048, 1, 0, 3, 1, 0, 3, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 16, 1, 0, 2048, 1, 0, 3, 1, 0, 3, 1>::Increment' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 16, 1, 0, 2048, 1, 0, 3, 1, 0, 3, 1>::Increment' into 'hlslib::ConstFlatten<0, 1, 1, 0, 16, 1, 0, 2048, 1, 0, 3, 1, 0, 3, 1>::operator++' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 16, 1, 0, 2048, 1, 0, 3, 1, 0, 3, 1>::operator++' into 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61).\n",
      "INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:58:12 ; elapsed = 01:00:58 . Memory (MB): peak = 3623.102 ; gain = 2944.988 ; free physical = 19598 ; free virtual = 32962\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 34, 1, 0, 34, 1, 0, 3, 1>::size' into 'sliding_window_line_shift<1u, 32u, 32u, 3u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 34, 1, 0, 34, 1, 0, 3, 1>::size' into 'sliding_window_out<1u, 32u, 32u, 3u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >955' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi2ELi0ELi64ELi1EEEC2Ev186' into 'conv_intr<1u, 32u, 32u, 3u, 64u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >960' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:91) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 1024, 1, 0, 3, 1, 0, 64, 1>::size' into 'conv_intr<1u, 32u, 32u, 3u, 64u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >960' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi1ELi0ELi64ELi1EEEC2Ev183' into 'accum_reorder<1u, 32u, 32u, 3u, 64u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:57) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 3072, 1, 0, 64, 1>::size' into 'accum_reorder<1u, 32u, 32u, 3u, 64u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:59) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 1024, 1, 0, 64, 1, 0, 3, 1>::size' into 'accum_accumulate<1u, 32u, 32u, 3u, 64u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:109) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi1ELi0ELi64ELi1EEEC2Ev75' into 'bias<1u, 32u, 32u, 64u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:56) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 1024, 1, 0, 64, 1>::size' into 'bias<1u, 32u, 32u, 64u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi3ELi0ELi64ELi1EEEC2Ev112' into 'sliding_window_line_shift<1u, 32u, 32u, 64u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:79) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 34, 1, 0, 34, 1, 0, 64, 1>::size' into 'sliding_window_line_shift<1u, 32u, 32u, 64u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi3ELi0ELi64ELi1EEEC2Ev112' into 'sliding_window_out<1u, 32u, 32u, 64u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >991' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:247) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 34, 1, 0, 34, 1, 0, 64, 1>::size' into 'sliding_window_out<1u, 32u, 32u, 64u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >991' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 1024, 1, 0, 64, 1, 0, 4, 1>::size' into 'conv_intr<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >996' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi1ELi0ELi4ELi1EEEC2Ev109' into 'accum_reorder<1u, 32u, 32u, 64u, 4u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:57) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 65536, 1, 0, 4, 1>::size' into 'accum_reorder<1u, 32u, 32u, 64u, 4u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:59) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 1024, 1, 0, 4, 1, 0, 64, 1>::size' into 'accum_accumulate<1u, 32u, 32u, 64u, 4u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:109) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 1024, 1, 0, 4, 1>::size' into 'bias<1u, 32u, 32u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 1024, 1, 0, 4, 1>::size' into 'squeeze_in<1u, 32u, 32u, 64u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi1ELi0ELi64ELi1EEEC2Ev75' into 'squeeze_out<1u, 32u, 32u, 64u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:118) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 1024, 1, 0, 64, 1>::size' into 'squeeze_out<1u, 32u, 32u, 64u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 32, 1, 0, 32, 1, 0, 64, 1>::size' into 'sliding_window_line_shift<1u, 32u, 32u, 64u, 0u, 0u, 0u, 0u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 32, 1, 0, 32, 1, 0, 64, 1>::size' into 'sliding_window_out<1u, 32u, 32u, 64u, 0u, 0u, 0u, 0u, 2u, 2u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >1051' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi1ELi0ELi64ELi1EEEC2Ev22' into 'squeeze_in<1u, 16u, 16u, 64u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:60) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 256, 1, 0, 64, 1>::size' into 'squeeze_in<1u, 16u, 16u, 64u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 256, 1, 0, 32, 1>::size' into 'squeeze_out<1u, 16u, 16u, 64u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 18, 1, 0, 18, 1, 0, 32, 1>::size' into 'sliding_window_line_shift<1u, 16u, 16u, 32u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 18, 1, 0, 18, 1, 0, 32, 1>::size' into 'sliding_window_out<1u, 16u, 16u, 32u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >1009' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 256, 1, 0, 32, 1, 0, 16, 1>::size' into 'conv_intr<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >1014' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi1ELi0ELi16ELi1EEEC2Ev47' into 'accum_reorder<1u, 16u, 16u, 32u, 16u, 1u, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:57) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 8192, 1, 0, 16, 1>::size' into 'accum_reorder<1u, 16u, 16u, 32u, 16u, 1u, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:59) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 256, 1, 0, 16, 1, 0, 32, 1>::size' into 'accum_accumulate<1u, 16u, 16u, 32u, 16u, 1u, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:109) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi1ELi0ELi16ELi1EEEC2Ev47' into 'bias<1u, 16u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:56) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 256, 1, 0, 16, 1>::size' into 'bias<1u, 16u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi1ELi0ELi16ELi1EEEC2Ev47' into 'squeeze_in<1u, 16u, 16u, 128u, 8u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:60) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 256, 1, 0, 16, 1>::size' into 'squeeze_in<1u, 16u, 16u, 128u, 8u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 256, 1, 0, 128, 1>::size' into 'squeeze_out<1u, 16u, 16u, 128u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi3ELi0ELi128ELi1EEEC2Ev229' into 'sliding_window_line_shift<1u, 16u, 16u, 128u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:79) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 18, 1, 0, 18, 1, 0, 128, 1>::size' into 'sliding_window_line_shift<1u, 16u, 16u, 128u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi3ELi0ELi128ELi1EEEC2Ev229' into 'sliding_window_out<1u, 16u, 16u, 128u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >1027' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:247) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 18, 1, 0, 18, 1, 0, 128, 1>::size' into 'sliding_window_out<1u, 16u, 16u, 128u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >1027' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi2ELi0ELi4ELi1EEEC2Ev226' into 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >1032' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:91) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 256, 1, 0, 128, 1, 0, 4, 1>::size' into 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >1032' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi1ELi0ELi4ELi1EEEC2Ev223' into 'accum_reorder<1u, 16u, 16u, 128u, 4u, 1u, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:57) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 32768, 1, 0, 4, 1>::size' into 'accum_reorder<1u, 16u, 16u, 128u, 4u, 1u, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:59) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 256, 1, 0, 4, 1, 0, 128, 1>::size' into 'accum_accumulate<1u, 16u, 16u, 128u, 4u, 1u, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:109) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi1ELi0ELi4ELi1EEEC2Ev147' into 'bias<1u, 16u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:56) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 256, 1, 0, 4, 1>::size' into 'bias<1u, 16u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi1ELi0ELi4ELi1EEEC2Ev147' into 'squeeze_in<1u, 16u, 16u, 128u, 32u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:60) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 256, 1, 0, 4, 1>::size' into 'squeeze_in<1u, 16u, 16u, 128u, 32u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 16, 1, 0, 16, 1, 0, 128, 1>::size' into 'sliding_window_line_shift<1u, 16u, 16u, 128u, 0u, 0u, 0u, 0u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 16, 1, 0, 16, 1, 0, 128, 1>::size' into 'sliding_window_out<1u, 16u, 16u, 128u, 0u, 0u, 0u, 0u, 2u, 2u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >1042' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi3ELi0ELi128ELi1EEEC2Ev311' into 'sliding_window_line_shift<1u, 8u, 8u, 128u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:79) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 10, 1, 0, 10, 1, 0, 128, 1>::size' into 'sliding_window_line_shift<1u, 8u, 8u, 128u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi3ELi0ELi128ELi1EEEC2Ev311' into 'sliding_window_out<1u, 8u, 8u, 128u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >973' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:247) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 10, 1, 0, 10, 1, 0, 128, 1>::size' into 'sliding_window_out<1u, 8u, 8u, 128u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >973' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi2ELi0ELi16ELi1EEEC2Ev308' into 'conv_intr<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >978' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:91) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 64, 1, 0, 128, 1, 0, 16, 1>::size' into 'conv_intr<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >978' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi1ELi0ELi16ELi1EEEC2Ev47' into 'accum_reorder<1u, 8u, 8u, 128u, 16u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:57) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 8192, 1, 0, 16, 1>::size' into 'accum_reorder<1u, 8u, 8u, 128u, 16u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:59) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi2ELi0ELi128ELi1EEEC2Ev302' into 'accum_accumulate<1u, 8u, 8u, 128u, 16u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:107) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 64, 1, 0, 16, 1, 0, 128, 1>::size' into 'accum_accumulate<1u, 8u, 8u, 128u, 16u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:109) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 64, 1, 0, 16, 1>::size' into 'bias<1u, 8u, 8u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 64, 1, 0, 16, 1>::size' into 'squeeze_in<1u, 8u, 8u, 256u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 64, 1, 0, 64, 1>::size' into 'squeeze_out<1u, 8u, 8u, 256u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 64, 1, 0, 64, 1>::size' into 'mem_write<1u, 8u, 8u, 256u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, unsigned long>' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:68) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 16, 1, 0, 2048, 1, 0, 3, 1, 0, 3, 1>::size' into 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61) automatically.\n",
      "WARNING: [SYNCHK 200-23] /home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp:52: variable-indexed range selection may cause suboptimal QoR.\n",
      "INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:58:37 ; elapsed = 01:01:23 . Memory (MB): peak = 3623.102 ; gain = 2944.988 ; free physical = 19546 ; free virtual = 32945\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'port_write_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:86) in function 'mem_write<1u, 8u, 8u, 256u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, unsigned long>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel_channel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122) in function 'squeeze_out<1u, 8u, 8u, 256u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel_channel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64) in function 'squeeze_in<1u, 8u, 8u, 256u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'mul_pixel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:185) in function 'conv_mul<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:64) in function 'glue<1u, 8u, 8u, 256u, 1u, 16u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'batch_row_col_channel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81) in function 'sliding_window_line_shift<1u, 8u, 8u, 128u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'batch_row_col_channel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81) in function 'sliding_window_line_shift<1u, 16u, 16u, 128u, 0u, 0u, 0u, 0u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel_channel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64) in function 'squeeze_in<1u, 16u, 16u, 128u, 32u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'mul_pixel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:185) in function 'conv_mul<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:64) in function 'glue<1u, 16u, 16u, 128u, 1u, 32u, 1u, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'batch_row_col_channel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81) in function 'sliding_window_line_shift<1u, 16u, 16u, 128u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel_channel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64) in function 'squeeze_in<1u, 16u, 16u, 128u, 8u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:64) in function 'glue<1u, 16u, 16u, 128u, 2u, 8u, 1u, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'mul_pixel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:185) in function 'conv_mul<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel_channel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122) in function 'squeeze_out<1u, 16u, 16u, 64u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'batch_row_col_channel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81) in function 'sliding_window_line_shift<1u, 32u, 32u, 64u, 0u, 0u, 0u, 0u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel_channel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64) in function 'squeeze_in<1u, 32u, 32u, 64u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'mul_pixel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:185) in function 'conv_mul<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:64) in function 'glue<1u, 32u, 32u, 64u, 1u, 16u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'batch_row_col_channel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81) in function 'sliding_window_line_shift<1u, 32u, 32u, 64u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'mul_pixel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:185) in function 'conv_mul<1u, 32u, 32u, 3u, 64u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'batch_row_col_channel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81) in function 'sliding_window_line_shift<1u, 32u, 32u, 3u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'acc_pixel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:247) in function 'conv_acc<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:109) in function 'fork<1u, 8u, 8u, 128u, 16u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'batch_row_col_channel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249) in function 'sliding_window_out<1u, 8u, 8u, 128u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/pool.hpp:58) in function 'pool<1u, 8u, 8u, 128u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'batch_row_col_channel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249) in function 'sliding_window_out<1u, 16u, 16u, 128u, 0u, 0u, 0u, 0u, 2u, 2u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'acc_pixel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:247) in function 'conv_acc<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:109) in function 'fork<1u, 16u, 16u, 128u, 32u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'batch_row_col_channel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249) in function 'sliding_window_out<1u, 16u, 16u, 128u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'acc_pixel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:247) in function 'conv_acc<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:109) in function 'fork<1u, 16u, 16u, 32u, 8u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'batch_row_col_channel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249) in function 'sliding_window_out<1u, 16u, 16u, 32u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'batch_row_col_channel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81) in function 'sliding_window_line_shift<1u, 16u, 16u, 32u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/pool.hpp:58) in function 'pool<1u, 16u, 16u, 64u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'batch_row_col_channel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249) in function 'sliding_window_out<1u, 32u, 32u, 64u, 0u, 0u, 0u, 0u, 2u, 2u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'acc_pixel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:247) in function 'conv_acc<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:109) in function 'fork<1u, 32u, 32u, 64u, 16u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'batch_row_col_channel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249) in function 'sliding_window_out<1u, 32u, 32u, 64u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'acc_pixel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:247) in function 'conv_acc<1u, 32u, 32u, 3u, 64u, 1u, 9u, 3u, 3u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr<1u, 32u, 32u, 3u, 64u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:109) in function 'fork<1u, 32u, 32u, 3u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'batch_row_col_channel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249) in function 'sliding_window_out<1u, 32u, 32u, 3u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [HLS 200-489] Unrolling loop 'memset_port_cache' in function 'mem_write<1u, 8u, 8u, 256u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, unsigned long>' completely with a factor of 0.\n",
      "INFO: [HLS 200-489] Unrolling loop 'streams_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:79) in function 'mem_write<1u, 8u, 8u, 256u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, unsigned long>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:128) in function 'squeeze_out<1u, 8u, 8u, 256u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:70) in function 'squeeze_in<1u, 8u, 8u, 256u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Conv_10_coarse_out_loop' (partition_0/src/Conv_10.cpp:205) in function 'Conv_10' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Conv_10_coarse_out_bias_loop' (partition_0/src/Conv_10.cpp:219) in function 'Conv_10' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'mul_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:187) in function 'conv_mul<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 9.\n",
      "INFO: [HLS 200-489] Unrolling loop 'coarse_out_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:67) in function 'glue<1u, 8u, 8u, 256u, 1u, 16u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:151) in function 'sliding_window_line_shift<1u, 8u, 8u, 128u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:152) in function 'sliding_window_line_shift<1u, 8u, 8u, 128u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:160) in function 'sliding_window_line_shift<1u, 8u, 8u, 128u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:172) in function 'sliding_window_line_shift<1u, 8u, 8u, 128u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:173) in function 'sliding_window_line_shift<1u, 8u, 8u, 128u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:182) in function 'sliding_window_line_shift<1u, 8u, 8u, 128u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.5' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:188) in function 'sliding_window_line_shift<1u, 8u, 8u, 128u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.5.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:189) in function 'sliding_window_line_shift<1u, 8u, 8u, 128u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:151) in function 'sliding_window_line_shift<1u, 16u, 16u, 128u, 0u, 0u, 0u, 0u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:172) in function 'sliding_window_line_shift<1u, 16u, 16u, 128u, 0u, 0u, 0u, 0u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:188) in function 'sliding_window_line_shift<1u, 16u, 16u, 128u, 0u, 0u, 0u, 0u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:189) in function 'sliding_window_line_shift<1u, 16u, 16u, 128u, 0u, 0u, 0u, 0u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:70) in function 'squeeze_in<1u, 16u, 16u, 128u, 32u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Conv_7_coarse_out_loop' (partition_0/src/Conv_7.cpp:205) in function 'Conv_7' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Conv_7_coarse_out_bias_loop' (partition_0/src/Conv_7.cpp:219) in function 'Conv_7' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'mul_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:187) in function 'conv_mul<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 9.\n",
      "INFO: [HLS 200-489] Unrolling loop 'coarse_out_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:67) in function 'glue<1u, 16u, 16u, 128u, 1u, 32u, 1u, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:151) in function 'sliding_window_line_shift<1u, 16u, 16u, 128u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:152) in function 'sliding_window_line_shift<1u, 16u, 16u, 128u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:160) in function 'sliding_window_line_shift<1u, 16u, 16u, 128u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:172) in function 'sliding_window_line_shift<1u, 16u, 16u, 128u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:173) in function 'sliding_window_line_shift<1u, 16u, 16u, 128u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:182) in function 'sliding_window_line_shift<1u, 16u, 16u, 128u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.5' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:188) in function 'sliding_window_line_shift<1u, 16u, 16u, 128u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.5.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:189) in function 'sliding_window_line_shift<1u, 16u, 16u, 128u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:70) in function 'squeeze_in<1u, 16u, 16u, 128u, 8u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Conv_5_coarse_in_loop' (partition_0/src/Conv_5.cpp:197) in function 'Conv_5' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Conv_5_coarse_out_loop' (partition_0/src/Conv_5.cpp:205) in function 'Conv_5' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Conv_5_coarse_out_bias_loop' (partition_0/src/Conv_5.cpp:219) in function 'Conv_5' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'coarse_out_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:67) in function 'glue<1u, 16u, 16u, 128u, 2u, 8u, 1u, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'coarse_in_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:68) in function 'glue<1u, 16u, 16u, 128u, 2u, 8u, 1u, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'mul_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:187) in function 'conv_mul<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 9.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:128) in function 'squeeze_out<1u, 16u, 16u, 64u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:151) in function 'sliding_window_line_shift<1u, 32u, 32u, 64u, 0u, 0u, 0u, 0u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:172) in function 'sliding_window_line_shift<1u, 32u, 32u, 64u, 0u, 0u, 0u, 0u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:188) in function 'sliding_window_line_shift<1u, 32u, 32u, 64u, 0u, 0u, 0u, 0u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:189) in function 'sliding_window_line_shift<1u, 32u, 32u, 64u, 0u, 0u, 0u, 0u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:70) in function 'squeeze_in<1u, 32u, 32u, 64u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Conv_2_coarse_out_loop' (partition_0/src/Conv_2.cpp:205) in function 'Conv_2' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Conv_2_coarse_out_bias_loop' (partition_0/src/Conv_2.cpp:219) in function 'Conv_2' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'mul_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:187) in function 'conv_mul<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 9.\n",
      "INFO: [HLS 200-489] Unrolling loop 'coarse_out_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:67) in function 'glue<1u, 32u, 32u, 64u, 1u, 16u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:151) in function 'sliding_window_line_shift<1u, 32u, 32u, 64u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:152) in function 'sliding_window_line_shift<1u, 32u, 32u, 64u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:160) in function 'sliding_window_line_shift<1u, 32u, 32u, 64u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:172) in function 'sliding_window_line_shift<1u, 32u, 32u, 64u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:173) in function 'sliding_window_line_shift<1u, 32u, 32u, 64u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:182) in function 'sliding_window_line_shift<1u, 32u, 32u, 64u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.5' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:188) in function 'sliding_window_line_shift<1u, 32u, 32u, 64u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.5.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:189) in function 'sliding_window_line_shift<1u, 32u, 32u, 64u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'mul_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:187) in function 'conv_mul<1u, 32u, 32u, 3u, 64u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 9.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:151) in function 'sliding_window_line_shift<1u, 32u, 32u, 3u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:152) in function 'sliding_window_line_shift<1u, 32u, 32u, 3u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:160) in function 'sliding_window_line_shift<1u, 32u, 32u, 3u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:172) in function 'sliding_window_line_shift<1u, 32u, 32u, 3u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:173) in function 'sliding_window_line_shift<1u, 32u, 32u, 3u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:182) in function 'sliding_window_line_shift<1u, 32u, 32u, 3u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.5' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:188) in function 'sliding_window_line_shift<1u, 32u, 32u, 3u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.5.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:189) in function 'sliding_window_line_shift<1u, 32u, 32u, 3u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'acc_fine_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:250) in function 'conv_acc<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 9.\n",
      "INFO: [HLS 200-489] Unrolling loop 'intr_k2_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:107) in function 'conv_intr<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'intr_k1_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:108) in function 'conv_intr<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'k1_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:111) in function 'fork<1u, 8u, 8u, 128u, 16u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'k2_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:112) in function 'fork<1u, 8u, 8u, 128u, 16u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'coarse_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:113) in function 'fork<1u, 8u, 8u, 128u, 16u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:261) in function 'sliding_window_out<1u, 8u, 8u, 128u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:262) in function 'sliding_window_out<1u, 8u, 8u, 128u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'pool_loop_1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/pool.hpp:61) in function 'pool<1u, 8u, 8u, 128u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'pool_loop_2' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/pool.hpp:62) in function 'pool<1u, 8u, 8u, 128u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:261) in function 'sliding_window_out<1u, 16u, 16u, 128u, 0u, 0u, 0u, 0u, 2u, 2u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:262) in function 'sliding_window_out<1u, 16u, 16u, 128u, 0u, 0u, 0u, 0u, 2u, 2u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'acc_fine_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:250) in function 'conv_acc<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 9.\n",
      "INFO: [HLS 200-489] Unrolling loop 'intr_k2_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:107) in function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'intr_k1_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:108) in function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'k1_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:111) in function 'fork<1u, 16u, 16u, 128u, 32u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'k2_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:112) in function 'fork<1u, 16u, 16u, 128u, 32u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'coarse_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:113) in function 'fork<1u, 16u, 16u, 128u, 32u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:261) in function 'sliding_window_out<1u, 16u, 16u, 128u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:262) in function 'sliding_window_out<1u, 16u, 16u, 128u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'acc_fine_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:250) in function 'conv_acc<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 9.\n",
      "INFO: [HLS 200-489] Unrolling loop 'intr_k2_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:107) in function 'conv_intr<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'intr_k1_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:108) in function 'conv_intr<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'k1_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:111) in function 'fork<1u, 16u, 16u, 32u, 8u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'k2_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:112) in function 'fork<1u, 16u, 16u, 32u, 8u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'coarse_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:113) in function 'fork<1u, 16u, 16u, 32u, 8u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:261) in function 'sliding_window_out<1u, 16u, 16u, 32u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:262) in function 'sliding_window_out<1u, 16u, 16u, 32u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:151) in function 'sliding_window_line_shift<1u, 16u, 16u, 32u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:152) in function 'sliding_window_line_shift<1u, 16u, 16u, 32u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:160) in function 'sliding_window_line_shift<1u, 16u, 16u, 32u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:172) in function 'sliding_window_line_shift<1u, 16u, 16u, 32u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:173) in function 'sliding_window_line_shift<1u, 16u, 16u, 32u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:182) in function 'sliding_window_line_shift<1u, 16u, 16u, 32u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.5' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:188) in function 'sliding_window_line_shift<1u, 16u, 16u, 32u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.5.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:189) in function 'sliding_window_line_shift<1u, 16u, 16u, 32u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'pool_loop_1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/pool.hpp:61) in function 'pool<1u, 16u, 16u, 64u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'pool_loop_2' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/pool.hpp:62) in function 'pool<1u, 16u, 16u, 64u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:261) in function 'sliding_window_out<1u, 32u, 32u, 64u, 0u, 0u, 0u, 0u, 2u, 2u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:262) in function 'sliding_window_out<1u, 32u, 32u, 64u, 0u, 0u, 0u, 0u, 2u, 2u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'acc_fine_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:250) in function 'conv_acc<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 9.\n",
      "INFO: [HLS 200-489] Unrolling loop 'intr_k2_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:107) in function 'conv_intr<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'intr_k1_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:108) in function 'conv_intr<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'k1_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:111) in function 'fork<1u, 32u, 32u, 64u, 16u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'k2_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:112) in function 'fork<1u, 32u, 32u, 64u, 16u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'coarse_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:113) in function 'fork<1u, 32u, 32u, 64u, 16u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:261) in function 'sliding_window_out<1u, 32u, 32u, 64u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:262) in function 'sliding_window_out<1u, 32u, 32u, 64u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'acc_fine_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:250) in function 'conv_acc<1u, 32u, 32u, 3u, 64u, 1u, 9u, 3u, 3u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 9.\n",
      "INFO: [HLS 200-489] Unrolling loop 'intr_k2_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:107) in function 'conv_intr<1u, 32u, 32u, 3u, 64u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'intr_k1_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:108) in function 'conv_intr<1u, 32u, 32u, 3u, 64u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'k1_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:111) in function 'fork<1u, 32u, 32u, 3u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'k2_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:112) in function 'fork<1u, 32u, 32u, 3u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:261) in function 'sliding_window_out<1u, 32u, 32u, 3u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:262) in function 'sliding_window_out<1u, 32u, 32u, 3u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 3.\n",
      "INFO: [XFORM 203-102] Partitioning array 'port_cache' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:72) automatically.\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'wr.V.V' (partition_0/src/vgg16_bn_top.cpp:77) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'in.V.V' (partition_0/src/vgg16_bn_top.cpp:177) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'Conv_0_Relu_1.V.V' (partition_0/src/vgg16_bn_top.cpp:182) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'Relu_1_Conv_2.V.V' (partition_0/src/vgg16_bn_top.cpp:187) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'Conv_2_Conv_2_squeeze_Relu_3' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'Conv_2_squeeze_Relu_3_Relu_3.V.V' (partition_0/src/vgg16_bn_top.cpp:197) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'Relu_3_MaxPool_4.V.V' (partition_0/src/vgg16_bn_top.cpp:202) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'MaxPool_4_MaxPool_4_squeeze_Conv_5.V.V' (partition_0/src/vgg16_bn_top.cpp:207) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'MaxPool_4_squeeze_Conv_5_Conv_5.V.V' (partition_0/src/vgg16_bn_top.cpp:212) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'Conv_5_Conv_5_squeeze_Relu_6.V.V' (partition_0/src/vgg16_bn_top.cpp:217) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'Conv_5_squeeze_Relu_6_Relu_6.V.V' (partition_0/src/vgg16_bn_top.cpp:222) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'Relu_6_Conv_7.V.V' (partition_0/src/vgg16_bn_top.cpp:227) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'Conv_7_Conv_7_squeeze_Relu_8' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'Conv_7_squeeze_Relu_8_Relu_8.V.V' (partition_0/src/vgg16_bn_top.cpp:237) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'Relu_8_MaxPool_9.V.V' (partition_0/src/vgg16_bn_top.cpp:242) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'MaxPool_9_Conv_10.V.V' (partition_0/src/vgg16_bn_top.cpp:247) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'Conv_10_squeeze_Conv_10' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'out.V.V' (partition_0/src/vgg16_bn_top.cpp:257) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'cache' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'sw_out.V.V' (partition_0/src/Conv_10.cpp:168) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'fork_out' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'conv_out' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'accum_out' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'glue_out' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'window_stream.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:292) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'weight_stream.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:293) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'acc_stream.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:294) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'line_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'window_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'frame_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:311) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'sw_out.V.V' (partition_0/src/MaxPool_9.cpp:61) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'line_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'window_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'frame_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:311) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'cache' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'sw_out.V.V' (partition_0/src/Conv_7.cpp:168) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'fork_out' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'conv_out' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'accum_out' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'glue_out' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'window_stream.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:292) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'weight_stream.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:293) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'acc_stream.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:294) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'line_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'window_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'frame_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:311) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'cache' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'sw_out' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'fork_out' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'conv_out' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'accum_out' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'glue_out.V.V' (partition_0/src/Conv_5.cpp:192) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'window_stream.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:292) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'weight_stream.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:293) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'acc_stream.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:294) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'cache' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'sw_out.V.V' (partition_0/src/MaxPool_4.cpp:61) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'line_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'window_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'frame_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:311) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'cache' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'sw_out.V.V' (partition_0/src/Conv_2.cpp:168) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'fork_out' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'conv_out' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'accum_out' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'glue_out' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'window_stream.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:292) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'weight_stream.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:293) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'acc_stream.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:294) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'line_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'window_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'frame_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:311) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'sw_out.V.V' (partition_0/src/Conv_0.cpp:168) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'fork_out.V.V' (partition_0/src/Conv_0.cpp:176) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'conv_out.V.V' (partition_0/src/Conv_0.cpp:181) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'accum_out.V.V' (partition_0/src/Conv_0.cpp:186) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'glue_out.V.V' (partition_0/src/Conv_0.cpp:192) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'window_stream.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:292) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'weight_stream.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:293) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'acc_stream.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:294) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'line_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'window_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'frame_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:311) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'reorder' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'reorder.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:161) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'reorder' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'frame_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:311) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'line_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'window_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'reorder.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:161) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'reorder' .\n",
      "INFO: [XFORM 203-101] Partitioning array 'fpgaconvnet_wr' (partition_0/src/vgg16_bn_top.cpp:309) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'fpgaconvnet_in' (partition_0/src/vgg16_bn_top.cpp:311) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'fpgaconvnet_out' (partition_0/src/vgg16_bn_top.cpp:312) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'wr.V.V' (partition_0/src/vgg16_bn_top.cpp:77) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'port_cache' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:62) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'Conv_0_weights.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'Conv_2_weights.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'Conv_5_weights.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'Conv_7_weights.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'Conv_10_weights.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'Conv_0_biases.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'Conv_2_biases.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'Conv_5_biases.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'Conv_7_biases.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'Conv_10_biases.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'in.V.V' (partition_0/src/vgg16_bn_top.cpp:177) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'Conv_0_Relu_1.V.V' (partition_0/src/vgg16_bn_top.cpp:182) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'Relu_1_Conv_2.V.V' (partition_0/src/vgg16_bn_top.cpp:187) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'Conv_2_Conv_2_squeeze_Relu_3'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'Conv_2_squeeze_Relu_3_Relu_3.V.V' (partition_0/src/vgg16_bn_top.cpp:197) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'Relu_3_MaxPool_4.V.V' (partition_0/src/vgg16_bn_top.cpp:202) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'MaxPool_4_MaxPool_4_squeeze_Conv_5.V.V' (partition_0/src/vgg16_bn_top.cpp:207) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'MaxPool_4_squeeze_Conv_5_Conv_5.V.V' (partition_0/src/vgg16_bn_top.cpp:212) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'Conv_5_Conv_5_squeeze_Relu_6.V.V' (partition_0/src/vgg16_bn_top.cpp:217) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'Conv_5_squeeze_Relu_6_Relu_6.V.V' (partition_0/src/vgg16_bn_top.cpp:222) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'Relu_6_Conv_7.V.V' (partition_0/src/vgg16_bn_top.cpp:227) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'Conv_7_Conv_7_squeeze_Relu_8'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'Conv_7_squeeze_Relu_8_Relu_8.V.V' (partition_0/src/vgg16_bn_top.cpp:237) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'Relu_8_MaxPool_9.V.V' (partition_0/src/vgg16_bn_top.cpp:242) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'MaxPool_9_Conv_10.V.V' (partition_0/src/vgg16_bn_top.cpp:247) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'Conv_10_squeeze_Conv_10'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'out.V.V' (partition_0/src/vgg16_bn_top.cpp:257) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'cache'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'sw_out.V.V' (partition_0/src/Conv_10.cpp:168) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'fork_out'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'conv_out'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'accum_out'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'glue_out'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'window_stream.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:292) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'weight_stream.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:293) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc_stream.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:294) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:61) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'frame_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:311) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'window_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'frame_cache.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'sw_out.V.V' (partition_0/src/MaxPool_9.cpp:61) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'frame_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:311) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'window_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'frame_cache.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'cache'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'sw_out.V.V' (partition_0/src/Conv_7.cpp:168) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'fork_out'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'conv_out'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'accum_out'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'glue_out'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'window_stream.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:292) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'weight_stream.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:293) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc_stream.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:294) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:61) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'frame_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:311) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'window_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'frame_cache.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'cache'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'sw_out'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'fork_out'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'conv_out'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'accum_out'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'glue_out.V.V' (partition_0/src/Conv_5.cpp:192) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:61) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'window_stream.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:292) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'weight_stream.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:293) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc_stream.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:294) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'cache'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'sw_out.V.V' (partition_0/src/MaxPool_4.cpp:61) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'frame_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:311) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'window_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'frame_cache.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'cache'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'sw_out.V.V' (partition_0/src/Conv_2.cpp:168) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'fork_out'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'conv_out'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'accum_out'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'glue_out'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'window_stream.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:292) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'weight_stream.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:293) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc_stream.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:294) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:61) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'frame_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:311) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'window_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'frame_cache.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'sw_out.V.V' (partition_0/src/Conv_0.cpp:168) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'fork_out.V.V' (partition_0/src/Conv_0.cpp:176) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'conv_out.V.V' (partition_0/src/Conv_0.cpp:181) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'accum_out.V.V' (partition_0/src/Conv_0.cpp:186) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'glue_out.V.V' (partition_0/src/Conv_0.cpp:192) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:61) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'window_stream.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:292) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'weight_stream.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:293) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc_stream.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:294) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'frame_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:311) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'window_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'frame_cache.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'port_cache' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:62) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'reorder'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'window_cache.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'local_cache.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'reorder.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:161) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'window_cache.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'local_cache.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'reorder'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'window_cache.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'local_cache.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'frame_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:311) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'window_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'frame_cache.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'reorder.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:161) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'window_cache.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'local_cache.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'reorder'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'window_cache.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'local_cache.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'Conv_0_weights.V'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'Conv_2_weights.V'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'Conv_5_weights.V'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'Conv_7_weights.V'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'Conv_10_weights.V'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'sw_out.V.V' (partition_0/src/Conv_10.cpp:168) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'fork_out'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'conv_out'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'accum_out'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'frame_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:311) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'window_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'frame_cache.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'sw_out.V.V' (partition_0/src/MaxPool_9.cpp:61) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'frame_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:311) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'window_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'frame_cache.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'sw_out.V.V' (partition_0/src/Conv_7.cpp:168) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'fork_out'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'conv_out'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'accum_out'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'frame_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:311) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'window_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'frame_cache.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'sw_out'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'fork_out'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'conv_out'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'accum_out'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'sw_out.V.V' (partition_0/src/MaxPool_4.cpp:61) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'frame_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:311) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'window_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'frame_cache.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'sw_out.V.V' (partition_0/src/Conv_2.cpp:168) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'fork_out'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'conv_out'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'accum_out'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'frame_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:311) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'window_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'frame_cache.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'sw_out.V.V' (partition_0/src/Conv_0.cpp:168) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'fork_out.V.V' (partition_0/src/Conv_0.cpp:176) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'conv_out.V.V' (partition_0/src/Conv_0.cpp:181) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'accum_out.V.V' (partition_0/src/Conv_0.cpp:186) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'frame_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:311) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'window_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'frame_cache.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'window_cache.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'local_cache.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'window_cache.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'local_cache.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'window_cache.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'local_cache.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'frame_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:311) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'window_buffer.V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'frame_cache.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'window_cache.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'local_cache.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'window_cache.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'local_cache.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'Conv_0_weights.V'  in dimension 4 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'Conv_2_weights.V'  in dimension 4 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'Conv_5_weights.V'  in dimension 4 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'Conv_7_weights.V'  in dimension 4 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'Conv_10_weights.V'  in dimension 4 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'sw_out.V.V' (partition_0/src/Conv_10.cpp:168) in dimension 3 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'fork_out'  in dimension 3 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'sw_out.V.V' (partition_0/src/MaxPool_9.cpp:61) in dimension 3 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'sw_out.V.V' (partition_0/src/Conv_7.cpp:168) in dimension 3 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'fork_out'  in dimension 3 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'sw_out'  in dimension 3 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'fork_out'  in dimension 3 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'sw_out.V.V' (partition_0/src/MaxPool_4.cpp:61) in dimension 3 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'sw_out.V.V' (partition_0/src/Conv_2.cpp:168) in dimension 3 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'fork_out'  in dimension 3 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'sw_out.V.V' (partition_0/src/Conv_0.cpp:168) in dimension 3 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'fork_out.V.V' (partition_0/src/Conv_0.cpp:176) in dimension 3 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'Conv_0_weights.V'  in dimension 5 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'Conv_2_weights.V'  in dimension 5 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'Conv_5_weights.V'  in dimension 5 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'Conv_7_weights.V'  in dimension 5 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'Conv_10_weights.V'  in dimension 5 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'fork_out'  in dimension 4 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'fork_out'  in dimension 4 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'fork_out'  in dimension 4 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'fork_out'  in dimension 4 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'fork_out.V.V' (partition_0/src/Conv_0.cpp:176) in dimension 4 completely.\n",
      "WARNING: [XFORM 203-104] Completely partitioning array 'cache'  accessed through non-constant indices on dimension 1 (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129:34), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.\n",
      "WARNING: [XFORM 203-104] Completely partitioning array 'cache'  accessed through non-constant indices on dimension 1 (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71:45), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.\n",
      "WARNING: [XFORM 203-104] Completely partitioning array 'cache'  accessed through non-constant indices on dimension 1 (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71:45), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.\n",
      "WARNING: [XFORM 203-104] Completely partitioning array 'cache'  accessed through non-constant indices on dimension 1 (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129:34), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.\n",
      "WARNING: [XFORM 203-104] Completely partitioning array 'cache'  accessed through non-constant indices on dimension 1 (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129:34), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.\n",
      "WARNING: [XFORM 203-104] Completely partitioning array 'reorder'  accessed through non-constant indices on dimension 1 (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:116:25), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.\n",
      "INFO: [XFORM 203-602] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi2ELi0ELi64ELi1EEEC2Ev186' into 'conv_intr<1u, 32u, 32u, 3u, 64u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:91) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi1ELi0ELi64ELi1EEEC2Ev183' into 'accum_reorder<1u, 32u, 32u, 3u, 64u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:57) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi1ELi0ELi64ELi1EEEC2Ev75' into 'bias<1u, 32u, 32u, 64u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:56) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi3ELi0ELi64ELi1EEEC2Ev112' into 'sliding_window_line_shift<1u, 32u, 32u, 64u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:79) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi3ELi0ELi64ELi1EEEC2Ev112' into 'sliding_window_out<1u, 32u, 32u, 64u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:247) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi1ELi0ELi4ELi1EEEC2Ev109' into 'accum_reorder<1u, 32u, 32u, 64u, 4u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:57) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi1ELi0ELi64ELi1EEEC2Ev75' into 'squeeze_out<1u, 32u, 32u, 64u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:118) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi1ELi0ELi64ELi1EEEC2Ev22' into 'squeeze_in<1u, 16u, 16u, 64u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:60) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi1ELi0ELi16ELi1EEEC2Ev47' into 'accum_reorder<1u, 16u, 16u, 32u, 16u, 1u, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:57) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi1ELi0ELi16ELi1EEEC2Ev47' into 'bias<1u, 16u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:56) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi1ELi0ELi16ELi1EEEC2Ev47' into 'squeeze_in<1u, 16u, 16u, 128u, 8u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:60) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi3ELi0ELi128ELi1EEEC2Ev229' into 'sliding_window_line_shift<1u, 16u, 16u, 128u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:79) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi3ELi0ELi128ELi1EEEC2Ev229' into 'sliding_window_out<1u, 16u, 16u, 128u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:247) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi2ELi0ELi4ELi1EEEC2Ev226' into 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:91) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi1ELi0ELi4ELi1EEEC2Ev223' into 'accum_reorder<1u, 16u, 16u, 128u, 4u, 1u, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:57) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi1ELi0ELi4ELi1EEEC2Ev147' into 'bias<1u, 16u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:56) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi1ELi0ELi4ELi1EEEC2Ev147' into 'squeeze_in<1u, 16u, 16u, 128u, 32u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:60) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi3ELi0ELi128ELi1EEEC2Ev311' into 'sliding_window_line_shift<1u, 8u, 8u, 128u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:79) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi3ELi0ELi128ELi1EEEC2Ev311' into 'sliding_window_out<1u, 8u, 8u, 128u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:247) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi2ELi0ELi16ELi1EEEC2Ev308' into 'conv_intr<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:91) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi1ELi0ELi16ELi1EEEC2Ev47' into 'accum_reorder<1u, 8u, 8u, 128u, 16u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:57) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '_ZN6hlslib12_GLOBAL__N_116ConstFlattenImplIJLi2ELi0ELi128ELi1EEEC2Ev302' into 'accum_accumulate<1u, 8u, 8u, 128u, 16u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:177->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:228->/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:107) automatically.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][0][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][0][0].V' has read operations in process function 'Conv_10_conv1122'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][0][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][0][1].V' has read operations in process function 'Conv_10_conv1122'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][0][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][0][2].V' has read operations in process function 'Conv_10_conv1122'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][1][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][1][0].V' has read operations in process function 'Conv_10_conv1122'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][1][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][1][1].V' has read operations in process function 'Conv_10_conv1122'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][1][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][1][2].V' has read operations in process function 'Conv_10_conv1122'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][2][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][2][0].V' has read operations in process function 'Conv_10_conv1122'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][2][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][2][1].V' has read operations in process function 'Conv_10_conv1122'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][2][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][2][2].V' has read operations in process function 'Conv_10_conv1122'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][0][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][0][0].V' has read operations in process function 'Conv_10_conv1124'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][0][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][0][1].V' has read operations in process function 'Conv_10_conv1124'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][0][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][0][2].V' has read operations in process function 'Conv_10_conv1124'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][1][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][1][0].V' has read operations in process function 'Conv_10_conv1124'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][1][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][1][1].V' has read operations in process function 'Conv_10_conv1124'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][1][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][1][2].V' has read operations in process function 'Conv_10_conv1124'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][2][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][2][0].V' has read operations in process function 'Conv_10_conv1124'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][2][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][2][1].V' has read operations in process function 'Conv_10_conv1124'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][2][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][2][2].V' has read operations in process function 'Conv_10_conv1124'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][0][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][0][0].V' has read operations in process function 'Conv_10_conv1126'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][0][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][0][1].V' has read operations in process function 'Conv_10_conv1126'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][0][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][0][2].V' has read operations in process function 'Conv_10_conv1126'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][1][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][1][0].V' has read operations in process function 'Conv_10_conv1126'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][1][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][1][1].V' has read operations in process function 'Conv_10_conv1126'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][1][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][1][2].V' has read operations in process function 'Conv_10_conv1126'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][2][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][2][0].V' has read operations in process function 'Conv_10_conv1126'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][2][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][2][1].V' has read operations in process function 'Conv_10_conv1126'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][2][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][2][2].V' has read operations in process function 'Conv_10_conv1126'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][0][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][0][0].V' has read operations in process function 'Conv_10_conv1128'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][0][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][0][1].V' has read operations in process function 'Conv_10_conv1128'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][0][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][0][2].V' has read operations in process function 'Conv_10_conv1128'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][1][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][1][0].V' has read operations in process function 'Conv_10_conv1128'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][1][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][1][1].V' has read operations in process function 'Conv_10_conv1128'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][1][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][1][2].V' has read operations in process function 'Conv_10_conv1128'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][2][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][2][0].V' has read operations in process function 'Conv_10_conv1128'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][2][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][2][1].V' has read operations in process function 'Conv_10_conv1128'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][2][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][2][2].V' has read operations in process function 'Conv_10_conv1128'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[4][0][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[4][0][0].V' has read operations in process function 'Conv_10_conv1130'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[4][0][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[4][0][1].V' has read operations in process function 'Conv_10_conv1130'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[4][0][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[4][0][2].V' has read operations in process function 'Conv_10_conv1130'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[4][1][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[4][1][0].V' has read operations in process function 'Conv_10_conv1130'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[4][1][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[4][1][1].V' has read operations in process function 'Conv_10_conv1130'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[4][1][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[4][1][2].V' has read operations in process function 'Conv_10_conv1130'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[4][2][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[4][2][0].V' has read operations in process function 'Conv_10_conv1130'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[4][2][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[4][2][1].V' has read operations in process function 'Conv_10_conv1130'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[4][2][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[4][2][2].V' has read operations in process function 'Conv_10_conv1130'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[5][0][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[5][0][0].V' has read operations in process function 'Conv_10_conv1132'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[5][0][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[5][0][1].V' has read operations in process function 'Conv_10_conv1132'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[5][0][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[5][0][2].V' has read operations in process function 'Conv_10_conv1132'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[5][1][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[5][1][0].V' has read operations in process function 'Conv_10_conv1132'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[5][1][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[5][1][1].V' has read operations in process function 'Conv_10_conv1132'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[5][1][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[5][1][2].V' has read operations in process function 'Conv_10_conv1132'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[5][2][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[5][2][0].V' has read operations in process function 'Conv_10_conv1132'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[5][2][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[5][2][1].V' has read operations in process function 'Conv_10_conv1132'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[5][2][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[5][2][2].V' has read operations in process function 'Conv_10_conv1132'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[6][0][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[6][0][0].V' has read operations in process function 'Conv_10_conv1134'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[6][0][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[6][0][1].V' has read operations in process function 'Conv_10_conv1134'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[6][0][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[6][0][2].V' has read operations in process function 'Conv_10_conv1134'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[6][1][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[6][1][0].V' has read operations in process function 'Conv_10_conv1134'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[6][1][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[6][1][1].V' has read operations in process function 'Conv_10_conv1134'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[6][1][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[6][1][2].V' has read operations in process function 'Conv_10_conv1134'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[6][2][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[6][2][0].V' has read operations in process function 'Conv_10_conv1134'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[6][2][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[6][2][1].V' has read operations in process function 'Conv_10_conv1134'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[6][2][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[6][2][2].V' has read operations in process function 'Conv_10_conv1134'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[7][0][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[7][0][0].V' has read operations in process function 'Conv_10_conv1136'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[7][0][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[7][0][1].V' has read operations in process function 'Conv_10_conv1136'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[7][0][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[7][0][2].V' has read operations in process function 'Conv_10_conv1136'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[7][1][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[7][1][0].V' has read operations in process function 'Conv_10_conv1136'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[7][1][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[7][1][1].V' has read operations in process function 'Conv_10_conv1136'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[7][1][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[7][1][2].V' has read operations in process function 'Conv_10_conv1136'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[7][2][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[7][2][0].V' has read operations in process function 'Conv_10_conv1136'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[7][2][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[7][2][1].V' has read operations in process function 'Conv_10_conv1136'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[7][2][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[7][2][2].V' has read operations in process function 'Conv_10_conv1136'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[8][0][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[8][0][0].V' has read operations in process function 'Conv_10_conv1138'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[8][0][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[8][0][1].V' has read operations in process function 'Conv_10_conv1138'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[8][0][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[8][0][2].V' has read operations in process function 'Conv_10_conv1138'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[8][1][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[8][1][0].V' has read operations in process function 'Conv_10_conv1138'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[8][1][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[8][1][1].V' has read operations in process function 'Conv_10_conv1138'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[8][1][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[8][1][2].V' has read operations in process function 'Conv_10_conv1138'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[8][2][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[8][2][0].V' has read operations in process function 'Conv_10_conv1138'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[8][2][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[8][2][1].V' has read operations in process function 'Conv_10_conv1138'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[8][2][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[8][2][2].V' has read operations in process function 'Conv_10_conv1138'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[9][0][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[9][0][0].V' has read operations in process function 'Conv_10_conv1140'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[9][0][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[9][0][1].V' has read operations in process function 'Conv_10_conv1140'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[9][0][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[9][0][2].V' has read operations in process function 'Conv_10_conv1140'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[9][1][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[9][1][0].V' has read operations in process function 'Conv_10_conv1140'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[9][1][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[9][1][1].V' has read operations in process function 'Conv_10_conv1140'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[9][1][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[9][1][2].V' has read operations in process function 'Conv_10_conv1140'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[9][2][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[9][2][0].V' has read operations in process function 'Conv_10_conv1140'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[9][2][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[9][2][1].V' has read operations in process function 'Conv_10_conv1140'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[9][2][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[9][2][2].V' has read operations in process function 'Conv_10_conv1140'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[10][0][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[10][0][0].V' has read operations in process function 'Conv_10_conv1142'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[10][0][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[10][0][1].V' has read operations in process function 'Conv_10_conv1142'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[10][0][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[10][0][2].V' has read operations in process function 'Conv_10_conv1142'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[10][1][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[10][1][0].V' has read operations in process function 'Conv_10_conv1142'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[10][1][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[10][1][1].V' has read operations in process function 'Conv_10_conv1142'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[10][1][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[10][1][2].V' has read operations in process function 'Conv_10_conv1142'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[10][2][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[10][2][0].V' has read operations in process function 'Conv_10_conv1142'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[10][2][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[10][2][1].V' has read operations in process function 'Conv_10_conv1142'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[10][2][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[10][2][2].V' has read operations in process function 'Conv_10_conv1142'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[11][0][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[11][0][0].V' has read operations in process function 'Conv_10_conv1144'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[11][0][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[11][0][1].V' has read operations in process function 'Conv_10_conv1144'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[11][0][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[11][0][2].V' has read operations in process function 'Conv_10_conv1144'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[11][1][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[11][1][0].V' has read operations in process function 'Conv_10_conv1144'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[11][1][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[11][1][1].V' has read operations in process function 'Conv_10_conv1144'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[11][1][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[11][1][2].V' has read operations in process function 'Conv_10_conv1144'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[11][2][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[11][2][0].V' has read operations in process function 'Conv_10_conv1144'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[11][2][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[11][2][1].V' has read operations in process function 'Conv_10_conv1144'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[11][2][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[11][2][2].V' has read operations in process function 'Conv_10_conv1144'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[12][0][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[12][0][0].V' has read operations in process function 'Conv_10_conv1146'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[12][0][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[12][0][1].V' has read operations in process function 'Conv_10_conv1146'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[12][0][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[12][0][2].V' has read operations in process function 'Conv_10_conv1146'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[12][1][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[12][1][0].V' has read operations in process function 'Conv_10_conv1146'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[12][1][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[12][1][1].V' has read operations in process function 'Conv_10_conv1146'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[12][1][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[12][1][2].V' has read operations in process function 'Conv_10_conv1146'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[12][2][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[12][2][0].V' has read operations in process function 'Conv_10_conv1146'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[12][2][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[12][2][1].V' has read operations in process function 'Conv_10_conv1146'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[12][2][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[12][2][2].V' has read operations in process function 'Conv_10_conv1146'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[13][0][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[13][0][0].V' has read operations in process function 'Conv_10_conv1148'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[13][0][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[13][0][1].V' has read operations in process function 'Conv_10_conv1148'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[13][0][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[13][0][2].V' has read operations in process function 'Conv_10_conv1148'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[13][1][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[13][1][0].V' has read operations in process function 'Conv_10_conv1148'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[13][1][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[13][1][1].V' has read operations in process function 'Conv_10_conv1148'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[13][1][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[13][1][2].V' has read operations in process function 'Conv_10_conv1148'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[13][2][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[13][2][0].V' has read operations in process function 'Conv_10_conv1148'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[13][2][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[13][2][1].V' has read operations in process function 'Conv_10_conv1148'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[13][2][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[13][2][2].V' has read operations in process function 'Conv_10_conv1148'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[14][0][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[14][0][0].V' has read operations in process function 'Conv_10_conv1150'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[14][0][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[14][0][1].V' has read operations in process function 'Conv_10_conv1150'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[14][0][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[14][0][2].V' has read operations in process function 'Conv_10_conv1150'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[14][1][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[14][1][0].V' has read operations in process function 'Conv_10_conv1150'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[14][1][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[14][1][1].V' has read operations in process function 'Conv_10_conv1150'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[14][1][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[14][1][2].V' has read operations in process function 'Conv_10_conv1150'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[14][2][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[14][2][0].V' has read operations in process function 'Conv_10_conv1150'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[14][2][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[14][2][1].V' has read operations in process function 'Conv_10_conv1150'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[14][2][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[14][2][2].V' has read operations in process function 'Conv_10_conv1150'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[15][0][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[15][0][0].V' has read operations in process function 'Conv_10_conv1152'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[15][0][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[15][0][1].V' has read operations in process function 'Conv_10_conv1152'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[15][0][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[15][0][2].V' has read operations in process function 'Conv_10_conv1152'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[15][1][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[15][1][0].V' has read operations in process function 'Conv_10_conv1152'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[15][1][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[15][1][1].V' has read operations in process function 'Conv_10_conv1152'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[15][1][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[15][1][2].V' has read operations in process function 'Conv_10_conv1152'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[15][2][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[15][2][0].V' has read operations in process function 'Conv_10_conv1152'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[15][2][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[15][2][1].V' has read operations in process function 'Conv_10_conv1152'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[15][2][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[15][2][2].V' has read operations in process function 'Conv_10_conv1152'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.0.0.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.0.0.0' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.0.0.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.0.0.1' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.0.0.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.0.0.2' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.0.1.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.0.1.0' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.0.1.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.0.1.1' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.0.1.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.0.1.2' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.0.2.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.0.2.0' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.0.2.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.0.2.1' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.0.2.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.0.2.2' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.1.0.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.1.0.0' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.1.0.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.1.0.1' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.1.0.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.1.0.2' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.1.1.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.1.1.0' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.1.1.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.1.1.1' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.1.1.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.1.1.2' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.1.2.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.1.2.0' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.1.2.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.1.2.1' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.1.2.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.1.2.2' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.2.0.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.2.0.0' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.2.0.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.2.0.1' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.2.0.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.2.0.2' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.2.1.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.2.1.0' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.2.1.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.2.1.1' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.2.1.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.2.1.2' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.2.2.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.2.2.0' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.2.2.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.2.2.1' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.2.2.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.2.2.2' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.3.0.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.3.0.0' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.3.0.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.3.0.1' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.3.0.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.3.0.2' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.3.1.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.3.1.0' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.3.1.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.3.1.1' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.3.1.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.3.1.2' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.3.2.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.3.2.0' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.3.2.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.3.2.1' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.3.2.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.3.2.2' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.4.0.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.4.0.0' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.4.0.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.4.0.1' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.4.0.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.4.0.2' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.4.1.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.4.1.0' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.4.1.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.4.1.1' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.4.1.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.4.1.2' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.4.2.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.4.2.0' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.4.2.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.4.2.1' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.4.2.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.4.2.2' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.5.0.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.5.0.0' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.5.0.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.5.0.1' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.5.0.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.5.0.2' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.5.1.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.5.1.0' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.5.1.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.5.1.1' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.5.1.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.5.1.2' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.5.2.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.5.2.0' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.5.2.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.5.2.1' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.5.2.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.5.2.2' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.6.0.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.6.0.0' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.6.0.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.6.0.1' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.6.0.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.6.0.2' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.6.1.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.6.1.0' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.6.1.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.6.1.1' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.6.1.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.6.1.2' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.6.2.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.6.2.0' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.6.2.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.6.2.1' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.6.2.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.6.2.2' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.7.0.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.7.0.0' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.7.0.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.7.0.1' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.7.0.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.7.0.2' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.7.1.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.7.1.0' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.7.1.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.7.1.1' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.7.1.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.7.1.2' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.7.2.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.7.2.0' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.7.2.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.7.2.1' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.7.2.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.7.2.2' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.8.0.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.8.0.0' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.8.0.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.8.0.1' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.8.0.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.8.0.2' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.8.1.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.8.1.0' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.8.1.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.8.1.1' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.8.1.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.8.1.2' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.8.2.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.8.2.0' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.8.2.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.8.2.1' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.8.2.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.8.2.2' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.9.0.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.9.0.0' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.9.0.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.9.0.1' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.9.0.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.9.0.2' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.9.1.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.9.1.0' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.9.1.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.9.1.1' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.9.1.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.9.1.2' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.9.2.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.9.2.0' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.9.2.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.9.2.1' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.9.2.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.9.2.2' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.10.0.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.10.0.0' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.10.0.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.10.0.1' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.10.0.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.10.0.2' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.10.1.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.10.1.0' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.10.1.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.10.1.1' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.10.1.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.10.1.2' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.10.2.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.10.2.0' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.10.2.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.10.2.1' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.10.2.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.10.2.2' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.11.0.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.11.0.0' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.11.0.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.11.0.1' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.11.0.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.11.0.2' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.11.1.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.11.1.0' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.11.1.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.11.1.1' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.11.1.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.11.1.2' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.11.2.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.11.2.0' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.11.2.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.11.2.1' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.11.2.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.11.2.2' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.12.0.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.12.0.0' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.12.0.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.12.0.1' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.12.0.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.12.0.2' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.12.1.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.12.1.0' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.12.1.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.12.1.1' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.12.1.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.12.1.2' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.12.2.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.12.2.0' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.12.2.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.12.2.1' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.12.2.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.12.2.2' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.13.0.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.13.0.0' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.13.0.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.13.0.1' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.13.0.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.13.0.2' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.13.1.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.13.1.0' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.13.1.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.13.1.1' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.13.1.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.13.1.2' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.13.2.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.13.2.0' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.13.2.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.13.2.1' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.13.2.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.13.2.2' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.14.0.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.14.0.0' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.14.0.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.14.0.1' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.14.0.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.14.0.2' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.14.1.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.14.1.0' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.14.1.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.14.1.1' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.14.1.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.14.1.2' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.14.2.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.14.2.0' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.14.2.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.14.2.1' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.14.2.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.14.2.2' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.15.0.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.15.0.0' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.15.0.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.15.0.1' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.15.0.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.15.0.2' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.15.1.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.15.1.0' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.15.1.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.15.1.1' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.15.1.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.15.1.2' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.15.2.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.15.2.0' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.15.2.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.15.2.1' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_10_weights.V.0.15.2.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_10_weights.V.0.15.2.2' has read operations in process function 'Conv_10'.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.0.0.0'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.0.0.1'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.0.0.2'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.0.1.0'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.0.1.1'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.0.1.2'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.0.2.0'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.0.2.1'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.0.2.2'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.1.0.0'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.1.0.1'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.1.0.2'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.1.1.0'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.1.1.1'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.1.1.2'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.1.2.0'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.1.2.1'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.1.2.2'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.10.0.0'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.10.0.1'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.10.0.2'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.10.1.0'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.10.1.1'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.10.1.2'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.10.2.0'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.10.2.1'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.10.2.2'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.11.0.0'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.11.0.1'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.11.0.2'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.11.1.0'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.11.1.1'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.11.1.2'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.11.2.0'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.11.2.1'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.11.2.2'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.12.0.0'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.12.0.1'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.12.0.2'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.12.1.0'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.12.1.1'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.12.1.2'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.12.2.0'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.12.2.1'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.12.2.2'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.13.0.0'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.13.0.1'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.13.0.2'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.13.1.0'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.13.1.1'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.13.1.2'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.13.2.0'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.13.2.1'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.13.2.2'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.14.0.0'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.14.0.1'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.14.0.2'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.14.1.0'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.14.1.1'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.14.1.2'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.14.2.0'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.14.2.1'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.14.2.2'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.15.0.0'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.15.0.1'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.15.0.2'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.15.1.0'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.15.1.1'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.15.1.2'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.15.2.0'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.15.2.1'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.15.2.2'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.2.0.0'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.2.0.1'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.2.0.2'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.2.1.0'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.2.1.1'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.2.1.2'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.2.2.0'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.2.2.1'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.2.2.2'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.3.0.0'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.3.0.1'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.3.0.2'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.3.1.0'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.3.1.1'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.3.1.2'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.3.2.0'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.3.2.1'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.3.2.2'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.4.0.0'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.4.0.1'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.4.0.2'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.4.1.0'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.4.1.1'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.4.1.2'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.4.2.0'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.4.2.1'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.4.2.2'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.5.0.0'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.5.0.1'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.5.0.2'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.5.1.0'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.5.1.1'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.5.1.2'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.5.2.0'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.5.2.1'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.5.2.2'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.6.0.0'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.6.0.1'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.6.0.2'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.6.1.0'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.6.1.1'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.6.1.2'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.6.2.0'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.6.2.1'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.6.2.2'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.7.0.0'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.7.0.1'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.7.0.2'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.7.1.0'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.7.1.1'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.7.1.2'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.7.2.0'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.7.2.1'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.7.2.2'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.8.0.0'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.8.0.1'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.8.0.2'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.8.1.0'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.8.1.1'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.8.1.2'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.8.2.0'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.8.2.1'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.8.2.2'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.9.0.0'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.9.0.1'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.9.0.2'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.9.1.0'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.9.1.1'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.9.1.2'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.9.2.0'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.9.2.1'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_10_weights.V.0.9.2.2'  should be updated in process function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'sliding_window<1u, 32u, 32u, 3u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', detected/extracted 2 process function(s): \n",
      "\t 'sliding_window_line_shift<1u, 32u, 32u, 3u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'\n",
      "\t 'sliding_window_out<1u, 32u, 32u, 3u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'conv<1u, 32u, 32u, 3u, 64u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', detected/extracted 3 process function(s): \n",
      "\t 'conv_intr<1u, 32u, 32u, 3u, 64u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >'\n",
      "\t 'conv_mul<1u, 32u, 32u, 3u, 64u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'\n",
      "\t 'conv_acc<1u, 32u, 32u, 3u, 64u, 1u, 9u, 3u, 3u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'accum<1u, 32u, 32u, 3u, 64u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', detected/extracted 2 process function(s): \n",
      "\t 'accum_reorder<1u, 32u, 32u, 3u, 64u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'\n",
      "\t 'accum_accumulate<1u, 32u, 32u, 3u, 64u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'Conv_0', detected/extracted 6 process function(s): \n",
      "\t 'Conv_0_sliding_window918'\n",
      "\t 'Conv_0_fork919'\n",
      "\t 'Conv_0_conv920'\n",
      "\t 'Conv_0_accum921'\n",
      "\t 'Conv_0_glue'\n",
      "\t 'Conv_0_bias922'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'Relu_1', detected/extracted 1 process function(s): \n",
      "\t 'Relu_1_relu'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'sliding_window<1u, 32u, 32u, 64u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', detected/extracted 2 process function(s): \n",
      "\t 'sliding_window_line_shift<1u, 32u, 32u, 64u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'\n",
      "\t 'sliding_window_out<1u, 32u, 32u, 64u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'conv<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', detected/extracted 3 process function(s): \n",
      "\t 'conv_intr<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >'\n",
      "\t 'conv_mul<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'\n",
      "\t 'conv_acc<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'accum<1u, 32u, 32u, 64u, 4u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', detected/extracted 2 process function(s): \n",
      "\t 'accum_reorder<1u, 32u, 32u, 64u, 4u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'\n",
      "\t 'accum_accumulate<1u, 32u, 32u, 64u, 4u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'Conv_2', detected/extracted 51 process function(s): \n",
      "\t 'Conv_2_sliding_window923'\n",
      "\t 'Conv_2_fork924'\n",
      "\t 'Conv_2_conv925'\n",
      "\t 'Conv_2_accum926'\n",
      "\t 'Conv_2_conv927'\n",
      "\t 'Conv_2_accum928'\n",
      "\t 'Conv_2_conv929'\n",
      "\t 'Conv_2_accum930'\n",
      "\t 'Conv_2_conv931'\n",
      "\t 'Conv_2_accum932'\n",
      "\t 'Conv_2_conv933'\n",
      "\t 'Conv_2_accum934'\n",
      "\t 'Conv_2_conv935'\n",
      "\t 'Conv_2_accum936'\n",
      "\t 'Conv_2_conv937'\n",
      "\t 'Conv_2_accum938'\n",
      "\t 'Conv_2_conv939'\n",
      "\t 'Conv_2_accum940'\n",
      "\t 'Conv_2_conv941'\n",
      "\t 'Conv_2_accum942'\n",
      "\t 'Conv_2_conv943'\n",
      "\t 'Conv_2_accum944'\n",
      "\t 'Conv_2_conv945'\n",
      "\t 'Conv_2_accum946'\n",
      "\t 'Conv_2_conv947'\n",
      "\t 'Conv_2_accum948'\n",
      "\t 'Conv_2_conv949'\n",
      "\t 'Conv_2_accum950'\n",
      "\t 'Conv_2_conv951'\n",
      "\t 'Conv_2_accum952'\n",
      "\t 'Conv_2_conv953'\n",
      "\t 'Conv_2_accum954'\n",
      "\t 'Conv_2_conv955'\n",
      "\t 'Conv_2_accum956'\n",
      "\t 'Conv_2_glue'\n",
      "\t 'Conv_2_bias957'\n",
      "\t 'Conv_2_bias958'\n",
      "\t 'Conv_2_bias959'\n",
      "\t 'Conv_2_bias960'\n",
      "\t 'Conv_2_bias961'\n",
      "\t 'Conv_2_bias962'\n",
      "\t 'Conv_2_bias963'\n",
      "\t 'Conv_2_bias964'\n",
      "\t 'Conv_2_bias965'\n",
      "\t 'Conv_2_bias966'\n",
      "\t 'Conv_2_bias967'\n",
      "\t 'Conv_2_bias968'\n",
      "\t 'Conv_2_bias969'\n",
      "\t 'Conv_2_bias970'\n",
      "\t 'Conv_2_bias971'\n",
      "\t 'Conv_2_bias972'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'squeeze<1u, 32u, 32u, 64u, 16u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', detected/extracted 2 process function(s): \n",
      "\t 'squeeze_in<1u, 32u, 32u, 64u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'\n",
      "\t 'squeeze_out<1u, 32u, 32u, 64u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'Conv_2_squeeze_Relu_3', detected/extracted 1 process function(s): \n",
      "\t 'squeeze<1u, 32u, 32u, 64u, 16u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'Relu_3', detected/extracted 1 process function(s): \n",
      "\t 'Relu_3_relu'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'sliding_window<1u, 32u, 32u, 64u, 0u, 0u, 0u, 0u, 2u, 2u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', detected/extracted 2 process function(s): \n",
      "\t 'sliding_window_line_shift<1u, 32u, 32u, 64u, 0u, 0u, 0u, 0u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'\n",
      "\t 'sliding_window_out<1u, 32u, 32u, 64u, 0u, 0u, 0u, 0u, 2u, 2u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'MaxPool_4', detected/extracted 2 process function(s): \n",
      "\t 'MaxPool_4_sliding_window973'\n",
      "\t 'MaxPool_4_pool974'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'squeeze<1u, 16u, 16u, 64u, 1u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', detected/extracted 2 process function(s): \n",
      "\t 'squeeze_in<1u, 16u, 16u, 64u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'\n",
      "\t 'squeeze_out<1u, 16u, 16u, 64u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'MaxPool_4_squeeze_Conv_5', detected/extracted 1 process function(s): \n",
      "\t 'squeeze<1u, 16u, 16u, 64u, 1u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'sliding_window<1u, 16u, 16u, 32u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', detected/extracted 2 process function(s): \n",
      "\t 'sliding_window_line_shift<1u, 16u, 16u, 32u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'\n",
      "\t 'sliding_window_out<1u, 16u, 16u, 32u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'conv<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >', detected/extracted 3 process function(s): \n",
      "\t 'conv_intr<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >'\n",
      "\t 'conv_mul<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >'\n",
      "\t 'conv_acc<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'accum<1u, 16u, 16u, 32u, 16u, 1u, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >', detected/extracted 2 process function(s): \n",
      "\t 'accum_reorder<1u, 16u, 16u, 32u, 16u, 1u, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >'\n",
      "\t 'accum_accumulate<1u, 16u, 16u, 32u, 16u, 1u, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'Conv_5', detected/extracted 45 process function(s): \n",
      "\t 'Conv_5_sliding_window975'\n",
      "\t 'Conv_5_fork976'\n",
      "\t 'Conv_5_conv977'\n",
      "\t 'Conv_5_accum978'\n",
      "\t 'Conv_5_conv979'\n",
      "\t 'Conv_5_accum980'\n",
      "\t 'Conv_5_conv981'\n",
      "\t 'Conv_5_accum982'\n",
      "\t 'Conv_5_conv983'\n",
      "\t 'Conv_5_accum984'\n",
      "\t 'Conv_5_conv985'\n",
      "\t 'Conv_5_accum986'\n",
      "\t 'Conv_5_conv987'\n",
      "\t 'Conv_5_accum988'\n",
      "\t 'Conv_5_conv989'\n",
      "\t 'Conv_5_accum990'\n",
      "\t 'Conv_5_conv991'\n",
      "\t 'Conv_5_accum992'\n",
      "\t 'Conv_5_sliding_window993'\n",
      "\t 'Conv_5_fork994'\n",
      "\t 'Conv_5_conv995'\n",
      "\t 'Conv_5_accum996'\n",
      "\t 'Conv_5_conv997'\n",
      "\t 'Conv_5_accum998'\n",
      "\t 'Conv_5_conv999'\n",
      "\t 'Conv_5_accum1000'\n",
      "\t 'Conv_5_conv1001'\n",
      "\t 'Conv_5_accum1002'\n",
      "\t 'Conv_5_conv1003'\n",
      "\t 'Conv_5_accum1004'\n",
      "\t 'Conv_5_conv1005'\n",
      "\t 'Conv_5_accum1006'\n",
      "\t 'Conv_5_conv1007'\n",
      "\t 'Conv_5_accum1008'\n",
      "\t 'Conv_5_conv1009'\n",
      "\t 'Conv_5_accum1010'\n",
      "\t 'Conv_5_glue'\n",
      "\t 'Conv_5_bias1011'\n",
      "\t 'Conv_5_bias1012'\n",
      "\t 'Conv_5_bias1013'\n",
      "\t 'Conv_5_bias1014'\n",
      "\t 'Conv_5_bias1015'\n",
      "\t 'Conv_5_bias1016'\n",
      "\t 'Conv_5_bias1017'\n",
      "\t 'Conv_5_bias1018'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'squeeze<1u, 16u, 16u, 128u, 8u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', detected/extracted 2 process function(s): \n",
      "\t 'squeeze_in<1u, 16u, 16u, 128u, 8u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'\n",
      "\t 'squeeze_out<1u, 16u, 16u, 128u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >1019'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'Conv_5_squeeze_Relu_6', detected/extracted 1 process function(s): \n",
      "\t 'squeeze<1u, 16u, 16u, 128u, 8u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'Relu_6', detected/extracted 1 process function(s): \n",
      "\t 'Relu_6_relu'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'sliding_window<1u, 16u, 16u, 128u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', detected/extracted 2 process function(s): \n",
      "\t 'sliding_window_line_shift<1u, 16u, 16u, 128u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'\n",
      "\t 'sliding_window_out<1u, 16u, 16u, 128u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'conv<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >', detected/extracted 3 process function(s): \n",
      "\t 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >'\n",
      "\t 'conv_mul<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >'\n",
      "\t 'conv_acc<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'accum<1u, 16u, 16u, 128u, 4u, 1u, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >', detected/extracted 2 process function(s): \n",
      "\t 'accum_reorder<1u, 16u, 16u, 128u, 4u, 1u, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >'\n",
      "\t 'accum_accumulate<1u, 16u, 16u, 128u, 4u, 1u, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'Conv_7', detected/extracted 99 process function(s): \n",
      "\t 'Conv_7_sliding_window1020'\n",
      "\t 'Conv_7_fork1021'\n",
      "\t 'Conv_7_conv1022'\n",
      "\t 'Conv_7_accum1023'\n",
      "\t 'Conv_7_conv1024'\n",
      "\t 'Conv_7_accum1025'\n",
      "\t 'Conv_7_conv1026'\n",
      "\t 'Conv_7_accum1027'\n",
      "\t 'Conv_7_conv1028'\n",
      "\t 'Conv_7_accum1029'\n",
      "\t 'Conv_7_conv1030'\n",
      "\t 'Conv_7_accum1031'\n",
      "\t 'Conv_7_conv1032'\n",
      "\t 'Conv_7_accum1033'\n",
      "\t 'Conv_7_conv1034'\n",
      "\t 'Conv_7_accum1035'\n",
      "\t 'Conv_7_conv1036'\n",
      "\t 'Conv_7_accum1037'\n",
      "\t 'Conv_7_conv1038'\n",
      "\t 'Conv_7_accum1039'\n",
      "\t 'Conv_7_conv1040'\n",
      "\t 'Conv_7_accum1041'\n",
      "\t 'Conv_7_conv1042'\n",
      "\t 'Conv_7_accum1043'\n",
      "\t 'Conv_7_conv1044'\n",
      "\t 'Conv_7_accum1045'\n",
      "\t 'Conv_7_conv1046'\n",
      "\t 'Conv_7_accum1047'\n",
      "\t 'Conv_7_conv1048'\n",
      "\t 'Conv_7_accum1049'\n",
      "\t 'Conv_7_conv1050'\n",
      "\t 'Conv_7_accum1051'\n",
      "\t 'Conv_7_conv1052'\n",
      "\t 'Conv_7_accum1053'\n",
      "\t 'Conv_7_conv1054'\n",
      "\t 'Conv_7_accum1055'\n",
      "\t 'Conv_7_conv1056'\n",
      "\t 'Conv_7_accum1057'\n",
      "\t 'Conv_7_conv1058'\n",
      "\t 'Conv_7_accum1059'\n",
      "\t 'Conv_7_conv1060'\n",
      "\t 'Conv_7_accum1061'\n",
      "\t 'Conv_7_conv1062'\n",
      "\t 'Conv_7_accum1063'\n",
      "\t 'Conv_7_conv1064'\n",
      "\t 'Conv_7_accum1065'\n",
      "\t 'Conv_7_conv1066'\n",
      "\t 'Conv_7_accum1067'\n",
      "\t 'Conv_7_conv1068'\n",
      "\t 'Conv_7_accum1069'\n",
      "\t 'Conv_7_conv1070'\n",
      "\t 'Conv_7_accum1071'\n",
      "\t 'Conv_7_conv1072'\n",
      "\t 'Conv_7_accum1073'\n",
      "\t 'Conv_7_conv1074'\n",
      "\t 'Conv_7_accum1075'\n",
      "\t 'Conv_7_conv1076'\n",
      "\t 'Conv_7_accum1077'\n",
      "\t 'Conv_7_conv1078'\n",
      "\t 'Conv_7_accum1079'\n",
      "\t 'Conv_7_conv1080'\n",
      "\t 'Conv_7_accum1081'\n",
      "\t 'Conv_7_conv1082'\n",
      "\t 'Conv_7_accum1083'\n",
      "\t 'Conv_7_conv1084'\n",
      "\t 'Conv_7_accum1085'\n",
      "\t 'Conv_7_glue'\n",
      "\t 'Conv_7_bias1086'\n",
      "\t 'Conv_7_bias1087'\n",
      "\t 'Conv_7_bias1088'\n",
      "\t 'Conv_7_bias1089'\n",
      "\t 'Conv_7_bias1090'\n",
      "\t 'Conv_7_bias1091'\n",
      "\t 'Conv_7_bias1092'\n",
      "\t 'Conv_7_bias1093'\n",
      "\t 'Conv_7_bias1094'\n",
      "\t 'Conv_7_bias1095'\n",
      "\t 'Conv_7_bias1096'\n",
      "\t 'Conv_7_bias1097'\n",
      "\t 'Conv_7_bias1098'\n",
      "\t 'Conv_7_bias1099'\n",
      "\t 'Conv_7_bias1100'\n",
      "\t 'Conv_7_bias1101'\n",
      "\t 'Conv_7_bias1102'\n",
      "\t 'Conv_7_bias1103'\n",
      "\t 'Conv_7_bias1104'\n",
      "\t 'Conv_7_bias1105'\n",
      "\t 'Conv_7_bias1106'\n",
      "\t 'Conv_7_bias1107'\n",
      "\t 'Conv_7_bias1108'\n",
      "\t 'Conv_7_bias1109'\n",
      "\t 'Conv_7_bias1110'\n",
      "\t 'Conv_7_bias1111'\n",
      "\t 'Conv_7_bias1112'\n",
      "\t 'Conv_7_bias1113'\n",
      "\t 'Conv_7_bias1114'\n",
      "\t 'Conv_7_bias1115'\n",
      "\t 'Conv_7_bias1116'\n",
      "\t 'Conv_7_bias1117'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'squeeze<1u, 16u, 16u, 128u, 32u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', detected/extracted 2 process function(s): \n",
      "\t 'squeeze_in<1u, 16u, 16u, 128u, 32u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'\n",
      "\t 'squeeze_out<1u, 16u, 16u, 128u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'Conv_7_squeeze_Relu_8', detected/extracted 1 process function(s): \n",
      "\t 'squeeze<1u, 16u, 16u, 128u, 32u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'Relu_8', detected/extracted 1 process function(s): \n",
      "\t 'Relu_8_relu'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'sliding_window<1u, 16u, 16u, 128u, 0u, 0u, 0u, 0u, 2u, 2u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', detected/extracted 2 process function(s): \n",
      "\t 'sliding_window_line_shift<1u, 16u, 16u, 128u, 0u, 0u, 0u, 0u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'\n",
      "\t 'sliding_window_out<1u, 16u, 16u, 128u, 0u, 0u, 0u, 0u, 2u, 2u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'MaxPool_9', detected/extracted 2 process function(s): \n",
      "\t 'MaxPool_9_sliding_window1118'\n",
      "\t 'MaxPool_9_pool1119'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'sliding_window<1u, 8u, 8u, 128u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', detected/extracted 2 process function(s): \n",
      "\t 'sliding_window_line_shift<1u, 8u, 8u, 128u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'\n",
      "\t 'sliding_window_out<1u, 8u, 8u, 128u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'conv<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', detected/extracted 3 process function(s): \n",
      "\t 'conv_intr<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >'\n",
      "\t 'conv_mul<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'\n",
      "\t 'conv_acc<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'accum<1u, 8u, 8u, 128u, 16u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', detected/extracted 2 process function(s): \n",
      "\t 'accum_reorder<1u, 8u, 8u, 128u, 16u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'\n",
      "\t 'accum_accumulate<1u, 8u, 8u, 128u, 16u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'Conv_10', detected/extracted 51 process function(s): \n",
      "\t 'Conv_10_sliding_window1120'\n",
      "\t 'Conv_10_fork1121'\n",
      "\t 'Conv_10_conv1122'\n",
      "\t 'Conv_10_accum1123'\n",
      "\t 'Conv_10_conv1124'\n",
      "\t 'Conv_10_accum1125'\n",
      "\t 'Conv_10_conv1126'\n",
      "\t 'Conv_10_accum1127'\n",
      "\t 'Conv_10_conv1128'\n",
      "\t 'Conv_10_accum1129'\n",
      "\t 'Conv_10_conv1130'\n",
      "\t 'Conv_10_accum1131'\n",
      "\t 'Conv_10_conv1132'\n",
      "\t 'Conv_10_accum1133'\n",
      "\t 'Conv_10_conv1134'\n",
      "\t 'Conv_10_accum1135'\n",
      "\t 'Conv_10_conv1136'\n",
      "\t 'Conv_10_accum1137'\n",
      "\t 'Conv_10_conv1138'\n",
      "\t 'Conv_10_accum1139'\n",
      "\t 'Conv_10_conv1140'\n",
      "\t 'Conv_10_accum1141'\n",
      "\t 'Conv_10_conv1142'\n",
      "\t 'Conv_10_accum1143'\n",
      "\t 'Conv_10_conv1144'\n",
      "\t 'Conv_10_accum1145'\n",
      "\t 'Conv_10_conv1146'\n",
      "\t 'Conv_10_accum1147'\n",
      "\t 'Conv_10_conv1148'\n",
      "\t 'Conv_10_accum1149'\n",
      "\t 'Conv_10_conv1150'\n",
      "\t 'Conv_10_accum1151'\n",
      "\t 'Conv_10_conv1152'\n",
      "\t 'Conv_10_accum1153'\n",
      "\t 'Conv_10_glue'\n",
      "\t 'Conv_10_bias1154'\n",
      "\t 'Conv_10_bias1155'\n",
      "\t 'Conv_10_bias1156'\n",
      "\t 'Conv_10_bias1157'\n",
      "\t 'Conv_10_bias1158'\n",
      "\t 'Conv_10_bias1159'\n",
      "\t 'Conv_10_bias1160'\n",
      "\t 'Conv_10_bias1161'\n",
      "\t 'Conv_10_bias1162'\n",
      "\t 'Conv_10_bias1163'\n",
      "\t 'Conv_10_bias1164'\n",
      "\t 'Conv_10_bias1165'\n",
      "\t 'Conv_10_bias1166'\n",
      "\t 'Conv_10_bias1167'\n",
      "\t 'Conv_10_bias1168'\n",
      "\t 'Conv_10_bias1169'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'squeeze<1u, 8u, 8u, 256u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', detected/extracted 2 process function(s): \n",
      "\t 'squeeze_in<1u, 8u, 8u, 256u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'\n",
      "\t 'squeeze_out<1u, 8u, 8u, 256u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'squeeze_Conv_10', detected/extracted 1 process function(s): \n",
      "\t 'squeeze<1u, 8u, 8u, 256u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'process', detected/extracted 18 process function(s): \n",
      "\t 'mem_read<1u, 32u, 32u, 3u, 1u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, unsigned long>2538'\n",
      "\t 'Conv_0'\n",
      "\t 'Relu_1'\n",
      "\t 'Conv_2'\n",
      "\t 'Conv_2_squeeze_Relu_3'\n",
      "\t 'Relu_3'\n",
      "\t 'MaxPool_4'\n",
      "\t 'MaxPool_4_squeeze_Conv_5'\n",
      "\t 'Conv_5'\n",
      "\t 'Conv_5_squeeze_Relu_6'\n",
      "\t 'Relu_6'\n",
      "\t 'Conv_7'\n",
      "\t 'Conv_7_squeeze_Relu_8'\n",
      "\t 'Relu_8'\n",
      "\t 'MaxPool_9'\n",
      "\t 'Conv_10'\n",
      "\t 'squeeze_Conv_10'\n",
      "\t 'mem_write<1u, 8u, 8u, 256u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, unsigned long>'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'reload_weights', detected/extracted 2 process function(s): \n",
      "\t 'mem_read<1u, 1u, 1u, 294912u, 1u, 1u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, unsigned long>'\n",
      "\t 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'fpgaconvnet_ip', detected/extracted 1 process function(s): \n",
      "\t 'Block__proc'.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:77:5) in function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >'... converting 8 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:275:5) in function 'sliding_window_out<1u, 8u, 8u, 128u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'... converting 6 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:275:5) in function 'sliding_window_out<1u, 32u, 32u, 64u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'... converting 6 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:275:5) in function 'sliding_window_out<1u, 32u, 32u, 64u, 0u, 0u, 0u, 0u, 2u, 2u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'... converting 6 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:275:5) in function 'sliding_window_out<1u, 32u, 32u, 3u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'... converting 6 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:275:5) in function 'sliding_window_out<1u, 16u, 16u, 32u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'... converting 6 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:275:5) in function 'sliding_window_out<1u, 16u, 16u, 128u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'... converting 6 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:275:5) in function 'sliding_window_out<1u, 16u, 16u, 128u, 0u, 0u, 0u, 0u, 2u, 2u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'... converting 6 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:194:5) in function 'sliding_window_line_shift<1u, 8u, 8u, 128u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'... converting 6 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:194:5) in function 'sliding_window_line_shift<1u, 32u, 32u, 64u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'... converting 6 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:194:5) in function 'sliding_window_line_shift<1u, 32u, 32u, 64u, 0u, 0u, 0u, 0u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'... converting 6 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:194:5) in function 'sliding_window_line_shift<1u, 32u, 32u, 3u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'... converting 6 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:194:5) in function 'sliding_window_line_shift<1u, 16u, 16u, 32u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'... converting 6 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:194:5) in function 'sliding_window_line_shift<1u, 16u, 16u, 128u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'... converting 6 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:194:5) in function 'sliding_window_line_shift<1u, 16u, 16u, 128u, 0u, 0u, 0u, 0u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'... converting 6 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp:52:12) to (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp:52:12) in function 'relu<1u, 32u, 32u, 64u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'... converting 8 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp:52:12) to (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp:52:12) in function 'relu<1u, 16u, 16u, 128u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'... converting 8 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:68:77) in function 'mem_write<1u, 8u, 8u, 256u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, unsigned long>'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2570'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2568'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2566'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2564'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2562'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2560'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2558'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2556'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2554'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2552'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2550'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2548'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2546'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2544'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2542'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2600'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2598'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2596'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2594'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2592'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2590'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2588'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2586'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2584'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2582'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2580'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2578'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2576'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2574'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2572'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 32u, 32u, 3u, 64u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2630'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2628'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2626'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2624'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2622'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2620'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2618'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2616'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2614'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2612'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2610'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2608'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2606'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2604'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2602'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2692'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2690'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2688'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2686'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2684'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2682'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2680'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2678'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2676'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2674'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2672'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2670'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2668'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2666'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2664'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2662'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2660'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2658'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2656'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2654'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2652'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2650'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2648'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2646'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2644'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2642'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2640'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2638'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2636'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2634'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2632'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:116:17) in function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:116:25) to (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:118:9) in function 'accum_accumulate<1u, 8u, 8u, 128u, 16u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'... converting 3 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:122:5) in function 'accum_accumulate<1u, 8u, 8u, 128u, 16u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:116:25) to (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:118:9) in function 'accum_accumulate<1u, 32u, 32u, 64u, 4u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'... converting 3 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:122:5) in function 'accum_accumulate<1u, 32u, 32u, 64u, 4u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:116:25) to (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:118:9) in function 'accum_accumulate<1u, 32u, 32u, 3u, 64u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'... converting 3 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:122:5) in function 'accum_accumulate<1u, 32u, 32u, 3u, 64u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:116:25) to (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:118:9) in function 'accum_accumulate<1u, 16u, 16u, 32u, 16u, 1u, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >'... converting 3 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:122:5) in function 'accum_accumulate<1u, 16u, 16u, 32u, 16u, 1u, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:116:25) to (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:118:9) in function 'accum_accumulate<1u, 16u, 16u, 128u, 4u, 1u, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >'... converting 3 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:122:5) in function 'accum_accumulate<1u, 16u, 16u, 128u, 4u, 1u, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'sliding_window_line_shift<1u, 8u, 8u, 128u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59:21)...3 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'sliding_window_line_shift<1u, 32u, 32u, 64u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59:21)...3 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'sliding_window_line_shift<1u, 32u, 32u, 3u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59:21)...3 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'sliding_window_line_shift<1u, 16u, 16u, 32u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59:21)...3 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'sliding_window_line_shift<1u, 16u, 16u, 128u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59:21)...3 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'conv_acc<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:247:129)...8 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'conv_acc<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:247:129)...8 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'conv_acc<1u, 32u, 32u, 3u, 64u, 1u, 9u, 3u, 3u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:247:129)...8 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'conv_acc<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:247:129)...8 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'conv_acc<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:247:129)...8 expression(s) balanced.\n",
      "INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 01:05:00 ; elapsed = 01:07:47 . Memory (MB): peak = 4007.102 ; gain = 3328.988 ; free physical = 19115 ; free virtual = 32600\n",
      "WARNING: [XFORM 203-631] Renaming function 'weights_reloading<294912u, 1u, 16u, 1u, 3u, 3u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'weights_reloading' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:61:11)\n",
      "WARNING: [XFORM 203-631] Renaming function 'squeeze_out<1u, 8u, 8u, 256u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'squeeze_out' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122:34)\n",
      "WARNING: [XFORM 203-631] Renaming function 'squeeze_out<1u, 32u, 32u, 64u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'squeeze_out.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:122:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'squeeze_out<1u, 16u, 16u, 64u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'squeeze_out.2' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:122:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'squeeze_out<1u, 16u, 16u, 128u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >1019' to 'squeeze_out1019' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:122:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'squeeze_out<1u, 16u, 16u, 128u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'squeeze_out.3' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:122:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'squeeze_in<1u, 8u, 8u, 256u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'squeeze_in' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64:45)\n",
      "WARNING: [XFORM 203-631] Renaming function 'squeeze_in<1u, 32u, 32u, 64u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'squeeze_in.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64:45)\n",
      "WARNING: [XFORM 203-631] Renaming function 'squeeze_in<1u, 16u, 16u, 64u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'squeeze_in.2' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:64:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'squeeze_in<1u, 16u, 16u, 128u, 8u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'squeeze_in.3' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64:45)\n",
      "WARNING: [XFORM 203-631] Renaming function 'squeeze_in<1u, 16u, 16u, 128u, 32u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'squeeze_in.4' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64:45)\n",
      "WARNING: [XFORM 203-631] Renaming function 'squeeze<1u, 8u, 8u, 256u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'squeeze' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:160:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'squeeze<1u, 32u, 32u, 64u, 16u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'squeeze.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:160:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'squeeze<1u, 16u, 16u, 64u, 1u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'squeeze.2' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:160:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'squeeze<1u, 16u, 16u, 128u, 8u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'squeeze.3' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:160:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'squeeze<1u, 16u, 16u, 128u, 32u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'squeeze.4' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:160:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'sliding_window_out<1u, 8u, 8u, 128u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'sliding_window_out' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:157:21)\n",
      "WARNING: [XFORM 203-631] Renaming function 'sliding_window_out<1u, 32u, 32u, 64u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'sliding_window_out.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:157:21)\n",
      "WARNING: [XFORM 203-631] Renaming function 'sliding_window_out<1u, 32u, 32u, 64u, 0u, 0u, 0u, 0u, 2u, 2u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'sliding_window_out.2' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:157:21)\n",
      "WARNING: [XFORM 203-631] Renaming function 'sliding_window_out<1u, 32u, 32u, 3u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'sliding_window_out.3' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:157:21)\n",
      "WARNING: [XFORM 203-631] Renaming function 'sliding_window_out<1u, 16u, 16u, 32u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'sliding_window_out.4' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:157:21)\n",
      "WARNING: [XFORM 203-631] Renaming function 'sliding_window_out<1u, 16u, 16u, 128u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'sliding_window_out.5' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:157:21)\n",
      "WARNING: [XFORM 203-631] Renaming function 'sliding_window_out<1u, 16u, 16u, 128u, 0u, 0u, 0u, 0u, 2u, 2u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'sliding_window_out.6' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:157:21)\n",
      "WARNING: [XFORM 203-631] Renaming function 'sliding_window_line_shift<1u, 8u, 8u, 128u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'sliding_window_line_' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59:21)\n",
      "WARNING: [XFORM 203-631] Renaming function 'sliding_window_line_shift<1u, 32u, 32u, 64u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'sliding_window_line_.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59:21)\n",
      "WARNING: [XFORM 203-631] Renaming function 'sliding_window_line_shift<1u, 32u, 32u, 64u, 0u, 0u, 0u, 0u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'sliding_window_line_.2' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59:25)\n",
      "WARNING: [XFORM 203-631] Renaming function 'sliding_window_line_shift<1u, 32u, 32u, 3u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'sliding_window_line_.3' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59:21)\n",
      "WARNING: [XFORM 203-631] Renaming function 'sliding_window_line_shift<1u, 16u, 16u, 32u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'sliding_window_line_.4' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59:21)\n",
      "WARNING: [XFORM 203-631] Renaming function 'sliding_window_line_shift<1u, 16u, 16u, 128u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'sliding_window_line_.5' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59:21)\n",
      "WARNING: [XFORM 203-631] Renaming function 'sliding_window_line_shift<1u, 16u, 16u, 128u, 0u, 0u, 0u, 0u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'sliding_window_line_.6' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59:25)\n",
      "WARNING: [XFORM 203-631] Renaming function 'sliding_window<1u, 8u, 8u, 128u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'sliding_window' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:301:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'sliding_window<1u, 32u, 32u, 64u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'sliding_window.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:301:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'sliding_window<1u, 32u, 32u, 64u, 0u, 0u, 0u, 0u, 2u, 2u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'sliding_window.2' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:301:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'sliding_window<1u, 32u, 32u, 3u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'sliding_window.3' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:301:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'sliding_window<1u, 16u, 16u, 32u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'sliding_window.4' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:301:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'sliding_window<1u, 16u, 16u, 128u, 1u, 1u, 1u, 1u, 1u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'sliding_window.5' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:301:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'sliding_window<1u, 16u, 16u, 128u, 0u, 0u, 0u, 0u, 2u, 2u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'sliding_window.6' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:301:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'relu<1u, 32u, 32u, 64u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'relu' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp:49:13)\n",
      "WARNING: [XFORM 203-631] Renaming function 'relu<1u, 16u, 16u, 128u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'relu.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp:49:13)\n",
      "WARNING: [XFORM 203-631] Renaming function 'pool<1u, 8u, 8u, 128u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'pool' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/pool.hpp:55:88)\n",
      "WARNING: [XFORM 203-631] Renaming function 'pool<1u, 16u, 16u, 64u, 2u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'pool.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/pool.hpp:55:88)\n",
      "WARNING: [XFORM 203-631] Renaming function 'mem_write<1u, 8u, 8u, 256u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, unsigned long>' to 'mem_write' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:37:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'mem_read<1u, 32u, 32u, 3u, 1u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, unsigned long>2538' to 'mem_read2538' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:59:101)\n",
      "WARNING: [XFORM 203-631] Renaming function 'mem_read<1u, 1u, 1u, 294912u, 1u, 1u, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, unsigned long>' to 'mem_read' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:59:101)\n",
      "WARNING: [XFORM 203-631] Renaming function 'glue<1u, 8u, 8u, 256u, 1u, 16u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'glue' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:64:98)\n",
      "WARNING: [XFORM 203-631] Renaming function 'glue<1u, 32u, 32u, 64u, 1u, 1u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'glue.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:64:98)\n",
      "WARNING: [XFORM 203-631] Renaming function 'glue<1u, 32u, 32u, 64u, 1u, 16u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'glue.2' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:64:98)\n",
      "WARNING: [XFORM 203-631] Renaming function 'glue<1u, 16u, 16u, 128u, 2u, 8u, 1u, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'glue.3' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:64:98)\n",
      "WARNING: [XFORM 203-631] Renaming function 'glue<1u, 16u, 16u, 128u, 1u, 32u, 1u, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'glue.4' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:64:98)\n",
      "WARNING: [XFORM 203-631] Renaming function 'fork<1u, 8u, 8u, 128u, 16u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'fork' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104:95)\n",
      "WARNING: [XFORM 203-631] Renaming function 'fork<1u, 32u, 32u, 64u, 16u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'fork.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104:95)\n",
      "WARNING: [XFORM 203-631] Renaming function 'fork<1u, 32u, 32u, 3u, 1u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'fork.2' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104:95)\n",
      "WARNING: [XFORM 203-631] Renaming function 'fork<1u, 16u, 16u, 32u, 8u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'fork.3' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104:95)\n",
      "WARNING: [XFORM 203-631] Renaming function 'fork<1u, 16u, 16u, 128u, 32u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'fork.4' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104:21)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_mul<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'conv_mul' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:184:104)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_mul<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'conv_mul.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:184:104)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_mul<1u, 32u, 32u, 3u, 64u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'conv_mul.2' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:184:104)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_mul<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'conv_mul.3' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:184:104)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_mul<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'conv_mul.4' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:184:104)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2570' to 'conv_intr2570' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2568' to 'conv_intr2568' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2566' to 'conv_intr2566' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2564' to 'conv_intr2564' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2562' to 'conv_intr2562' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2560' to 'conv_intr2560' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2558' to 'conv_intr2558' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2556' to 'conv_intr2556' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2554' to 'conv_intr2554' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2552' to 'conv_intr2552' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2550' to 'conv_intr2550' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2548' to 'conv_intr2548' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2546' to 'conv_intr2546' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2544' to 'conv_intr2544' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2542' to 'conv_intr2542' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'conv_intr' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2600' to 'conv_intr2600' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2598' to 'conv_intr2598' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2596' to 'conv_intr2596' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2594' to 'conv_intr2594' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2592' to 'conv_intr2592' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2590' to 'conv_intr2590' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2588' to 'conv_intr2588' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2586' to 'conv_intr2586' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2584' to 'conv_intr2584' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2582' to 'conv_intr2582' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2580' to 'conv_intr2580' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2578' to 'conv_intr2578' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2576' to 'conv_intr2576' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2574' to 'conv_intr2574' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >2572' to 'conv_intr2572' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'conv_intr.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 32u, 32u, 3u, 64u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'conv_intr.2' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2630' to 'conv_intr2630' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2628' to 'conv_intr2628' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2626' to 'conv_intr2626' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2624' to 'conv_intr2624' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2622' to 'conv_intr2622' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2620' to 'conv_intr2620' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2618' to 'conv_intr2618' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2616' to 'conv_intr2616' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2614' to 'conv_intr2614' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2612' to 'conv_intr2612' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2610' to 'conv_intr2610' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2608' to 'conv_intr2608' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2606' to 'conv_intr2606' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2604' to 'conv_intr2604' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2602' to 'conv_intr2602' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'conv_intr.3' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2692' to 'conv_intr2692' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2690' to 'conv_intr2690' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2688' to 'conv_intr2688' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2686' to 'conv_intr2686' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2684' to 'conv_intr2684' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2682' to 'conv_intr2682' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2680' to 'conv_intr2680' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2678' to 'conv_intr2678' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2676' to 'conv_intr2676' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2674' to 'conv_intr2674' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2672' to 'conv_intr2672' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2670' to 'conv_intr2670' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2668' to 'conv_intr2668' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2666' to 'conv_intr2666' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2664' to 'conv_intr2664' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2662' to 'conv_intr2662' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2660' to 'conv_intr2660' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2658' to 'conv_intr2658' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2656' to 'conv_intr2656' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2654' to 'conv_intr2654' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2652' to 'conv_intr2652' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2650' to 'conv_intr2650' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2648' to 'conv_intr2648' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2646' to 'conv_intr2646' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2644' to 'conv_intr2644' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2642' to 'conv_intr2642' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2640' to 'conv_intr2640' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2638' to 'conv_intr2638' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2636' to 'conv_intr2636' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2634' to 'conv_intr2634' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >2632' to 'conv_intr2632' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'conv_intr.4' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:7)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_acc<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'conv_acc' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:247:129)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_acc<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'conv_acc.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:247:129)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_acc<1u, 32u, 32u, 3u, 64u, 1u, 9u, 3u, 3u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'conv_acc.2' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:247:129)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_acc<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'conv_acc.3' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:247:129)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_acc<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'conv_acc.4' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:247:129)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2569' to 'conv2569' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2567' to 'conv2567' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2565' to 'conv2565' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2563' to 'conv2563' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2561' to 'conv2561' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2559' to 'conv2559' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2557' to 'conv2557' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2555' to 'conv2555' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2553' to 'conv2553' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2551' to 'conv2551' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2549' to 'conv2549' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2547' to 'conv2547' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2545' to 'conv2545' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2543' to 'conv2543' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2541' to 'conv2541' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 8u, 8u, 128u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'conv' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2599' to 'conv2599' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2597' to 'conv2597' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2595' to 'conv2595' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2593' to 'conv2593' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2591' to 'conv2591' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2589' to 'conv2589' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2587' to 'conv2587' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2585' to 'conv2585' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2583' to 'conv2583' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2581' to 'conv2581' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2579' to 'conv2579' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2577' to 'conv2577' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2575' to 'conv2575' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2573' to 'conv2573' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2571' to 'conv2571' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 32u, 32u, 64u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'conv.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 32u, 32u, 3u, 64u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 0, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'conv.2' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2629' to 'conv2629' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2627' to 'conv2627' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2625' to 'conv2625' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2623' to 'conv2623' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2621' to 'conv2621' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2619' to 'conv2619' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2617' to 'conv2617' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2615' to 'conv2615' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2613' to 'conv2613' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2611' to 'conv2611' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2609' to 'conv2609' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2607' to 'conv2607' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2605' to 'conv2605' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2603' to 'conv2603' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2601' to 'conv2601' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 16u, 16u, 32u, 16u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'conv.3' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2691' to 'conv2691' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2689' to 'conv2689' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2687' to 'conv2687' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2685' to 'conv2685' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2683' to 'conv2683' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2681' to 'conv2681' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2679' to 'conv2679' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2677' to 'conv2677' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2675' to 'conv2675' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2673' to 'conv2673' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2671' to 'conv2671' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2669' to 'conv2669' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2667' to 'conv2667' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2665' to 'conv2665' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2663' to 'conv2663' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2661' to 'conv2661' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2659' to 'conv2659' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2657' to 'conv2657' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2655' to 'conv2655' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2653' to 'conv2653' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2651' to 'conv2651' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2649' to 'conv2649' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2647' to 'conv2647' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2645' to 'conv2645' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2643' to 'conv2643' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2641' to 'conv2641' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2639' to 'conv2639' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2637' to 'conv2637' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2635' to 'conv2635' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2633' to 'conv2633' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2631' to 'conv2631' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 16u, 16u, 128u, 4u, 1u, 9u, 3u, 3u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'conv.4' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 8u, 8u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2760' to 'bias2760' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 8u, 8u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2759' to 'bias2759' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 8u, 8u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2758' to 'bias2758' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 8u, 8u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2757' to 'bias2757' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 8u, 8u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2756' to 'bias2756' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 8u, 8u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2755' to 'bias2755' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 8u, 8u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2754' to 'bias2754' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 8u, 8u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2753' to 'bias2753' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 8u, 8u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2752' to 'bias2752' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 8u, 8u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2751' to 'bias2751' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 8u, 8u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2750' to 'bias2750' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 8u, 8u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2749' to 'bias2749' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 8u, 8u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2748' to 'bias2748' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 8u, 8u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2747' to 'bias2747' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 8u, 8u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2746' to 'bias2746' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 8u, 8u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'bias' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 32u, 32u, 64u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'bias.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 32u, 32u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2707' to 'bias2707' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 32u, 32u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2706' to 'bias2706' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 32u, 32u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2705' to 'bias2705' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 32u, 32u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2704' to 'bias2704' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 32u, 32u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2703' to 'bias2703' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 32u, 32u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2702' to 'bias2702' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 32u, 32u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2701' to 'bias2701' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 32u, 32u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2700' to 'bias2700' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 32u, 32u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2699' to 'bias2699' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 32u, 32u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2698' to 'bias2698' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 32u, 32u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2697' to 'bias2697' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 32u, 32u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2696' to 'bias2696' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 32u, 32u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2695' to 'bias2695' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 32u, 32u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2694' to 'bias2694' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 32u, 32u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >2693' to 'bias2693' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 32u, 32u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'bias.2' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 16u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2745' to 'bias2745' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 16u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2744' to 'bias2744' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 16u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2743' to 'bias2743' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 16u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2742' to 'bias2742' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 16u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2741' to 'bias2741' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 16u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2740' to 'bias2740' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 16u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2739' to 'bias2739' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 16u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2738' to 'bias2738' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 16u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2737' to 'bias2737' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 16u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2736' to 'bias2736' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 16u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2735' to 'bias2735' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 16u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2734' to 'bias2734' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 16u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2733' to 'bias2733' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 16u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2732' to 'bias2732' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 16u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2731' to 'bias2731' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 16u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2730' to 'bias2730' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 16u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2729' to 'bias2729' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 16u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2728' to 'bias2728' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 16u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2727' to 'bias2727' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 16u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2726' to 'bias2726' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 16u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2725' to 'bias2725' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 16u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2724' to 'bias2724' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 16u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2723' to 'bias2723' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 16u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2722' to 'bias2722' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 16u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2721' to 'bias2721' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 16u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2720' to 'bias2720' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 16u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2719' to 'bias2719' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 16u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2718' to 'bias2718' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 16u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2717' to 'bias2717' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 16u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2716' to 'bias2716' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 16u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2715' to 'bias2715' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 16u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'bias.3' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 16u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2714' to 'bias2714' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 16u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2713' to 'bias2713' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 16u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2712' to 'bias2712' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 16u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2711' to 'bias2711' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 16u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2710' to 'bias2710' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 16u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2709' to 'bias2709' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 16u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >2708' to 'bias2708' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 16u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'bias.4' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'accum_reorder<1u, 8u, 8u, 128u, 16u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'accum_reorder' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:59:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'accum_reorder<1u, 32u, 32u, 64u, 4u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'accum_reorder.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:59:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'accum_reorder<1u, 32u, 32u, 3u, 64u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'accum_reorder.2' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:59:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'accum_reorder<1u, 16u, 16u, 32u, 16u, 1u, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'accum_reorder.3' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:59:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'accum_reorder<1u, 16u, 16u, 128u, 4u, 1u, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'accum_reorder.4' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:59:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'accum_accumulate<1u, 8u, 8u, 128u, 16u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'accum_accumulate' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:98:9)\n",
      "WARNING: [XFORM 203-631] Renaming function 'accum_accumulate<1u, 32u, 32u, 64u, 4u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'accum_accumulate.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:98:9)\n",
      "WARNING: [XFORM 203-631] Renaming function 'accum_accumulate<1u, 32u, 32u, 3u, 64u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'accum_accumulate.2' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:98:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'accum_accumulate<1u, 16u, 16u, 32u, 16u, 1u, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'accum_accumulate.3' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:98:9)\n",
      "WARNING: [XFORM 203-631] Renaming function 'accum_accumulate<1u, 16u, 16u, 128u, 4u, 1u, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'accum_accumulate.4' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:98:9)\n",
      "WARNING: [XFORM 203-631] Renaming function 'accum<1u, 8u, 8u, 128u, 16u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'accum' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:166:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'accum<1u, 32u, 32u, 64u, 4u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'accum.1' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:161:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'accum<1u, 32u, 32u, 3u, 64u, 1u, ap_fixed<32, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'accum.2' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:166:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'accum<1u, 16u, 16u, 32u, 16u, 1u, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'accum.3' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:166:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'accum<1u, 16u, 16u, 128u, 4u, 1u, ap_fixed<32, 7, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'accum.4' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:161:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'MaxPool_9_sliding_window1118' to 'MaxPool_9_sliding_wi' (partition_0/src/MaxPool_9.cpp:9:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'MaxPool_4_squeeze_Conv_5' to 'MaxPool_4_squeeze_Co.2' (partition_0/src/MaxPool_4_squeeze_Conv_5.cpp:18:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'MaxPool_4_sliding_window973' to 'MaxPool_4_sliding_wi' (partition_0/src/MaxPool_4.cpp:9:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'Conv_7_squeeze_Relu_8' to 'Conv_7_squeeze_Relu_.1' (partition_0/src/Conv_7_squeeze_Relu_8.cpp:18:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'Conv_7_sliding_window1020' to 'Conv_7_sliding_windo' (partition_0/src/Conv_7.cpp:10:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'Conv_5_squeeze_Relu_6' to 'Conv_5_squeeze_Relu_.1' (partition_0/src/Conv_5_squeeze_Relu_6.cpp:18:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'Conv_5_sliding_window993' to 'Conv_5_sliding_windo' (partition_0/src/Conv_5.cpp:10:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'Conv_5_sliding_window975' to 'Conv_5_sliding_windo.1' (partition_0/src/Conv_5.cpp:10:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'Conv_2_squeeze_Relu_3' to 'Conv_2_squeeze_Relu_.1' (partition_0/src/Conv_2_squeeze_Relu_3.cpp:18:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'Conv_2_sliding_window923' to 'Conv_2_sliding_windo' (partition_0/src/Conv_2.cpp:10:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'Conv_10_sliding_window1120' to 'Conv_10_sliding_wind' (partition_0/src/Conv_10.cpp:10:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'Conv_0_sliding_window918' to 'Conv_0_sliding_windo' (partition_0/src/Conv_0.cpp:10:1)\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..19'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..138'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..136'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..17'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..40'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..137'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..3'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..125'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..76'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..93'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..122'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..68'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..110'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..73'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..31'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..103'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..46'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..108'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..2'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..13'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..120'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..35'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..10'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..112'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..16'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..27'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..75'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..42'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..100'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..109'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..57'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..83'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..58'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..53'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..25'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..37'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..111'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..48'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..133'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..97'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..134'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..88'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..94'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..92'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..123'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..44'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..32'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..71'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..56'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..89'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..132'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..115'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..49'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..55'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..119'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..140'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..22'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..130'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..141'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..24'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..18'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..26'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..95'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..9'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..77'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..61'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..99'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..80'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..63'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..106'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..135'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..86'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..101'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..43'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..104'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..29'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..8'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..142'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..62'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..126'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..127'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..102'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..34'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..52'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..1'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..7'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..81'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..14'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..66'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..4'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..90'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..91'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..143'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..47'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..50'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..6'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..15'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..60'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..124'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..84'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..59'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..82'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..45'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..36'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..74'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..20'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..114'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..67'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..5'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..96'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..11'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..85'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..21'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..65'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..105'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..70'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..38'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..139'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..23'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..129'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..78'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..39'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..113'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..30'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..98'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..131'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..121'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..128'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..28'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..69'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..116'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..64'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..51'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..117'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..87'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..118'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..107'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..79'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..54'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..12'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..72'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..33'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0..41'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_10_weights.V.0.'.\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'line_buffer[0].V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer.V.V.0.'.\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer.V.V.1.'.\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'line_buffer[0].V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'line_buffer[1].V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[0][0].' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[0][1].' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[1][0].' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[1][1].' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[2][0].' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[2][1].' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'line_buffer[0].V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'line_buffer[1].V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[0][0].' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[0][1].' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[1][0].' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[1][1].' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[2][0].' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[2][1].' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'line_buffer[0].V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'line_buffer[1].V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[0][0].' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[0][1].' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[1][0].' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[1][1].' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[2][0].' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[2][1].' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'line_buffer[0].V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer.V.V.0.'.\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer.V.V.1.'.\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'line_buffer[0].V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'line_buffer[1].V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[0][0].' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[0][1].' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[1][0].' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[1][1].' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[2][0].' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[2][1].' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'line_buffer[0].V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'line_buffer[1].V.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[0][0].' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[0][1].' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[1][0].' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[1][1].' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[2][0].' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[2][1].' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'cache.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/pool.hpp:55).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'cache.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/pool.hpp:55).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAR' intra dependency for variable 'acc.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:98).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'acc.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:98).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAR' intra dependency for variable 'acc.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:98).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'acc.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:98).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAR' intra dependency for variable 'acc.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:98).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'acc.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:98).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAR' intra dependency for variable 'acc.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:98).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'acc.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:98).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAR' intra dependency for variable 'acc.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:98).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'acc.V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:98).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'port_cache[0].i.i' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:72).\n",
      "INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 294912 on port 'wr_hw' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:66:13). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.\n",
      "INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 3072 on port 'in_hw' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:66:13). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122) in function 'squeeze_out1019'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122) in function 'squeeze_out.3'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122) in function 'squeeze_out.2'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122) in function 'squeeze_out.1'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122) in function 'squeeze_out'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64) in function 'squeeze_in.4'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64) in function 'squeeze_in.3'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64) in function 'squeeze_in.2'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64) in function 'squeeze_in.1'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64) in function 'squeeze_in'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'batch_row_col_channel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249) in function 'sliding_window_out.6'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'batch_row_col_channel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249) in function 'sliding_window_out.5'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'batch_row_col_channel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249) in function 'sliding_window_out.4'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'batch_row_col_channel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249) in function 'sliding_window_out.3'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'batch_row_col_channel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249) in function 'sliding_window_out.2'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'batch_row_col_channel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249) in function 'sliding_window_out.1'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'batch_row_col_channel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249) in function 'sliding_window_out'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'batch_row_col_channel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81) in function 'sliding_window_line_.6'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'batch_row_col_channel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81) in function 'sliding_window_line_.5'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'batch_row_col_channel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81) in function 'sliding_window_line_.4'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'batch_row_col_channel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81) in function 'sliding_window_line_.3'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'batch_row_col_channel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81) in function 'sliding_window_line_.2'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'batch_row_col_channel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81) in function 'sliding_window_line_.1'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'batch_row_col_channel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81) in function 'sliding_window_line_'.\n",
      "INFO: [XFORM 203-531] Rewinding loop (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp:49) in function 'relu.1'.\n",
      "INFO: [XFORM 203-531] Rewinding loop (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp:49) in function 'relu'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/pool.hpp:58) in function 'pool.1'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/pool.hpp:58) in function 'pool'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:64) in function 'glue.4'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:64) in function 'glue.3'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:64) in function 'glue.2'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:64) in function 'glue.1'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:64) in function 'glue'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:109) in function 'fork.4'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:109) in function 'fork.3'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:109) in function 'fork.2'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:109) in function 'fork.1'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:109) in function 'fork'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2692'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2690'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2688'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2686'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2684'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2682'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2680'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2678'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2676'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2674'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2672'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2670'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2668'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2666'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2664'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2662'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2660'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2658'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2656'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2654'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2652'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2650'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2648'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2646'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2644'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2642'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2640'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2638'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2636'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2634'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2632'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2630'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2628'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2626'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2624'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2622'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2620'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2618'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2616'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2614'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2612'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2610'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2608'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2606'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2604'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2602'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2600'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2598'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2596'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2594'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2592'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2590'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2588'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2586'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2584'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2582'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2580'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2578'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2576'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2574'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2572'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2570'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2568'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2566'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2564'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2562'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2560'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2558'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2556'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2554'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2552'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2550'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2548'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2546'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2544'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr2542'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr.4'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr.3'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr.2'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr.1'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'acc_pixel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:247) in function 'conv_acc.4'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'acc_pixel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:247) in function 'conv_acc.3'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'acc_pixel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:247) in function 'conv_acc.2'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'acc_pixel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:247) in function 'conv_acc.1'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'acc_pixel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:247) in function 'conv_acc'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2760'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2759'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2758'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2757'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2756'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2755'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2754'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2753'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2752'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2751'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2750'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2749'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2748'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2747'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2746'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2745'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2744'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2743'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2742'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2741'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2740'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2739'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2738'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2737'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2736'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2735'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2734'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2733'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2732'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2731'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2730'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2729'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2728'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2727'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2726'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2725'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2724'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2723'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2722'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2721'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2720'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2719'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2718'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2717'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2716'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2715'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2714'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2713'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2712'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2711'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2710'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2709'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2708'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2707'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2706'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2705'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2704'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2703'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2702'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2701'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2700'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2699'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2698'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2697'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2696'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2695'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2694'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias2693'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias.4'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias.3'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias.2'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias.1'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:59) in function 'accum_reorder.4'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:59) in function 'accum_reorder.3'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:59) in function 'accum_reorder.2'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:59) in function 'accum_reorder.1'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:59) in function 'accum_reorder'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_channel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:109) in function 'accum_accumulate.4'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_channel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:109) in function 'accum_accumulate.3'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_channel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:109) in function 'accum_accumulate.2'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_channel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:109) in function 'accum_accumulate.1'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_channel_loop' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/accum.hpp:109) in function 'accum_accumulate'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_loop' in function 'squeeze_out1019'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_loop' in function 'squeeze_out.3'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_loop' in function 'squeeze_out.2'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_loop' in function 'squeeze_out.1'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_loop' in function 'squeeze_out'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_loop' in function 'squeeze_in.4'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_loop' in function 'squeeze_in.3'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_loop' in function 'squeeze_in.2'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_loop' in function 'squeeze_in.1'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_loop' in function 'squeeze_in'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'batch_row_col_channel_loop' in function 'sliding_window_out.6'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'batch_row_col_channel_loop' in function 'sliding_window_out.5'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'batch_row_col_channel_loop' in function 'sliding_window_out.4'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'batch_row_col_channel_loop' in function 'sliding_window_out.3'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'batch_row_col_channel_loop' in function 'sliding_window_out.2'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'batch_row_col_channel_loop' in function 'sliding_window_out.1'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'batch_row_col_channel_loop' in function 'sliding_window_out'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'batch_row_col_channel_loop' in function 'sliding_window_line_.6'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'batch_row_col_channel_loop' in function 'sliding_window_line_.5'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'batch_row_col_channel_loop' in function 'sliding_window_line_.4'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'batch_row_col_channel_loop' in function 'sliding_window_line_.3'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'batch_row_col_channel_loop' in function 'sliding_window_line_.2'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'batch_row_col_channel_loop' in function 'sliding_window_line_.1'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'batch_row_col_channel_loop' in function 'sliding_window_line_'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'relu.1'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'relu'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_loop' in function 'pool.1'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_loop' in function 'pool'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_loop' in function 'glue.4'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_loop' in function 'glue.3'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_loop' in function 'glue.2'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_loop' in function 'glue.1'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_loop' in function 'glue'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_loop' in function 'fork.4'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_loop' in function 'fork.3'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_loop' in function 'fork.2'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_loop' in function 'fork.1'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_loop' in function 'fork'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2692'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2690'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2688'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2686'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2684'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2682'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2680'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2678'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2676'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2674'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2672'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2670'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2668'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2666'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2664'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2662'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2660'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2658'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2656'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2654'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2652'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2650'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2648'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2646'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2644'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2642'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2640'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2638'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2636'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2634'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2632'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2630'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2628'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2626'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2624'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2622'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2620'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2618'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2616'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2614'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2612'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2610'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2608'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2606'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2604'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2602'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2600'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2598'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2596'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2594'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2592'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2590'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2588'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2586'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2584'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2582'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2580'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2578'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2576'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2574'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2572'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2570'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2568'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2566'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2564'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2562'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2560'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2558'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2556'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2554'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2552'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2550'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2548'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2546'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2544'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr2542'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr.4'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr.3'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr.2'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr.1'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'acc_pixel_loop' in function 'conv_acc.4'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'acc_pixel_loop' in function 'conv_acc.3'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'acc_pixel_loop' in function 'conv_acc.2'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'acc_pixel_loop' in function 'conv_acc.1'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'acc_pixel_loop' in function 'conv_acc'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2760'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2759'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2758'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2757'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2756'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2755'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2754'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2753'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2752'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2751'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2750'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2749'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2748'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2747'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2746'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2745'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2744'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2743'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2742'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2741'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2740'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2739'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2738'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2737'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2736'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2735'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2734'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2733'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2732'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2731'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2730'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2729'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2728'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2727'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2726'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2725'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2724'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2723'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2722'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2721'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2720'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2719'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2718'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2717'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2716'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2715'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2714'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2713'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2712'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2711'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2710'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2709'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2708'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2707'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2706'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2705'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2704'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2703'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2702'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2701'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2700'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2699'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2698'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2697'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2696'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2695'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2694'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias2693'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias.4'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias.3'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias.2'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias.1'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'accum_reorder.4'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'accum_reorder.3'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'accum_reorder.2'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'accum_reorder.1'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'accum_reorder'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_channel_loop' in function 'accum_accumulate.4'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_channel_loop' in function 'accum_accumulate.3'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_channel_loop' in function 'accum_accumulate.2'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_channel_loop' in function 'accum_accumulate.1'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_channel_loop' in function 'accum_accumulate'.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.2.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.2.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.2.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.2.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.2.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.2.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.2.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.2.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.2.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.1.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.1.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.1.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.1.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.1.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.1.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.1.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.1.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.1.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.3.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.3.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.3.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.3.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.3.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.3.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.3.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.3.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.3.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.4.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.4.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.4.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.4.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.4.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.4.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.4.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.4.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.4.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 01:15:33 ; elapsed = 01:18:23 . Memory (MB): peak = 10740.137 ; gain = 10062.023 ; free physical = 13188 ; free virtual = 26703\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'fpgaconvnet_ip' ...\n",
      "WARNING: [SYN 201-103] Legalizing function name 'sliding_window_line_.3' to 'sliding_window_line_3'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'sliding_window_out.3' to 'sliding_window_out_3'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'sliding_window.3' to 'sliding_window_3'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'fork.2' to 'fork_2'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_intr.2' to 'conv_intr_2'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_mul.2' to 'conv_mul_2'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_acc.2' to 'conv_acc_2'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv.2' to 'conv_2'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'accum_reorder.2' to 'accum_reorder_2'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'accum_accumulate.2' to 'accum_accumulate_2'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'accum.2' to 'accum_2'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'glue.1' to 'glue_1'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'bias.1' to 'bias_1'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'sliding_window_line_.1' to 'sliding_window_line_1'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'sliding_window_out.1' to 'sliding_window_out_1'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'sliding_window.1' to 'sliding_window_1'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'fork.1' to 'fork_1'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_intr.1' to 'conv_intr_1'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_mul.1' to 'conv_mul_1'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_acc.1' to 'conv_acc_1'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv.1' to 'conv_1'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'accum_reorder.1' to 'accum_reorder_1'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'accum_accumulate.1' to 'accum_accumulate_1'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'accum.1' to 'accum_1'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'glue.2' to 'glue_2'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'bias.2' to 'bias_2'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'squeeze_in.1' to 'squeeze_in_1'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'squeeze_out.1' to 'squeeze_out_1'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'squeeze.1' to 'squeeze_1'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'Conv_2_squeeze_Relu_.1' to 'Conv_2_squeeze_Relu_1_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'sliding_window_line_.2' to 'sliding_window_line_2'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'sliding_window_out.2' to 'sliding_window_out_2'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'sliding_window.2' to 'sliding_window_2'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'pool.1' to 'pool_1'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'squeeze_in.2' to 'squeeze_in_2'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'squeeze_out.2' to 'squeeze_out_2'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'squeeze.2' to 'squeeze_2'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'MaxPool_4_squeeze_Co.2' to 'MaxPool_4_squeeze_Co_2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'sliding_window_line_.4' to 'sliding_window_line_4'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'sliding_window_out.4' to 'sliding_window_out_4'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'sliding_window.4' to 'sliding_window_4'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'Conv_5_sliding_windo.1' to 'Conv_5_sliding_windo_1'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'fork.3' to 'fork_3'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_intr.3' to 'conv_intr_3'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_mul.3' to 'conv_mul_3'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_acc.3' to 'conv_acc_3'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv.3' to 'conv_3'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'accum_reorder.3' to 'accum_reorder_3'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'accum_accumulate.3' to 'accum_accumulate_3'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'accum.3' to 'accum_3'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'glue.3' to 'glue_3'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'bias.4' to 'bias_4'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'squeeze_in.3' to 'squeeze_in_3'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'squeeze.3' to 'squeeze_3'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'Conv_5_squeeze_Relu_.1' to 'Conv_5_squeeze_Relu_1_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu.1' to 'relu_1'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'sliding_window_line_.5' to 'sliding_window_line_5'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'sliding_window_out.5' to 'sliding_window_out_5'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'sliding_window.5' to 'sliding_window_5'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'fork.4' to 'fork_4'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_intr.4' to 'conv_intr_4'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_mul.4' to 'conv_mul_4'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_acc.4' to 'conv_acc_4'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv.4' to 'conv_4'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'accum_reorder.4' to 'accum_reorder_4'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'accum_accumulate.4' to 'accum_accumulate_4'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'accum.4' to 'accum_4'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'glue.4' to 'glue_4'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'bias.3' to 'bias_3'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'squeeze_in.4' to 'squeeze_in_4'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'squeeze_out.3' to 'squeeze_out_3'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'squeeze.4' to 'squeeze_4'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'Conv_7_squeeze_Relu_.1' to 'Conv_7_squeeze_Relu_1_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'sliding_window_line_.6' to 'sliding_window_line_6'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'sliding_window_out.6' to 'sliding_window_out_6'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'sliding_window.6' to 'sliding_window_6'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'sliding_window_line_' to 'sliding_window_line_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'fork' to 'fork_r'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'process' to 'process_r'.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mem_read' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'read_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4806.53 seconds; current allocated memory: 1.069 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 1.069 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'weights_reloading' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'coarse_filter_kernel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 1.072 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 21.27 seconds; current allocated memory: 1.075 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'reload_weights' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 20.23 seconds; current allocated memory: 1.076 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 8.9 seconds; current allocated memory: 1.078 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mem_read253830' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'read_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 9.12 seconds; current allocated memory: 1.078 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.19 seconds; current allocated memory: 1.078 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'sliding_window_line_3' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'batch_row_col_channel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.32 seconds; current allocated memory: 1.079 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.78 seconds; current allocated memory: 1.079 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'sliding_window_out_3' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'batch_row_col_channel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.29 seconds; current allocated memory: 1.080 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.8 seconds; current allocated memory: 1.080 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'sliding_window_3' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.03 seconds; current allocated memory: 1.080 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 1.081 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_0_sliding_windo' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 1.081 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 1.081 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'fork_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 1.081 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.99 seconds; current allocated memory: 1.081 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_0_fork919' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.05 seconds; current allocated memory: 1.081 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 1.082 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 1.082 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.93 seconds; current allocated memory: 1.083 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_mul_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'mul_pixel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.02 seconds; current allocated memory: 1.083 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.94 seconds; current allocated memory: 1.084 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_acc_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'acc_pixel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.03 seconds; current allocated memory: 1.084 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 1.084 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 1.084 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.08 seconds; current allocated memory: 1.085 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_0_conv920' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.08 seconds; current allocated memory: 1.085 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 1.085 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'accum_reorder_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 1.086 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.5 seconds; current allocated memory: 1.087 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'accum_accumulate_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_channel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.89 seconds; current allocated memory: 1.089 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.67 seconds; current allocated memory: 1.090 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'accum_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.68 seconds; current allocated memory: 1.090 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.11 seconds; current allocated memory: 1.092 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_0_accum921' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.99 seconds; current allocated memory: 1.092 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.092 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'glue_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 1.092 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 1.092 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_0_glue' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 1.092 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1.092 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.092 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 1.092 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_0_bias922' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 1.092 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.092 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_0' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.093 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.92 seconds; current allocated memory: 1.093 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.06 seconds; current allocated memory: 1.094 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.69 seconds; current allocated memory: 1.094 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.7 seconds; current allocated memory: 1.094 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1.094 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Relu_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.094 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.094 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'sliding_window_line_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'batch_row_col_channel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 1.095 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4 seconds; current allocated memory: 1.096 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'sliding_window_out_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'batch_row_col_channel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.07 seconds; current allocated memory: 1.096 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.9 seconds; current allocated memory: 1.096 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'sliding_window_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.11 seconds; current allocated memory: 1.096 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 1.097 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_2_sliding_windo' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 1.097 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 1.097 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'fork_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.43 seconds; current allocated memory: 1.098 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 7.47 seconds; current allocated memory: 1.100 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_2_fork924' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 7.36 seconds; current allocated memory: 1.100 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.29 seconds; current allocated memory: 1.101 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.55 seconds; current allocated memory: 1.102 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.07 seconds; current allocated memory: 1.103 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_mul_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'mul_pixel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.34 seconds; current allocated memory: 1.103 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.95 seconds; current allocated memory: 1.103 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_acc_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'acc_pixel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.09 seconds; current allocated memory: 1.103 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 1.104 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 1.104 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.54 seconds; current allocated memory: 1.104 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_2_conv925' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.39 seconds; current allocated memory: 1.105 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 1.105 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'accum_reorder_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 1.105 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 1.105 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'accum_accumulate_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_channel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 1.105 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 1.105 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'accum_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 1.106 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 1.106 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_2_accum926' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 1.106 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 1.106 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2600' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 1.106 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.08 seconds; current allocated memory: 1.107 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2599' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4 seconds; current allocated memory: 1.107 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.52 seconds; current allocated memory: 1.108 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_2_conv927' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.52 seconds; current allocated memory: 1.108 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 1.108 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_2_accum928' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 1.108 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.108 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2598' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 1.109 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.1 seconds; current allocated memory: 1.110 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2597' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.08 seconds; current allocated memory: 1.110 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.44 seconds; current allocated memory: 1.110 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_2_conv929' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.48 seconds; current allocated memory: 1.111 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 1.111 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_2_accum930' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 1.111 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.111 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2596' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 1.111 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.14 seconds; current allocated memory: 1.112 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2595' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.1 seconds; current allocated memory: 1.112 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.46 seconds; current allocated memory: 1.113 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_2_conv931' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.41 seconds; current allocated memory: 1.113 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 1.113 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_2_accum932' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 1.113 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.113 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2594' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 1.114 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.25 seconds; current allocated memory: 1.115 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2593' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.16 seconds; current allocated memory: 1.115 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.5 seconds; current allocated memory: 1.116 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_2_conv933' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.42 seconds; current allocated memory: 1.116 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 1.116 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_2_accum934' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 1.116 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.116 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2592' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 1.116 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.04 seconds; current allocated memory: 1.117 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2591' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.12 seconds; current allocated memory: 1.117 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.46 seconds; current allocated memory: 1.118 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_2_conv935' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.4 seconds; current allocated memory: 1.118 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 1.118 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_2_accum936' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 1.118 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.118 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2590' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 1.119 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.84 seconds; current allocated memory: 1.120 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2589' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.11 seconds; current allocated memory: 1.120 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.41 seconds; current allocated memory: 1.121 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_2_conv937' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.47 seconds; current allocated memory: 1.121 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 1.121 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_2_accum938' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 1.121 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.121 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2588' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 1.122 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4 seconds; current allocated memory: 1.122 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2587' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.1 seconds; current allocated memory: 1.123 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.38 seconds; current allocated memory: 1.123 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_2_conv939' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.43 seconds; current allocated memory: 1.123 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 1.123 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_2_accum940' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 1.124 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.124 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2586' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 1.124 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.26 seconds; current allocated memory: 1.125 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2585' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.09 seconds; current allocated memory: 1.125 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.55 seconds; current allocated memory: 1.126 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_2_conv941' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.39 seconds; current allocated memory: 1.126 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 1.126 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_2_accum942' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 1.126 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.126 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2584' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 1.127 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.13 seconds; current allocated memory: 1.127 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2583' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.01 seconds; current allocated memory: 1.128 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.5 seconds; current allocated memory: 1.128 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_2_conv943' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.45 seconds; current allocated memory: 1.128 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 1.129 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_2_accum944' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 1.129 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.129 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2582' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 1.129 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.1 seconds; current allocated memory: 1.130 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2581' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.22 seconds; current allocated memory: 1.130 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.69 seconds; current allocated memory: 1.131 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_2_conv945' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.44 seconds; current allocated memory: 1.131 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 1.131 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_2_accum946' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 1.131 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 1.131 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2580' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 1.132 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.15 seconds; current allocated memory: 1.133 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2579' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.08 seconds; current allocated memory: 1.133 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.58 seconds; current allocated memory: 1.133 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_2_conv947' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.47 seconds; current allocated memory: 1.133 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 1.134 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_2_accum948' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 1.134 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.134 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2578' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 1.134 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.08 seconds; current allocated memory: 1.135 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2577' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.12 seconds; current allocated memory: 1.135 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.4 seconds; current allocated memory: 1.136 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_2_conv949' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.52 seconds; current allocated memory: 1.136 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 1.136 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_2_accum950' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 1.136 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 1.136 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2576' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 1.137 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.19 seconds; current allocated memory: 1.138 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2575' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.77 seconds; current allocated memory: 1.138 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.62 seconds; current allocated memory: 1.138 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_2_conv951' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.46 seconds; current allocated memory: 1.139 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 1.139 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_2_accum952' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 1.139 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 1.139 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2574' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 1.139 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.29 seconds; current allocated memory: 1.140 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2573' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.19 seconds; current allocated memory: 1.140 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.82 seconds; current allocated memory: 1.141 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_2_conv953' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.42 seconds; current allocated memory: 1.141 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 1.141 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_2_accum954' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 1.141 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.141 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2572' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 1.142 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.04 seconds; current allocated memory: 1.143 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2571' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.13 seconds; current allocated memory: 1.143 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.57 seconds; current allocated memory: 1.144 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_2_conv955' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.5 seconds; current allocated memory: 1.144 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 1.144 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_2_accum956' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 1.144 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.144 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'glue_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 1.144 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.17 seconds; current allocated memory: 1.145 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_2_glue' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.06 seconds; current allocated memory: 1.145 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 1.145 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 1.146 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 1.146 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_2_bias957' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 1.146 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 1.146 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2707' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 1.146 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 1.146 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_2_bias958' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 1.146 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.146 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2706' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 1.146 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 1.146 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_2_bias959' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 1.146 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.147 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2705' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 1.147 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 1.147 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_2_bias960' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 1.147 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.147 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2704' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 1.147 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 1.147 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_2_bias961' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 1.147 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.147 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2703' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 1.147 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 1.148 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_2_bias962' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 1.148 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 1.148 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2702' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 1.148 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 1.148 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_2_bias963' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 1.148 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.148 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2701' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 1.148 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 1.148 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_2_bias964' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 1.148 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.148 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2700' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 1.149 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 1.149 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_2_bias965' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 1.149 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.149 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2699' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 1.149 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 1.149 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_2_bias966' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 1.149 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 1.149 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2698' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 1.149 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 1.149 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_2_bias967' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 1.149 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.150 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2697' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 1.150 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 1.150 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_2_bias968' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 1.150 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.150 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2696' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 1.150 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 1.150 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_2_bias969' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 1.150 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.150 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2695' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 1.150 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 1.151 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_2_bias970' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 1.151 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 1.151 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2694' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 1.151 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 1.151 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_2_bias971' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 1.151 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 1.151 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2693' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 1.151 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 1.151 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_2_bias972' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 1.151 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 1.151 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 1.153 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 18.53 seconds; current allocated memory: 1.159 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'squeeze_in_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_loop'.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'squeeze_in_1' (Loop: pixel_channel_loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)\n",
      "   between fifo write on port 'out_48_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71) and fifo write on port 'out_48_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71).\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'squeeze_in_1' (Loop: pixel_channel_loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)\n",
      "   between fifo write on port 'out_48_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71) and fifo write on port 'out_48_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71).\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'squeeze_in_1' (Loop: pixel_channel_loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)\n",
      "   between fifo write on port 'out_48_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71) and fifo write on port 'out_48_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71).\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'squeeze_in_1' (Loop: pixel_channel_loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)\n",
      "   between fifo write on port 'out_48_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71) and fifo write on port 'out_48_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71).\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'squeeze_in_1' (Loop: pixel_channel_loop): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)\n",
      "   between fifo write on port 'out_48_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71) and fifo write on port 'out_48_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71).\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'squeeze_in_1' (Loop: pixel_channel_loop): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)\n",
      "   between fifo write on port 'out_48_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71) and fifo write on port 'out_48_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71).\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 17.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 45.58 seconds; current allocated memory: 1.361 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 36.7 seconds; current allocated memory: 1.365 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'squeeze_out_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 38.13 seconds; current allocated memory: 1.367 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.12 seconds; current allocated memory: 1.368 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'squeeze_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.52 seconds; current allocated memory: 1.368 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.29 seconds; current allocated memory: 1.370 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_2_squeeze_Relu_1_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.37 seconds; current allocated memory: 1.370 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 1.370 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Relu_3_relu' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 1.370 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 1.370 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Relu_3' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 1.370 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 1.370 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'sliding_window_line_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'batch_row_col_channel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 1.370 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.03 seconds; current allocated memory: 1.371 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'sliding_window_out_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'batch_row_col_channel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.17 seconds; current allocated memory: 1.371 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.79 seconds; current allocated memory: 1.371 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'sliding_window_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.5 seconds; current allocated memory: 1.372 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 1.372 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'MaxPool_4_sliding_wi' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 1.372 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 1.372 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pool_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 1.372 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 1.372 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'MaxPool_4_pool974' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 1.372 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 1.372 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'MaxPool_4' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 1.372 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 1.373 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'squeeze_in_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 1.374 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.37 seconds; current allocated memory: 1.375 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'squeeze_out_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_loop'.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'squeeze_out_2' (Loop: pixel_channel_loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)\n",
      "   between fifo read on port 'in_42_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129) and fifo read on port 'in_42_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129).\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 5.18 seconds; current allocated memory: 1.377 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 5.71 seconds; current allocated memory: 1.379 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'squeeze_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 5.72 seconds; current allocated memory: 1.379 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.1 seconds; current allocated memory: 1.380 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'MaxPool_4_squeeze_Co_2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.05 seconds; current allocated memory: 1.380 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 1.380 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'sliding_window_line_4' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'batch_row_col_channel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 1.381 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.9 seconds; current allocated memory: 1.382 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'sliding_window_out_4' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'batch_row_col_channel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.19 seconds; current allocated memory: 1.382 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.02 seconds; current allocated memory: 1.383 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'sliding_window_4' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.93 seconds; current allocated memory: 1.383 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.05 seconds; current allocated memory: 1.383 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_5_sliding_windo_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 1.383 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 1.383 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'fork_3' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 1.384 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.67 seconds; current allocated memory: 1.385 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_5_fork976' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.57 seconds; current allocated memory: 1.385 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.87 seconds; current allocated memory: 1.386 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr_3' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.11 seconds; current allocated memory: 1.386 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.03 seconds; current allocated memory: 1.387 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_mul_3' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'mul_pixel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.31 seconds; current allocated memory: 1.387 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.13 seconds; current allocated memory: 1.388 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_acc_3' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'acc_pixel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.02 seconds; current allocated memory: 1.388 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 1.388 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_3' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 1.388 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.44 seconds; current allocated memory: 1.389 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_5_conv977' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.5 seconds; current allocated memory: 1.389 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 1.389 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'accum_reorder_3' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 1.389 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.48 seconds; current allocated memory: 1.390 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'accum_accumulate_3' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_channel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.73 seconds; current allocated memory: 1.390 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.83 seconds; current allocated memory: 1.391 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'accum_3' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.9 seconds; current allocated memory: 1.391 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.3 seconds; current allocated memory: 1.391 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_5_accum978' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.25 seconds; current allocated memory: 1.391 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 1.391 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2630' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 1.392 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.98 seconds; current allocated memory: 1.392 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2629' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.15 seconds; current allocated memory: 1.393 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.54 seconds; current allocated memory: 1.393 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_5_conv979' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.66 seconds; current allocated memory: 1.393 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 1.394 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_5_accum980' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 1.394 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 1.394 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2628' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 1.394 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.33 seconds; current allocated memory: 1.395 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2627' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.97 seconds; current allocated memory: 1.395 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.59 seconds; current allocated memory: 1.396 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_5_conv981' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.48 seconds; current allocated memory: 1.396 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 1.396 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_5_accum982' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 1.396 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 1.396 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2626' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 1.397 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.98 seconds; current allocated memory: 1.398 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2625' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.22 seconds; current allocated memory: 1.398 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.51 seconds; current allocated memory: 1.398 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_5_conv983' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.46 seconds; current allocated memory: 1.399 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 1.399 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_5_accum984' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 1.399 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 1.399 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2624' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 1.399 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.21 seconds; current allocated memory: 1.400 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2623' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.33 seconds; current allocated memory: 1.400 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.54 seconds; current allocated memory: 1.401 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_5_conv985' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.52 seconds; current allocated memory: 1.401 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 1.401 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_5_accum986' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 1.401 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.401 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2622' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 1.402 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.2 seconds; current allocated memory: 1.403 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2621' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.22 seconds; current allocated memory: 1.403 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.59 seconds; current allocated memory: 1.404 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_5_conv987' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.48 seconds; current allocated memory: 1.404 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 1.404 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_5_accum988' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 1.404 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.404 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2620' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 1.404 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.13 seconds; current allocated memory: 1.405 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2619' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.1 seconds; current allocated memory: 1.405 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.55 seconds; current allocated memory: 1.406 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_5_conv989' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.27 seconds; current allocated memory: 1.406 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 1.406 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_5_accum990' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 1.406 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.406 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2618' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 1.407 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.26 seconds; current allocated memory: 1.408 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2617' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.08 seconds; current allocated memory: 1.408 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.49 seconds; current allocated memory: 1.409 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_5_conv991' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.4 seconds; current allocated memory: 1.409 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 1.409 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_5_accum992' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 1.409 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 1.409 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_5_sliding_windo' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 1.409 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 1.409 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_5_fork994' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 1.409 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.89 seconds; current allocated memory: 1.410 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2616' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.16 seconds; current allocated memory: 1.411 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.25 seconds; current allocated memory: 1.411 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2615' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.87 seconds; current allocated memory: 1.412 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.63 seconds; current allocated memory: 1.412 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_5_conv995' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.48 seconds; current allocated memory: 1.412 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 1.412 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_5_accum996' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 1.413 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 1.413 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2614' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 1.413 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.14 seconds; current allocated memory: 1.414 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2613' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.22 seconds; current allocated memory: 1.414 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.42 seconds; current allocated memory: 1.415 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_5_conv997' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.42 seconds; current allocated memory: 1.415 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 1.415 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_5_accum998' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 1.415 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 1.415 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2612' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 1.416 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.95 seconds; current allocated memory: 1.416 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2611' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.08 seconds; current allocated memory: 1.417 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.51 seconds; current allocated memory: 1.417 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_5_conv999' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.5 seconds; current allocated memory: 1.417 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 1.418 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_5_accum1000' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 1.418 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 1.418 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2610' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 1.418 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.06 seconds; current allocated memory: 1.419 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2609' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.16 seconds; current allocated memory: 1.419 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.49 seconds; current allocated memory: 1.420 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_5_conv1001' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.42 seconds; current allocated memory: 1.420 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 1.420 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_5_accum1002' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 1.420 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 1.420 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2608' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 1.421 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.15 seconds; current allocated memory: 1.422 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2607' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.42 seconds; current allocated memory: 1.422 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.53 seconds; current allocated memory: 1.422 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_5_conv1003' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.51 seconds; current allocated memory: 1.422 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 1.423 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_5_accum1004' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 1.423 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 1.423 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2606' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 1.423 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.11 seconds; current allocated memory: 1.424 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2605' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.17 seconds; current allocated memory: 1.424 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.75 seconds; current allocated memory: 1.425 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_5_conv1005' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.52 seconds; current allocated memory: 1.425 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 1.425 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_5_accum1006' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 1.425 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 1.425 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2604' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 1.426 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.25 seconds; current allocated memory: 1.427 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2603' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.04 seconds; current allocated memory: 1.427 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.51 seconds; current allocated memory: 1.428 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_5_conv1007' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.53 seconds; current allocated memory: 1.428 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 1.428 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_5_accum1008' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 1.428 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 1.428 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2602' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 1.428 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.02 seconds; current allocated memory: 1.429 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2601' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.27 seconds; current allocated memory: 1.429 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.83 seconds; current allocated memory: 1.430 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_5_conv1009' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.63 seconds; current allocated memory: 1.430 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 1.430 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_5_accum1010' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 1.430 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 1.430 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'glue_3' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 1.431 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.93 seconds; current allocated memory: 1.431 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_5_glue' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.93 seconds; current allocated memory: 1.431 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 1.432 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias_4' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 1.432 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 1.432 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_5_bias1011' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 1.432 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 1.432 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2714' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 1.432 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 1.432 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_5_bias1012' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 1.432 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 1.432 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2713' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 1.432 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 1.433 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_5_bias1013' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 1.433 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 1.433 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2712' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 1.433 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 1.433 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_5_bias1014' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 1.433 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 1.433 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2711' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 1.433 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 1.433 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_5_bias1015' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 1.433 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 1.433 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2710' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 1.434 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 1.434 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_5_bias1016' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 1.434 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 1.434 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2709' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 1.434 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 1.434 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_5_bias1017' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 1.434 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 1.434 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2708' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 1.434 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 1.435 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_5_bias1018' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 1.435 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 1.435 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_5' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 1.436 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 17.92 seconds; current allocated memory: 1.442 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'squeeze_in_3' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_loop'.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'squeeze_in_3' (Loop: pixel_channel_loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)\n",
      "   between fifo write on port 'out_88_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71) and fifo write on port 'out_88_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71).\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'squeeze_in_3' (Loop: pixel_channel_loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)\n",
      "   between fifo write on port 'out_88_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71) and fifo write on port 'out_88_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71).\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'squeeze_in_3' (Loop: pixel_channel_loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)\n",
      "   between fifo write on port 'out_88_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71) and fifo write on port 'out_88_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71).\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'squeeze_in_3' (Loop: pixel_channel_loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)\n",
      "   between fifo write on port 'out_88_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71) and fifo write on port 'out_88_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71).\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'squeeze_in_3' (Loop: pixel_channel_loop): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)\n",
      "   between fifo write on port 'out_88_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71) and fifo write on port 'out_88_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71).\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 9.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 43.03 seconds; current allocated memory: 1.685 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 38.9 seconds; current allocated memory: 1.698 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'squeeze_out1019' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 41.15 seconds; current allocated memory: 1.701 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 8.29 seconds; current allocated memory: 1.712 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'squeeze_3' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 7.78 seconds; current allocated memory: 1.712 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 8.02 seconds; current allocated memory: 1.715 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_5_squeeze_Relu_1_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 8.23 seconds; current allocated memory: 1.715 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 1.715 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 1.715 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.64 seconds; current allocated memory: 1.715 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Relu_6_relu' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.66 seconds; current allocated memory: 1.715 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.716 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Relu_6' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 1.716 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.716 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'sliding_window_line_5' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'batch_row_col_channel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 1.716 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.96 seconds; current allocated memory: 1.717 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'sliding_window_out_5' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'batch_row_col_channel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.12 seconds; current allocated memory: 1.717 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.02 seconds; current allocated memory: 1.718 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'sliding_window_5' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.07 seconds; current allocated memory: 1.718 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 1.718 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_sliding_windo' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 1.718 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 1.718 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'fork_4' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.46 seconds; current allocated memory: 1.720 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 12.82 seconds; current allocated memory: 1.723 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_fork1021' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 12.92 seconds; current allocated memory: 1.724 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 6.22 seconds; current allocated memory: 1.726 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr_4' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 6.32 seconds; current allocated memory: 1.727 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.18 seconds; current allocated memory: 1.728 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_mul_4' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'mul_pixel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.37 seconds; current allocated memory: 1.728 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.07 seconds; current allocated memory: 1.728 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_acc_4' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'acc_pixel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.12 seconds; current allocated memory: 1.728 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 1.729 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_4' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 1.729 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.42 seconds; current allocated memory: 1.730 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_conv1022' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.6 seconds; current allocated memory: 1.730 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 1.730 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'accum_reorder_4' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 1.730 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 1.730 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'accum_accumulate_4' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_channel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 1.730 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.14 seconds; current allocated memory: 1.731 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'accum_4' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.13 seconds; current allocated memory: 1.731 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 1.731 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_accum1023' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 1.731 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 1.731 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2692' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 1.731 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.2 seconds; current allocated memory: 1.732 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2691' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.12 seconds; current allocated memory: 1.732 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.72 seconds; current allocated memory: 1.733 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_conv1024' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.48 seconds; current allocated memory: 1.733 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 1.733 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_accum1025' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 1.733 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 1.733 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2690' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 1.734 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.89 seconds; current allocated memory: 1.735 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2689' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.93 seconds; current allocated memory: 1.735 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.57 seconds; current allocated memory: 1.735 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_conv1026' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.54 seconds; current allocated memory: 1.736 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 1.736 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_accum1027' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 1.736 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 1.736 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2688' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 1.736 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.08 seconds; current allocated memory: 1.737 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2687' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.06 seconds; current allocated memory: 1.737 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.55 seconds; current allocated memory: 1.738 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_conv1028' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.49 seconds; current allocated memory: 1.738 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 1.738 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_accum1029' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 1.738 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 1.738 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2686' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 1.739 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.99 seconds; current allocated memory: 1.740 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2685' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.91 seconds; current allocated memory: 1.740 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.58 seconds; current allocated memory: 1.740 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_conv1030' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.61 seconds; current allocated memory: 1.741 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 1.741 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_accum1031' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 1.741 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 1.741 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2684' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 1.741 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.04 seconds; current allocated memory: 1.742 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2683' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.11 seconds; current allocated memory: 1.742 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.53 seconds; current allocated memory: 1.743 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_conv1032' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.66 seconds; current allocated memory: 1.743 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 1.743 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_accum1033' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 1.743 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 1.743 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2682' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 1.744 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.05 seconds; current allocated memory: 1.745 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2681' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.08 seconds; current allocated memory: 1.745 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.53 seconds; current allocated memory: 1.746 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_conv1034' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.57 seconds; current allocated memory: 1.746 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 1.746 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_accum1035' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 1.746 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 1.746 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2680' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 1.746 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.08 seconds; current allocated memory: 1.747 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2679' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.14 seconds; current allocated memory: 1.747 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.52 seconds; current allocated memory: 1.748 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_conv1036' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.5 seconds; current allocated memory: 1.748 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 1.748 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_accum1037' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 1.748 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 1.748 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2678' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 1.749 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.3 seconds; current allocated memory: 1.750 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2677' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.04 seconds; current allocated memory: 1.750 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.64 seconds; current allocated memory: 1.751 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_conv1038' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.62 seconds; current allocated memory: 1.751 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 1.751 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_accum1039' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 1.751 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 1.751 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2676' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 1.751 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.99 seconds; current allocated memory: 1.752 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2675' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.02 seconds; current allocated memory: 1.752 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.58 seconds; current allocated memory: 1.753 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_conv1040' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.61 seconds; current allocated memory: 1.753 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 1.753 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_accum1041' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 1.753 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 1.753 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2674' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 1.754 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.92 seconds; current allocated memory: 1.755 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2673' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.91 seconds; current allocated memory: 1.755 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.58 seconds; current allocated memory: 1.756 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_conv1042' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.53 seconds; current allocated memory: 1.756 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 1.756 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_accum1043' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 1.756 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 1.756 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2672' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 1.756 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.31 seconds; current allocated memory: 1.757 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2671' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.06 seconds; current allocated memory: 1.757 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.51 seconds; current allocated memory: 1.758 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_conv1044' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.58 seconds; current allocated memory: 1.758 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 1.758 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_accum1045' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 1.758 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 1.758 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2670' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 1.759 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.04 seconds; current allocated memory: 1.760 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2669' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.03 seconds; current allocated memory: 1.760 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.5 seconds; current allocated memory: 1.761 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_conv1046' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.51 seconds; current allocated memory: 1.761 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 1.761 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_accum1047' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 1.761 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 1.761 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2668' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 1.761 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.08 seconds; current allocated memory: 1.762 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2667' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.13 seconds; current allocated memory: 1.762 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.57 seconds; current allocated memory: 1.763 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_conv1048' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.68 seconds; current allocated memory: 1.763 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 1.763 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_accum1049' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 1.763 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 1.763 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2666' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 1.764 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.41 seconds; current allocated memory: 1.765 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2665' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.23 seconds; current allocated memory: 1.765 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.46 seconds; current allocated memory: 1.766 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_conv1050' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.55 seconds; current allocated memory: 1.766 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 1.766 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_accum1051' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 1.766 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 1.766 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2664' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 1.766 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.07 seconds; current allocated memory: 1.767 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2663' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.07 seconds; current allocated memory: 1.767 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.79 seconds; current allocated memory: 1.768 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_conv1052' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.59 seconds; current allocated memory: 1.768 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 1.768 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_accum1053' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 1.768 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 1.768 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2662' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 1.769 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.05 seconds; current allocated memory: 1.770 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2661' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.11 seconds; current allocated memory: 1.770 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.55 seconds; current allocated memory: 1.771 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_conv1054' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.62 seconds; current allocated memory: 1.771 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 1.771 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_accum1055' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 1.771 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 1.771 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2660' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 1.771 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.9 seconds; current allocated memory: 1.772 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2659' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.21 seconds; current allocated memory: 1.772 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.58 seconds; current allocated memory: 1.773 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_conv1056' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.58 seconds; current allocated memory: 1.773 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 1.773 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_accum1057' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 1.773 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 1.773 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2658' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 1.774 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.03 seconds; current allocated memory: 1.775 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2657' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.98 seconds; current allocated memory: 1.775 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.55 seconds; current allocated memory: 1.776 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_conv1058' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.38 seconds; current allocated memory: 1.776 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 1.776 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_accum1059' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 1.776 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 1.776 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2656' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 1.776 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.1 seconds; current allocated memory: 1.777 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2655' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.06 seconds; current allocated memory: 1.777 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.56 seconds; current allocated memory: 1.778 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_conv1060' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.52 seconds; current allocated memory: 1.778 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 1.778 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_accum1061' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 1.778 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 1.778 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2654' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 1.779 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.98 seconds; current allocated memory: 1.780 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2653' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.03 seconds; current allocated memory: 1.780 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.56 seconds; current allocated memory: 1.781 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_conv1062' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.68 seconds; current allocated memory: 1.781 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 1.781 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_accum1063' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 1.781 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 1.781 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2652' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 1.781 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.91 seconds; current allocated memory: 1.782 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2651' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.06 seconds; current allocated memory: 1.782 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.45 seconds; current allocated memory: 1.783 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_conv1064' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.72 seconds; current allocated memory: 1.783 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 1.783 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_accum1065' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 1.783 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 1.783 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2650' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 1.784 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.3 seconds; current allocated memory: 1.785 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2649' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.37 seconds; current allocated memory: 1.785 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.56 seconds; current allocated memory: 1.786 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_conv1066' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.6 seconds; current allocated memory: 1.786 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 1.786 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_accum1067' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 1.786 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 1.786 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2648' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 1.786 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.25 seconds; current allocated memory: 1.787 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2647' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.22 seconds; current allocated memory: 1.787 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.53 seconds; current allocated memory: 1.788 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_conv1068' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.58 seconds; current allocated memory: 1.788 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 1.788 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_accum1069' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 1.788 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 1.788 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2646' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 1.789 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.48 seconds; current allocated memory: 1.790 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2645' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.35 seconds; current allocated memory: 1.790 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.6 seconds; current allocated memory: 1.791 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_conv1070' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.59 seconds; current allocated memory: 1.791 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 1.791 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_accum1071' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 1.791 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 1.791 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2644' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 1.791 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.17 seconds; current allocated memory: 1.792 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2643' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.12 seconds; current allocated memory: 1.792 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.59 seconds; current allocated memory: 1.793 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_conv1072' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.56 seconds; current allocated memory: 1.793 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 1.793 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_accum1073' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 1.793 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 1.793 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2642' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 1.794 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.48 seconds; current allocated memory: 1.795 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2641' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.15 seconds; current allocated memory: 1.795 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.57 seconds; current allocated memory: 1.796 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_conv1074' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.61 seconds; current allocated memory: 1.796 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 1.796 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_accum1075' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 1.796 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 1.796 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2640' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 1.797 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.18 seconds; current allocated memory: 1.797 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2639' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.2 seconds; current allocated memory: 1.798 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.6 seconds; current allocated memory: 1.798 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_conv1076' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.61 seconds; current allocated memory: 1.798 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 1.798 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_accum1077' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 1.798 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 1.799 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2638' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 1.799 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.17 seconds; current allocated memory: 1.800 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2637' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.05 seconds; current allocated memory: 1.800 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.7 seconds; current allocated memory: 1.801 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_conv1078' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.65 seconds; current allocated memory: 1.801 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 1.801 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_accum1079' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 1.801 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 1.801 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2636' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 1.802 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.36 seconds; current allocated memory: 1.802 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2635' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.11 seconds; current allocated memory: 1.803 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.54 seconds; current allocated memory: 1.803 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_conv1080' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.58 seconds; current allocated memory: 1.803 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 1.804 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_accum1081' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 1.804 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 1.804 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2634' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 1.804 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.23 seconds; current allocated memory: 1.805 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2633' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.11 seconds; current allocated memory: 1.805 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.68 seconds; current allocated memory: 1.806 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_conv1082' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.59 seconds; current allocated memory: 1.806 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 1.806 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_accum1083' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 1.806 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 1.806 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2632' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 1.807 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.25 seconds; current allocated memory: 1.807 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2631' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.13 seconds; current allocated memory: 1.808 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.72 seconds; current allocated memory: 1.808 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_conv1084' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.58 seconds; current allocated memory: 1.808 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 1.809 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_accum1085' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 1.809 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 1.809 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'glue_4' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 1.810 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 6.34 seconds; current allocated memory: 1.811 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_glue' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 6.32 seconds; current allocated memory: 1.811 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.59 seconds; current allocated memory: 1.812 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias_3' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.75 seconds; current allocated memory: 1.812 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 1.812 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_bias1086' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 1.812 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 1.812 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2745' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 1.812 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 1.812 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_bias1087' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 1.812 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 1.812 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2744' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 1.812 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 1.813 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_bias1088' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 1.813 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 1.813 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2743' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 1.813 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 1.813 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_bias1089' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 1.813 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 1.813 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2742' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 1.813 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 1.813 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_bias1090' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 1.813 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 1.813 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2741' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 1.814 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 1.814 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_bias1091' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 1.814 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 1.814 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2740' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 1.814 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 1.814 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_bias1092' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 1.814 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 1.814 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2739' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 1.814 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 1.814 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_bias1093' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 1.815 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 1.815 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2738' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 1.815 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 1.815 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_bias1094' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 1.815 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 1.815 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2737' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 1.815 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 1.815 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_bias1095' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 1.815 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 1.815 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2736' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 1.815 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 1.816 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_bias1096' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 1.816 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 1.816 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2735' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 1.816 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 1.816 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_bias1097' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 1.816 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 1.816 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2734' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 1.816 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 1.816 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_bias1098' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 1.816 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 1.816 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2733' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 1.817 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 1.817 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_bias1099' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 1.817 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 1.817 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2732' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 1.817 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 1.817 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_bias1100' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 1.817 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 1.817 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2731' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 1.817 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 1.817 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_bias1101' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 1.818 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 1.818 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2730' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 1.818 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 1.818 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_bias1102' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 1.818 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 1.818 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2729' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 1.818 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 1.818 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_bias1103' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 1.818 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 1.818 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2728' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 1.818 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 1.819 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_bias1104' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 1.819 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 1.819 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2727' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 1.819 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 1.819 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_bias1105' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 1.819 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 1.819 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2726' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 1.819 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 1.819 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_bias1106' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 1.819 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 1.820 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2725' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 1.820 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 1.820 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_bias1107' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 1.820 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 1.820 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2724' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 1.820 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 1.820 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_bias1108' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 1.820 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 1.820 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2723' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 1.820 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 1.821 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_bias1109' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 1.821 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 1.821 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2722' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 1.821 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 1.821 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_bias1110' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 1.821 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 1.821 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2721' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 1.821 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 1.821 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_bias1111' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 1.821 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 1.821 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2720' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 1.821 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 1.822 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_bias1112' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 1.822 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 1.822 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2719' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 1.822 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 1.822 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_bias1113' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 1.822 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 1.822 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2718' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 1.822 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 1.822 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_bias1114' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 1.822 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 1.823 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2717' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 1.823 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 1.823 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_bias1115' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 1.823 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 1.823 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2716' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 1.823 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 1.823 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_bias1116' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 1.823 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 1.823 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2715' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 1.823 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 1.824 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_bias1117' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 1.824 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 1.824 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 1.826 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 36.16 seconds; current allocated memory: 1.839 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'squeeze_in_4' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_loop'.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'squeeze_in_4' (Loop: pixel_channel_loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)\n",
      "   between fifo write on port 'out_64_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71) and fifo write on port 'out_64_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71).\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'squeeze_in_4' (Loop: pixel_channel_loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)\n",
      "   between fifo write on port 'out_64_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71) and fifo write on port 'out_64_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71).\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'squeeze_in_4' (Loop: pixel_channel_loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)\n",
      "   between fifo write on port 'out_64_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71) and fifo write on port 'out_64_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71).\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'squeeze_in_4' (Loop: pixel_channel_loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)\n",
      "   between fifo write on port 'out_64_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71) and fifo write on port 'out_64_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71).\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'squeeze_in_4' (Loop: pixel_channel_loop): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)\n",
      "   between fifo write on port 'out_64_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71) and fifo write on port 'out_64_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71).\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'squeeze_in_4' (Loop: pixel_channel_loop): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)\n",
      "   between fifo write on port 'out_64_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71) and fifo write on port 'out_64_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71).\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'squeeze_in_4' (Loop: pixel_channel_loop): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1)\n",
      "   between fifo write on port 'out_64_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71) and fifo write on port 'out_64_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71).\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 33.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 938.42 seconds; current allocated memory: 792.472 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 151.92 seconds; current allocated memory: 814.577 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'squeeze_out_3' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 151.5 seconds; current allocated memory: 817.954 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 9.04 seconds; current allocated memory: 828.710 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'squeeze_4' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 9.94 seconds; current allocated memory: 829.354 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 9.05 seconds; current allocated memory: 832.254 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_7_squeeze_Relu_1_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 9.3 seconds; current allocated memory: 832.345 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.37 seconds; current allocated memory: 832.659 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Relu_8_relu' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.44 seconds; current allocated memory: 832.677 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 832.730 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Relu_8' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 832.801 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 832.858 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'sliding_window_line_6' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'batch_row_col_channel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.07 seconds; current allocated memory: 833.182 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.51 seconds; current allocated memory: 833.658 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'sliding_window_out_6' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'batch_row_col_channel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.93 seconds; current allocated memory: 833.906 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.93 seconds; current allocated memory: 834.218 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'sliding_window_6' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.94 seconds; current allocated memory: 834.356 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 834.512 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'MaxPool_9_sliding_wi' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 834.603 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 834.681 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pool' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 834.840 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.18 seconds; current allocated memory: 835.015 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'MaxPool_9_pool1119' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.19 seconds; current allocated memory: 835.040 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 835.118 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'MaxPool_9' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 835.219 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 835.352 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'sliding_window_line_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'batch_row_col_channel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.32 seconds; current allocated memory: 836.179 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 5.07 seconds; current allocated memory: 837.055 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'sliding_window_out' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'batch_row_col_channel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 5.18 seconds; current allocated memory: 837.495 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.63 seconds; current allocated memory: 837.920 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'sliding_window' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.49 seconds; current allocated memory: 838.022 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.38 seconds; current allocated memory: 838.353 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_10_sliding_wind' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.42 seconds; current allocated memory: 838.495 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 838.650 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'fork_r' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.04 seconds; current allocated memory: 839.527 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 7.81 seconds; current allocated memory: 841.389 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_10_fork1121' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 7.95 seconds; current allocated memory: 841.670 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.56 seconds; current allocated memory: 843.029 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.68 seconds; current allocated memory: 843.575 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.35 seconds; current allocated memory: 844.302 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_mul' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'mul_pixel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.49 seconds; current allocated memory: 844.564 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.34 seconds; current allocated memory: 845.016 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_acc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'acc_pixel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.68 seconds; current allocated memory: 845.128 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.33 seconds; current allocated memory: 845.345 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.32 seconds; current allocated memory: 845.599 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.91 seconds; current allocated memory: 846.293 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_10_conv1122' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.82 seconds; current allocated memory: 846.367 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.07 seconds; current allocated memory: 846.551 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'accum_reorder' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.38 seconds; current allocated memory: 846.802 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.83 seconds; current allocated memory: 847.220 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'accum_accumulate' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_channel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.07 seconds; current allocated memory: 847.534 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.2 seconds; current allocated memory: 848.099 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'accum' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.32 seconds; current allocated memory: 848.224 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.6 seconds; current allocated memory: 848.583 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_10_accum1123' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.56 seconds; current allocated memory: 848.598 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 848.652 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2570' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 849.249 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.15 seconds; current allocated memory: 849.973 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2569' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.19 seconds; current allocated memory: 850.190 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.88 seconds; current allocated memory: 850.895 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_10_conv1124' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.8 seconds; current allocated memory: 850.971 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.13 seconds; current allocated memory: 851.152 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_10_accum1125' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 851.168 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 851.221 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2568' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 851.805 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.26 seconds; current allocated memory: 852.530 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2567' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.07 seconds; current allocated memory: 852.748 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.89 seconds; current allocated memory: 853.453 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_10_conv1126' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.01 seconds; current allocated memory: 853.529 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 853.710 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_10_accum1127' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.07 seconds; current allocated memory: 853.742 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 853.795 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2566' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 854.362 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.27 seconds; current allocated memory: 855.087 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2565' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.17 seconds; current allocated memory: 855.319 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.82 seconds; current allocated memory: 856.023 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_10_conv1128' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.86 seconds; current allocated memory: 856.128 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.13 seconds; current allocated memory: 856.310 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_10_accum1129' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 856.326 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 856.416 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2564' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.05 seconds; current allocated memory: 856.952 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.2 seconds; current allocated memory: 857.676 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2563' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.18 seconds; current allocated memory: 857.908 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.69 seconds; current allocated memory: 858.611 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_10_conv1130' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.13 seconds; current allocated memory: 858.686 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 858.869 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_10_accum1131' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.13 seconds; current allocated memory: 858.937 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 858.990 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2562' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 859.520 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.26 seconds; current allocated memory: 860.245 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2561' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.3 seconds; current allocated memory: 860.478 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.86 seconds; current allocated memory: 861.181 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_10_conv1132' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.52 seconds; current allocated memory: 861.271 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 861.490 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_10_accum1133' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 861.522 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 861.575 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2560' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 862.108 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.29 seconds; current allocated memory: 862.832 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2559' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.13 seconds; current allocated memory: 863.064 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.81 seconds; current allocated memory: 863.770 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_10_conv1134' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.86 seconds; current allocated memory: 863.882 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 864.064 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_10_accum1135' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 864.080 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 864.133 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2558' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.05 seconds; current allocated memory: 864.677 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.26 seconds; current allocated memory: 865.390 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2557' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.07 seconds; current allocated memory: 865.611 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.85 seconds; current allocated memory: 866.309 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_10_conv1136' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.99 seconds; current allocated memory: 866.421 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 866.603 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_10_accum1137' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 866.619 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 866.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2556' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 867.222 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.22 seconds; current allocated memory: 867.945 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2555' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.33 seconds; current allocated memory: 868.176 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.77 seconds; current allocated memory: 868.911 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_10_conv1138' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.8 seconds; current allocated memory: 868.984 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 869.168 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_10_accum1139' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 869.213 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 869.266 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2554' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 869.811 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.26 seconds; current allocated memory: 870.537 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2553' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.39 seconds; current allocated memory: 870.790 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.83 seconds; current allocated memory: 871.495 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_10_conv1140' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.99 seconds; current allocated memory: 871.570 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 871.753 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_10_accum1141' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 871.784 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 871.837 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2552' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 872.369 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.08 seconds; current allocated memory: 873.132 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2551' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.12 seconds; current allocated memory: 873.363 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.84 seconds; current allocated memory: 874.067 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_10_conv1142' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.84 seconds; current allocated memory: 874.142 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 874.325 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_10_accum1143' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.13 seconds; current allocated memory: 874.341 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 874.393 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2550' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 874.975 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.16 seconds; current allocated memory: 875.696 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2549' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.27 seconds; current allocated memory: 875.912 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.89 seconds; current allocated memory: 876.617 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_10_conv1144' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.88 seconds; current allocated memory: 876.693 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 876.875 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_10_accum1145' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.18 seconds; current allocated memory: 876.906 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 876.960 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2548' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 877.530 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.33 seconds; current allocated memory: 878.248 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2547' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.36 seconds; current allocated memory: 878.482 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.45 seconds; current allocated memory: 879.186 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_10_conv1146' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.92 seconds; current allocated memory: 879.247 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 879.429 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_10_accum1147' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.37 seconds; current allocated memory: 879.445 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 879.497 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2546' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.18 seconds; current allocated memory: 880.077 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.26 seconds; current allocated memory: 880.795 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2545' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.35 seconds; current allocated memory: 881.030 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.88 seconds; current allocated memory: 881.724 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_10_conv1148' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.93 seconds; current allocated memory: 881.800 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 881.983 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_10_accum1149' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.13 seconds; current allocated memory: 882.035 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 882.093 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2544' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 882.666 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.15 seconds; current allocated memory: 883.377 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2543' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.3 seconds; current allocated memory: 883.617 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.87 seconds; current allocated memory: 884.313 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_10_conv1150' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.03 seconds; current allocated memory: 884.373 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.13 seconds; current allocated memory: 884.555 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_10_accum1151' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.14 seconds; current allocated memory: 884.607 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 884.665 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr2542' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 885.233 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.24 seconds; current allocated memory: 885.951 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv2541' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.03 seconds; current allocated memory: 886.190 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.03 seconds; current allocated memory: 886.890 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_10_conv1152' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.85 seconds; current allocated memory: 886.966 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.16 seconds; current allocated memory: 887.185 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_10_accum1153' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.14 seconds; current allocated memory: 887.217 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 887.271 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'glue' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.13 seconds; current allocated memory: 887.649 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.46 seconds; current allocated memory: 888.317 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_10_glue' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.69 seconds; current allocated memory: 888.441 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.25 seconds; current allocated memory: 888.736 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.52 seconds; current allocated memory: 888.832 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 889.010 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_10_bias1154' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.37 seconds; current allocated memory: 889.043 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 889.108 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2760' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 889.202 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 889.418 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_10_bias1155' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.44 seconds; current allocated memory: 889.456 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 889.515 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2759' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 889.609 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 889.788 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_10_bias1156' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 889.823 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 889.884 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2758' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 889.983 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.26 seconds; current allocated memory: 890.163 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_10_bias1157' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.3 seconds; current allocated memory: 890.184 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 890.243 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2757' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 890.389 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 890.569 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_10_bias1158' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.25 seconds; current allocated memory: 890.605 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 890.664 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2756' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 890.760 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 890.939 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_10_bias1159' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 890.975 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 891.034 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2755' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 891.157 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.27 seconds; current allocated memory: 891.374 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_10_bias1160' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.24 seconds; current allocated memory: 891.399 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 891.458 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2754' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 891.552 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.26 seconds; current allocated memory: 891.732 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_10_bias1161' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.32 seconds; current allocated memory: 891.769 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 891.827 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2753' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 891.937 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 892.116 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_10_bias1162' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.3 seconds; current allocated memory: 892.138 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 892.197 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2752' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 892.343 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.24 seconds; current allocated memory: 892.523 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_10_bias1163' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.26 seconds; current allocated memory: 892.544 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 892.603 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2751' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 892.700 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.26 seconds; current allocated memory: 892.880 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_10_bias1164' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.29 seconds; current allocated memory: 892.917 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 892.976 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2750' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 893.069 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.35 seconds; current allocated memory: 893.246 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_10_bias1165' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.28 seconds; current allocated memory: 893.320 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 893.381 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2749' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 893.475 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.26 seconds; current allocated memory: 893.655 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_10_bias1166' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 893.692 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 893.750 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2748' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 893.860 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 894.039 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_10_bias1167' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.29 seconds; current allocated memory: 894.065 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 894.123 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2747' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 894.217 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.24 seconds; current allocated memory: 894.433 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_10_bias1168' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.32 seconds; current allocated memory: 894.469 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 894.529 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias2746' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 894.622 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 894.799 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_10_bias1169' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.25 seconds; current allocated memory: 894.865 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 894.927 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_10' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 896.321 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 19 seconds; current allocated memory: 903.466 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'squeeze_in' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_loop'.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'squeeze_in' (Loop: pixel_channel_loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)\n",
      "   between fifo write on port 'out_254_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71) and fifo write on port 'out_254_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71).\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'squeeze_in' (Loop: pixel_channel_loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)\n",
      "   between fifo write on port 'out_254_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71) and fifo write on port 'out_254_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71).\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'squeeze_in' (Loop: pixel_channel_loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)\n",
      "   between fifo write on port 'out_254_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71) and fifo write on port 'out_254_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71).\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'squeeze_in' (Loop: pixel_channel_loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)\n",
      "   between fifo write on port 'out_254_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71) and fifo write on port 'out_254_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71).\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'squeeze_in' (Loop: pixel_channel_loop): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)\n",
      "   between fifo write on port 'out_254_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71) and fifo write on port 'out_254_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71).\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'squeeze_in' (Loop: pixel_channel_loop): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)\n",
      "   between fifo write on port 'out_254_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71) and fifo write on port 'out_254_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71).\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 17.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1688.4 seconds; current allocated memory: 2.000 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 180.39 seconds; current allocated memory: 2.017 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'squeeze_out' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_loop'.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'squeeze_out' (Loop: pixel_channel_loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)\n",
      "   between fifo read on port 'in_254_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129) and fifo read on port 'in_254_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129).\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'squeeze_out' (Loop: pixel_channel_loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)\n",
      "   between fifo read on port 'in_254_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129) and fifo read on port 'in_254_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129).\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'squeeze_out' (Loop: pixel_channel_loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)\n",
      "   between fifo read on port 'in_254_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129) and fifo read on port 'in_254_V_V' (/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129).\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 6.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 226.88 seconds; current allocated memory: 2.173 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 48.36 seconds; current allocated memory: 2.184 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'squeeze' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 51.21 seconds; current allocated memory: 2.185 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 16.07 seconds; current allocated memory: 2.190 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'squeeze_Conv_10' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 16.11 seconds; current allocated memory: 2.190 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 2.190 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mem_write' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 2.190 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.48 seconds; current allocated memory: 2.191 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'process_r' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.61 seconds; current allocated memory: 2.192 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 19.62 seconds; current allocated memory: 2.205 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Block_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 15.21 seconds; current allocated memory: 2.209 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 5.57 seconds; current allocated memory: 2.213 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'fpgaconvnet_ip' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 5.92 seconds; current allocated memory: 2.216 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.06 seconds; current allocated memory: 2.219 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mem_read' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_read'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.44 seconds; current allocated memory: 2.223 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'weights_reloading' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'weights_reloading'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 2.226 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'reload_weights' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_AWVALID' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_AWADDR' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_AWID' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_AWLEN' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_AWSIZE' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_AWBURST' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_AWLOCK' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_AWCACHE' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_AWPROT' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_AWQOS' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_AWREGION' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_AWUSER' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_WVALID' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_WDATA' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_WSTRB' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_WLAST' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_WID' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_WUSER' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_BREADY' to 0.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'reload_weights'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 22.4 seconds; current allocated memory: 2.242 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mem_read253830' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_read253830'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 8.83 seconds; current allocated memory: 2.245 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'sliding_window_line_3' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'sliding_window_line_3'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.29 seconds; current allocated memory: 2.247 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'sliding_window_out_3' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'sliding_window_out_3'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.97 seconds; current allocated memory: 2.250 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'sliding_window_3' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'sliding_window_3'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.15 seconds; current allocated memory: 2.252 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0_sliding_windo' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0_sliding_windo'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 2.253 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'fork_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'fork_2'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 2.254 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0_fork919' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0_fork919'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.04 seconds; current allocated memory: 2.256 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr_2'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 2.257 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_mul_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_mul_mul_16s_16s_32_1_1': 9 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_mul_2'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.18 seconds; current allocated memory: 2.260 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_acc_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_acc_2'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.15 seconds; current allocated memory: 2.262 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.07 seconds; current allocated memory: 2.264 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0_conv920' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0_conv920'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.23 seconds; current allocated memory: 2.266 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'accum_reorder_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'accum_reorder_2'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 2.268 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'accum_accumulate_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'accum_accumulate_2'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.35 seconds; current allocated memory: 2.273 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'accum_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'accum_2'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.79 seconds; current allocated memory: 2.279 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0_accum921' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0_accum921'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.44 seconds; current allocated memory: 2.281 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'glue_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'glue_1'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 2.281 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0_glue' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0_glue'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 2.282 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias_1'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 2.283 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0_bias922' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0_bias922'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 2.284 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x0' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 2.285 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_dcmp_64ns_64ns_1_2_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.14 seconds; current allocated memory: 2.287 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.8 seconds; current allocated memory: 2.289 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 2.290 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'sliding_window_line_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'sliding_window_line_1'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 2.291 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'sliding_window_out_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'sliding_window_out_1'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.06 seconds; current allocated memory: 2.295 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'sliding_window_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x1' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'sliding_window_1'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.25 seconds; current allocated memory: 2.297 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2_sliding_windo' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2_sliding_windo'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.18 seconds; current allocated memory: 2.298 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'fork_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'fork_1'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 2.301 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2_fork924' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2_fork924'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 7.5 seconds; current allocated memory: 2.308 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr_1'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.45 seconds; current allocated memory: 2.311 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_mul_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_mul_mul_16s_16s_32_1_1': 9 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_mul_1'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.37 seconds; current allocated memory: 2.314 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_acc_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_acc_1'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.14 seconds; current allocated memory: 2.316 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x2' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x0' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 2.318 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2_conv925' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2_conv925'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.6 seconds; current allocated memory: 2.320 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'accum_reorder_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'accum_reorder_1'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 2.321 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'accum_accumulate_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'accum_accumulate_1'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 2.322 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'accum_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'accum_1'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 2.323 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2_accum926' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2_accum926'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 2.324 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2600' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2600'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 2.326 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2599' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x3' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x1' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2599'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.28 seconds; current allocated memory: 2.329 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2_conv927' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2_conv927'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.78 seconds; current allocated memory: 2.331 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2_accum928' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2_accum928'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 2.332 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2598' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2598'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 2.333 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2597' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x4' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x2' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2597'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.46 seconds; current allocated memory: 2.337 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2_conv929' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2_conv929'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.75 seconds; current allocated memory: 2.339 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2_accum930' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2_accum930'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 2.340 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2596' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2596'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 2.341 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2595' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x5' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x3' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2595'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.35 seconds; current allocated memory: 2.345 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2_conv931' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2_conv931'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.69 seconds; current allocated memory: 2.347 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2_accum932' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2_accum932'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 2.348 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2594' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2594'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 2.349 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2593' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x6' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x4' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2593'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.43 seconds; current allocated memory: 2.353 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2_conv933' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2_conv933'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.72 seconds; current allocated memory: 2.355 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2_accum934' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2_accum934'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 2.356 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2592' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2592'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 2.357 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2591' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x7' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x5' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2591'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.45 seconds; current allocated memory: 2.361 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2_conv935' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2_conv935'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.7 seconds; current allocated memory: 2.363 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2_accum936' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2_accum936'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 2.364 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2590' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2590'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 2.365 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2589' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x8' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x6' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2589'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.36 seconds; current allocated memory: 2.369 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2_conv937' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2_conv937'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.7 seconds; current allocated memory: 2.371 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2_accum938' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2_accum938'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 2.372 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2588' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2588'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 2.373 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2587' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x9' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x7' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2587'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.34 seconds; current allocated memory: 2.377 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2_conv939' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2_conv939'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.85 seconds; current allocated memory: 2.379 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2_accum940' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2_accum940'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 2.380 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2586' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2586'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 2.381 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2585' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x10' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x8' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2585'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.39 seconds; current allocated memory: 2.385 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2_conv941' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2_conv941'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.8 seconds; current allocated memory: 2.387 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2_accum942' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2_accum942'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 2.388 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2584' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2584'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 2.389 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2583' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x11' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x9' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2583'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.57 seconds; current allocated memory: 2.393 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2_conv943' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2_conv943'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.86 seconds; current allocated memory: 2.395 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2_accum944' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2_accum944'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 2.396 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2582' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2582'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 2.398 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2581' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x12' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x10' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2581'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.58 seconds; current allocated memory: 2.402 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2_conv945' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2_conv945'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.98 seconds; current allocated memory: 2.403 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2_accum946' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2_accum946'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 2.404 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2580' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2580'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 2.406 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2579' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x13' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x11' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2579'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.41 seconds; current allocated memory: 2.410 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2_conv947' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2_conv947'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.85 seconds; current allocated memory: 2.412 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2_accum948' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2_accum948'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 2.412 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2578' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2578'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 2.414 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2577' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x14' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x12' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2577'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.59 seconds; current allocated memory: 2.418 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2_conv949' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2_conv949'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.73 seconds; current allocated memory: 2.420 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2_accum950' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2_accum950'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 2.421 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2576' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2576'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 2.422 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2575' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x15' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x13' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2575'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.63 seconds; current allocated memory: 2.426 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2_conv951' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2_conv951'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.74 seconds; current allocated memory: 2.428 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2_accum952' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2_accum952'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 2.429 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2574' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2574'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 2.431 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2573' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x16' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x14' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2573'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.44 seconds; current allocated memory: 2.435 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2_conv953' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2_conv953'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.75 seconds; current allocated memory: 2.437 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2_accum954' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2_accum954'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 2.437 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2572' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2572'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 2.439 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2571' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x17' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x15' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2571'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.58 seconds; current allocated memory: 2.443 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2_conv955' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2_conv955'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.7 seconds; current allocated memory: 2.445 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2_accum956' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2_accum956'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 2.446 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'glue_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'glue_2'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 2.447 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2_glue' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2_glue'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.3 seconds; current allocated memory: 2.450 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias_2'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 2.452 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2_bias957' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2_bias957'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 2.453 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2707' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2707'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 2.454 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2_bias958' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2_bias958'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.05 seconds; current allocated memory: 2.455 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2706' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2706'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 2.456 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2_bias959' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2_bias959'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 2.457 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2705' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2705'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 2.458 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2_bias960' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2_bias960'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 2.459 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2704' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2704'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 2.460 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2_bias961' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2_bias961'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.14 seconds; current allocated memory: 2.461 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2703' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2703'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 2.462 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2_bias962' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2_bias962'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 2.463 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2702' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2702'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 2.464 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2_bias963' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2_bias963'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 2.465 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2701' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2701'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 2.466 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2_bias964' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2_bias964'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 2.467 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2700' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2700'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 2.468 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2_bias965' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2_bias965'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 2.469 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2699' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2699'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 2.470 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2_bias966' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2_bias966'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 2.471 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2698' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2698'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 2.472 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2_bias967' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2_bias967'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 2.473 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2697' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2697'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 2.474 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2_bias968' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2_bias968'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 2.476 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2696' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2696'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 2.476 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2_bias969' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2_bias969'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 2.478 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2695' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2695'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 2.479 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2_bias970' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2_bias970'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 2.480 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2694' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2694'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 2.481 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2_bias971' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2_bias971'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 2.482 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2693' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2693'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 2.483 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2_bias972' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2_bias972'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.13 seconds; current allocated memory: 2.484 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x18' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x16' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 2.494 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'squeeze_in_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze_in_1'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 18.82 seconds; current allocated memory: 2.514 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'squeeze_out_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze_out_1'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 38.33 seconds; current allocated memory: 2.549 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'squeeze_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x19' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze_1'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.75 seconds; current allocated memory: 2.555 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2_squeeze_Relu_1_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2_squeeze_Relu_1_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.77 seconds; current allocated memory: 2.558 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Relu_3_relu' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_3_relu'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 2.559 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Relu_3' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_3'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 2.560 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'sliding_window_line_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d65_B' is changed to 'fifo_w16_d65_B_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'sliding_window_line_2'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 2.561 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'sliding_window_out_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'sliding_window_out_2'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.34 seconds; current allocated memory: 2.564 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'sliding_window_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x20' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'sliding_window_2'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.83 seconds; current allocated memory: 2.565 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'MaxPool_4_sliding_wi' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPool_4_sliding_wi'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 2.567 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pool_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_1'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 2.568 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'MaxPool_4_pool974' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPool_4_pool974'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 2.569 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'MaxPool_4' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x21' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPool_4'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 2.570 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'squeeze_in_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze_in_2'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 2.572 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'squeeze_out_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze_out_2'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.48 seconds; current allocated memory: 2.577 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'squeeze_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x22' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze_2'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 6.13 seconds; current allocated memory: 2.584 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'MaxPool_4_squeeze_Co_2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPool_4_squeeze_Co_2_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.5 seconds; current allocated memory: 2.586 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'sliding_window_line_4' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'sliding_window_line_4'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 2.588 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'sliding_window_out_4' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'sliding_window_out_4'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.22 seconds; current allocated memory: 2.592 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'sliding_window_4' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x23' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'sliding_window_4'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.41 seconds; current allocated memory: 2.594 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_5_sliding_windo_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_5_sliding_windo_1'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.27 seconds; current allocated memory: 2.596 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'fork_3' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'fork_3'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 2.598 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_5_fork976' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_5_fork976'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.76 seconds; current allocated memory: 2.602 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr_3' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr_3'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.53 seconds; current allocated memory: 2.605 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_mul_3' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_mul_mul_16s_16s_32_1_1': 9 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_mul_3'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.45 seconds; current allocated memory: 2.608 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_acc_3' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_acc_3'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.36 seconds; current allocated memory: 2.610 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_3' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x24' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x17' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.39 seconds; current allocated memory: 2.613 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_5_conv977' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_5_conv977'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.83 seconds; current allocated memory: 2.615 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'accum_reorder_3' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'accum_reorder_3'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 2.616 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'accum_accumulate_3' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'accum_accumulate_3'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.77 seconds; current allocated memory: 2.618 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'accum_3' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'accum_3'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.2 seconds; current allocated memory: 2.621 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_5_accum978' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_5_accum978'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.58 seconds; current allocated memory: 2.622 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2630' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2630'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 2.624 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2629' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x25' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x18' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2629'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.71 seconds; current allocated memory: 2.628 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_5_conv979' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_5_conv979'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.86 seconds; current allocated memory: 2.630 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_5_accum980' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_5_accum980'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 2.631 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2628' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2628'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 2.632 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2627' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x26' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x19' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2627'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.57 seconds; current allocated memory: 2.637 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_5_conv981' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_5_conv981'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.85 seconds; current allocated memory: 2.639 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_5_accum982' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_5_accum982'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 2.640 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2626' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2626'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.07 seconds; current allocated memory: 2.641 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2625' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x27' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x20' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2625'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.64 seconds; current allocated memory: 2.645 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_5_conv983' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_5_conv983'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.84 seconds; current allocated memory: 2.647 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_5_accum984' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_5_accum984'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 2.648 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2624' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2624'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 2.650 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2623' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x28' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x21' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2623'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.72 seconds; current allocated memory: 2.654 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_5_conv985' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_5_conv985'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.81 seconds; current allocated memory: 2.656 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_5_accum986' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_5_accum986'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 2.657 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2622' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2622'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.13 seconds; current allocated memory: 2.659 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2621' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x29' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x22' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2621'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.88 seconds; current allocated memory: 2.663 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_5_conv987' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_5_conv987'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.85 seconds; current allocated memory: 2.665 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_5_accum988' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_5_accum988'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 2.666 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2620' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2620'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.16 seconds; current allocated memory: 2.668 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2619' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x30' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x23' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2619'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.63 seconds; current allocated memory: 2.672 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_5_conv989' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_5_conv989'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.86 seconds; current allocated memory: 2.674 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_5_accum990' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_5_accum990'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 2.675 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2618' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2618'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 2.677 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2617' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x31' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x24' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2617'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.55 seconds; current allocated memory: 2.681 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_5_conv991' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_5_conv991'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.96 seconds; current allocated memory: 2.683 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_5_accum992' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_5_accum992'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 2.685 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_5_sliding_windo' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_5_sliding_windo'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 2.686 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_5_fork994' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_5_fork994'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 2.688 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2616' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2616'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.9 seconds; current allocated memory: 2.691 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2615' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x32' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x25' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2615'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.56 seconds; current allocated memory: 2.695 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_5_conv995' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_5_conv995'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.89 seconds; current allocated memory: 2.697 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_5_accum996' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_5_accum996'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 2.698 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2614' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2614'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.26 seconds; current allocated memory: 2.700 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2613' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x33' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x26' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2613'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.49 seconds; current allocated memory: 2.704 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_5_conv997' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_5_conv997'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.91 seconds; current allocated memory: 2.706 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_5_accum998' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_5_accum998'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 2.707 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2612' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2612'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.28 seconds; current allocated memory: 2.709 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2611' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x34' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x27' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2611'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.47 seconds; current allocated memory: 2.713 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_5_conv999' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_5_conv999'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3 seconds; current allocated memory: 2.715 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_5_accum1000' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_5_accum1000'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 2.716 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2610' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2610'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.3 seconds; current allocated memory: 2.718 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2609' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x35' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x28' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2609'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.62 seconds; current allocated memory: 2.722 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_5_conv1001' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_5_conv1001'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.95 seconds; current allocated memory: 2.724 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_5_accum1002' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_5_accum1002'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 2.726 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2608' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2608'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.34 seconds; current allocated memory: 2.727 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2607' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x36' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x29' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2607'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.61 seconds; current allocated memory: 2.732 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_5_conv1003' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_5_conv1003'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.98 seconds; current allocated memory: 2.734 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_5_accum1004' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_5_accum1004'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 2.735 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2606' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2606'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.39 seconds; current allocated memory: 2.737 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2605' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x37' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x30' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2605'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.83 seconds; current allocated memory: 2.741 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_5_conv1005' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_5_conv1005'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.05 seconds; current allocated memory: 2.743 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_5_accum1006' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_5_accum1006'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 2.744 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2604' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2604'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.4 seconds; current allocated memory: 2.746 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2603' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x38' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x31' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2603'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.58 seconds; current allocated memory: 2.750 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_5_conv1007' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_5_conv1007'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.93 seconds; current allocated memory: 2.752 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_5_accum1008' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_5_accum1008'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 2.754 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2602' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2602'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.61 seconds; current allocated memory: 2.755 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2601' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x39' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x32' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2601'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.75 seconds; current allocated memory: 2.760 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_5_conv1009' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_5_conv1009'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.02 seconds; current allocated memory: 2.762 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_5_accum1010' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_5_accum1010'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 2.763 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'glue_3' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'glue_3'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 2.765 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_5_glue' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_5_glue'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.41 seconds; current allocated memory: 2.768 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias_4' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias_4'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.25 seconds; current allocated memory: 2.769 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_5_bias1011' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_5_bias1011'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.31 seconds; current allocated memory: 2.771 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2714' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2714'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 2.772 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_5_bias1012' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_5_bias1012'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.29 seconds; current allocated memory: 2.773 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2713' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2713'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 2.774 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_5_bias1013' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_5_bias1013'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.32 seconds; current allocated memory: 2.776 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2712' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2712'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 2.777 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_5_bias1014' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_5_bias1014'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.35 seconds; current allocated memory: 2.778 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2711' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2711'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 2.779 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_5_bias1015' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_5_bias1015'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.28 seconds; current allocated memory: 2.781 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2710' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2710'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 2.782 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_5_bias1016' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_5_bias1016'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.3 seconds; current allocated memory: 2.783 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2709' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2709'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 2.785 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_5_bias1017' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_5_bias1017'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.3 seconds; current allocated memory: 2.786 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2708' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2708'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 2.787 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_5_bias1018' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_5_bias1018'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.29 seconds; current allocated memory: 2.789 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_5' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x40' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x33' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_5'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.34 seconds; current allocated memory: 2.799 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'squeeze_in_3' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze_in_3'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 19.1 seconds; current allocated memory: 2.820 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'squeeze_out1019' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze_out1019'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 40.41 seconds; current allocated memory: 2.855 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'squeeze_3' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x41' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze_3'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 8.66 seconds; current allocated memory: 2.866 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_5_squeeze_Relu_1_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_5_squeeze_Relu_1_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 8.81 seconds; current allocated memory: 2.870 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_dcmp_64ns_64ns_1_2_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_1'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 2.872 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Relu_6_relu' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_6_relu'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.13 seconds; current allocated memory: 2.874 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Relu_6' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_6'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 2.875 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'sliding_window_line_5' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'sliding_window_line_5'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 2.877 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'sliding_window_out_5' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'sliding_window_out_5'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.46 seconds; current allocated memory: 2.881 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'sliding_window_5' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x42' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'sliding_window_5'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.69 seconds; current allocated memory: 2.884 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_sliding_windo' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_sliding_windo'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.55 seconds; current allocated memory: 2.885 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'fork_4' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'fork_4'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 2.892 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_fork1021' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_fork1021'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 13.91 seconds; current allocated memory: 2.905 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr_4' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr_4'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 7.39 seconds; current allocated memory: 2.910 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_mul_4' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_mul_mul_16s_16s_32_1_1': 9 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_mul_4'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.89 seconds; current allocated memory: 2.914 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_acc_4' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_acc_4'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.5 seconds; current allocated memory: 2.916 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_4' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x43' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x34' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_4'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.62 seconds; current allocated memory: 2.919 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_conv1022' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_conv1022'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.01 seconds; current allocated memory: 2.921 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'accum_reorder_4' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'accum_reorder_4'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 2.923 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'accum_accumulate_4' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'accum_accumulate_4'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.35 seconds; current allocated memory: 2.924 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'accum_4' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'accum_4'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.7 seconds; current allocated memory: 2.926 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_accum1023' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_accum1023'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 2.927 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2692' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2692'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.65 seconds; current allocated memory: 2.929 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2691' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x44' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x35' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2691'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.84 seconds; current allocated memory: 2.934 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_conv1024' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_conv1024'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.03 seconds; current allocated memory: 2.936 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_accum1025' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_accum1025'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.13 seconds; current allocated memory: 2.937 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2690' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2690'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.67 seconds; current allocated memory: 2.939 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2689' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x45' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x36' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2689'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.81 seconds; current allocated memory: 2.943 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_conv1026' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_conv1026'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.18 seconds; current allocated memory: 2.945 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_accum1027' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_accum1027'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 2.947 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2688' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2688'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.69 seconds; current allocated memory: 2.949 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2687' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x46' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x37' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2687'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.95 seconds; current allocated memory: 2.953 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_conv1028' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_conv1028'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.19 seconds; current allocated memory: 2.955 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_accum1029' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_accum1029'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 2.956 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2686' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2686'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.71 seconds; current allocated memory: 2.958 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2685' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x47' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x38' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2685'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.71 seconds; current allocated memory: 2.963 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_conv1030' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_conv1030'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.94 seconds; current allocated memory: 2.965 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_accum1031' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_accum1031'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 2.966 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2684' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2684'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.87 seconds; current allocated memory: 2.968 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2683' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x48' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x39' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2683'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.66 seconds; current allocated memory: 2.972 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_conv1032' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_conv1032'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.2 seconds; current allocated memory: 2.975 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_accum1033' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_accum1033'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.19 seconds; current allocated memory: 2.976 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2682' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2682'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.91 seconds; current allocated memory: 2.978 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2681' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x49' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x40' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2681'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 5.14 seconds; current allocated memory: 2.982 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_conv1034' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_conv1034'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.12 seconds; current allocated memory: 2.984 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_accum1035' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_accum1035'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.19 seconds; current allocated memory: 2.986 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2680' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2680'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.89 seconds; current allocated memory: 2.988 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2679' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x50' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x41' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2679'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.76 seconds; current allocated memory: 2.992 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_conv1036' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_conv1036'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.22 seconds; current allocated memory: 2.994 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_accum1037' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_accum1037'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 2.996 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2678' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2678'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.91 seconds; current allocated memory: 2.998 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2677' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x51' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x42' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2677'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.83 seconds; current allocated memory: 3.002 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_conv1038' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_conv1038'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.22 seconds; current allocated memory: 3.004 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_accum1039' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_accum1039'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 3.006 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2676' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2676'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.97 seconds; current allocated memory: 3.008 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2675' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x52' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x43' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2675'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.72 seconds; current allocated memory: 3.012 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_conv1040' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_conv1040'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.16 seconds; current allocated memory: 3.015 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_accum1041' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_accum1041'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.34 seconds; current allocated memory: 3.016 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2674' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2674'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.05 seconds; current allocated memory: 3.018 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2673' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x53' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x44' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2673'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.65 seconds; current allocated memory: 3.022 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_conv1042' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_conv1042'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.12 seconds; current allocated memory: 3.025 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_accum1043' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_accum1043'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 3.026 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2672' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2672'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.02 seconds; current allocated memory: 3.028 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2671' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x54' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x45' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2671'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.82 seconds; current allocated memory: 3.032 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_conv1044' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_conv1044'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.2 seconds; current allocated memory: 3.035 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_accum1045' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_accum1045'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.25 seconds; current allocated memory: 3.036 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2670' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2670'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.1 seconds; current allocated memory: 3.038 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2669' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x55' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x46' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2669'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.83 seconds; current allocated memory: 3.042 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_conv1046' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_conv1046'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.23 seconds; current allocated memory: 3.045 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_accum1047' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_accum1047'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 3.046 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2668' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2668'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.06 seconds; current allocated memory: 3.048 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2667' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x56' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x47' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2667'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.79 seconds; current allocated memory: 3.053 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_conv1048' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_conv1048'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.13 seconds; current allocated memory: 3.055 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_accum1049' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_accum1049'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 3.056 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2666' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2666'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.11 seconds; current allocated memory: 3.058 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2665' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x57' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x48' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2665'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.81 seconds; current allocated memory: 3.063 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_conv1050' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_conv1050'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.18 seconds; current allocated memory: 3.065 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_accum1051' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_accum1051'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.25 seconds; current allocated memory: 3.067 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2664' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2664'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.13 seconds; current allocated memory: 3.069 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2663' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x58' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x49' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2663'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.8 seconds; current allocated memory: 3.073 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_conv1052' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_conv1052'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.11 seconds; current allocated memory: 3.076 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_accum1053' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_accum1053'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.28 seconds; current allocated memory: 3.077 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2662' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2662'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.22 seconds; current allocated memory: 3.079 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2661' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x59' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x50' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2661'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.85 seconds; current allocated memory: 3.083 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_conv1054' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_conv1054'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.28 seconds; current allocated memory: 3.086 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_accum1055' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_accum1055'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.27 seconds; current allocated memory: 3.087 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2660' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2660'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.25 seconds; current allocated memory: 3.089 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2659' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x60' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x51' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2659'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.69 seconds; current allocated memory: 3.094 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_conv1056' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_conv1056'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.16 seconds; current allocated memory: 3.096 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_accum1057' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_accum1057'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.26 seconds; current allocated memory: 3.098 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2658' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2658'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.43 seconds; current allocated memory: 3.100 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2657' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x61' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x52' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2657'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.71 seconds; current allocated memory: 3.104 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_conv1058' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_conv1058'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.15 seconds; current allocated memory: 3.107 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_accum1059' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_accum1059'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.32 seconds; current allocated memory: 3.108 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2656' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2656'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.52 seconds; current allocated memory: 3.110 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2655' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x62' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x53' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2655'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.89 seconds; current allocated memory: 3.115 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_conv1060' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_conv1060'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.18 seconds; current allocated memory: 3.117 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_accum1061' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_accum1061'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.28 seconds; current allocated memory: 3.118 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2654' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2654'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.48 seconds; current allocated memory: 3.121 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2653' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x63' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x54' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2653'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.8 seconds; current allocated memory: 3.125 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_conv1062' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_conv1062'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.25 seconds; current allocated memory: 3.127 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_accum1063' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_accum1063'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.3 seconds; current allocated memory: 3.129 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2652' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2652'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.46 seconds; current allocated memory: 3.131 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2651' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x64' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x55' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2651'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.78 seconds; current allocated memory: 3.135 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_conv1064' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_conv1064'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.19 seconds; current allocated memory: 3.138 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_accum1065' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_accum1065'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.33 seconds; current allocated memory: 3.139 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2650' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2650'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.45 seconds; current allocated memory: 3.142 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2649' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x65' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x56' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2649'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.95 seconds; current allocated memory: 3.146 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_conv1066' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_conv1066'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.27 seconds; current allocated memory: 3.148 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_accum1067' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_accum1067'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.3 seconds; current allocated memory: 3.150 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2648' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2648'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.49 seconds; current allocated memory: 3.152 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2647' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x66' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x57' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2647'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.98 seconds; current allocated memory: 3.157 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_conv1068' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_conv1068'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.18 seconds; current allocated memory: 3.159 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_accum1069' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_accum1069'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.29 seconds; current allocated memory: 3.161 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2646' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2646'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.55 seconds; current allocated memory: 3.163 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2645' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x67' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x58' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2645'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 5.01 seconds; current allocated memory: 3.167 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_conv1070' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_conv1070'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.22 seconds; current allocated memory: 3.170 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_accum1071' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_accum1071'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.3 seconds; current allocated memory: 3.171 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2644' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2644'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.56 seconds; current allocated memory: 3.173 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2643' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x68' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x59' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2643'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.89 seconds; current allocated memory: 3.178 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_conv1072' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_conv1072'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.26 seconds; current allocated memory: 3.180 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_accum1073' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_accum1073'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.31 seconds; current allocated memory: 3.182 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2642' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2642'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.59 seconds; current allocated memory: 3.184 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2641' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x69' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x60' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2641'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.94 seconds; current allocated memory: 3.189 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_conv1074' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_conv1074'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.27 seconds; current allocated memory: 3.191 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_accum1075' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_accum1075'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.36 seconds; current allocated memory: 3.193 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2640' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2640'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.65 seconds; current allocated memory: 3.195 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2639' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x70' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x61' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2639'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 5.16 seconds; current allocated memory: 3.200 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_conv1076' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_conv1076'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.22 seconds; current allocated memory: 3.202 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_accum1077' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_accum1077'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.34 seconds; current allocated memory: 3.204 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2638' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2638'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.64 seconds; current allocated memory: 3.206 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2637' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x71' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x62' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2637'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 5.08 seconds; current allocated memory: 3.210 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_conv1078' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_conv1078'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.16 seconds; current allocated memory: 3.213 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_accum1079' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_accum1079'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.38 seconds; current allocated memory: 3.214 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2636' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2636'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.7 seconds; current allocated memory: 3.217 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2635' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x72' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x63' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2635'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 5.21 seconds; current allocated memory: 3.221 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_conv1080' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_conv1080'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.27 seconds; current allocated memory: 3.224 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_accum1081' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_accum1081'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.36 seconds; current allocated memory: 3.225 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2634' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2634'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.9 seconds; current allocated memory: 3.228 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2633' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x73' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x64' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2633'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 5.04 seconds; current allocated memory: 3.232 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_conv1082' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_conv1082'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.56 seconds; current allocated memory: 3.235 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_accum1083' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_accum1083'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.37 seconds; current allocated memory: 3.236 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2632' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2632'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.8 seconds; current allocated memory: 3.238 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2631' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x74' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x65' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2631'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 5.34 seconds; current allocated memory: 3.243 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_conv1084' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_conv1084'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.28 seconds; current allocated memory: 3.246 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_accum1085' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_accum1085'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.38 seconds; current allocated memory: 3.247 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'glue_4' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'glue_4'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 3.250 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_glue' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_glue'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 7.1 seconds; current allocated memory: 3.256 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias_3' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias_3'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.36 seconds; current allocated memory: 3.259 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_bias1086' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_bias1086'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.68 seconds; current allocated memory: 3.261 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2745' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2745'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 3.262 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_bias1087' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_bias1087'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.69 seconds; current allocated memory: 3.264 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2744' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2744'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.38 seconds; current allocated memory: 3.265 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_bias1088' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_bias1088'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.7 seconds; current allocated memory: 3.267 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2743' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2743'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.35 seconds; current allocated memory: 3.269 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_bias1089' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_bias1089'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.73 seconds; current allocated memory: 3.271 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2742' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2742'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.4 seconds; current allocated memory: 3.272 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_bias1090' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_bias1090'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.69 seconds; current allocated memory: 3.274 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2741' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2741'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.41 seconds; current allocated memory: 3.276 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_bias1091' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_bias1091'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.74 seconds; current allocated memory: 3.277 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2740' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2740'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.4 seconds; current allocated memory: 3.279 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_bias1092' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_bias1092'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.75 seconds; current allocated memory: 3.281 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2739' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2739'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.41 seconds; current allocated memory: 3.282 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_bias1093' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_bias1093'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.72 seconds; current allocated memory: 3.284 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2738' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2738'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.42 seconds; current allocated memory: 3.286 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_bias1094' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_bias1094'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.78 seconds; current allocated memory: 3.287 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2737' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2737'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.39 seconds; current allocated memory: 3.289 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_bias1095' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_bias1095'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.71 seconds; current allocated memory: 3.291 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2736' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2736'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.4 seconds; current allocated memory: 3.292 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_bias1096' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_bias1096'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.7 seconds; current allocated memory: 3.294 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2735' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2735'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.44 seconds; current allocated memory: 3.296 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_bias1097' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_bias1097'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.8 seconds; current allocated memory: 3.298 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2734' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2734'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.42 seconds; current allocated memory: 3.299 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_bias1098' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_bias1098'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.83 seconds; current allocated memory: 3.301 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2733' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2733'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.44 seconds; current allocated memory: 3.303 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_bias1099' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_bias1099'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.75 seconds; current allocated memory: 3.304 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2732' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2732'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.43 seconds; current allocated memory: 3.306 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_bias1100' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_bias1100'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.8 seconds; current allocated memory: 3.308 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2731' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2731'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.45 seconds; current allocated memory: 3.309 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_bias1101' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_bias1101'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.84 seconds; current allocated memory: 3.311 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2730' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2730'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.48 seconds; current allocated memory: 3.313 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_bias1102' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_bias1102'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.81 seconds; current allocated memory: 3.315 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2729' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2729'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.45 seconds; current allocated memory: 3.316 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_bias1103' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_bias1103'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.79 seconds; current allocated memory: 3.318 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2728' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2728'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.5 seconds; current allocated memory: 3.320 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_bias1104' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_bias1104'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.86 seconds; current allocated memory: 3.321 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2727' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2727'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.47 seconds; current allocated memory: 3.323 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_bias1105' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_bias1105'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.9 seconds; current allocated memory: 3.325 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2726' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2726'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.56 seconds; current allocated memory: 3.326 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_bias1106' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_bias1106'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.84 seconds; current allocated memory: 3.328 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2725' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2725'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.58 seconds; current allocated memory: 3.330 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_bias1107' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_bias1107'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.87 seconds; current allocated memory: 3.332 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2724' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2724'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.55 seconds; current allocated memory: 3.333 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_bias1108' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_bias1108'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.94 seconds; current allocated memory: 3.335 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2723' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2723'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.54 seconds; current allocated memory: 3.337 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_bias1109' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_bias1109'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.88 seconds; current allocated memory: 3.338 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2722' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2722'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.53 seconds; current allocated memory: 3.340 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_bias1110' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_bias1110'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.95 seconds; current allocated memory: 3.342 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2721' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2721'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.54 seconds; current allocated memory: 3.343 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_bias1111' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_bias1111'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.87 seconds; current allocated memory: 3.345 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2720' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2720'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.55 seconds; current allocated memory: 3.347 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_bias1112' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_bias1112'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.89 seconds; current allocated memory: 3.349 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2719' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2719'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.56 seconds; current allocated memory: 3.350 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_bias1113' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_bias1113'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.86 seconds; current allocated memory: 3.352 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2718' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2718'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.6 seconds; current allocated memory: 3.354 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_bias1114' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_bias1114'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.99 seconds; current allocated memory: 3.355 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2717' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2717'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.58 seconds; current allocated memory: 3.357 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_bias1115' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_bias1115'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.93 seconds; current allocated memory: 3.359 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2716' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2716'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.66 seconds; current allocated memory: 3.360 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_bias1116' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_bias1116'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.91 seconds; current allocated memory: 3.362 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2715' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2715'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.57 seconds; current allocated memory: 3.364 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_bias1117' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_bias1117'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.89 seconds; current allocated memory: 3.366 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x75' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x66' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4 seconds; current allocated memory: 3.386 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'squeeze_in_4' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze_in_4'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 43.92 seconds; current allocated memory: 3.458 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'squeeze_out_3' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze_out_3'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 150.83 seconds; current allocated memory: 3.626 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'squeeze_4' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x76' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze_4'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 9.23 seconds; current allocated memory: 3.638 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_7_squeeze_Relu_1_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_7_squeeze_Relu_1_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 9.47 seconds; current allocated memory: 3.643 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Relu_8_relu' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_8_relu'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.66 seconds; current allocated memory: 3.645 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Relu_8' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_8'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 3.646 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'sliding_window_line_6' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2049_B' is changed to 'fifo_w16_d2049_B_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d129_B' is changed to 'fifo_w16_d129_B_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'sliding_window_line_6'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.18 seconds; current allocated memory: 3.648 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'sliding_window_out_6' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'sliding_window_out_6'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.92 seconds; current allocated memory: 3.651 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'sliding_window_6' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x77' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'sliding_window_6'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.38 seconds; current allocated memory: 3.654 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'MaxPool_9_sliding_wi' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPool_9_sliding_wi'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.48 seconds; current allocated memory: 3.656 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pool' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pool'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 3.658 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'MaxPool_9_pool1119' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPool_9_pool1119'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.67 seconds; current allocated memory: 3.660 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'MaxPool_9' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x78' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPool_9'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 3.661 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'sliding_window_line_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d129_B' is changed to 'fifo_w16_d129_B_x0' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'sliding_window_line_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.48 seconds; current allocated memory: 3.664 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'sliding_window_out' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'sliding_window_out'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 5.5 seconds; current allocated memory: 3.669 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'sliding_window' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x79' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'sliding_window'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3 seconds; current allocated memory: 3.672 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_10_sliding_wind' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_10_sliding_wind'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.95 seconds; current allocated memory: 3.674 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'fork_r' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'fork_r'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.33 seconds; current allocated memory: 3.678 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_10_fork1121' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_10_fork1121'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 8.57 seconds; current allocated memory: 3.686 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.19 seconds; current allocated memory: 3.690 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_mul' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_mul_mul_16s_16s_32_1_1': 9 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_mul'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.76 seconds; current allocated memory: 3.694 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_acc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_acc'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.78 seconds; current allocated memory: 3.697 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x80' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x67' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.02 seconds; current allocated memory: 3.700 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_10_conv1122' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_10_conv1122'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.36 seconds; current allocated memory: 3.703 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'accum_reorder' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'accum_reorder'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.61 seconds; current allocated memory: 3.705 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'accum_accumulate' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'accum_accumulate'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.45 seconds; current allocated memory: 3.708 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'accum' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d138_A' is changed to 'fifo_w32_d138_A_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'accum'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.83 seconds; current allocated memory: 3.711 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_10_accum1123' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_10_accum1123'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.19 seconds; current allocated memory: 3.713 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2570' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2570'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.13 seconds; current allocated memory: 3.716 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2569' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x81' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x68' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2569'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.9 seconds; current allocated memory: 3.720 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_10_conv1124' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_10_conv1124'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.66 seconds; current allocated memory: 3.723 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_10_accum1125' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_10_accum1125'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.66 seconds; current allocated memory: 3.725 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2568' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2568'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.18 seconds; current allocated memory: 3.727 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2567' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x82' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x69' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2567'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.83 seconds; current allocated memory: 3.732 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_10_conv1126' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_10_conv1126'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.52 seconds; current allocated memory: 3.735 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_10_accum1127' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_10_accum1127'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.65 seconds; current allocated memory: 3.737 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2566' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2566'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.19 seconds; current allocated memory: 3.739 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2565' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x83' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x70' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2565'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.82 seconds; current allocated memory: 3.744 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_10_conv1128' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_10_conv1128'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.49 seconds; current allocated memory: 3.747 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_10_accum1129' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_10_accum1129'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.65 seconds; current allocated memory: 3.749 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2564' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2564'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 3.751 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2563' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x84' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x71' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2563'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.88 seconds; current allocated memory: 3.756 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_10_conv1130' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_10_conv1130'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.45 seconds; current allocated memory: 3.759 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_10_accum1131' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_10_accum1131'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.65 seconds; current allocated memory: 3.761 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2562' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2562'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.25 seconds; current allocated memory: 3.763 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2561' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x85' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x72' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2561'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.91 seconds; current allocated memory: 3.768 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_10_conv1132' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_10_conv1132'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.48 seconds; current allocated memory: 3.771 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_10_accum1133' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_10_accum1133'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.65 seconds; current allocated memory: 3.773 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2560' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2560'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.25 seconds; current allocated memory: 3.775 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2559' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x86' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x73' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2559'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.89 seconds; current allocated memory: 3.780 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_10_conv1134' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_10_conv1134'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.35 seconds; current allocated memory: 3.783 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_10_accum1135' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_10_accum1135'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.73 seconds; current allocated memory: 3.785 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2558' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2558'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.25 seconds; current allocated memory: 3.787 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2557' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x87' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x74' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2557'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.95 seconds; current allocated memory: 3.792 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_10_conv1136' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_10_conv1136'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.48 seconds; current allocated memory: 3.795 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_10_accum1137' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_10_accum1137'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.76 seconds; current allocated memory: 3.797 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2556' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2556'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.25 seconds; current allocated memory: 3.799 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2555' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x88' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x75' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2555'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.95 seconds; current allocated memory: 3.804 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_10_conv1138' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_10_conv1138'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.39 seconds; current allocated memory: 3.807 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_10_accum1139' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_10_accum1139'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.71 seconds; current allocated memory: 3.809 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2554' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2554'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 3.811 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2553' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x89' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x76' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2553'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 5.04 seconds; current allocated memory: 3.816 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_10_conv1140' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_10_conv1140'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.48 seconds; current allocated memory: 3.819 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_10_accum1141' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_10_accum1141'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.74 seconds; current allocated memory: 3.821 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2552' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2552'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 3.823 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2551' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x90' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x77' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2551'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.98 seconds; current allocated memory: 3.828 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_10_conv1142' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_10_conv1142'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.5 seconds; current allocated memory: 3.831 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_10_accum1143' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_10_accum1143'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.7 seconds; current allocated memory: 3.833 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2550' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2550'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 3.835 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2549' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x91' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x78' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2549'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 5 seconds; current allocated memory: 3.840 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_10_conv1144' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_10_conv1144'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.36 seconds; current allocated memory: 3.843 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_10_accum1145' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_10_accum1145'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.71 seconds; current allocated memory: 3.845 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2548' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2548'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.26 seconds; current allocated memory: 3.848 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2547' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x92' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x79' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2547'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 5.27 seconds; current allocated memory: 3.852 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_10_conv1146' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_10_conv1146'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.51 seconds; current allocated memory: 3.856 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_10_accum1147' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_10_accum1147'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.69 seconds; current allocated memory: 3.857 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2546' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2546'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.24 seconds; current allocated memory: 3.860 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2545' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x93' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x80' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2545'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.97 seconds; current allocated memory: 3.865 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_10_conv1148' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_10_conv1148'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.49 seconds; current allocated memory: 3.868 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_10_accum1149' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_10_accum1149'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.69 seconds; current allocated memory: 3.869 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2544' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2544'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.28 seconds; current allocated memory: 3.872 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2543' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x94' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x81' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2543'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.93 seconds; current allocated memory: 3.877 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_10_conv1150' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_10_conv1150'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.44 seconds; current allocated memory: 3.880 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_10_accum1151' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_10_accum1151'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.7 seconds; current allocated memory: 3.881 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr2542' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr2542'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.29 seconds; current allocated memory: 3.884 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv2541' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x95' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x82' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2541'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.9 seconds; current allocated memory: 3.889 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_10_conv1152' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_10_conv1152'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.62 seconds; current allocated memory: 3.892 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_10_accum1153' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_10_accum1153'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.73 seconds; current allocated memory: 3.894 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'glue' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'glue'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.31 seconds; current allocated memory: 3.896 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_10_glue' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_10_glue'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.03 seconds; current allocated memory: 3.900 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.99 seconds; current allocated memory: 3.902 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_10_bias1154' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_10_bias1154'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.81 seconds; current allocated memory: 3.904 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2760' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2760'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.51 seconds; current allocated memory: 3.905 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_10_bias1155' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_10_bias1155'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.89 seconds; current allocated memory: 3.907 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2759' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2759'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.58 seconds; current allocated memory: 3.909 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_10_bias1156' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_10_bias1156'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.83 seconds; current allocated memory: 3.911 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2758' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2758'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.55 seconds; current allocated memory: 3.913 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_10_bias1157' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_10_bias1157'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.9 seconds; current allocated memory: 3.915 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2757' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2757'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.6 seconds; current allocated memory: 3.917 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_10_bias1158' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_10_bias1158'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.91 seconds; current allocated memory: 3.919 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2756' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2756'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.57 seconds; current allocated memory: 3.920 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_10_bias1159' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_10_bias1159'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.93 seconds; current allocated memory: 3.922 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2755' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2755'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.57 seconds; current allocated memory: 3.924 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_10_bias1160' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_10_bias1160'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.93 seconds; current allocated memory: 3.926 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2754' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2754'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.58 seconds; current allocated memory: 3.928 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_10_bias1161' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_10_bias1161'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.88 seconds; current allocated memory: 3.930 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2753' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2753'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.57 seconds; current allocated memory: 3.931 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_10_bias1162' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_10_bias1162'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.87 seconds; current allocated memory: 3.933 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2752' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2752'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.6 seconds; current allocated memory: 3.935 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_10_bias1163' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_10_bias1163'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.91 seconds; current allocated memory: 3.937 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2751' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2751'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.59 seconds; current allocated memory: 3.939 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_10_bias1164' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_10_bias1164'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.93 seconds; current allocated memory: 3.941 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2750' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2750'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.56 seconds; current allocated memory: 3.943 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_10_bias1165' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_10_bias1165'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.89 seconds; current allocated memory: 3.945 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2749' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2749'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.58 seconds; current allocated memory: 3.946 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_10_bias1166' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_10_bias1166'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.87 seconds; current allocated memory: 3.948 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2748' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2748'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.57 seconds; current allocated memory: 3.950 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_10_bias1167' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_10_bias1167'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.85 seconds; current allocated memory: 3.952 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2747' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2747'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.55 seconds; current allocated memory: 3.954 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_10_bias1168' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_10_bias1168'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.91 seconds; current allocated memory: 3.956 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias2746' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias2746'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.57 seconds; current allocated memory: 3.958 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_10_bias1169' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_10_bias1169'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.93 seconds; current allocated memory: 3.960 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_10' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x96' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x83' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_10'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.64 seconds; current allocated memory: 3.975 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'squeeze_in' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze_in'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 35.02 seconds; current allocated memory: 46.407 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'squeeze_out' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze_out'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 179.93 seconds; current allocated memory: 207.874 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'squeeze' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x97' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 48.93 seconds; current allocated memory: 252.636 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'squeeze_Conv_10' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze_Conv_10'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 17.43 seconds; current allocated memory: 260.956 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mem_write' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_write'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.65 seconds; current allocated memory: 263.020 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'process_r' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d256_A' is changed to 'fifo_w16_d256_A_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x98' due to conflict.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_AWVALID' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_AWADDR' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_AWID' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_AWLEN' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_AWSIZE' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_AWBURST' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_AWLOCK' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_AWCACHE' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_AWPROT' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_AWQOS' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_AWREGION' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_AWUSER' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_WVALID' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_WDATA' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_WSTRB' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_WLAST' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_WID' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_WUSER' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_BREADY' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_ARVALID' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_ARADDR' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_ARID' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_ARLEN' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_ARSIZE' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_ARBURST' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_ARLOCK' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_ARCACHE' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_ARPROT' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_ARQOS' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_ARREGION' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_ARUSER' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_RREADY' to 0.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'process_r'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.51 seconds; current allocated memory: 277.761 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 51.77 seconds; current allocated memory: 309.047 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'fpgaconvnet_ip' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'Conv_2' is changed to 'Conv_2_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'relu_1' is changed to 'relu_1_x' due to conflict.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/fpgaconvnet_port_wr' to 'm_axi'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/fpgaconvnet_port_in' to 'm_axi'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/fpgaconvnet_port_out' to 'm_axi'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/mode' to 's_axilite & ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/weights_reloading_index' to 's_axilite & ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/fpgaconvnet_wr_0' to 's_axilite & ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/fpgaconvnet_in_0' to 's_axilite & ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/fpgaconvnet_out_0' to 's_axilite & ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'fpgaconvnet_ip' to 's_axilite & ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Bundling port 'return', 'mode', 'weights_reloading_index', 'fpgaconvnet_wr_0', 'fpgaconvnet_in_0' and 'fpgaconvnet_out_0' to AXI-Lite port ctrl.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'fpgaconvnet_ip'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 8.1 seconds; current allocated memory: 319.793 MB.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'wr_0_V_V_U(fifo_w16_d256_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_weights_reloading_U0_U(start_for_weights_reloading_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'line_buffer_0_V_V_U(fifo_w16_d103_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'line_buffer_1_V_V_U(fifo_w16_d103_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_0_0_s_U(fifo_w16_d4_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_0_1_s_U(fifo_w16_d4_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_1_0_s_U(fifo_w16_d4_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_1_1_s_U(fifo_w16_d4_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_2_0_s_U(fifo_w16_d4_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_2_1_s_U(fifo_w16_d4_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_0_0_V_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_0_1_V_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_0_2_V_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_1_0_V_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_1_1_V_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_1_2_V_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_2_0_V_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_2_1_V_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_2_2_V_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_sliding_window_out_3_U0_U(start_for_sliding_window_out_3_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr_2_Conv_0_weights_V_0_0_8_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr_2_Conv_0_weights_V_0_0_5_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr_2_Conv_0_weights_V_0_0_2_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr_2_Conv_0_weights_V_0_0_7_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr_2_Conv_0_weights_V_0_0_4_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr_2_Conv_0_weights_V_0_0_1_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr_2_Conv_0_weights_V_0_0_6_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr_2_Conv_0_weights_V_0_0_3_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr_2_Conv_0_weights_V_0_0_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_2_U0_U(start_for_conv_mul_2_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_2_U0_U(start_for_conv_acc_2_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_0_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_1_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_2_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_3_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_4_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_5_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_6_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_7_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_8_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_9_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_10_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_11_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_12_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_13_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_14_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_15_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_16_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_17_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_18_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_19_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_20_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_21_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_22_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_23_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_24_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_25_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_26_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_27_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_28_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_29_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_30_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_31_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_32_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_33_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_34_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_35_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_36_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_37_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_38_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_39_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_40_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_41_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_42_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_43_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_44_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_45_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_46_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_47_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_48_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_49_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_50_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_51_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_52_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_53_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_54_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_55_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_56_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_57_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_58_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_59_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_60_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_61_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_62_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_63_U(fifo_w32_d13_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_accum_accumulate_2_U0_U(start_for_accum_accumulate_2_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias_1_Conv_0_biases_V_0_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_0_0_V_V_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_0_1_V_V_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_0_2_V_V_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_1_0_V_V_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_1_1_V_V_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_1_2_V_V_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_2_0_V_V_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_2_1_V_V_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_2_2_V_V_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_0_0_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_0_1_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_0_2_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_1_0_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_1_1_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_1_2_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_2_0_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_2_1_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_2_2_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_V_V_0_0_U(fifo_w32_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_V_V_0_0_U(fifo_w32_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_0_V_V_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_0_fork919_U0_U(start_for_Conv_0_fork919_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_0_conv920_U0_U(start_for_Conv_0_conv920_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_0_accum921_U0_U(start_for_Conv_0_accum921_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_0_glue_U0_U(start_for_Conv_0_glue_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_0_bias922_U0_U(start_for_Conv_0_bias922_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'line_buffer_0_V_V_U(fifo_w16_d2177_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'line_buffer_1_V_V_U(fifo_w16_d2177_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_0_0_s_U(fifo_w16_d65_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_0_1_s_U(fifo_w16_d65_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_1_0_s_U(fifo_w16_d65_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_1_1_s_U(fifo_w16_d65_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_2_0_s_U(fifo_w16_d65_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_2_1_s_U(fifo_w16_d65_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_0_0_V_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_0_1_V_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_0_2_V_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_1_0_V_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_1_1_V_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_1_2_V_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_2_0_V_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_2_1_V_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_2_2_V_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_sliding_window_out_1_U0_U(start_for_sliding_window_out_1_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr_1_Conv_2_weights_V_0_0_8_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr_1_Conv_2_weights_V_0_0_5_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr_1_Conv_2_weights_V_0_0_2_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr_1_Conv_2_weights_V_0_0_7_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr_1_Conv_2_weights_V_0_0_4_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr_1_Conv_2_weights_V_0_0_1_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr_1_Conv_2_weights_V_0_0_6_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr_1_Conv_2_weights_V_0_0_3_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr_1_Conv_2_weights_V_0_0_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_1_U0_U(start_for_conv_mul_1_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_1_U0_U(start_for_conv_acc_1_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_0_V_V_U(fifo_w32_d74_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_1_V_V_U(fifo_w32_d74_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_2_V_V_U(fifo_w32_d74_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_3_V_V_U(fifo_w32_d74_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_accum_accumulate_1_U0_U(start_for_accum_accumulate_1_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2600_Conv_2_weights_V_0_1_62_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2600_Conv_2_weights_V_0_1_59_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2600_Conv_2_weights_V_0_1_56_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2600_Conv_2_weights_V_0_1_61_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2600_Conv_2_weights_V_0_1_58_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2600_Conv_2_weights_V_0_1_55_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2600_Conv_2_weights_V_0_1_60_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2600_Conv_2_weights_V_0_1_57_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2600_Conv_2_weights_V_0_1_54_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_1_U1_1_U(start_for_conv_mul_1_U1_1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_1_U1_1_U(start_for_conv_acc_1_U1_1)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2598_Conv_2_weights_V_0_2_8_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2598_Conv_2_weights_V_0_2_5_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2598_Conv_2_weights_V_0_2_2_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2598_Conv_2_weights_V_0_2_7_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2598_Conv_2_weights_V_0_2_4_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2598_Conv_2_weights_V_0_2_1_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2598_Conv_2_weights_V_0_2_6_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2598_Conv_2_weights_V_0_2_3_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2598_Conv_2_weights_V_0_2_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_1_U2_2_U(start_for_conv_mul_1_U2_2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_1_U2_2_U(start_for_conv_acc_1_U2_2)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2596_Conv_2_weights_V_0_3_8_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2596_Conv_2_weights_V_0_3_5_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2596_Conv_2_weights_V_0_3_2_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2596_Conv_2_weights_V_0_3_7_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2596_Conv_2_weights_V_0_3_4_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2596_Conv_2_weights_V_0_3_1_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2596_Conv_2_weights_V_0_3_6_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2596_Conv_2_weights_V_0_3_3_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2596_Conv_2_weights_V_0_3_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_1_U3_3_U(start_for_conv_mul_1_U3_3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_1_U3_3_U(start_for_conv_acc_1_U3_3)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2594_Conv_2_weights_V_0_4_8_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2594_Conv_2_weights_V_0_4_5_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2594_Conv_2_weights_V_0_4_2_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2594_Conv_2_weights_V_0_4_7_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2594_Conv_2_weights_V_0_4_4_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2594_Conv_2_weights_V_0_4_1_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2594_Conv_2_weights_V_0_4_6_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2594_Conv_2_weights_V_0_4_3_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2594_Conv_2_weights_V_0_4_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_1_U4_4_U(start_for_conv_mul_1_U4_4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_1_U4_4_U(start_for_conv_acc_1_U4_4)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2592_Conv_2_weights_V_0_5_8_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2592_Conv_2_weights_V_0_5_5_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2592_Conv_2_weights_V_0_5_2_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2592_Conv_2_weights_V_0_5_7_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2592_Conv_2_weights_V_0_5_4_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2592_Conv_2_weights_V_0_5_1_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2592_Conv_2_weights_V_0_5_6_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2592_Conv_2_weights_V_0_5_3_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2592_Conv_2_weights_V_0_5_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_1_U5_5_U(start_for_conv_mul_1_U5_5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_1_U5_5_U(start_for_conv_acc_1_U5_5)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2590_Conv_2_weights_V_0_6_8_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2590_Conv_2_weights_V_0_6_5_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2590_Conv_2_weights_V_0_6_2_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2590_Conv_2_weights_V_0_6_7_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2590_Conv_2_weights_V_0_6_4_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2590_Conv_2_weights_V_0_6_1_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2590_Conv_2_weights_V_0_6_6_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2590_Conv_2_weights_V_0_6_3_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2590_Conv_2_weights_V_0_6_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_1_U6_6_U(start_for_conv_mul_1_U6_6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_1_U6_6_U(start_for_conv_acc_1_U6_6)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2588_Conv_2_weights_V_0_7_8_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2588_Conv_2_weights_V_0_7_5_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2588_Conv_2_weights_V_0_7_2_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2588_Conv_2_weights_V_0_7_7_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2588_Conv_2_weights_V_0_7_4_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2588_Conv_2_weights_V_0_7_1_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2588_Conv_2_weights_V_0_7_6_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2588_Conv_2_weights_V_0_7_3_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2588_Conv_2_weights_V_0_7_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_1_U7_7_U(start_for_conv_mul_1_U7_7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_1_U7_7_U(start_for_conv_acc_1_U7_7)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2586_Conv_2_weights_V_0_8_8_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2586_Conv_2_weights_V_0_8_5_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2586_Conv_2_weights_V_0_8_2_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2586_Conv_2_weights_V_0_8_7_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2586_Conv_2_weights_V_0_8_4_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2586_Conv_2_weights_V_0_8_1_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2586_Conv_2_weights_V_0_8_6_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2586_Conv_2_weights_V_0_8_3_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2586_Conv_2_weights_V_0_8_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x10)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x10)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x10)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x10)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x10)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x10)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x10)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x10)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x10)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x10)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x10)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x10)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x10)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x10)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x10)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x10)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x10)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x10)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_1_U8_8_U(start_for_conv_mul_1_U8_8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_1_U8_8_U(start_for_conv_acc_1_U8_8)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2584_Conv_2_weights_V_0_9_8_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2584_Conv_2_weights_V_0_9_5_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2584_Conv_2_weights_V_0_9_2_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2584_Conv_2_weights_V_0_9_7_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2584_Conv_2_weights_V_0_9_4_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2584_Conv_2_weights_V_0_9_1_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2584_Conv_2_weights_V_0_9_6_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2584_Conv_2_weights_V_0_9_3_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2584_Conv_2_weights_V_0_9_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x11)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x11)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x11)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x11)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x11)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x11)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x11)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x11)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x11)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x11)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x11)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x11)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x11)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x11)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x11)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x11)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x11)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x11)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_1_U9_9_U(start_for_conv_mul_1_U9_9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_1_U9_9_U(start_for_conv_acc_1_U9_9)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2582_Conv_2_weights_V_0_1_53_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2582_Conv_2_weights_V_0_1_50_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2582_Conv_2_weights_V_0_1_47_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2582_Conv_2_weights_V_0_1_52_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2582_Conv_2_weights_V_0_1_49_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2582_Conv_2_weights_V_0_1_46_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2582_Conv_2_weights_V_0_1_51_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2582_Conv_2_weights_V_0_1_48_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2582_Conv_2_weights_V_0_1_45_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x12)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x12)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x12)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x12)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x12)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x12)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x12)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x12)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x12)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x12)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x12)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x12)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x12)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x12)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x12)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x12)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x12)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x12)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x10)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x10)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x10)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x10)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x10)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x10)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x10)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x10)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x10)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_1_U10_10_U(start_for_conv_mul_1_U10_10)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_1_U10_10_U(start_for_conv_acc_1_U10_10)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2580_Conv_2_weights_V_0_1_44_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2580_Conv_2_weights_V_0_1_41_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2580_Conv_2_weights_V_0_1_38_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2580_Conv_2_weights_V_0_1_43_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2580_Conv_2_weights_V_0_1_40_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2580_Conv_2_weights_V_0_1_37_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2580_Conv_2_weights_V_0_1_42_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2580_Conv_2_weights_V_0_1_39_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2580_Conv_2_weights_V_0_1_36_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x13)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x13)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x13)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x13)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x13)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x13)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x13)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x13)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x13)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x13)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x13)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x13)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x13)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x13)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x13)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x13)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x13)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x13)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x11)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x11)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x11)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x11)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x11)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x11)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x11)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x11)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x11)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_1_U11_11_U(start_for_conv_mul_1_U11_11)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_1_U11_11_U(start_for_conv_acc_1_U11_11)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2578_Conv_2_weights_V_0_1_35_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2578_Conv_2_weights_V_0_1_32_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2578_Conv_2_weights_V_0_1_29_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2578_Conv_2_weights_V_0_1_34_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2578_Conv_2_weights_V_0_1_31_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2578_Conv_2_weights_V_0_1_28_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2578_Conv_2_weights_V_0_1_33_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2578_Conv_2_weights_V_0_1_30_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2578_Conv_2_weights_V_0_1_27_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x14)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x14)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x14)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x14)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x14)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x14)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x14)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x14)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x14)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x14)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x14)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x14)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x14)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x14)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x14)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x14)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x14)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x14)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x12)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x12)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x12)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x12)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x12)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x12)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x12)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x12)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x12)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_1_U12_12_U(start_for_conv_mul_1_U12_12)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_1_U12_12_U(start_for_conv_acc_1_U12_12)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2576_Conv_2_weights_V_0_1_26_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2576_Conv_2_weights_V_0_1_23_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2576_Conv_2_weights_V_0_1_20_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2576_Conv_2_weights_V_0_1_25_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2576_Conv_2_weights_V_0_1_22_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2576_Conv_2_weights_V_0_1_19_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2576_Conv_2_weights_V_0_1_24_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2576_Conv_2_weights_V_0_1_21_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2576_Conv_2_weights_V_0_1_18_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x15)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x15)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x15)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x15)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x15)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x15)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x15)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x15)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x15)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x15)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x15)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x15)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x15)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x15)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x15)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x15)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x15)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x15)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x13)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x13)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x13)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x13)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x13)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x13)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x13)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x13)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x13)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_1_U13_13_U(start_for_conv_mul_1_U13_13)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_1_U13_13_U(start_for_conv_acc_1_U13_13)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2574_Conv_2_weights_V_0_1_17_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2574_Conv_2_weights_V_0_1_14_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2574_Conv_2_weights_V_0_1_11_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2574_Conv_2_weights_V_0_1_16_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2574_Conv_2_weights_V_0_1_13_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2574_Conv_2_weights_V_0_1_10_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2574_Conv_2_weights_V_0_1_15_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2574_Conv_2_weights_V_0_1_12_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2574_Conv_2_weights_V_0_1_9_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x16)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x16)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x16)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x16)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x16)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x16)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x16)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x16)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x16)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x16)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x16)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x16)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x16)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x16)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x16)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x16)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x16)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x16)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x14)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x14)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x14)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x14)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x14)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x14)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x14)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x14)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x14)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_1_U14_14_U(start_for_conv_mul_1_U14_14)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_1_U14_14_U(start_for_conv_acc_1_U14_14)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2572_Conv_2_weights_V_0_1_8_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2572_Conv_2_weights_V_0_1_5_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2572_Conv_2_weights_V_0_1_2_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2572_Conv_2_weights_V_0_1_7_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2572_Conv_2_weights_V_0_1_4_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2572_Conv_2_weights_V_0_1_1_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2572_Conv_2_weights_V_0_1_6_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2572_Conv_2_weights_V_0_1_3_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2572_Conv_2_weights_V_0_1_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x17)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x17)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x17)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x17)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x17)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x17)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x17)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x17)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x17)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x17)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x17)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x17)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x17)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x17)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x17)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x17)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x17)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x17)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x15)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x15)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x15)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x15)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x15)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x15)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x15)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x15)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x15)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_1_U15_15_U(start_for_conv_mul_1_U15_15)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_1_U15_15_U(start_for_conv_acc_1_U15_15)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias_2_Conv_2_biases_V_0_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2707_Conv_2_biases_V_1_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2706_Conv_2_biases_V_2_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2705_Conv_2_biases_V_3_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2704_Conv_2_biases_V_4_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2703_Conv_2_biases_V_5_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2702_Conv_2_biases_V_6_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2701_Conv_2_biases_V_7_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2700_Conv_2_biases_V_8_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2699_Conv_2_biases_V_9_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2698_Conv_2_biases_V_10_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2697_Conv_2_biases_V_11_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2696_Conv_2_biases_V_12_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2695_Conv_2_biases_V_13_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2694_Conv_2_biases_V_14_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2693_Conv_2_biases_V_15_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_0_0_V_V_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_0_1_V_V_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_0_2_V_V_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_1_0_V_V_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_1_1_V_V_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_1_2_V_V_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_2_0_V_V_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_2_1_V_V_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_2_2_V_V_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_0_0_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_0_1_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_0_2_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_1_0_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_1_1_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_1_2_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_2_0_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_2_1_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_2_2_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_0_0_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_0_1_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_0_2_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_1_0_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_1_1_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_1_2_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_2_0_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_2_1_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_2_2_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_0_0_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_0_1_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_0_2_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_1_0_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_1_1_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_1_2_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_2_0_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_2_1_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_2_2_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_0_0_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_0_1_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_0_2_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_1_0_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_1_1_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_1_2_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_2_0_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_2_1_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_2_2_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_0_0_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_0_1_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_0_2_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_1_0_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_1_1_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_1_2_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_2_0_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_2_1_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_2_2_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_0_0_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_0_1_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_0_2_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_1_0_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_1_1_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_1_2_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_2_0_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_2_1_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_2_2_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_0_0_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_0_1_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_0_2_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_1_0_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_1_1_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_1_2_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_2_0_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_2_1_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_2_2_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_0_0_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_0_1_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_0_2_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_1_0_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_1_1_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_1_2_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_2_0_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_2_1_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_2_2_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_8_0_0_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_8_0_1_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_8_0_2_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_8_1_0_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_8_1_1_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_8_1_2_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_8_2_0_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_8_2_1_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_8_2_2_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_9_0_0_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_9_0_1_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_9_0_2_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_9_1_0_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_9_1_1_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_9_1_2_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_9_2_0_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_9_2_1_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_9_2_2_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_10_0_0_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_10_0_1_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_10_0_2_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_10_1_0_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_10_1_1_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_10_1_2_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_10_2_0_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_10_2_1_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_10_2_2_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_11_0_0_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_11_0_1_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_11_0_2_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_11_1_0_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_11_1_1_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_11_1_2_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_11_2_0_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_11_2_1_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_11_2_2_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_12_0_0_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_12_0_1_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_12_0_2_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_12_1_0_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_12_1_1_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_12_1_2_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_12_2_0_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_12_2_1_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_12_2_2_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_13_0_0_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_13_0_1_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_13_0_2_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_13_1_0_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_13_1_1_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_13_1_2_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_13_2_0_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_13_2_1_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_13_2_2_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_14_0_0_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_14_0_1_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_14_0_2_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_14_1_0_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_14_1_1_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_14_1_2_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_14_2_0_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_14_2_1_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_14_2_2_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_15_0_0_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_15_0_1_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_15_0_2_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_15_1_0_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_15_1_1_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_15_1_2_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_15_2_0_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_15_2_1_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_15_2_2_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_0_U(fifo_w32_d2_A_x16)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_0_U(fifo_w32_d2_A_x16)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_1_U(fifo_w32_d2_A_x16)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_1_U(fifo_w32_d2_A_x16)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_2_U(fifo_w32_d2_A_x16)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_2_U(fifo_w32_d2_A_x16)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_3_U(fifo_w32_d2_A_x16)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_3_U(fifo_w32_d2_A_x16)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_4_U(fifo_w32_d2_A_x16)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_4_U(fifo_w32_d2_A_x16)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_5_U(fifo_w32_d2_A_x16)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_5_U(fifo_w32_d2_A_x16)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_6_U(fifo_w32_d2_A_x16)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_6_U(fifo_w32_d2_A_x16)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_7_U(fifo_w32_d2_A_x16)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_7_U(fifo_w32_d2_A_x16)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_8_U(fifo_w32_d2_A_x16)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_8_U(fifo_w32_d2_A_x16)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_9_U(fifo_w32_d2_A_x16)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_9_U(fifo_w32_d2_A_x16)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_10_U(fifo_w32_d2_A_x16)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_10_U(fifo_w32_d2_A_x16)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_11_U(fifo_w32_d2_A_x16)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_11_U(fifo_w32_d2_A_x16)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_12_U(fifo_w32_d2_A_x16)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_12_U(fifo_w32_d2_A_x16)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_13_U(fifo_w32_d2_A_x16)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_13_U(fifo_w32_d2_A_x16)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_14_U(fifo_w32_d2_A_x16)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_14_U(fifo_w32_d2_A_x16)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_15_U(fifo_w32_d2_A_x16)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_15_U(fifo_w32_d2_A_x16)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_0_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_1_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_2_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_3_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_4_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_5_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_6_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_7_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_8_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_9_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_10_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_11_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_12_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_13_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_14_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_15_U(fifo_w16_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_2_fork924_U0_U(start_for_Conv_2_fork924_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_2_conv925_U0_U(start_for_Conv_2_conv925_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_2_conv927_U0_U(start_for_Conv_2_conv927_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_2_conv929_U0_U(start_for_Conv_2_conv929_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_2_conv931_U0_U(start_for_Conv_2_conv931_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_2_conv933_U0_U(start_for_Conv_2_conv933_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_2_conv935_U0_U(start_for_Conv_2_conv935_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_2_conv937_U0_U(start_for_Conv_2_conv937_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_2_conv939_U0_U(start_for_Conv_2_conv939_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_2_conv941_U0_U(start_for_Conv_2_conv941_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_2_conv943_U0_U(start_for_Conv_2_conv943_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_2_conv945_U0_U(start_for_Conv_2_conv945_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_2_conv947_U0_U(start_for_Conv_2_conv947_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_2_conv949_U0_U(start_for_Conv_2_conv949_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_2_conv951_U0_U(start_for_Conv_2_conv951_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_2_conv953_U0_U(start_for_Conv_2_conv953_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_2_conv955_U0_U(start_for_Conv_2_conv955_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_2_accum926_U0_U(start_for_Conv_2_accum926_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_2_glue_U0_U(start_for_Conv_2_glue_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_2_accum928_U0_U(start_for_Conv_2_accum928_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_2_accum930_U0_U(start_for_Conv_2_accum930_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_2_accum932_U0_U(start_for_Conv_2_accum932_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_2_accum934_U0_U(start_for_Conv_2_accum934_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_2_accum936_U0_U(start_for_Conv_2_accum936_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_2_accum938_U0_U(start_for_Conv_2_accum938_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_2_accum940_U0_U(start_for_Conv_2_accum940_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_2_accum942_U0_U(start_for_Conv_2_accum942_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_2_accum944_U0_U(start_for_Conv_2_accum944_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_2_accum946_U0_U(start_for_Conv_2_accum946_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_2_accum948_U0_U(start_for_Conv_2_accum948_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_2_accum950_U0_U(start_for_Conv_2_accum950_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_2_accum952_U0_U(start_for_Conv_2_accum952_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_2_accum954_U0_U(start_for_Conv_2_accum954_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_2_accum956_U0_U(start_for_Conv_2_accum956_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_2_bias957_U0_U(start_for_Conv_2_bias957_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_2_bias958_U0_U(start_for_Conv_2_bias958_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_2_bias959_U0_U(start_for_Conv_2_bias959_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_2_bias960_U0_U(start_for_Conv_2_bias960_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_2_bias961_U0_U(start_for_Conv_2_bias961_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_2_bias962_U0_U(start_for_Conv_2_bias962_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_2_bias963_U0_U(start_for_Conv_2_bias963_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_2_bias964_U0_U(start_for_Conv_2_bias964_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_2_bias965_U0_U(start_for_Conv_2_bias965_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_2_bias966_U0_U(start_for_Conv_2_bias966_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_2_bias967_U0_U(start_for_Conv_2_bias967_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_2_bias968_U0_U(start_for_Conv_2_bias968_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_2_bias969_U0_U(start_for_Conv_2_bias969_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_2_bias970_U0_U(start_for_Conv_2_bias970_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_2_bias971_U0_U(start_for_Conv_2_bias971_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_2_bias972_U0_U(start_for_Conv_2_bias972_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_0_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_1_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_2_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_3_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_4_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_5_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_6_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_7_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_8_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_9_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_10_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_11_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_12_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_13_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_14_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_15_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_16_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_17_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_18_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_19_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_20_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_21_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_22_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_23_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_24_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_25_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_26_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_27_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_28_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_29_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_30_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_31_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_32_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_33_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_34_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_35_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_36_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_37_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_38_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_39_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_40_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_41_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_42_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_43_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_44_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_45_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_46_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_47_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_48_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_49_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_50_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_51_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_52_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_53_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_54_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_55_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_56_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_57_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_58_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_59_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_60_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_61_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_62_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_63_U(fifo_w16_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_squeeze_out_1_U0_U(start_for_squeeze_out_1_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'line_buffer_0_V_V_U(fifo_w16_d2049_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_V_V_0_s_U(fifo_w16_d65_B_x)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_V_V_1_s_U(fifo_w16_d65_B_x)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_0_0_V_U(fifo_w16_d2_A_x20)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_0_1_V_U(fifo_w16_d2_A_x20)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_1_0_V_U(fifo_w16_d2_A_x20)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_1_1_V_U(fifo_w16_d2_A_x20)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_sliding_window_out_2_U0_U(start_for_sliding_window_out_2_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_0_0_V_V_U(fifo_w16_d2_A_x21)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_0_1_V_V_U(fifo_w16_d2_A_x21)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_1_0_V_V_U(fifo_w16_d2_A_x21)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_1_1_V_V_U(fifo_w16_d2_A_x21)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_MaxPool_4_pool974_U0_U(start_for_MaxPool_4_pool974_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_0_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_1_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_2_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_3_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_4_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_5_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_6_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_7_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_8_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_9_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_10_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_11_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_12_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_13_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_14_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_15_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_16_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_17_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_18_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_19_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_20_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_21_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_22_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_23_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_24_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_25_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_26_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_27_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_28_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_29_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_30_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_31_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_32_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_33_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_34_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_35_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_36_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_37_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_38_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_39_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_40_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_41_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_42_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_43_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_44_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_45_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_46_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_47_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_48_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_49_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_50_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_51_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_52_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_53_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_54_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_55_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_56_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_57_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_58_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_59_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_60_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_61_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_62_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_63_U(fifo_w16_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_squeeze_out_2_U0_U(start_for_squeeze_out_2_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'line_buffer_0_V_V_U(fifo_w16_d577_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'line_buffer_1_V_V_U(fifo_w16_d577_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_0_0_s_U(fifo_w16_d33_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_0_1_s_U(fifo_w16_d33_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_1_0_s_U(fifo_w16_d33_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_1_1_s_U(fifo_w16_d33_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_2_0_s_U(fifo_w16_d33_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_2_1_s_U(fifo_w16_d33_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_0_0_V_U(fifo_w16_d2_A_x23)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_0_1_V_U(fifo_w16_d2_A_x23)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_0_2_V_U(fifo_w16_d2_A_x23)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_1_0_V_U(fifo_w16_d2_A_x23)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_1_1_V_U(fifo_w16_d2_A_x23)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_1_2_V_U(fifo_w16_d2_A_x23)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_2_0_V_U(fifo_w16_d2_A_x23)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_2_1_V_U(fifo_w16_d2_A_x23)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_2_2_V_U(fifo_w16_d2_A_x23)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_sliding_window_out_4_U0_U(start_for_sliding_window_out_4_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr_3_Conv_5_weights_V_0_0_8_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr_3_Conv_5_weights_V_0_0_5_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr_3_Conv_5_weights_V_0_0_2_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr_3_Conv_5_weights_V_0_0_7_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr_3_Conv_5_weights_V_0_0_4_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr_3_Conv_5_weights_V_0_0_1_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr_3_Conv_5_weights_V_0_0_6_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr_3_Conv_5_weights_V_0_0_3_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr_3_Conv_5_weights_V_0_0_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x24)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x24)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x24)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x24)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x24)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x24)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x24)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x24)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x24)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x24)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x24)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x24)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x24)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x24)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x24)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x24)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x24)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x24)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x17)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x17)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x17)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x17)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x17)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x17)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x17)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x17)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x17)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_3_U0_U(start_for_conv_mul_3_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_3_U0_U(start_for_conv_acc_3_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_0_U(fifo_w32_d42_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_1_U(fifo_w32_d42_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_2_U(fifo_w32_d42_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_3_U(fifo_w32_d42_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_4_U(fifo_w32_d42_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_5_U(fifo_w32_d42_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_6_U(fifo_w32_d42_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_7_U(fifo_w32_d42_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_8_U(fifo_w32_d42_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_9_U(fifo_w32_d42_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_10_U(fifo_w32_d42_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_11_U(fifo_w32_d42_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_12_U(fifo_w32_d42_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_13_U(fifo_w32_d42_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_14_U(fifo_w32_d42_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_15_U(fifo_w32_d42_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_accum_accumulate_3_U0_U(start_for_accum_accumulate_3_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2630_Conv_5_weights_V_0_1_8_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2630_Conv_5_weights_V_0_1_5_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2630_Conv_5_weights_V_0_1_2_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2630_Conv_5_weights_V_0_1_7_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2630_Conv_5_weights_V_0_1_4_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2630_Conv_5_weights_V_0_1_1_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2630_Conv_5_weights_V_0_1_6_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2630_Conv_5_weights_V_0_1_3_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2630_Conv_5_weights_V_0_1_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x25)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x25)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x25)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x25)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x25)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x25)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x25)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x25)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x25)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x25)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x25)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x25)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x25)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x25)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x25)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x25)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x25)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x25)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_3_U1_1_U(start_for_conv_mul_3_U1_1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_3_U1_1_U(start_for_conv_acc_3_U1_1)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2628_Conv_5_weights_V_0_2_8_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2628_Conv_5_weights_V_0_2_5_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2628_Conv_5_weights_V_0_2_2_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2628_Conv_5_weights_V_0_2_7_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2628_Conv_5_weights_V_0_2_4_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2628_Conv_5_weights_V_0_2_1_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2628_Conv_5_weights_V_0_2_6_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2628_Conv_5_weights_V_0_2_3_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2628_Conv_5_weights_V_0_2_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x26)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x26)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x26)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x26)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x26)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x26)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x26)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x26)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x26)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x26)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x26)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x26)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x26)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x26)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x26)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x26)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x26)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x26)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_3_U2_2_U(start_for_conv_mul_3_U2_2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_3_U2_2_U(start_for_conv_acc_3_U2_2)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2626_Conv_5_weights_V_0_3_8_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2626_Conv_5_weights_V_0_3_5_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2626_Conv_5_weights_V_0_3_2_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2626_Conv_5_weights_V_0_3_7_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2626_Conv_5_weights_V_0_3_4_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2626_Conv_5_weights_V_0_3_1_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2626_Conv_5_weights_V_0_3_6_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2626_Conv_5_weights_V_0_3_3_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2626_Conv_5_weights_V_0_3_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x27)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x27)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x27)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x27)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x27)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x27)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x27)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x27)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x27)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x27)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x27)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x27)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x27)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x27)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x27)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x27)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x27)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x27)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x20)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x20)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x20)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x20)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x20)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x20)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x20)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x20)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x20)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_3_U3_3_U(start_for_conv_mul_3_U3_3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_3_U3_3_U(start_for_conv_acc_3_U3_3)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2624_Conv_5_weights_V_0_4_8_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2624_Conv_5_weights_V_0_4_5_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2624_Conv_5_weights_V_0_4_2_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2624_Conv_5_weights_V_0_4_7_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2624_Conv_5_weights_V_0_4_4_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2624_Conv_5_weights_V_0_4_1_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2624_Conv_5_weights_V_0_4_6_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2624_Conv_5_weights_V_0_4_3_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2624_Conv_5_weights_V_0_4_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x28)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x28)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x28)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x28)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x28)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x28)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x28)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x28)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x28)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x28)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x28)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x28)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x28)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x28)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x28)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x28)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x28)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x28)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x21)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x21)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x21)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x21)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x21)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x21)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x21)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x21)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x21)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_3_U4_4_U(start_for_conv_mul_3_U4_4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_3_U4_4_U(start_for_conv_acc_3_U4_4)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2622_Conv_5_weights_V_0_5_8_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2622_Conv_5_weights_V_0_5_5_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2622_Conv_5_weights_V_0_5_2_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2622_Conv_5_weights_V_0_5_7_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2622_Conv_5_weights_V_0_5_4_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2622_Conv_5_weights_V_0_5_1_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2622_Conv_5_weights_V_0_5_6_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2622_Conv_5_weights_V_0_5_3_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2622_Conv_5_weights_V_0_5_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x29)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x29)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x29)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x29)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x29)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x29)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x29)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x29)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x29)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x29)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x29)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x29)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x29)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x29)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x29)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x29)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x29)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x29)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_3_U5_5_U(start_for_conv_mul_3_U5_5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_3_U5_5_U(start_for_conv_acc_3_U5_5)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2620_Conv_5_weights_V_0_6_8_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2620_Conv_5_weights_V_0_6_5_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2620_Conv_5_weights_V_0_6_2_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2620_Conv_5_weights_V_0_6_7_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2620_Conv_5_weights_V_0_6_4_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2620_Conv_5_weights_V_0_6_1_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2620_Conv_5_weights_V_0_6_6_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2620_Conv_5_weights_V_0_6_3_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2620_Conv_5_weights_V_0_6_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x30)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x30)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x30)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x30)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x30)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x30)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x30)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x30)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x30)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x30)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x30)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x30)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x30)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x30)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x30)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x30)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x30)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x30)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x23)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x23)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x23)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x23)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x23)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x23)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x23)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x23)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x23)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_3_U6_6_U(start_for_conv_mul_3_U6_6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_3_U6_6_U(start_for_conv_acc_3_U6_6)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2618_Conv_5_weights_V_0_7_8_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2618_Conv_5_weights_V_0_7_5_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2618_Conv_5_weights_V_0_7_2_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2618_Conv_5_weights_V_0_7_7_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2618_Conv_5_weights_V_0_7_4_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2618_Conv_5_weights_V_0_7_1_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2618_Conv_5_weights_V_0_7_6_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2618_Conv_5_weights_V_0_7_3_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2618_Conv_5_weights_V_0_7_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x31)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x31)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x31)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x31)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x31)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x31)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x31)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x31)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x31)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x31)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x31)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x31)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x31)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x31)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x31)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x31)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x31)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x31)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x24)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x24)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x24)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x24)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x24)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x24)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x24)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x24)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x24)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_3_U7_7_U(start_for_conv_mul_3_U7_7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_3_U7_7_U(start_for_conv_acc_3_U7_7)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2616_Conv_5_weights_V_1_0_8_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2616_Conv_5_weights_V_1_0_5_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2616_Conv_5_weights_V_1_0_2_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2616_Conv_5_weights_V_1_0_7_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2616_Conv_5_weights_V_1_0_4_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2616_Conv_5_weights_V_1_0_1_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2616_Conv_5_weights_V_1_0_6_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2616_Conv_5_weights_V_1_0_3_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2616_Conv_5_weights_V_1_0_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x32)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x32)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x32)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x32)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x32)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x32)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x32)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x32)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x32)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x32)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x32)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x32)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x32)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x32)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x32)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x32)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x32)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x32)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x25)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x25)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x25)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x25)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x25)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x25)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x25)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x25)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x25)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_3_U8_8_U(start_for_conv_mul_3_U8_8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_3_U8_8_U(start_for_conv_acc_3_U8_8)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2614_Conv_5_weights_V_1_1_8_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2614_Conv_5_weights_V_1_1_5_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2614_Conv_5_weights_V_1_1_2_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2614_Conv_5_weights_V_1_1_7_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2614_Conv_5_weights_V_1_1_4_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2614_Conv_5_weights_V_1_1_1_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2614_Conv_5_weights_V_1_1_6_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2614_Conv_5_weights_V_1_1_3_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2614_Conv_5_weights_V_1_1_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x33)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x33)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x33)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x33)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x33)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x33)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x33)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x33)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x33)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x33)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x33)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x33)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x33)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x33)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x33)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x33)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x33)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x33)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x26)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x26)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x26)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x26)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x26)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x26)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x26)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x26)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x26)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_3_U9_9_U(start_for_conv_mul_3_U9_9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_3_U9_9_U(start_for_conv_acc_3_U9_9)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2612_Conv_5_weights_V_1_2_8_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2612_Conv_5_weights_V_1_2_5_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2612_Conv_5_weights_V_1_2_2_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2612_Conv_5_weights_V_1_2_7_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2612_Conv_5_weights_V_1_2_4_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2612_Conv_5_weights_V_1_2_1_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2612_Conv_5_weights_V_1_2_6_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2612_Conv_5_weights_V_1_2_3_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2612_Conv_5_weights_V_1_2_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x34)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x34)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x34)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x34)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x34)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x34)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x34)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x34)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x34)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x34)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x34)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x34)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x34)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x34)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x34)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x34)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x34)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x34)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x27)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x27)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x27)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x27)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x27)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x27)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x27)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x27)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x27)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_3_U10_10_U(start_for_conv_mul_3_U10_10)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_3_U10_10_U(start_for_conv_acc_3_U10_10)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2610_Conv_5_weights_V_1_3_8_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2610_Conv_5_weights_V_1_3_5_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2610_Conv_5_weights_V_1_3_2_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2610_Conv_5_weights_V_1_3_7_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2610_Conv_5_weights_V_1_3_4_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2610_Conv_5_weights_V_1_3_1_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2610_Conv_5_weights_V_1_3_6_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2610_Conv_5_weights_V_1_3_3_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2610_Conv_5_weights_V_1_3_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x35)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x35)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x35)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x35)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x35)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x35)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x35)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x35)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x35)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x35)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x35)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x35)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x35)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x35)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x35)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x35)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x35)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x35)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x28)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x28)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x28)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x28)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x28)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x28)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x28)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x28)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x28)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_3_U11_11_U(start_for_conv_mul_3_U11_11)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_3_U11_11_U(start_for_conv_acc_3_U11_11)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2608_Conv_5_weights_V_1_4_8_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2608_Conv_5_weights_V_1_4_5_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2608_Conv_5_weights_V_1_4_2_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2608_Conv_5_weights_V_1_4_7_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2608_Conv_5_weights_V_1_4_4_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2608_Conv_5_weights_V_1_4_1_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2608_Conv_5_weights_V_1_4_6_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2608_Conv_5_weights_V_1_4_3_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2608_Conv_5_weights_V_1_4_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x36)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x36)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x36)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x36)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x36)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x36)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x36)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x36)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x36)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x36)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x36)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x36)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x36)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x36)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x36)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x36)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x36)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x36)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x29)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x29)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x29)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x29)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x29)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x29)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x29)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x29)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x29)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_3_U12_12_U(start_for_conv_mul_3_U12_12)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_3_U12_12_U(start_for_conv_acc_3_U12_12)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2606_Conv_5_weights_V_1_5_8_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2606_Conv_5_weights_V_1_5_5_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2606_Conv_5_weights_V_1_5_2_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2606_Conv_5_weights_V_1_5_7_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2606_Conv_5_weights_V_1_5_4_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2606_Conv_5_weights_V_1_5_1_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2606_Conv_5_weights_V_1_5_6_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2606_Conv_5_weights_V_1_5_3_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2606_Conv_5_weights_V_1_5_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x37)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x37)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x37)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x37)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x37)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x37)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x37)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x37)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x37)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x37)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x37)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x37)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x37)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x37)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x37)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x37)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x37)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x37)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x30)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x30)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x30)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x30)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x30)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x30)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x30)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x30)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x30)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_3_U13_13_U(start_for_conv_mul_3_U13_13)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_3_U13_13_U(start_for_conv_acc_3_U13_13)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2604_Conv_5_weights_V_1_6_8_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2604_Conv_5_weights_V_1_6_5_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2604_Conv_5_weights_V_1_6_2_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2604_Conv_5_weights_V_1_6_7_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2604_Conv_5_weights_V_1_6_4_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2604_Conv_5_weights_V_1_6_1_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2604_Conv_5_weights_V_1_6_6_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2604_Conv_5_weights_V_1_6_3_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2604_Conv_5_weights_V_1_6_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x38)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x38)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x38)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x38)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x38)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x38)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x38)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x38)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x38)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x38)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x38)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x38)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x38)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x38)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x38)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x38)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x38)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x38)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x31)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x31)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x31)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x31)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x31)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x31)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x31)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x31)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x31)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_3_U14_14_U(start_for_conv_mul_3_U14_14)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_3_U14_14_U(start_for_conv_acc_3_U14_14)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2602_Conv_5_weights_V_1_7_8_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2602_Conv_5_weights_V_1_7_5_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2602_Conv_5_weights_V_1_7_2_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2602_Conv_5_weights_V_1_7_7_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2602_Conv_5_weights_V_1_7_4_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2602_Conv_5_weights_V_1_7_1_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2602_Conv_5_weights_V_1_7_6_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2602_Conv_5_weights_V_1_7_3_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2602_Conv_5_weights_V_1_7_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x39)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x39)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x39)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x39)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x39)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x39)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x39)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x39)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x39)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x39)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x39)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x39)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x39)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x39)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x39)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x39)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x39)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x39)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x32)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x32)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x32)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x32)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x32)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x32)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x32)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x32)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x32)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_3_U15_15_U(start_for_conv_mul_3_U15_15)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_3_U15_15_U(start_for_conv_acc_3_U15_15)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias_4_Conv_5_biases_V_0_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2714_Conv_5_biases_V_1_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2713_Conv_5_biases_V_2_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2712_Conv_5_biases_V_3_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2711_Conv_5_biases_V_4_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2710_Conv_5_biases_V_5_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2709_Conv_5_biases_V_6_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2708_Conv_5_biases_V_7_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_0_0_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_0_1_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_0_2_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_1_0_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_1_1_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_1_2_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_2_0_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_2_1_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_2_2_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_0_0_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_0_1_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_0_2_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_1_0_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_1_1_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_1_2_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_2_0_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_2_1_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_2_2_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_0_0_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_0_1_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_0_2_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_1_0_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_1_1_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_1_2_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_2_0_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_2_1_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_2_2_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_0_0_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_0_1_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_0_2_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_1_0_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_1_1_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_1_2_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_2_0_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_2_1_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_2_2_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_0_0_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_0_1_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_0_2_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_1_0_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_1_1_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_1_2_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_2_0_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_2_1_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_2_2_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_0_0_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_0_1_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_0_2_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_1_0_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_1_1_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_1_2_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_2_0_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_2_1_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_2_2_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_0_0_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_0_1_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_0_2_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_1_0_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_1_1_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_1_2_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_2_0_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_2_1_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_2_2_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_0_0_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_0_1_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_0_2_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_1_0_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_1_1_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_1_2_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_2_0_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_2_1_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_2_2_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_0_0_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_0_1_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_0_2_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_1_0_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_1_1_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_1_2_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_2_0_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_2_1_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_2_2_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_0_U(fifo_w32_d2_A_x33)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_0_U(fifo_w32_d2_A_x33)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_1_U(fifo_w32_d2_A_x33)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_1_U(fifo_w32_d2_A_x33)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_2_U(fifo_w32_d2_A_x33)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_2_U(fifo_w32_d2_A_x33)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_3_U(fifo_w32_d2_A_x33)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_3_U(fifo_w32_d2_A_x33)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_4_U(fifo_w32_d2_A_x33)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_4_U(fifo_w32_d2_A_x33)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_5_U(fifo_w32_d2_A_x33)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_5_U(fifo_w32_d2_A_x33)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_6_U(fifo_w32_d2_A_x33)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_6_U(fifo_w32_d2_A_x33)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_7_U(fifo_w32_d2_A_x33)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_7_U(fifo_w32_d2_A_x33)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_1_0_0_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_1_0_1_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_1_0_2_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_1_1_0_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_1_1_1_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_1_1_2_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_1_2_0_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_1_2_1_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_1_2_2_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_0_0_0_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_0_0_1_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_0_0_2_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_0_1_0_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_0_1_1_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_0_1_2_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_0_2_0_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_0_2_1_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_0_2_2_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_1_0_0_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_1_0_1_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_1_0_2_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_1_1_0_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_1_1_1_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_1_1_2_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_1_2_0_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_1_2_1_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_1_2_2_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_2_0_0_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_2_0_1_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_2_0_2_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_2_1_0_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_2_1_1_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_2_1_2_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_2_2_0_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_2_2_1_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_2_2_2_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_3_0_0_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_3_0_1_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_3_0_2_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_3_1_0_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_3_1_1_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_3_1_2_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_3_2_0_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_3_2_1_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_3_2_2_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_4_0_0_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_4_0_1_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_4_0_2_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_4_1_0_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_4_1_1_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_4_1_2_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_4_2_0_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_4_2_1_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_4_2_2_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_5_0_0_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_5_0_1_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_5_0_2_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_5_1_0_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_5_1_1_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_5_1_2_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_5_2_0_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_5_2_1_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_5_2_2_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_6_0_0_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_6_0_1_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_6_0_2_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_6_1_0_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_6_1_1_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_6_1_2_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_6_2_0_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_6_2_1_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_6_2_2_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_7_0_0_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_7_0_1_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_7_0_2_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_7_1_0_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_7_1_1_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_7_1_2_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_7_2_0_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_7_2_1_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_1_7_2_2_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_1_0_U(fifo_w32_d2_A_x33)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_1_0_U(fifo_w32_d2_A_x33)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_1_1_U(fifo_w32_d2_A_x33)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_1_1_U(fifo_w32_d2_A_x33)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_1_2_U(fifo_w32_d2_A_x33)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_1_2_U(fifo_w32_d2_A_x33)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_1_3_U(fifo_w32_d2_A_x33)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_1_3_U(fifo_w32_d2_A_x33)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_1_4_U(fifo_w32_d2_A_x33)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_1_4_U(fifo_w32_d2_A_x33)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_1_5_U(fifo_w32_d2_A_x33)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_1_5_U(fifo_w32_d2_A_x33)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_1_6_U(fifo_w32_d2_A_x33)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_1_6_U(fifo_w32_d2_A_x33)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_1_7_U(fifo_w32_d2_A_x33)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_1_7_U(fifo_w32_d2_A_x33)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_0_V_V_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_1_V_V_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_2_V_V_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_3_V_V_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_4_V_V_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_5_V_V_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_6_V_V_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_7_V_V_U(fifo_w16_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_5_fork976_U0_U(start_for_Conv_5_fork976_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_5_conv977_U0_U(start_for_Conv_5_conv977_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_5_conv979_U0_U(start_for_Conv_5_conv979_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_5_conv981_U0_U(start_for_Conv_5_conv981_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_5_conv983_U0_U(start_for_Conv_5_conv983_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_5_conv985_U0_U(start_for_Conv_5_conv985_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_5_conv987_U0_U(start_for_Conv_5_conv987_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_5_conv989_U0_U(start_for_Conv_5_conv989_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_5_conv991_U0_U(start_for_Conv_5_conv991_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_5_accum978_U0_U(start_for_Conv_5_accum978_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_5_glue_U0_U(start_for_Conv_5_glue_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_5_accum980_U0_U(start_for_Conv_5_accum980_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_5_accum982_U0_U(start_for_Conv_5_accum982_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_5_accum984_U0_U(start_for_Conv_5_accum984_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_5_accum986_U0_U(start_for_Conv_5_accum986_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_5_accum988_U0_U(start_for_Conv_5_accum988_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_5_accum990_U0_U(start_for_Conv_5_accum990_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_5_accum992_U0_U(start_for_Conv_5_accum992_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_5_fork994_U0_U(start_for_Conv_5_fork994_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_5_conv995_U0_U(start_for_Conv_5_conv995_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_5_conv997_U0_U(start_for_Conv_5_conv997_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_5_conv999_U0_U(start_for_Conv_5_conv999_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_5_conv1001_U0_U(start_for_Conv_5_conv1001_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_5_conv1003_U0_U(start_for_Conv_5_conv1003_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_5_conv1005_U0_U(start_for_Conv_5_conv1005_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_5_conv1007_U0_U(start_for_Conv_5_conv1007_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_5_conv1009_U0_U(start_for_Conv_5_conv1009_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_5_accum996_U0_U(start_for_Conv_5_accum996_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_5_accum998_U0_U(start_for_Conv_5_accum998_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_5_accum1000_U0_U(start_for_Conv_5_accum1000_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_5_accum1002_U0_U(start_for_Conv_5_accum1002_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_5_accum1004_U0_U(start_for_Conv_5_accum1004_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_5_accum1006_U0_U(start_for_Conv_5_accum1006_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_5_accum1008_U0_U(start_for_Conv_5_accum1008_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_5_accum1010_U0_U(start_for_Conv_5_accum1010_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_5_bias1011_U0_U(start_for_Conv_5_bias1011_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_5_bias1012_U0_U(start_for_Conv_5_bias1012_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_5_bias1013_U0_U(start_for_Conv_5_bias1013_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_5_bias1014_U0_U(start_for_Conv_5_bias1014_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_5_bias1015_U0_U(start_for_Conv_5_bias1015_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_5_bias1016_U0_U(start_for_Conv_5_bias1016_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_5_bias1017_U0_U(start_for_Conv_5_bias1017_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_5_bias1018_U0_U(start_for_Conv_5_bias1018_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_0_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_1_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_2_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_3_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_4_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_5_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_6_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_7_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_8_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_9_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_10_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_11_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_12_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_13_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_14_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_15_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_16_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_17_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_18_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_19_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_20_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_21_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_22_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_23_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_24_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_25_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_26_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_27_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_28_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_29_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_30_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_31_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_32_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_33_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_34_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_35_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_36_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_37_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_38_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_39_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_40_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_41_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_42_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_43_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_44_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_45_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_46_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_47_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_48_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_49_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_50_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_51_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_52_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_53_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_54_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_55_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_56_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_57_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_58_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_59_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_60_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_61_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_62_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_63_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_64_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_65_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_66_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_67_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_68_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_69_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_70_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_71_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_72_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_73_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_74_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_75_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_76_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_77_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_78_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_79_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_80_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_81_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_82_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_83_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_84_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_85_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_86_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_87_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_88_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_89_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_90_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_91_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_92_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_93_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_94_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_95_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_96_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_97_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_98_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_99_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_100_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_101_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_102_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_103_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_104_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_105_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_106_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_107_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_108_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_109_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_110_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_111_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_112_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_113_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_114_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_115_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_116_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_117_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_118_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_119_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_120_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_121_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_122_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_123_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_124_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_125_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_126_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_127_U(fifo_w16_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_squeeze_out1019_U0_U(start_for_squeeze_out1019_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'line_buffer_0_V_V_U(fifo_w16_d2305_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'line_buffer_1_V_V_U(fifo_w16_d2305_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_0_0_s_U(fifo_w16_d129_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_0_1_s_U(fifo_w16_d129_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_1_0_s_U(fifo_w16_d129_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_1_1_s_U(fifo_w16_d129_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_2_0_s_U(fifo_w16_d129_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_2_1_s_U(fifo_w16_d129_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_0_0_V_U(fifo_w16_d2_A_x42)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_0_1_V_U(fifo_w16_d2_A_x42)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_0_2_V_U(fifo_w16_d2_A_x42)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_1_0_V_U(fifo_w16_d2_A_x42)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_1_1_V_U(fifo_w16_d2_A_x42)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_1_2_V_U(fifo_w16_d2_A_x42)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_2_0_V_U(fifo_w16_d2_A_x42)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_2_1_V_U(fifo_w16_d2_A_x42)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_2_2_V_U(fifo_w16_d2_A_x42)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_sliding_window_out_5_U0_U(start_for_sliding_window_out_5_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr_4_Conv_7_weights_V_0_0_8_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr_4_Conv_7_weights_V_0_0_5_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr_4_Conv_7_weights_V_0_0_2_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr_4_Conv_7_weights_V_0_0_7_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr_4_Conv_7_weights_V_0_0_4_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr_4_Conv_7_weights_V_0_0_1_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr_4_Conv_7_weights_V_0_0_6_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr_4_Conv_7_weights_V_0_0_3_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr_4_Conv_7_weights_V_0_0_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x43)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x43)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x43)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x43)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x43)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x43)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x43)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x43)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x43)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x43)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x43)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x43)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x43)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x43)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x43)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x43)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x43)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x43)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x34)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x34)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x34)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x34)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x34)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x34)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x34)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x34)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x34)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_4_U0_U(start_for_conv_mul_4_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_4_U0_U(start_for_conv_acc_4_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_0_V_V_U(fifo_w32_d138_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_1_V_V_U(fifo_w32_d138_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_2_V_V_U(fifo_w32_d138_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_3_V_V_U(fifo_w32_d138_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_accum_accumulate_4_U0_U(start_for_accum_accumulate_4_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2692_Conv_7_weights_V_0_1_98_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2692_Conv_7_weights_V_0_1_95_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2692_Conv_7_weights_V_0_1_92_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2692_Conv_7_weights_V_0_1_97_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2692_Conv_7_weights_V_0_1_94_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2692_Conv_7_weights_V_0_1_91_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2692_Conv_7_weights_V_0_1_96_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2692_Conv_7_weights_V_0_1_93_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2692_Conv_7_weights_V_0_1_90_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x44)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x44)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x44)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x44)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x44)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x44)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x44)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x44)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x44)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x44)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x44)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x44)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x44)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x44)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x44)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x44)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x44)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x44)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x35)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x35)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x35)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x35)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x35)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x35)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x35)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x35)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x35)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_4_U1_1_U(start_for_conv_mul_4_U1_1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_4_U1_1_U(start_for_conv_acc_4_U1_1)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2690_Conv_7_weights_V_0_2_98_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2690_Conv_7_weights_V_0_2_95_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2690_Conv_7_weights_V_0_2_92_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2690_Conv_7_weights_V_0_2_97_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2690_Conv_7_weights_V_0_2_94_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2690_Conv_7_weights_V_0_2_91_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2690_Conv_7_weights_V_0_2_96_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2690_Conv_7_weights_V_0_2_93_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2690_Conv_7_weights_V_0_2_90_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x45)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x45)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x45)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x45)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x45)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x45)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x45)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x45)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x45)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x45)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x45)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x45)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x45)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x45)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x45)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x45)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x45)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x45)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x36)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x36)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x36)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x36)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x36)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x36)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x36)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x36)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x36)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_4_U2_2_U(start_for_conv_mul_4_U2_2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_4_U2_2_U(start_for_conv_acc_4_U2_2)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2688_Conv_7_weights_V_0_3_26_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2688_Conv_7_weights_V_0_3_23_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2688_Conv_7_weights_V_0_3_20_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2688_Conv_7_weights_V_0_3_25_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2688_Conv_7_weights_V_0_3_22_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2688_Conv_7_weights_V_0_3_19_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2688_Conv_7_weights_V_0_3_24_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2688_Conv_7_weights_V_0_3_21_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2688_Conv_7_weights_V_0_3_18_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x46)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x46)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x46)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x46)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x46)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x46)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x46)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x46)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x46)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x46)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x46)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x46)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x46)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x46)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x46)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x46)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x46)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x46)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x37)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x37)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x37)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x37)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x37)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x37)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x37)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x37)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x37)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_4_U3_3_U(start_for_conv_mul_4_U3_3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_4_U3_3_U(start_for_conv_acc_4_U3_3)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2686_Conv_7_weights_V_0_4_8_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2686_Conv_7_weights_V_0_4_5_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2686_Conv_7_weights_V_0_4_2_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2686_Conv_7_weights_V_0_4_7_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2686_Conv_7_weights_V_0_4_4_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2686_Conv_7_weights_V_0_4_1_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2686_Conv_7_weights_V_0_4_6_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2686_Conv_7_weights_V_0_4_3_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2686_Conv_7_weights_V_0_4_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x47)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x47)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x47)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x47)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x47)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x47)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x47)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x47)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x47)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x47)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x47)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x47)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x47)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x47)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x47)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x47)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x47)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x47)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x38)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x38)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x38)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x38)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x38)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x38)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x38)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x38)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x38)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_4_U4_4_U(start_for_conv_mul_4_U4_4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_4_U4_4_U(start_for_conv_acc_4_U4_4)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2684_Conv_7_weights_V_0_5_8_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2684_Conv_7_weights_V_0_5_5_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2684_Conv_7_weights_V_0_5_2_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2684_Conv_7_weights_V_0_5_7_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2684_Conv_7_weights_V_0_5_4_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2684_Conv_7_weights_V_0_5_1_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2684_Conv_7_weights_V_0_5_6_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2684_Conv_7_weights_V_0_5_3_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2684_Conv_7_weights_V_0_5_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x48)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x48)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x48)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x48)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x48)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x48)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x48)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x48)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x48)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x48)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x48)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x48)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x48)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x48)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x48)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x48)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x48)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x48)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x39)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x39)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x39)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x39)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x39)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x39)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x39)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x39)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x39)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_4_U5_5_U(start_for_conv_mul_4_U5_5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_4_U5_5_U(start_for_conv_acc_4_U5_5)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2682_Conv_7_weights_V_0_6_8_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2682_Conv_7_weights_V_0_6_5_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2682_Conv_7_weights_V_0_6_2_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2682_Conv_7_weights_V_0_6_7_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2682_Conv_7_weights_V_0_6_4_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2682_Conv_7_weights_V_0_6_1_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2682_Conv_7_weights_V_0_6_6_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2682_Conv_7_weights_V_0_6_3_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2682_Conv_7_weights_V_0_6_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x49)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x49)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x49)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x49)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x49)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x49)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x49)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x49)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x49)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x49)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x49)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x49)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x49)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x49)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x49)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x49)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x49)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x49)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x40)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_4_U6_6_U(start_for_conv_mul_4_U6_6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_4_U6_6_U(start_for_conv_acc_4_U6_6)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2680_Conv_7_weights_V_0_7_8_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2680_Conv_7_weights_V_0_7_5_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2680_Conv_7_weights_V_0_7_2_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2680_Conv_7_weights_V_0_7_7_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2680_Conv_7_weights_V_0_7_4_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2680_Conv_7_weights_V_0_7_1_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2680_Conv_7_weights_V_0_7_6_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2680_Conv_7_weights_V_0_7_3_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2680_Conv_7_weights_V_0_7_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x50)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x50)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x50)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x50)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x50)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x50)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x50)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x50)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x50)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x50)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x50)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x50)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x50)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x50)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x50)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x50)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x50)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x50)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x41)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_4_U7_7_U(start_for_conv_mul_4_U7_7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_4_U7_7_U(start_for_conv_acc_4_U7_7)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2678_Conv_7_weights_V_0_8_8_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2678_Conv_7_weights_V_0_8_5_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2678_Conv_7_weights_V_0_8_2_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2678_Conv_7_weights_V_0_8_7_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2678_Conv_7_weights_V_0_8_4_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2678_Conv_7_weights_V_0_8_1_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2678_Conv_7_weights_V_0_8_6_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2678_Conv_7_weights_V_0_8_3_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2678_Conv_7_weights_V_0_8_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x51)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x51)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x51)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x51)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x51)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x51)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x51)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x51)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x51)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x51)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x51)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x51)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x51)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x51)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x51)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x51)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x51)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x51)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x42)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x42)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x42)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x42)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x42)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x42)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x42)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x42)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x42)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_4_U8_8_U(start_for_conv_mul_4_U8_8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_4_U8_8_U(start_for_conv_acc_4_U8_8)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2676_Conv_7_weights_V_0_9_8_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2676_Conv_7_weights_V_0_9_5_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2676_Conv_7_weights_V_0_9_2_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2676_Conv_7_weights_V_0_9_7_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2676_Conv_7_weights_V_0_9_4_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2676_Conv_7_weights_V_0_9_1_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2676_Conv_7_weights_V_0_9_6_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2676_Conv_7_weights_V_0_9_3_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2676_Conv_7_weights_V_0_9_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x52)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x52)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x52)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x52)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x52)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x52)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x52)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x52)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x52)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x52)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x52)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x52)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x52)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x52)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x52)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x52)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x52)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x52)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x43)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x43)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x43)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x43)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x43)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x43)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x43)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x43)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x43)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_4_U9_9_U(start_for_conv_mul_4_U9_9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_4_U9_9_U(start_for_conv_acc_4_U9_9)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2674_Conv_7_weights_V_0_1_89_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2674_Conv_7_weights_V_0_1_86_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2674_Conv_7_weights_V_0_1_83_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2674_Conv_7_weights_V_0_1_88_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2674_Conv_7_weights_V_0_1_85_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2674_Conv_7_weights_V_0_1_82_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2674_Conv_7_weights_V_0_1_87_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2674_Conv_7_weights_V_0_1_84_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2674_Conv_7_weights_V_0_1_81_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x53)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x53)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x53)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x53)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x53)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x53)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x53)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x53)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x53)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x53)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x53)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x53)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x53)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x53)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x53)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x53)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x53)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x53)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x44)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x44)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x44)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x44)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x44)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x44)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x44)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x44)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x44)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_4_U10_10_U(start_for_conv_mul_4_U10_10)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_4_U10_10_U(start_for_conv_acc_4_U10_10)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2672_Conv_7_weights_V_0_1_80_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2672_Conv_7_weights_V_0_1_77_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2672_Conv_7_weights_V_0_1_74_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2672_Conv_7_weights_V_0_1_79_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2672_Conv_7_weights_V_0_1_76_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2672_Conv_7_weights_V_0_1_73_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2672_Conv_7_weights_V_0_1_78_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2672_Conv_7_weights_V_0_1_75_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2672_Conv_7_weights_V_0_1_72_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x54)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x54)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x54)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x54)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x54)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x54)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x54)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x54)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x54)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x54)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x54)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x54)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x54)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x54)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x54)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x54)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x54)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x54)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x45)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x45)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x45)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x45)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x45)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x45)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x45)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x45)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x45)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_4_U11_11_U(start_for_conv_mul_4_U11_11)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_4_U11_11_U(start_for_conv_acc_4_U11_11)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2670_Conv_7_weights_V_0_1_71_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2670_Conv_7_weights_V_0_1_68_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2670_Conv_7_weights_V_0_1_65_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2670_Conv_7_weights_V_0_1_70_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2670_Conv_7_weights_V_0_1_67_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2670_Conv_7_weights_V_0_1_64_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2670_Conv_7_weights_V_0_1_69_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2670_Conv_7_weights_V_0_1_66_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2670_Conv_7_weights_V_0_1_63_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x55)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x55)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x55)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x55)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x55)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x55)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x55)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x55)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x55)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x55)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x55)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x55)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x55)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x55)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x55)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x55)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x55)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x55)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x46)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x46)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x46)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x46)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x46)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x46)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x46)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x46)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x46)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_4_U12_12_U(start_for_conv_mul_4_U12_12)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_4_U12_12_U(start_for_conv_acc_4_U12_12)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2668_Conv_7_weights_V_0_1_62_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2668_Conv_7_weights_V_0_1_59_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2668_Conv_7_weights_V_0_1_56_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2668_Conv_7_weights_V_0_1_61_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2668_Conv_7_weights_V_0_1_58_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2668_Conv_7_weights_V_0_1_55_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2668_Conv_7_weights_V_0_1_60_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2668_Conv_7_weights_V_0_1_57_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2668_Conv_7_weights_V_0_1_54_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x56)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x56)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x56)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x56)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x56)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x56)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x56)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x56)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x56)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x56)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x56)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x56)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x56)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x56)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x56)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x56)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x56)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x56)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x47)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x47)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x47)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x47)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x47)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x47)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x47)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x47)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x47)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_4_U13_13_U(start_for_conv_mul_4_U13_13)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_4_U13_13_U(start_for_conv_acc_4_U13_13)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2666_Conv_7_weights_V_0_1_53_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2666_Conv_7_weights_V_0_1_50_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2666_Conv_7_weights_V_0_1_47_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2666_Conv_7_weights_V_0_1_52_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2666_Conv_7_weights_V_0_1_49_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2666_Conv_7_weights_V_0_1_46_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2666_Conv_7_weights_V_0_1_51_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2666_Conv_7_weights_V_0_1_48_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2666_Conv_7_weights_V_0_1_45_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x57)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x57)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x57)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x57)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x57)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x57)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x57)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x57)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x57)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x57)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x57)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x57)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x57)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x57)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x57)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x57)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x57)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x57)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x48)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x48)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x48)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x48)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x48)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x48)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x48)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x48)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x48)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_4_U14_14_U(start_for_conv_mul_4_U14_14)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_4_U14_14_U(start_for_conv_acc_4_U14_14)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2664_Conv_7_weights_V_0_1_44_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2664_Conv_7_weights_V_0_1_41_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2664_Conv_7_weights_V_0_1_38_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2664_Conv_7_weights_V_0_1_43_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2664_Conv_7_weights_V_0_1_40_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2664_Conv_7_weights_V_0_1_37_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2664_Conv_7_weights_V_0_1_42_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2664_Conv_7_weights_V_0_1_39_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2664_Conv_7_weights_V_0_1_36_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x58)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x58)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x58)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x58)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x58)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x58)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x58)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x58)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x58)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x58)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x58)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x58)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x58)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x58)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x58)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x58)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x58)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x58)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x49)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x49)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x49)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x49)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x49)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x49)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x49)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x49)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x49)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_4_U15_15_U(start_for_conv_mul_4_U15_15)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_4_U15_15_U(start_for_conv_acc_4_U15_15)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2662_Conv_7_weights_V_0_1_35_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2662_Conv_7_weights_V_0_1_32_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2662_Conv_7_weights_V_0_1_29_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2662_Conv_7_weights_V_0_1_34_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2662_Conv_7_weights_V_0_1_31_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2662_Conv_7_weights_V_0_1_28_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2662_Conv_7_weights_V_0_1_33_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2662_Conv_7_weights_V_0_1_30_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2662_Conv_7_weights_V_0_1_27_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x59)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x59)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x59)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x59)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x59)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x59)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x59)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x59)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x59)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x59)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x59)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x59)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x59)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x59)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x59)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x59)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x59)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x59)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x50)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x50)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x50)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x50)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x50)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x50)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x50)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x50)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x50)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_4_U16_16_U(start_for_conv_mul_4_U16_16)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_4_U16_16_U(start_for_conv_acc_4_U16_16)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2660_Conv_7_weights_V_0_1_26_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2660_Conv_7_weights_V_0_1_23_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2660_Conv_7_weights_V_0_1_20_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2660_Conv_7_weights_V_0_1_25_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2660_Conv_7_weights_V_0_1_22_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2660_Conv_7_weights_V_0_1_19_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2660_Conv_7_weights_V_0_1_24_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2660_Conv_7_weights_V_0_1_21_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2660_Conv_7_weights_V_0_1_18_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x60)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x60)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x60)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x60)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x60)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x60)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x60)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x60)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x60)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x60)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x60)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x60)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x60)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x60)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x60)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x60)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x60)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x60)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x51)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x51)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x51)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x51)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x51)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x51)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x51)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x51)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x51)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_4_U17_17_U(start_for_conv_mul_4_U17_17)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_4_U17_17_U(start_for_conv_acc_4_U17_17)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2658_Conv_7_weights_V_0_1_17_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2658_Conv_7_weights_V_0_1_14_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2658_Conv_7_weights_V_0_1_11_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2658_Conv_7_weights_V_0_1_16_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2658_Conv_7_weights_V_0_1_13_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2658_Conv_7_weights_V_0_1_10_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2658_Conv_7_weights_V_0_1_15_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2658_Conv_7_weights_V_0_1_12_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2658_Conv_7_weights_V_0_1_9_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x61)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x61)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x61)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x61)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x61)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x61)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x61)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x61)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x61)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x61)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x61)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x61)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x61)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x61)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x61)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x61)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x61)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x61)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x52)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x52)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x52)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x52)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x52)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x52)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x52)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x52)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x52)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_4_U18_18_U(start_for_conv_mul_4_U18_18)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_4_U18_18_U(start_for_conv_acc_4_U18_18)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2656_Conv_7_weights_V_0_1_8_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2656_Conv_7_weights_V_0_1_5_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2656_Conv_7_weights_V_0_1_2_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2656_Conv_7_weights_V_0_1_7_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2656_Conv_7_weights_V_0_1_4_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2656_Conv_7_weights_V_0_1_1_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2656_Conv_7_weights_V_0_1_6_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2656_Conv_7_weights_V_0_1_3_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2656_Conv_7_weights_V_0_1_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x62)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x62)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x62)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x62)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x62)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x62)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x62)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x62)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x62)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x62)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x62)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x62)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x62)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x62)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x62)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x62)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x62)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x62)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x53)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x53)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x53)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x53)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x53)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x53)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x53)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x53)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x53)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_4_U19_19_U(start_for_conv_mul_4_U19_19)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_4_U19_19_U(start_for_conv_acc_4_U19_19)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2654_Conv_7_weights_V_0_2_89_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2654_Conv_7_weights_V_0_2_86_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2654_Conv_7_weights_V_0_2_83_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2654_Conv_7_weights_V_0_2_88_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2654_Conv_7_weights_V_0_2_85_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2654_Conv_7_weights_V_0_2_82_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2654_Conv_7_weights_V_0_2_87_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2654_Conv_7_weights_V_0_2_84_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2654_Conv_7_weights_V_0_2_81_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x63)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x63)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x63)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x63)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x63)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x63)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x63)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x63)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x63)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x63)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x63)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x63)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x63)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x63)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x63)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x63)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x63)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x63)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x54)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x54)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x54)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x54)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x54)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x54)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x54)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x54)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x54)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_4_U20_20_U(start_for_conv_mul_4_U20_20)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_4_U20_20_U(start_for_conv_acc_4_U20_20)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2652_Conv_7_weights_V_0_2_80_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2652_Conv_7_weights_V_0_2_77_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2652_Conv_7_weights_V_0_2_74_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2652_Conv_7_weights_V_0_2_79_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2652_Conv_7_weights_V_0_2_76_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2652_Conv_7_weights_V_0_2_73_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2652_Conv_7_weights_V_0_2_78_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2652_Conv_7_weights_V_0_2_75_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2652_Conv_7_weights_V_0_2_72_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x64)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x64)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x64)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x64)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x64)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x64)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x64)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x64)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x64)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x64)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x64)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x64)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x64)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x64)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x64)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x64)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x64)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x64)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x55)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x55)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x55)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x55)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x55)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x55)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x55)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x55)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x55)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_4_U21_21_U(start_for_conv_mul_4_U21_21)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_4_U21_21_U(start_for_conv_acc_4_U21_21)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2650_Conv_7_weights_V_0_2_71_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2650_Conv_7_weights_V_0_2_68_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2650_Conv_7_weights_V_0_2_65_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2650_Conv_7_weights_V_0_2_70_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2650_Conv_7_weights_V_0_2_67_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2650_Conv_7_weights_V_0_2_64_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2650_Conv_7_weights_V_0_2_69_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2650_Conv_7_weights_V_0_2_66_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2650_Conv_7_weights_V_0_2_63_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x65)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x65)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x65)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x65)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x65)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x65)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x65)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x65)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x65)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x65)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x65)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x65)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x65)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x65)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x65)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x65)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x65)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x65)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x56)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x56)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x56)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x56)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x56)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x56)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x56)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x56)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x56)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_4_U22_22_U(start_for_conv_mul_4_U22_22)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_4_U22_22_U(start_for_conv_acc_4_U22_22)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2648_Conv_7_weights_V_0_2_62_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2648_Conv_7_weights_V_0_2_59_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2648_Conv_7_weights_V_0_2_56_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2648_Conv_7_weights_V_0_2_61_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2648_Conv_7_weights_V_0_2_58_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2648_Conv_7_weights_V_0_2_55_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2648_Conv_7_weights_V_0_2_60_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2648_Conv_7_weights_V_0_2_57_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2648_Conv_7_weights_V_0_2_54_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x57)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x57)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x57)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x57)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x57)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x57)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x57)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x57)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x57)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_4_U23_23_U(start_for_conv_mul_4_U23_23)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_4_U23_23_U(start_for_conv_acc_4_U23_23)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2646_Conv_7_weights_V_0_2_53_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2646_Conv_7_weights_V_0_2_50_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2646_Conv_7_weights_V_0_2_47_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2646_Conv_7_weights_V_0_2_52_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2646_Conv_7_weights_V_0_2_49_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2646_Conv_7_weights_V_0_2_46_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2646_Conv_7_weights_V_0_2_51_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2646_Conv_7_weights_V_0_2_48_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2646_Conv_7_weights_V_0_2_45_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x67)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x67)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x67)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x67)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x67)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x67)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x67)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x67)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x67)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x67)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x67)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x67)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x67)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x67)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x67)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x67)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x67)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x67)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x58)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x58)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x58)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x58)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x58)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x58)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x58)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x58)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x58)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_4_U24_24_U(start_for_conv_mul_4_U24_24)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_4_U24_24_U(start_for_conv_acc_4_U24_24)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2644_Conv_7_weights_V_0_2_44_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2644_Conv_7_weights_V_0_2_41_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2644_Conv_7_weights_V_0_2_38_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2644_Conv_7_weights_V_0_2_43_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2644_Conv_7_weights_V_0_2_40_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2644_Conv_7_weights_V_0_2_37_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2644_Conv_7_weights_V_0_2_42_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2644_Conv_7_weights_V_0_2_39_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2644_Conv_7_weights_V_0_2_36_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x68)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x68)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x68)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x68)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x68)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x68)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x68)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x68)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x68)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x68)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x68)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x68)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x68)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x68)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x68)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x68)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x68)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x68)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x59)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x59)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x59)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x59)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x59)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x59)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x59)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x59)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x59)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_4_U25_25_U(start_for_conv_mul_4_U25_25)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_4_U25_25_U(start_for_conv_acc_4_U25_25)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2642_Conv_7_weights_V_0_2_35_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2642_Conv_7_weights_V_0_2_32_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2642_Conv_7_weights_V_0_2_29_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2642_Conv_7_weights_V_0_2_34_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2642_Conv_7_weights_V_0_2_31_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2642_Conv_7_weights_V_0_2_28_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2642_Conv_7_weights_V_0_2_33_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2642_Conv_7_weights_V_0_2_30_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2642_Conv_7_weights_V_0_2_27_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x69)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x69)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x69)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x69)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x69)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x69)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x69)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x69)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x69)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x69)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x69)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x69)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x69)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x69)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x69)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x69)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x69)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x69)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x60)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x60)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x60)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x60)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x60)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x60)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x60)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x60)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x60)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_4_U26_26_U(start_for_conv_mul_4_U26_26)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_4_U26_26_U(start_for_conv_acc_4_U26_26)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2640_Conv_7_weights_V_0_2_26_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2640_Conv_7_weights_V_0_2_23_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2640_Conv_7_weights_V_0_2_20_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2640_Conv_7_weights_V_0_2_25_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2640_Conv_7_weights_V_0_2_22_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2640_Conv_7_weights_V_0_2_19_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2640_Conv_7_weights_V_0_2_24_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2640_Conv_7_weights_V_0_2_21_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2640_Conv_7_weights_V_0_2_18_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x70)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x70)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x70)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x70)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x70)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x70)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x70)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x70)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x70)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x70)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x70)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x70)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x70)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x70)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x70)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x70)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x70)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x70)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x61)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x61)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x61)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x61)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x61)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x61)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x61)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x61)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x61)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_4_U27_27_U(start_for_conv_mul_4_U27_27)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_4_U27_27_U(start_for_conv_acc_4_U27_27)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2638_Conv_7_weights_V_0_2_17_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2638_Conv_7_weights_V_0_2_14_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2638_Conv_7_weights_V_0_2_11_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2638_Conv_7_weights_V_0_2_16_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2638_Conv_7_weights_V_0_2_13_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2638_Conv_7_weights_V_0_2_10_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2638_Conv_7_weights_V_0_2_15_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2638_Conv_7_weights_V_0_2_12_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2638_Conv_7_weights_V_0_2_9_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x71)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x71)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x71)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x71)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x71)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x71)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x71)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x71)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x71)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x71)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x71)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x71)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x71)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x71)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x71)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x71)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x71)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x71)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x62)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x62)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x62)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x62)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x62)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x62)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x62)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x62)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x62)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_4_U28_28_U(start_for_conv_mul_4_U28_28)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_4_U28_28_U(start_for_conv_acc_4_U28_28)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2636_Conv_7_weights_V_0_2_8_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2636_Conv_7_weights_V_0_2_5_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2636_Conv_7_weights_V_0_2_2_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2636_Conv_7_weights_V_0_2_7_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2636_Conv_7_weights_V_0_2_4_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2636_Conv_7_weights_V_0_2_1_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2636_Conv_7_weights_V_0_2_6_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2636_Conv_7_weights_V_0_2_3_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2636_Conv_7_weights_V_0_2_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x72)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x72)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x72)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x72)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x72)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x72)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x72)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x72)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x72)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x72)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x72)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x72)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x72)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x72)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x72)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x72)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x72)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x72)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x63)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x63)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x63)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x63)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x63)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x63)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x63)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x63)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x63)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_4_U29_29_U(start_for_conv_mul_4_U29_29)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_4_U29_29_U(start_for_conv_acc_4_U29_29)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2634_Conv_7_weights_V_0_3_17_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2634_Conv_7_weights_V_0_3_14_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2634_Conv_7_weights_V_0_3_11_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2634_Conv_7_weights_V_0_3_16_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2634_Conv_7_weights_V_0_3_13_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2634_Conv_7_weights_V_0_3_10_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2634_Conv_7_weights_V_0_3_15_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2634_Conv_7_weights_V_0_3_12_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2634_Conv_7_weights_V_0_3_9_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x73)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x73)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x73)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x73)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x73)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x73)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x73)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x73)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x73)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x73)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x73)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x73)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x73)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x73)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x73)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x73)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x73)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x73)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x64)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x64)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x64)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x64)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x64)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x64)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x64)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x64)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x64)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_4_U30_30_U(start_for_conv_mul_4_U30_30)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_4_U30_30_U(start_for_conv_acc_4_U30_30)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2632_Conv_7_weights_V_0_3_8_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2632_Conv_7_weights_V_0_3_5_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2632_Conv_7_weights_V_0_3_2_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2632_Conv_7_weights_V_0_3_7_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2632_Conv_7_weights_V_0_3_4_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2632_Conv_7_weights_V_0_3_1_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2632_Conv_7_weights_V_0_3_6_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2632_Conv_7_weights_V_0_3_3_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_intr2632_Conv_7_weights_V_0_3_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x74)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x74)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x74)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x74)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x74)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x74)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x74)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x74)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x74)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x74)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x74)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x74)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x74)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x74)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x74)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x74)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x74)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x74)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x65)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x65)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x65)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x65)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x65)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x65)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x65)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x65)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x65)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_4_U31_31_U(start_for_conv_mul_4_U31_31)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_4_U31_31_U(start_for_conv_acc_4_U31_31)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias_3_Conv_7_biases_V_0_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2745_Conv_7_biases_V_1_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2744_Conv_7_biases_V_2_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2743_Conv_7_biases_V_3_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2742_Conv_7_biases_V_4_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2741_Conv_7_biases_V_5_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2740_Conv_7_biases_V_6_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2739_Conv_7_biases_V_7_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2738_Conv_7_biases_V_8_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2737_Conv_7_biases_V_9_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2736_Conv_7_biases_V_10_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2735_Conv_7_biases_V_11_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2734_Conv_7_biases_V_12_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2733_Conv_7_biases_V_13_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2732_Conv_7_biases_V_14_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2731_Conv_7_biases_V_15_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2730_Conv_7_biases_V_16_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2729_Conv_7_biases_V_17_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2728_Conv_7_biases_V_18_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2727_Conv_7_biases_V_19_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2726_Conv_7_biases_V_20_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2725_Conv_7_biases_V_21_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2724_Conv_7_biases_V_22_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2723_Conv_7_biases_V_23_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2722_Conv_7_biases_V_24_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2721_Conv_7_biases_V_25_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2720_Conv_7_biases_V_26_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2719_Conv_7_biases_V_27_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2718_Conv_7_biases_V_28_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2717_Conv_7_biases_V_29_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2716_Conv_7_biases_V_30_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2715_Conv_7_biases_V_31_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_0_0_V_V_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_0_1_V_V_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_0_2_V_V_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_1_0_V_V_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_1_1_V_V_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_1_2_V_V_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_2_0_V_V_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_2_1_V_V_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_2_2_V_V_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_0_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_0_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_0_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_1_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_1_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_1_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_2_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_2_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_2_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_0_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_0_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_0_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_1_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_1_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_1_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_2_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_2_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_2_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_0_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_0_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_0_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_1_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_1_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_1_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_2_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_2_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_2_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_0_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_0_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_0_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_1_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_1_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_1_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_2_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_2_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_2_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_0_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_0_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_0_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_1_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_1_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_1_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_2_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_2_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_2_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_0_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_0_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_0_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_1_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_1_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_1_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_2_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_2_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_2_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_0_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_0_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_0_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_1_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_1_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_1_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_2_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_2_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_2_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_0_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_0_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_0_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_1_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_1_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_1_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_2_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_2_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_2_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_8_0_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_8_0_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_8_0_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_8_1_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_8_1_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_8_1_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_8_2_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_8_2_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_8_2_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_9_0_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_9_0_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_9_0_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_9_1_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_9_1_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_9_1_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_9_2_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_9_2_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_9_2_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_10_0_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_10_0_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_10_0_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_10_1_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_10_1_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_10_1_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_10_2_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_10_2_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_10_2_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_11_0_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_11_0_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_11_0_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_11_1_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_11_1_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_11_1_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_11_2_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_11_2_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_11_2_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_12_0_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_12_0_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_12_0_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_12_1_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_12_1_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_12_1_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_12_2_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_12_2_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_12_2_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_13_0_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_13_0_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_13_0_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_13_1_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_13_1_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_13_1_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_13_2_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_13_2_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_13_2_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_14_0_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_14_0_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_14_0_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_14_1_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_14_1_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_14_1_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_14_2_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_14_2_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_14_2_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_15_0_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_15_0_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_15_0_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_15_1_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_15_1_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_15_1_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_15_2_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_15_2_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_15_2_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_16_0_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_16_0_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_16_0_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_16_1_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_16_1_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_16_1_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_16_2_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_16_2_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_16_2_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_17_0_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_17_0_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_17_0_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_17_1_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_17_1_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_17_1_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_17_2_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_17_2_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_17_2_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_18_0_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_18_0_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_18_0_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_18_1_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_18_1_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_18_1_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_18_2_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_18_2_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_18_2_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_19_0_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_19_0_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_19_0_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_19_1_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_19_1_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_19_1_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_19_2_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_19_2_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_19_2_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_20_0_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_20_0_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_20_0_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_20_1_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_20_1_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_20_1_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_20_2_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_20_2_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_20_2_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_21_0_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_21_0_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_21_0_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_21_1_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_21_1_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_21_1_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_21_2_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_21_2_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_21_2_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_22_0_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_22_0_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_22_0_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_22_1_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_22_1_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_22_1_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_22_2_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_22_2_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_22_2_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_23_0_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_23_0_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_23_0_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_23_1_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_23_1_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_23_1_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_23_2_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_23_2_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_23_2_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_24_0_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_24_0_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_24_0_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_24_1_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_24_1_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_24_1_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_24_2_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_24_2_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_24_2_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_25_0_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_25_0_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_25_0_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_25_1_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_25_1_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_25_1_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_25_2_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_25_2_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_25_2_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_26_0_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_26_0_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_26_0_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_26_1_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_26_1_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_26_1_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_26_2_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_26_2_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_26_2_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_27_0_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_27_0_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_27_0_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_27_1_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_27_1_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_27_1_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_27_2_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_27_2_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_27_2_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_28_0_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_28_0_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_28_0_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_28_1_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_28_1_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_28_1_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_28_2_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_28_2_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_28_2_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_29_0_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_29_0_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_29_0_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_29_1_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_29_1_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_29_1_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_29_2_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_29_2_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_29_2_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_30_0_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_30_0_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_30_0_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_30_1_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_30_1_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_30_1_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_30_2_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_30_2_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_30_2_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_31_0_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_31_0_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_31_0_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_31_1_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_31_1_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_31_1_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_31_2_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_31_2_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_31_2_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_0_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_0_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_1_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_1_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_2_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_2_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_3_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_3_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_4_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_4_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_5_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_5_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_6_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_6_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_7_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_7_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_8_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_8_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_9_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_9_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_10_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_10_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_11_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_11_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_12_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_12_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_13_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_13_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_14_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_14_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_15_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_15_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_16_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_16_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_17_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_17_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_18_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_18_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_19_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_19_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_20_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_20_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_21_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_21_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_22_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_22_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_23_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_23_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_24_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_24_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_25_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_25_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_26_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_26_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_27_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_27_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_28_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_28_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_29_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_29_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_30_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_30_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_31_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_31_U(fifo_w32_d2_A_x66)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_0_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_1_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_2_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_3_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_4_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_5_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_6_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_7_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_8_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_9_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_10_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_11_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_12_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_13_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_14_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_15_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_16_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_17_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_18_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_19_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_20_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_21_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_22_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_23_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_24_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_25_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_26_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_27_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_28_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_29_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_30_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_31_U(fifo_w16_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_fork1021_U0_U(start_for_Conv_7_fork1021_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_conv1022_U0_U(start_for_Conv_7_conv1022_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_conv1024_U0_U(start_for_Conv_7_conv1024_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_conv1026_U0_U(start_for_Conv_7_conv1026_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_conv1028_U0_U(start_for_Conv_7_conv1028_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_conv1030_U0_U(start_for_Conv_7_conv1030_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_conv1032_U0_U(start_for_Conv_7_conv1032_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_conv1034_U0_U(start_for_Conv_7_conv1034_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_conv1036_U0_U(start_for_Conv_7_conv1036_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_conv1038_U0_U(start_for_Conv_7_conv1038_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_conv1040_U0_U(start_for_Conv_7_conv1040_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_conv1042_U0_U(start_for_Conv_7_conv1042_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_conv1044_U0_U(start_for_Conv_7_conv1044_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_conv1046_U0_U(start_for_Conv_7_conv1046_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_conv1048_U0_U(start_for_Conv_7_conv1048_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_conv1050_U0_U(start_for_Conv_7_conv1050_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_conv1052_U0_U(start_for_Conv_7_conv1052_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_conv1054_U0_U(start_for_Conv_7_conv1054_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_conv1056_U0_U(start_for_Conv_7_conv1056_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_conv1058_U0_U(start_for_Conv_7_conv1058_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_conv1060_U0_U(start_for_Conv_7_conv1060_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_conv1062_U0_U(start_for_Conv_7_conv1062_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_conv1064_U0_U(start_for_Conv_7_conv1064_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_conv1066_U0_U(start_for_Conv_7_conv1066_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_conv1068_U0_U(start_for_Conv_7_conv1068_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_conv1070_U0_U(start_for_Conv_7_conv1070_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_conv1072_U0_U(start_for_Conv_7_conv1072_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_conv1074_U0_U(start_for_Conv_7_conv1074_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_conv1076_U0_U(start_for_Conv_7_conv1076_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_conv1078_U0_U(start_for_Conv_7_conv1078_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_conv1080_U0_U(start_for_Conv_7_conv1080_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_conv1082_U0_U(start_for_Conv_7_conv1082_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_conv1084_U0_U(start_for_Conv_7_conv1084_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_accum1023_U0_U(start_for_Conv_7_accum1023_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_glue_U0_U(start_for_Conv_7_glue_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_accum1025_U0_U(start_for_Conv_7_accum1025_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_accum1027_U0_U(start_for_Conv_7_accum1027_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_accum1029_U0_U(start_for_Conv_7_accum1029_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_accum1031_U0_U(start_for_Conv_7_accum1031_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_accum1033_U0_U(start_for_Conv_7_accum1033_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_accum1035_U0_U(start_for_Conv_7_accum1035_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_accum1037_U0_U(start_for_Conv_7_accum1037_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_accum1039_U0_U(start_for_Conv_7_accum1039_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_accum1041_U0_U(start_for_Conv_7_accum1041_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_accum1043_U0_U(start_for_Conv_7_accum1043_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_accum1045_U0_U(start_for_Conv_7_accum1045_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_accum1047_U0_U(start_for_Conv_7_accum1047_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_accum1049_U0_U(start_for_Conv_7_accum1049_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_accum1051_U0_U(start_for_Conv_7_accum1051_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_accum1053_U0_U(start_for_Conv_7_accum1053_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_accum1055_U0_U(start_for_Conv_7_accum1055_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_accum1057_U0_U(start_for_Conv_7_accum1057_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_accum1059_U0_U(start_for_Conv_7_accum1059_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_accum1061_U0_U(start_for_Conv_7_accum1061_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_accum1063_U0_U(start_for_Conv_7_accum1063_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_accum1065_U0_U(start_for_Conv_7_accum1065_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_accum1067_U0_U(start_for_Conv_7_accum1067_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_accum1069_U0_U(start_for_Conv_7_accum1069_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_accum1071_U0_U(start_for_Conv_7_accum1071_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_accum1073_U0_U(start_for_Conv_7_accum1073_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_accum1075_U0_U(start_for_Conv_7_accum1075_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_accum1077_U0_U(start_for_Conv_7_accum1077_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_accum1079_U0_U(start_for_Conv_7_accum1079_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_accum1081_U0_U(start_for_Conv_7_accum1081_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_accum1083_U0_U(start_for_Conv_7_accum1083_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_accum1085_U0_U(start_for_Conv_7_accum1085_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_bias1086_U0_U(start_for_Conv_7_bias1086_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_bias1087_U0_U(start_for_Conv_7_bias1087_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_bias1088_U0_U(start_for_Conv_7_bias1088_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_bias1089_U0_U(start_for_Conv_7_bias1089_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_bias1090_U0_U(start_for_Conv_7_bias1090_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_bias1091_U0_U(start_for_Conv_7_bias1091_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_bias1092_U0_U(start_for_Conv_7_bias1092_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_bias1093_U0_U(start_for_Conv_7_bias1093_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_bias1094_U0_U(start_for_Conv_7_bias1094_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_bias1095_U0_U(start_for_Conv_7_bias1095_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_bias1096_U0_U(start_for_Conv_7_bias1096_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_bias1097_U0_U(start_for_Conv_7_bias1097_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_bias1098_U0_U(start_for_Conv_7_bias1098_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_bias1099_U0_U(start_for_Conv_7_bias1099_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_bias1100_U0_U(start_for_Conv_7_bias1100_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_bias1101_U0_U(start_for_Conv_7_bias1101_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_bias1102_U0_U(start_for_Conv_7_bias1102_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_bias1103_U0_U(start_for_Conv_7_bias1103_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_bias1104_U0_U(start_for_Conv_7_bias1104_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_bias1105_U0_U(start_for_Conv_7_bias1105_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_bias1106_U0_U(start_for_Conv_7_bias1106_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_bias1107_U0_U(start_for_Conv_7_bias1107_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_bias1108_U0_U(start_for_Conv_7_bias1108_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_bias1109_U0_U(start_for_Conv_7_bias1109_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_bias1110_U0_U(start_for_Conv_7_bias1110_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_bias1111_U0_U(start_for_Conv_7_bias1111_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_bias1112_U0_U(start_for_Conv_7_bias1112_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_bias1113_U0_U(start_for_Conv_7_bias1113_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_bias1114_U0_U(start_for_Conv_7_bias1114_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_bias1115_U0_U(start_for_Conv_7_bias1115_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_bias1116_U0_U(start_for_Conv_7_bias1116_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_bias1117_U0_U(start_for_Conv_7_bias1117_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_0_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_1_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_2_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_3_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_4_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_5_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_6_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_7_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_8_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_9_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_10_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_11_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_12_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_13_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_14_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_15_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_16_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_17_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_18_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_19_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_20_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_21_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_22_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_23_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_24_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_25_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_26_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_27_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_28_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_29_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_30_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_31_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_32_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_33_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_34_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_35_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_36_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_37_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_38_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_39_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_40_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_41_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_42_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_43_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_44_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_45_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_46_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_47_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_48_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_49_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_50_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_51_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_52_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_53_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_54_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_55_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_56_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_57_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_58_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_59_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_60_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_61_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_62_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_63_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_64_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_65_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_66_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_67_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_68_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_69_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_70_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_71_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_72_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_73_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_74_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_75_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_76_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_77_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_78_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_79_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_80_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_81_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_82_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_83_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_84_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_85_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_86_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_87_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_88_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_89_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_90_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_91_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_92_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_93_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_94_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_95_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_96_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_97_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_98_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_99_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_100_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_101_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_102_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_103_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_104_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_105_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_106_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_107_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_108_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_109_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_110_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_111_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_112_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_113_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_114_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_115_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_116_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_117_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_118_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_119_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_120_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_121_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_122_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_123_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_124_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_125_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_126_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_127_U(fifo_w16_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_squeeze_out_3_U0_U(start_for_squeeze_out_3_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'line_buffer_0_V_V_U(fifo_w16_d2049_B_x)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_V_V_0_s_U(fifo_w16_d129_B_x)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_V_V_1_s_U(fifo_w16_d129_B_x)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_0_0_V_U(fifo_w16_d2_A_x77)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_0_1_V_U(fifo_w16_d2_A_x77)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_1_0_V_U(fifo_w16_d2_A_x77)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_1_1_V_U(fifo_w16_d2_A_x77)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_sliding_window_out_6_U0_U(start_for_sliding_window_out_6_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_0_0_V_V_U(fifo_w16_d2_A_x78)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_0_1_V_V_U(fifo_w16_d2_A_x78)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_1_0_V_V_U(fifo_w16_d2_A_x78)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_1_1_V_V_U(fifo_w16_d2_A_x78)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_MaxPool_9_pool1119_U0_U(start_for_MaxPool_9_pool1119_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'line_buffer_0_V_V_U(fifo_w16_d1281_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'line_buffer_1_V_V_U(fifo_w16_d1281_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_0_0_s_U(fifo_w16_d129_B_x0)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_0_1_s_U(fifo_w16_d129_B_x0)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_1_0_s_U(fifo_w16_d129_B_x0)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_1_1_s_U(fifo_w16_d129_B_x0)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_2_0_s_U(fifo_w16_d129_B_x0)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_2_1_s_U(fifo_w16_d129_B_x0)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_0_0_V_U(fifo_w16_d2_A_x79)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_0_1_V_U(fifo_w16_d2_A_x79)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_0_2_V_U(fifo_w16_d2_A_x79)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_1_0_V_U(fifo_w16_d2_A_x79)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_1_1_V_U(fifo_w16_d2_A_x79)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_1_2_V_U(fifo_w16_d2_A_x79)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_2_0_V_U(fifo_w16_d2_A_x79)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_2_1_V_U(fifo_w16_d2_A_x79)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_2_2_V_U(fifo_w16_d2_A_x79)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_sliding_window_out_U0_U(start_for_sliding_window_out_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x80)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x80)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x80)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x80)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x80)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x80)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x80)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x80)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x80)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x80)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x80)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x80)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x80)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x80)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x80)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x80)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x80)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x80)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x67)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x67)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x67)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x67)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x67)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x67)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x67)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x67)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x67)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_U0_U(start_for_conv_mul_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_U0_U(start_for_conv_acc_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_0_U(fifo_w32_d138_A_x)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_1_U(fifo_w32_d138_A_x)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_2_U(fifo_w32_d138_A_x)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_3_U(fifo_w32_d138_A_x)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_4_U(fifo_w32_d138_A_x)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_5_U(fifo_w32_d138_A_x)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_6_U(fifo_w32_d138_A_x)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_7_U(fifo_w32_d138_A_x)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_8_U(fifo_w32_d138_A_x)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_9_U(fifo_w32_d138_A_x)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_10_U(fifo_w32_d138_A_x)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_11_U(fifo_w32_d138_A_x)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_12_U(fifo_w32_d138_A_x)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_13_U(fifo_w32_d138_A_x)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_14_U(fifo_w32_d138_A_x)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'reorder_15_U(fifo_w32_d138_A_x)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_accum_accumulate_U0_U(start_for_accum_accumulate_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x81)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x81)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x81)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x81)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x81)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x81)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x81)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x81)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x81)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x81)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x81)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x81)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x81)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x81)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x81)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x81)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x81)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x81)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x68)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x68)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x68)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x68)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x68)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x68)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x68)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x68)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x68)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_U1_1_U(start_for_conv_mul_U1_1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_U1_1_U(start_for_conv_acc_U1_1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x82)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x82)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x82)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x82)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x82)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x82)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x82)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x82)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x82)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x82)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x82)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x82)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x82)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x82)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x82)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x82)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x82)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x82)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x69)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x69)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x69)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x69)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x69)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x69)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x69)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x69)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x69)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_U2_2_U(start_for_conv_mul_U2_2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_U2_2_U(start_for_conv_acc_U2_2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x83)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x83)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x83)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x83)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x83)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x83)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x83)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x83)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x83)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x83)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x83)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x83)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x83)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x83)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x83)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x83)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x83)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x83)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x70)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x70)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x70)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x70)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x70)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x70)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x70)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x70)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x70)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_U3_3_U(start_for_conv_mul_U3_3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_U3_3_U(start_for_conv_acc_U3_3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x84)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x84)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x84)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x84)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x84)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x84)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x84)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x84)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x84)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x84)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x84)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x84)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x84)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x84)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x84)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x84)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x84)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x84)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x71)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x71)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x71)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x71)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x71)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x71)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x71)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x71)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x71)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_U4_4_U(start_for_conv_mul_U4_4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_U4_4_U(start_for_conv_acc_U4_4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x85)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x85)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x85)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x85)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x85)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x85)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x85)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x85)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x85)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x85)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x85)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x85)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x85)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x85)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x85)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x85)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x85)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x85)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x72)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x72)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x72)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x72)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x72)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x72)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x72)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x72)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x72)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_U5_5_U(start_for_conv_mul_U5_5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_U5_5_U(start_for_conv_acc_U5_5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x86)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x86)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x86)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x86)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x86)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x86)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x86)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x86)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x86)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x86)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x86)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x86)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x86)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x86)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x86)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x86)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x86)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x86)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x73)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x73)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x73)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x73)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x73)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x73)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x73)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x73)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x73)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_U6_6_U(start_for_conv_mul_U6_6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_U6_6_U(start_for_conv_acc_U6_6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x87)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x87)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x87)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x87)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x87)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x87)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x87)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x87)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x87)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x87)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x87)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x87)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x87)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x87)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x87)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x87)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x87)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x87)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x74)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x74)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x74)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x74)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x74)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x74)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x74)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x74)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x74)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_U7_7_U(start_for_conv_mul_U7_7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_U7_7_U(start_for_conv_acc_U7_7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x88)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x88)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x88)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x88)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x88)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x88)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x88)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x88)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x88)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x88)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x88)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x88)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x88)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x88)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x88)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x88)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x88)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x88)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x75)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_U8_8_U(start_for_conv_mul_U8_8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_U8_8_U(start_for_conv_acc_U8_8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x89)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x89)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x89)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x89)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x89)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x89)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x89)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x89)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x89)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x89)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x89)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x89)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x89)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x89)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x89)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x89)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x89)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x89)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x76)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_U9_9_U(start_for_conv_mul_U9_9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_U9_9_U(start_for_conv_acc_U9_9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x90)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x90)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x90)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x90)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x90)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x90)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x90)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x90)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x90)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x90)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x90)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x90)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x90)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x90)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x90)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x90)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x90)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x90)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x77)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x77)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x77)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x77)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x77)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x77)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x77)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x77)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x77)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_U10_10_U(start_for_conv_mul_U10_10)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_U10_10_U(start_for_conv_acc_U10_10)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x91)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x91)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x91)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x91)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x91)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x91)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x91)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x91)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x91)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x91)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x91)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x91)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x91)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x91)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x91)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x91)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x91)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x91)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x78)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x78)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x78)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x78)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x78)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x78)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x78)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x78)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x78)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_U11_11_U(start_for_conv_mul_U11_11)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_U11_11_U(start_for_conv_acc_U11_11)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x92)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x92)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x92)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x92)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x92)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x92)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x92)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x92)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x92)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x92)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x92)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x92)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x92)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x92)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x92)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x92)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x92)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x92)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x79)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x79)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x79)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x79)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x79)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x79)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x79)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x79)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x79)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_U12_12_U(start_for_conv_mul_U12_12)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_U12_12_U(start_for_conv_acc_U12_12)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x93)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x93)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x93)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x93)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x93)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x93)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x93)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x93)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x93)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x93)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x93)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x93)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x93)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x93)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x93)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x93)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x93)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x93)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x80)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x80)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x80)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x80)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x80)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x80)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x80)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x80)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x80)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_U13_13_U(start_for_conv_mul_U13_13)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_U13_13_U(start_for_conv_acc_U13_13)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x94)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x94)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x94)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x94)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x94)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x94)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x94)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x94)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x94)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x94)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x94)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x94)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x94)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x94)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x94)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x94)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x94)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x94)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x81)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x81)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x81)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x81)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x81)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x81)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x81)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x81)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x81)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_U14_14_U(start_for_conv_mul_U14_14)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_U14_14_U(start_for_conv_acc_U14_14)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_V_V_U(fifo_w16_d2_A_x95)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_V_V_U(fifo_w16_d2_A_x95)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_V_V_U(fifo_w16_d2_A_x95)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_V_V_U(fifo_w16_d2_A_x95)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_V_V_U(fifo_w16_d2_A_x95)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_V_V_U(fifo_w16_d2_A_x95)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_V_V_U(fifo_w16_d2_A_x95)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_V_V_U(fifo_w16_d2_A_x95)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_V_V_U(fifo_w16_d2_A_x95)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_V_V_U(fifo_w16_d2_A_x95)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_V_V_U(fifo_w16_d2_A_x95)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_V_V_U(fifo_w16_d2_A_x95)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_V_V_U(fifo_w16_d2_A_x95)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_V_V_U(fifo_w16_d2_A_x95)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_V_V_U(fifo_w16_d2_A_x95)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_V_V_U(fifo_w16_d2_A_x95)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_V_V_U(fifo_w16_d2_A_x95)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_V_V_U(fifo_w16_d2_A_x95)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_V_V_U(fifo_w32_d2_A_x82)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_V_V_U(fifo_w32_d2_A_x82)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_V_V_U(fifo_w32_d2_A_x82)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_V_V_U(fifo_w32_d2_A_x82)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_V_V_U(fifo_w32_d2_A_x82)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_V_V_U(fifo_w32_d2_A_x82)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_V_V_U(fifo_w32_d2_A_x82)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_V_V_U(fifo_w32_d2_A_x82)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_V_V_U(fifo_w32_d2_A_x82)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_U15_15_U(start_for_conv_mul_U15_15)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_U15_15_U(start_for_conv_acc_U15_15)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias_Conv_10_biases_V_0_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2760_Conv_10_biases_V_1_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2759_Conv_10_biases_V_2_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2758_Conv_10_biases_V_3_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2757_Conv_10_biases_V_4_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2756_Conv_10_biases_V_5_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2755_Conv_10_biases_V_6_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2754_Conv_10_biases_V_7_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2753_Conv_10_biases_V_8_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2752_Conv_10_biases_V_9_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2751_Conv_10_biases_V_10_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2750_Conv_10_biases_V_11_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2749_Conv_10_biases_V_12_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2748_Conv_10_biases_V_13_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2747_Conv_10_biases_V_14_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias2746_Conv_10_biases_V_15_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_0_0_V_V_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_0_1_V_V_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_0_2_V_V_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_1_0_V_V_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_1_1_V_V_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_1_2_V_V_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_2_0_V_V_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_2_1_V_V_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_2_2_V_V_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_0_0_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_0_1_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_0_2_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_1_0_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_1_1_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_1_2_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_2_0_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_2_1_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_2_2_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_0_0_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_0_1_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_0_2_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_1_0_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_1_1_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_1_2_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_2_0_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_2_1_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_2_2_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_0_0_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_0_1_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_0_2_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_1_0_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_1_1_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_1_2_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_2_0_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_2_1_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_2_2_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_0_0_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_0_1_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_0_2_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_1_0_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_1_1_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_1_2_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_2_0_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_2_1_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_2_2_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_0_0_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_0_1_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_0_2_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_1_0_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_1_1_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_1_2_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_2_0_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_2_1_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_2_2_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_0_0_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_0_1_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_0_2_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_1_0_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_1_1_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_1_2_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_2_0_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_2_1_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_2_2_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_0_0_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_0_1_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_0_2_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_1_0_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_1_1_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_1_2_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_2_0_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_2_1_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_2_2_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_0_0_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_0_1_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_0_2_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_1_0_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_1_1_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_1_2_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_2_0_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_2_1_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_2_2_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_8_0_0_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_8_0_1_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_8_0_2_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_8_1_0_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_8_1_1_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_8_1_2_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_8_2_0_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_8_2_1_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_8_2_2_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_9_0_0_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_9_0_1_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_9_0_2_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_9_1_0_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_9_1_1_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_9_1_2_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_9_2_0_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_9_2_1_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_9_2_2_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_10_0_0_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_10_0_1_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_10_0_2_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_10_1_0_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_10_1_1_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_10_1_2_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_10_2_0_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_10_2_1_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_10_2_2_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_11_0_0_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_11_0_1_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_11_0_2_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_11_1_0_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_11_1_1_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_11_1_2_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_11_2_0_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_11_2_1_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_11_2_2_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_12_0_0_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_12_0_1_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_12_0_2_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_12_1_0_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_12_1_1_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_12_1_2_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_12_2_0_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_12_2_1_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_12_2_2_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_13_0_0_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_13_0_1_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_13_0_2_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_13_1_0_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_13_1_1_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_13_1_2_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_13_2_0_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_13_2_1_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_13_2_2_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_14_0_0_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_14_0_1_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_14_0_2_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_14_1_0_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_14_1_1_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_14_1_2_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_14_2_0_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_14_2_1_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_14_2_2_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_15_0_0_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_15_0_1_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_15_0_2_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_15_1_0_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_15_1_1_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_15_1_2_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_15_2_0_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_15_2_1_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_15_2_2_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_0_U(fifo_w32_d2_A_x83)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_0_U(fifo_w32_d2_A_x83)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_1_U(fifo_w32_d2_A_x83)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_1_U(fifo_w32_d2_A_x83)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_2_U(fifo_w32_d2_A_x83)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_2_U(fifo_w32_d2_A_x83)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_3_U(fifo_w32_d2_A_x83)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_3_U(fifo_w32_d2_A_x83)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_4_U(fifo_w32_d2_A_x83)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_4_U(fifo_w32_d2_A_x83)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_5_U(fifo_w32_d2_A_x83)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_5_U(fifo_w32_d2_A_x83)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_6_U(fifo_w32_d2_A_x83)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_6_U(fifo_w32_d2_A_x83)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_7_U(fifo_w32_d2_A_x83)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_7_U(fifo_w32_d2_A_x83)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_8_U(fifo_w32_d2_A_x83)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_8_U(fifo_w32_d2_A_x83)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_9_U(fifo_w32_d2_A_x83)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_9_U(fifo_w32_d2_A_x83)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_10_U(fifo_w32_d2_A_x83)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_10_U(fifo_w32_d2_A_x83)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_11_U(fifo_w32_d2_A_x83)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_11_U(fifo_w32_d2_A_x83)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_12_U(fifo_w32_d2_A_x83)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_12_U(fifo_w32_d2_A_x83)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_13_U(fifo_w32_d2_A_x83)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_13_U(fifo_w32_d2_A_x83)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_14_U(fifo_w32_d2_A_x83)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_14_U(fifo_w32_d2_A_x83)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_15_U(fifo_w32_d2_A_x83)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'accum_out_0_15_U(fifo_w32_d2_A_x83)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_0_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_1_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_2_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_3_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_4_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_5_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_6_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_7_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_8_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_9_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_10_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_11_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_12_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_13_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_14_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_15_U(fifo_w16_d2_A_x96)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_10_fork1121_U0_U(start_for_Conv_10_fork1121_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_10_conv1122_U0_U(start_for_Conv_10_conv1122_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_10_conv1124_U0_U(start_for_Conv_10_conv1124_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_10_conv1126_U0_U(start_for_Conv_10_conv1126_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_10_conv1128_U0_U(start_for_Conv_10_conv1128_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_10_conv1130_U0_U(start_for_Conv_10_conv1130_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_10_conv1132_U0_U(start_for_Conv_10_conv1132_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_10_conv1134_U0_U(start_for_Conv_10_conv1134_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_10_conv1136_U0_U(start_for_Conv_10_conv1136_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_10_conv1138_U0_U(start_for_Conv_10_conv1138_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_10_conv1140_U0_U(start_for_Conv_10_conv1140_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_10_conv1142_U0_U(start_for_Conv_10_conv1142_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_10_conv1144_U0_U(start_for_Conv_10_conv1144_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_10_conv1146_U0_U(start_for_Conv_10_conv1146_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_10_conv1148_U0_U(start_for_Conv_10_conv1148_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_10_conv1150_U0_U(start_for_Conv_10_conv1150_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_10_conv1152_U0_U(start_for_Conv_10_conv1152_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_10_accum1123_U0_U(start_for_Conv_10_accum1123_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_10_glue_U0_U(start_for_Conv_10_glue_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_10_accum1125_U0_U(start_for_Conv_10_accum1125_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_10_accum1127_U0_U(start_for_Conv_10_accum1127_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_10_accum1129_U0_U(start_for_Conv_10_accum1129_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_10_accum1131_U0_U(start_for_Conv_10_accum1131_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_10_accum1133_U0_U(start_for_Conv_10_accum1133_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_10_accum1135_U0_U(start_for_Conv_10_accum1135_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_10_accum1137_U0_U(start_for_Conv_10_accum1137_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_10_accum1139_U0_U(start_for_Conv_10_accum1139_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_10_accum1141_U0_U(start_for_Conv_10_accum1141_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_10_accum1143_U0_U(start_for_Conv_10_accum1143_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_10_accum1145_U0_U(start_for_Conv_10_accum1145_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_10_accum1147_U0_U(start_for_Conv_10_accum1147_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_10_accum1149_U0_U(start_for_Conv_10_accum1149_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_10_accum1151_U0_U(start_for_Conv_10_accum1151_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_10_accum1153_U0_U(start_for_Conv_10_accum1153_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_10_bias1154_U0_U(start_for_Conv_10_bias1154_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_10_bias1155_U0_U(start_for_Conv_10_bias1155_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_10_bias1156_U0_U(start_for_Conv_10_bias1156_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_10_bias1157_U0_U(start_for_Conv_10_bias1157_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_10_bias1158_U0_U(start_for_Conv_10_bias1158_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_10_bias1159_U0_U(start_for_Conv_10_bias1159_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_10_bias1160_U0_U(start_for_Conv_10_bias1160_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_10_bias1161_U0_U(start_for_Conv_10_bias1161_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_10_bias1162_U0_U(start_for_Conv_10_bias1162_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_10_bias1163_U0_U(start_for_Conv_10_bias1163_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_10_bias1164_U0_U(start_for_Conv_10_bias1164_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_10_bias1165_U0_U(start_for_Conv_10_bias1165_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_10_bias1166_U0_U(start_for_Conv_10_bias1166_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_10_bias1167_U0_U(start_for_Conv_10_bias1167_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_10_bias1168_U0_U(start_for_Conv_10_bias1168_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_10_bias1169_U0_U(start_for_Conv_10_bias1169_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_0_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_1_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_2_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_3_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_4_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_5_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_6_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_7_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_8_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_9_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_10_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_11_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_12_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_13_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_14_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_15_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_16_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_17_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_18_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_19_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_20_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_21_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_22_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_23_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_24_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_25_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_26_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_27_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_28_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_29_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_30_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_31_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_32_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_33_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_34_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_35_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_36_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_37_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_38_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_39_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_40_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_41_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_42_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_43_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_44_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_45_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_46_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_47_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_48_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_49_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_50_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_51_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_52_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_53_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_54_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_55_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_56_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_57_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_58_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_59_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_60_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_61_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_62_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_63_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_64_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_65_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_66_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_67_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_68_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_69_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_70_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_71_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_72_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_73_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_74_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_75_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_76_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_77_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_78_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_79_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_80_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_81_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_82_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_83_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_84_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_85_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_86_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_87_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_88_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_89_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_90_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_91_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_92_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_93_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_94_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_95_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_96_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_97_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_98_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_99_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_100_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_101_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_102_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_103_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_104_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_105_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_106_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_107_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_108_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_109_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_110_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_111_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_112_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_113_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_114_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_115_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_116_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_117_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_118_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_119_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_120_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_121_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_122_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_123_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_124_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_125_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_126_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_127_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_128_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_129_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_130_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_131_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_132_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_133_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_134_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_135_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_136_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_137_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_138_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_139_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_140_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_141_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_142_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_143_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_144_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_145_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_146_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_147_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_148_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_149_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_150_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_151_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_152_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_153_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_154_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_155_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_156_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_157_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_158_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_159_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_160_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_161_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_162_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_163_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_164_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_165_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_166_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_167_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_168_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_169_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_170_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_171_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_172_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_173_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_174_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_175_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_176_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_177_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_178_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_179_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_180_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_181_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_182_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_183_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_184_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_185_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_186_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_187_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_188_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_189_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_190_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_191_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_192_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_193_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_194_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_195_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_196_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_197_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_198_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_199_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_200_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_201_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_202_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_203_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_204_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_205_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_206_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_207_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_208_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_209_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_210_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_211_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_212_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_213_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_214_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_215_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_216_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_217_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_218_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_219_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_220_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_221_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_222_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_223_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_224_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_225_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_226_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_227_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_228_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_229_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_230_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_231_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_232_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_233_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_234_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_235_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_236_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_237_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_238_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_239_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_240_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_241_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_242_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_243_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_244_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_245_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_246_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_247_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_248_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_249_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_250_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_251_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_252_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_253_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_254_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_255_U(fifo_w16_d2_A_x97)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_squeeze_out_U0_U(start_for_squeeze_out_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'in_0_V_V_U(fifo_w16_d256_A_x)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weights_reloading_in_3_U(fifo_w32_d18_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'out_hw_offset_c_U(fifo_w29_d18_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_Relu_1_0_V_V_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_Conv_2_0_V_V_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_2_Conv_2_squeez_16_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_2_Conv_2_squeez_17_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_2_Conv_2_squeez_18_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_2_Conv_2_squeez_19_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_2_Conv_2_squeez_20_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_2_Conv_2_squeez_21_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_2_Conv_2_squeez_22_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_2_Conv_2_squeez_23_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_2_Conv_2_squeez_24_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_2_Conv_2_squeez_25_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_2_Conv_2_squeez_26_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_2_Conv_2_squeez_27_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_2_Conv_2_squeez_28_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_2_Conv_2_squeez_29_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_2_Conv_2_squeez_30_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_2_Conv_2_squeez_31_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_2_squeeze_Relu_1_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Relu_3_MaxPool_4_0_s_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'MaxPool_4_MaxPool_4_1_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'MaxPool_4_squeeze_Co_2_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'MaxPool_4_squeeze_Co_3_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_5_Conv_5_squeez_8_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_5_Conv_5_squeez_9_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_5_Conv_5_squeez_10_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_5_Conv_5_squeez_11_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_5_Conv_5_squeez_12_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_5_Conv_5_squeez_13_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_5_Conv_5_squeez_14_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_5_Conv_5_squeez_15_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_5_squeeze_Relu_1_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Relu_6_Conv_7_0_V_V_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_7_Conv_7_squeez_32_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_7_Conv_7_squeez_33_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_7_Conv_7_squeez_34_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_7_Conv_7_squeez_35_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_7_Conv_7_squeez_36_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_7_Conv_7_squeez_37_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_7_Conv_7_squeez_38_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_7_Conv_7_squeez_39_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_7_Conv_7_squeez_40_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_7_Conv_7_squeez_41_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_7_Conv_7_squeez_42_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_7_Conv_7_squeez_43_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_7_Conv_7_squeez_44_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_7_Conv_7_squeez_45_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_7_Conv_7_squeez_46_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_7_Conv_7_squeez_47_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_7_Conv_7_squeez_48_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_7_Conv_7_squeez_49_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_7_Conv_7_squeez_50_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_7_Conv_7_squeez_51_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_7_Conv_7_squeez_52_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_7_Conv_7_squeez_53_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_7_Conv_7_squeez_54_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_7_Conv_7_squeez_55_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_7_Conv_7_squeez_56_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_7_Conv_7_squeez_57_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_7_Conv_7_squeez_58_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_7_Conv_7_squeez_59_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_7_Conv_7_squeez_60_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_7_Conv_7_squeez_61_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_7_Conv_7_squeez_62_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_7_Conv_7_squeez_63_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_7_squeeze_Relu_1_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Relu_8_MaxPool_9_0_s_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'MaxPool_9_Conv_10_0_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_10_squeeze_Conv_16_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_10_squeeze_Conv_17_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_10_squeeze_Conv_18_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_10_squeeze_Conv_19_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_10_squeeze_Conv_20_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_10_squeeze_Conv_21_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_10_squeeze_Conv_22_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_10_squeeze_Conv_23_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_10_squeeze_Conv_24_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_10_squeeze_Conv_25_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_10_squeeze_Conv_26_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_10_squeeze_Conv_27_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_10_squeeze_Conv_28_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_10_squeeze_Conv_29_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_10_squeeze_Conv_30_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_10_squeeze_Conv_31_U(fifo_w16_d2_A_x98)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'out_0_V_V_U(fifo_w16_d256_A_x)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'out_1_V_V_U(fifo_w16_d256_A_x)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'out_2_V_V_U(fifo_w16_d256_A_x)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'out_3_V_V_U(fifo_w16_d256_A_x)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_0_U0_U(start_for_Conv_0_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_mem_write_U0_U(start_for_mem_write_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Relu_1_U0_U(start_for_Relu_1_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_2_U0_U(start_for_Conv_2_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_2_squeeze_Relu_1_U0_U(start_for_Conv_2_squeeze_Relu_1_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Relu_3_U0_U(start_for_Relu_3_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_MaxPool_4_U0_U(start_for_MaxPool_4_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_MaxPool_4_squeeze_Co_2_U0_U(start_for_MaxPool_4_squeeze_Co_2_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_5_U0_U(start_for_Conv_5_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_5_squeeze_Relu_1_U0_U(start_for_Conv_5_squeeze_Relu_1_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Relu_6_U0_U(start_for_Relu_6_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_U0_U(start_for_Conv_7_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_7_squeeze_Relu_1_U0_U(start_for_Conv_7_squeeze_Relu_1_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Relu_8_U0_U(start_for_Relu_8_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_MaxPool_9_U0_U(start_for_MaxPool_9_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_10_U0_U(start_for_Conv_10_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_squeeze_Conv_10_U0_U(start_for_squeeze_Conv_10_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_143_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_142_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_141_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_140_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_139_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_138_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_137_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_136_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_135_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_134_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_133_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_132_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_131_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_130_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_129_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_128_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_127_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_126_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_71_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_70_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_69_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_68_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_67_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_66_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_65_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_64_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_63_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_62_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_61_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_60_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_59_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_58_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_57_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_56_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_55_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_54_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_53_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_52_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_51_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_50_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_49_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_48_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_47_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_46_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_45_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_44_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_43_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_42_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_41_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_40_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_39_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_38_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_37_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_36_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_35_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_34_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_33_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_32_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_31_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_30_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_29_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_28_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_27_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_26_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_25_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_24_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_23_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_22_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_21_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_20_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_19_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_18_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_17_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_16_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_15_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_14_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_13_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_12_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_11_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_10_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_9_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_8_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_7_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_6_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_5_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_4_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_3_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_2_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_1_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_s_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_125_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_124_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_123_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_122_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_121_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_120_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_119_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_118_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_117_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_116_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_115_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_114_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_113_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_112_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_111_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_110_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_109_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_108_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_107_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_106_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_105_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_104_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_103_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_102_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_101_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_100_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_99_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_98_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_97_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_96_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_95_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_94_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_93_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_92_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_91_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_90_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_89_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_88_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_87_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_86_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_85_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_84_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_83_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_82_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_81_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_80_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_79_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_78_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_77_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_76_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_75_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_74_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_73_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_10_weights_V_0_72_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 03:46:33 ; elapsed = 03:51:30 . Memory (MB): peak = 22608.758 ; gain = 21930.645 ; free physical = 746 ; free virtual = 11493\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for fpgaconvnet_ip.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for fpgaconvnet_ip.\n",
      "INFO: [HLS 200-112] Total elapsed time: 13895.6 seconds; peak allocated memory: 3.975 GB.\n",
      "INFO: [Common 17-206] Exiting vivado_hls at Tue Jul 16 22:44:29 2024...\n",
      "\n",
      "****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)\n",
      "  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019\n",
      "  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace\n",
      "INFO: Applying HLS Y2K22 patch v1.2 for IP revision\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'\n",
      "INFO: [HLS 200-10] For user 'lambert' on host 'lambert-ThinkPad-T14p-Gen-2' (Linux_x86_64 version 6.8.0-38-generic) on Tue Jul 16 22:44:39 BST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 24.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate'\n",
      "Sourcing Tcl script '/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/scripts/hls/export_design.tcl'\n",
      "INFO: [HLS 200-10] Opening project '/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0'.\n",
      "INFO: [HLS 200-10] Opening solution '/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution'.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.\n",
      "INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'\n",
      "INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.\n",
      "INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.\n",
      "INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.\n",
      "\n",
      "****** Vivado v2019.1 (64-bit)\n",
      "  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019\n",
      "  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source run_ippack.tcl -notrace\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.\n",
      "WARNING: [IP_Flow 19-4832] The IP name 'fpgaconvnet_ip_ap_dcmp_0_no_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.\n",
      "INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fpgaconvnet_ip_ap_dcmp_0_no_dsp_64'...\n",
      "INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fpgaconvnet_ip_ap_dcmp_0_no_dsp_64'...\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.\n",
      "INFO: [Common 17-206] Exiting Vivado at Tue Jul 16 22:45:00 2024...\n",
      "INFO: [Common 17-206] Exiting vivado_hls at Tue Jul 16 22:45:00 2024...\n"
     ]
    }
   ],
   "source": [
    "# run C synthesis and export IP for partition 0\n",
    "gen_net.generate_partition_hardware(0)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "After the synthesis is completed, we can view the resource utilization information of the generated hardware and compare it with the estimation in the model.\n",
    "\n",
    "Five types of resources are tracked: FF, LUT, DSP, BRAM, and URAM. The resource analysis is conducted hierarchically, from partitions to layers and modules. Two types of models are applied: the [analytical model](https://github.com/AlexMontgomerie/fpgaconvnet-model/blob/dev/fpgaconvnet/tools/resource_analytical_model.py) and the [regression model](https://github.com/AlexMontgomerie/fpgaconvnet-model/blob/dev/fpgaconvnet/tools/resource_regression_model.py). Estimation uses the model based on the type of resources.\n",
    "\n",
    "The resource utilization data in Vivado HLS is as follows: \n",
    "\n",
    "![resource_hls.png](./figures/resource_hls.png)\n",
    "\n",
    "The resource utilization estimation data is as follows: \n",
    "\n",
    "![resource_estimation.png](./figures/resource_estimation.png)\n",
    "\n",
    "There are clear discrepancies: in Vivado HLS, the resource utilization percentage exceeds 100%, which cannot happen, indicating that the model used in HLS may be incorrect. However, the only two resources where the two methods match are the number of DSP and URAM. The number of DSP is calculated as `coarse_in` * `coarse_out` * `fine`, with the terminologies explained [here](../4.1_optimiser_transform/RUNME.ipynb), while no URAM resources are used. "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Finally, [`run_cosimulation`](https://github.com/AlexMontgomerie/fpgaconvnet-hls/blob/dev/fpgaconvnet/hls/generate/network.py#L145) uses the C testbench to verify the generated RTL design. "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)\n",
      "  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019\n",
      "  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace\n",
      "INFO: Applying HLS Y2K22 patch v1.2 for IP revision\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'\n",
      "INFO: [HLS 200-10] For user 'lambert' on host 'lambert-ThinkPad-T14p-Gen-2' (Linux_x86_64 version 6.8.0-38-generic) on Tue Jul 16 22:50:42 BST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 24.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate'\n",
      "Sourcing Tcl script '/home/lambert/Workspace/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/scripts/hls/run_cosim.tcl'\n",
      "INFO: [HLS 200-10] Opening project '/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0'.\n",
      "INFO: [HLS 200-10] Adding test bench file 'partition_0/data/Conv_2_weights_0.dat' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'partition_0/data/Conv_5_biases_0.dat' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'partition_0/data/Conv_2_biases_0.dat' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'partition_0/data/Conv_10_weights_0.dat' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'partition_0/data/squeeze_Conv_10_out_0.dat' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'partition_0/data/Conv_0_weights_0.dat' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'partition_0/data/Conv_7_weights_0.dat' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'partition_0/data/Conv_0_in_0.dat' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'partition_0/data/Conv_7_biases_0.dat' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'partition_0/data/Conv_10_biases_0.dat' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'partition_0/data/Conv_5_weights_0.dat' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'partition_0/data/Conv_0_biases_0.dat' to the project\n",
      "INFO: [HLS 200-10] Opening solution '/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution'.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.\n",
      "INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'\n",
      "INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.\n",
      "INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.\n",
      "INFO: [COSIM 212-47] Using XSIM for RTL simulation.\n",
      "INFO: [COSIM 212-14] Instrumenting C test bench ...\n",
      "WARNING: [COSIM 212-369] AXI_master port 'fpgaconvnet_port_wr' has a depth of '294912'. Insufficient depth may result in simulation mismatch or freeze.\n",
      "WARNING: [COSIM 212-369] AXI_master port 'fpgaconvnet_port_in' has a depth of '3072'. Insufficient depth may result in simulation mismatch or freeze.\n",
      "WARNING: [COSIM 212-369] AXI_master port 'fpgaconvnet_port_out' has a depth of '4096'. Insufficient depth may result in simulation mismatch or freeze.\n",
      "   Build using \"/tools/Xilinx/Vivado/2019.1/tps/lnx64/gcc-6.2.0/bin/g++\"\n",
      "   Compiling apatb_fpgaconvnet_ip.cpp\n",
      "   Compiling Conv_0.cpp_pre.cpp.tb.cpp\n",
      "   Compiling Conv_10.cpp_pre.cpp.tb.cpp\n",
      "   Compiling Conv_2.cpp_pre.cpp.tb.cpp\n",
      "   Compiling Conv_2_squeeze_Relu_3.cpp_pre.cpp.tb.cpp\n",
      "   Compiling Conv_5.cpp_pre.cpp.tb.cpp\n",
      "   Compiling Conv_5_squeeze_Relu_6.cpp_pre.cpp.tb.cpp\n",
      "   Compiling Conv_7.cpp_pre.cpp.tb.cpp\n",
      "   Compiling Conv_7_squeeze_Relu_8.cpp_pre.cpp.tb.cpp\n",
      "   Compiling MaxPool_4.cpp_pre.cpp.tb.cpp\n",
      "   Compiling MaxPool_4_squeeze_Conv_5.cpp_pre.cpp.tb.cpp\n",
      "   Compiling MaxPool_9.cpp_pre.cpp.tb.cpp\n",
      "   Compiling Relu_1.cpp_pre.cpp.tb.cpp\n",
      "   Compiling Relu_3.cpp_pre.cpp.tb.cpp\n",
      "   Compiling Relu_6.cpp_pre.cpp.tb.cpp\n",
      "   Compiling Relu_8.cpp_pre.cpp.tb.cpp\n",
      "   Compiling squeeze_Conv_10.cpp_pre.cpp.tb.cpp\n",
      "   Compiling vgg16_bn_tb.cpp_pre.cpp.tb.cpp\n",
      "   Compiling vgg16_bn_top.cpp_pre.cpp.tb.cpp\n",
      "   Generating cosim.tv.exe\n",
      "INFO: [COSIM 212-302] Starting C TB testing ... \n",
      "LOADING INPUT DATA \n",
      "RUNNING NETWORK \n",
      "PORT 0\n",
      "\t--- PASSED ---\n",
      "INFO: [COSIM 212-333] Generating C post check test bench ...\n",
      "INFO: [COSIM 212-12] Generating RTL test bench ...\n",
      "INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***\n",
      "INFO: [COSIM 212-323] Starting verilog simulation. \n",
      "INFO: [COSIM 212-15] Starting XSIM ...\n",
      "INFO: [XSIM 43-3496] Using init file passed via -initfile option \"/tools/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini\".\n",
      "Vivado Simulator 2019.1\n",
      "Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.\n",
      "Running: /tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_fpgaconvnet_ip_top glbl -prj fpgaconvnet_ip.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /tools/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s fpgaconvnet_ip -debug wave \n",
      "Multi-threading is on. Using 20 slave threads.\n",
      "Determining compilation order of HDL files.\n",
      "WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the \"-mt off -v 1\" switches to see more information from the C compiler. The following environment variables have been detected:\n",
      "    LIBRARY_PATH\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/glbl.v\" into library work\n",
      "INFO: [VRFC 10-311] analyzing module glbl\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2680_Conv_7_weights_V_0_7_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2680_Conv_7_weights_V_0_7_7_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2680_Conv_7_weights_V_0_7_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_2_accum940.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_2_accum940\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2624.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2624\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x54.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x54_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x54\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2717_Conv_7_biases_V_29.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2717_Conv_7_biases_V_29_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2717_Conv_7_biases_V_29\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_10_glue.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_10_glue\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_3_U12_12.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_3_U12_12_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_3_U12_12\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/accum_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module accum_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2584.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2584\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x70.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x70_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x70\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_36.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_36_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_36\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_sliding_windo.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_sliding_windo\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2660_Conv_7_weights_V_0_1_18.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2660_Conv_7_weights_V_0_1_18_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2660_Conv_7_weights_V_0_1_18\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2640_Conv_7_weights_V_0_2_21.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2640_Conv_7_weights_V_0_2_21_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2640_Conv_7_weights_V_0_2_21\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2689.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2689\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_3_U9_9.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_3_U9_9_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_3_U9_9\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2634.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2634\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_1_U10_10.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_1_U10_10_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_1_U10_10\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr_3_Conv_5_weights_V_0_0_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_3_Conv_5_weights_V_0_0_2_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_3_Conv_5_weights_V_0_0_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_accum1037_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1037_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1037_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_130.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_130_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_130\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_U1_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U1_1_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U1_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2595.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2595\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2732.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2732\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_accum_accumulate_1_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_accum_accumulate_1_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_accum_accumulate_1_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_5_conv985_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_conv985_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_conv985_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_bias1088_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1088_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1088_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2624_Conv_5_weights_V_0_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2624_Conv_5_weights_V_0_4_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2624_Conv_5_weights_V_0_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2737.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2737\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2574_Conv_2_weights_V_0_1_16.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2574_Conv_2_weights_V_0_1_16_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2574_Conv_2_weights_V_0_1_16\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_sliding_window_out_2_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_sliding_window_out_2_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_sliding_window_out_2_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_1_U9_9.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_1_U9_9_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_1_U9_9\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x64.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x64_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x64\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_2_accum950.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_2_accum950\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2684_Conv_7_weights_V_0_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2684_Conv_7_weights_V_0_5_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2684_Conv_7_weights_V_0_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x13.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x13_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x13\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_2_accum950_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_accum950_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_accum950_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2602_Conv_5_weights_V_1_7_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2602_Conv_5_weights_V_1_7_1_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2602_Conv_5_weights_V_1_7_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_10_conv1126_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_conv1126_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_conv1126_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2622_Conv_5_weights_V_0_5_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2622_Conv_5_weights_V_0_5_6_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2622_Conv_5_weights_V_0_5_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2668_Conv_7_weights_V_0_1_57.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2668_Conv_7_weights_V_0_1_57_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2668_Conv_7_weights_V_0_1_57\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/reload_weights.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module reload_weights\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2610_Conv_5_weights_V_1_3_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2610_Conv_5_weights_V_1_3_6_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2610_Conv_5_weights_V_1_3_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Relu_1_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Relu_1_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Relu_1_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x47.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x47_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x47\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2721.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2721\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2742.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2742\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x1_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr_4_Conv_7_weights_V_0_0_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_4_Conv_7_weights_V_0_0_6_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_4_Conv_7_weights_V_0_0_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Relu_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Relu_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2572_Conv_2_weights_V_0_1_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2572_Conv_2_weights_V_0_1_1_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2572_Conv_2_weights_V_0_1_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_2_bias970_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_bias970_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_bias970_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_5_conv987.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_5_conv987\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_10_accum1151_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_accum1151_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_accum1151_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_4_U4_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U4_4_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U4_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2586_Conv_2_weights_V_0_8_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2586_Conv_2_weights_V_0_8_2_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2586_Conv_2_weights_V_0_8_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2632.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2632\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2698_Conv_2_biases_V_10.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2698_Conv_2_biases_V_10_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2698_Conv_2_biases_V_10\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_2_conv933.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_2_conv933\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2688_Conv_7_weights_V_0_3_21.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2688_Conv_7_weights_V_0_3_21_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2688_Conv_7_weights_V_0_3_21\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_10_accum1129_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_accum1129_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_accum1129_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2602_Conv_5_weights_V_1_7_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2602_Conv_5_weights_V_1_7_3_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2602_Conv_5_weights_V_1_7_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2577.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2577\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_129.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_129_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_129\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_5_conv991_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_conv991_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_conv991_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/sliding_window_line_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module sliding_window_line_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2733.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2733\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2656_Conv_7_weights_V_0_1_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2656_Conv_7_weights_V_0_1_7_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2656_Conv_7_weights_V_0_1_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_1_U2_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_1_U2_2_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_1_U2_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2610_Conv_5_weights_V_1_3_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2610_Conv_5_weights_V_1_3_3_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2610_Conv_5_weights_V_1_3_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/sliding_window_line_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module sliding_window_line_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2686_Conv_7_weights_V_0_4_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2686_Conv_7_weights_V_0_4_7_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2686_Conv_7_weights_V_0_4_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2612.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2612\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_conv1062_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1062_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1062_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_accum1075_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1075_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1075_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_accum1083.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_accum1083\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2688_Conv_7_weights_V_0_3_26.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2688_Conv_7_weights_V_0_3_26_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2688_Conv_7_weights_V_0_3_26\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x37.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x37_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x37\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_110.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_110_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_110\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x12.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x12_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x12\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_10_accum1123_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_accum1123_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_accum1123_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_63.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_63_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_63\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_2_bias972.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_2_bias972\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2606_Conv_5_weights_V_1_5_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2606_Conv_5_weights_V_1_5_1_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2606_Conv_5_weights_V_1_5_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_4_U4_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U4_4_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U4_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2553.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2553\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2684_Conv_7_weights_V_0_5_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2684_Conv_7_weights_V_0_5_7_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2684_Conv_7_weights_V_0_5_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_U1_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U1_1_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U1_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_5_bias1018.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_5_bias1018\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_glue.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_glue\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_89.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_89_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_89\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_143.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_143_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_143\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_28.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_28_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_28\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_2_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_2_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_2_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x59.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x59_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x59\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_5_accum988_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_accum988_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_accum988_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_4_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_0_accum921_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_0_accum921_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_0_accum921_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x89.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x89_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x89\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_1_U8_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_1_U8_8_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_1_U8_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2620_Conv_5_weights_V_0_6_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2620_Conv_5_weights_V_0_6_7_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2620_Conv_5_weights_V_0_6_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_4_U21_21.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U21_21_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U21_21\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2640_Conv_7_weights_V_0_2_24.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2640_Conv_7_weights_V_0_2_24_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2640_Conv_7_weights_V_0_2_24\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x3_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2626_Conv_5_weights_V_0_3_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2626_Conv_5_weights_V_0_3_7_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2626_Conv_5_weights_V_0_3_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_accum1055.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_accum1055\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/sliding_window_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module sliding_window_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x35.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x35_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x35\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_accum1061.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_accum1061\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x22.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x22_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x22\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_weights_reloading_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_weights_reloading_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_weights_reloading_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2586_Conv_2_weights_V_0_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2586_Conv_2_weights_V_0_8_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2586_Conv_2_weights_V_0_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2650.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2650\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2608_Conv_5_weights_V_1_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2608_Conv_5_weights_V_1_4_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2608_Conv_5_weights_V_1_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x20.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x20_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x20\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2606_Conv_5_weights_V_1_5_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2606_Conv_5_weights_V_1_5_2_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2606_Conv_5_weights_V_1_5_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2580_Conv_2_weights_V_0_1_37.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2580_Conv_2_weights_V_0_1_37_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2580_Conv_2_weights_V_0_1_37\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_10_bias1164_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_bias1164_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_bias1164_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x82.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x82_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x82\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x43.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x43_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x43\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/accum_reorder_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module accum_reorder_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_10_conv1130.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_10_conv1130\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2662_Conv_7_weights_V_0_1_35.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2662_Conv_7_weights_V_0_1_35_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2662_Conv_7_weights_V_0_1_35\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2567.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2567\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_2_accum942_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_accum942_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_accum942_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_10_bias1161_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_bias1161_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_bias1161_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x84.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x84_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x84\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_5_accum1008.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_5_accum1008\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_19.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_19_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_19\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x30.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x30_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x30\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2590_Conv_2_weights_V_0_6_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2590_Conv_2_weights_V_0_6_2_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2590_Conv_2_weights_V_0_6_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_2_accum934.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_2_accum934\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2671.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2671\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2658_Conv_7_weights_V_0_1_10.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2658_Conv_7_weights_V_0_1_10_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2658_Conv_7_weights_V_0_1_10\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2684_Conv_7_weights_V_0_5_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2684_Conv_7_weights_V_0_5_3_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2684_Conv_7_weights_V_0_5_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2576_Conv_2_weights_V_0_1_21.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2576_Conv_2_weights_V_0_1_21_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2576_Conv_2_weights_V_0_1_21\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2614_Conv_5_weights_V_1_1_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2614_Conv_5_weights_V_1_1_3_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2614_Conv_5_weights_V_1_1_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/AESL_axi_master_fpgaconvnet_port_out.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_axi_master_fpgaconvnet_port_out\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2594_Conv_2_weights_V_0_4_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2594_Conv_2_weights_V_0_4_5_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2594_Conv_2_weights_V_0_4_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2597.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2597\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_5_conv1005_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_conv1005_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_conv1005_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_5_accum992.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_5_accum992\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_4_U22_22.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U22_22_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U22_22\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2632_Conv_7_weights_V_0_3_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2632_Conv_7_weights_V_0_3_1_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2632_Conv_7_weights_V_0_3_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x73.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x73_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x73\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2642_Conv_7_weights_V_0_2_28.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2642_Conv_7_weights_V_0_2_28_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2642_Conv_7_weights_V_0_2_28\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x8_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2582_Conv_2_weights_V_0_1_48.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2582_Conv_2_weights_V_0_1_48_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2582_Conv_2_weights_V_0_1_48\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2604_Conv_5_weights_V_1_6_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2604_Conv_5_weights_V_1_6_3_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2604_Conv_5_weights_V_1_6_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2596_Conv_2_weights_V_0_3_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2596_Conv_2_weights_V_0_3_1_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2596_Conv_2_weights_V_0_3_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2642_Conv_7_weights_V_0_2_29.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2642_Conv_7_weights_V_0_2_29_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2642_Conv_7_weights_V_0_2_29\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_accum1065.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_accum1065\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x17.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x17_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x17\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_bias1095_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1095_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1095_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_2_conv925_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_conv925_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_conv925_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2720_Conv_7_biases_V_26.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2720_Conv_7_biases_V_26_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2720_Conv_7_biases_V_26\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2676_Conv_7_weights_V_0_9_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2676_Conv_7_weights_V_0_9_3_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2676_Conv_7_weights_V_0_9_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_2_accum930.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_2_accum930\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_10_conv1150.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_10_conv1150\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_139.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_139_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_139\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2586_Conv_2_weights_V_0_8_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2586_Conv_2_weights_V_0_8_7_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2586_Conv_2_weights_V_0_8_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2560.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2560\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x86.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x86_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x86\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2692_Conv_7_weights_V_0_1_97.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2692_Conv_7_weights_V_0_1_97_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2692_Conv_7_weights_V_0_1_97\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_2_conv951_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_conv951_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_conv951_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_5_conv1005.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_5_conv1005\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2590_Conv_2_weights_V_0_6_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2590_Conv_2_weights_V_0_6_6_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2590_Conv_2_weights_V_0_6_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_10_accum1125_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_accum1125_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_accum1125_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2705_Conv_2_biases_V_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2705_Conv_2_biases_V_3_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2705_Conv_2_biases_V_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_27.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_27_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_27\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_2_conv951.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_2_conv951\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2652_Conv_7_weights_V_0_2_73.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2652_Conv_7_weights_V_0_2_73_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2652_Conv_7_weights_V_0_2_73\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2670.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2670\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_4_U15_15.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U15_15_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U15_15\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_accum1043_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1043_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1043_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2594_Conv_2_weights_V_0_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2594_Conv_2_weights_V_0_4_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2594_Conv_2_weights_V_0_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2618.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2618\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_accum_accumulate_3_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_accum_accumulate_3_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_accum_accumulate_3_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2576_Conv_2_weights_V_0_1_18.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2576_Conv_2_weights_V_0_1_18_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2576_Conv_2_weights_V_0_1_18\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2662_Conv_7_weights_V_0_1_28.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2662_Conv_7_weights_V_0_1_28_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2662_Conv_7_weights_V_0_1_28\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2642_Conv_7_weights_V_0_2_33.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2642_Conv_7_weights_V_0_2_33_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2642_Conv_7_weights_V_0_2_33\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/mem_read253830.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module mem_read253830\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x10.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x10_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x10\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x91.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x91_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x91\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_10_conv1134.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_10_conv1134\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_142.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_142_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_142\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x6_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2588_Conv_2_weights_V_0_7_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2588_Conv_2_weights_V_0_7_6_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2588_Conv_2_weights_V_0_7_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_accum_accumulate_4_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_accum_accumulate_4_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_accum_accumulate_4_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2586_Conv_2_weights_V_0_8_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2586_Conv_2_weights_V_0_8_1_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2586_Conv_2_weights_V_0_8_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_conv1066_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1066_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1066_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_5_bias1012.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_5_bias1012\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_2_conv939_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_conv939_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_conv939_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_46.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_46_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_46\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2580_Conv_2_weights_V_0_1_40.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2580_Conv_2_weights_V_0_1_40_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2580_Conv_2_weights_V_0_1_40\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr_4_Conv_7_weights_V_0_0_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_4_Conv_7_weights_V_0_0_3_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_4_Conv_7_weights_V_0_0_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x66.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x66_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x66\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_accum1059.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_accum1059\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr_1_Conv_2_weights_V_0_0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_1_Conv_2_weights_V_0_0_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_1_Conv_2_weights_V_0_0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2049_B_x.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2049_B_x\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_71.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_71_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_71\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr_3_Conv_5_weights_V_0_0_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_3_Conv_5_weights_V_0_0_4_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_3_Conv_5_weights_V_0_0_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2720.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2720\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2662_Conv_7_weights_V_0_1_27.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2662_Conv_7_weights_V_0_1_27_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2662_Conv_7_weights_V_0_1_27\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_conv1054.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_conv1054\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_bias1090_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1090_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1090_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2580_Conv_2_weights_V_0_1_36.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2580_Conv_2_weights_V_0_1_36_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2580_Conv_2_weights_V_0_1_36\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/sliding_window_line_s.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module sliding_window_line_s\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_4_U5_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U5_5_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U5_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/glue_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module glue_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2744_Conv_7_biases_V_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2744_Conv_7_biases_V_2_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2744_Conv_7_biases_V_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_12.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_12_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_12\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2706.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2706\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_10_conv1122.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_10_conv1122\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_5_squeeze_Relu_1_s.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_5_squeeze_Relu_1_s\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_U2_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U2_2_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U2_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias_3_Conv_7_biases_V_0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias_3_Conv_7_biases_V_0_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias_3_Conv_7_biases_V_0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias_4_Conv_5_biases_V_0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias_4_Conv_5_biases_V_0_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias_4_Conv_5_biases_V_0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_conv1034_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1034_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1034_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2572_Conv_2_weights_V_0_1_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2572_Conv_2_weights_V_0_1_5_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2572_Conv_2_weights_V_0_1_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_2_accum926_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_accum926_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_accum926_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x61.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x61_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x61\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2652.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2652\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr_4_Conv_7_weights_V_0_0_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_4_Conv_7_weights_V_0_0_7_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_4_Conv_7_weights_V_0_0_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_10_bias1167.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_10_bias1167\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_4_U25_25.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U25_25_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U25_25\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/squeeze_out_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module squeeze_out_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_10_conv1132.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_10_conv1132\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2582_Conv_2_weights_V_0_1_53.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2582_Conv_2_weights_V_0_1_53_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2582_Conv_2_weights_V_0_1_53\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_10_glue_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_glue_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_glue_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_conv1054_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1054_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1054_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x96.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x96_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x96\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2606.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2606\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2602.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2602\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_mul_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_mul_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2672_Conv_7_weights_V_0_1_73.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2672_Conv_7_weights_V_0_1_73_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2672_Conv_7_weights_V_0_1_73\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2749.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2749\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x12.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x12_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x12\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2756_Conv_10_biases_V_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2756_Conv_10_biases_V_5_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2756_Conv_10_biases_V_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2675.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2675\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d103_B.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d103_B\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_mul_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_mul_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x38.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x38_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x38\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_10_bias1159.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_10_bias1159\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_2_accum946_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_accum946_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_accum946_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2648_Conv_7_weights_V_0_2_59.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2648_Conv_7_weights_V_0_2_59_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2648_Conv_7_weights_V_0_2_59\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_bias1086.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_bias1086\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_U10_10.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U10_10_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U10_10\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_bias1107.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_bias1107\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2586_Conv_2_weights_V_0_8_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2586_Conv_2_weights_V_0_8_4_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2586_Conv_2_weights_V_0_8_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2572_Conv_2_weights_V_0_1_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2572_Conv_2_weights_V_0_1_6_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2572_Conv_2_weights_V_0_1_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_91.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_91_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_91\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x19.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x19_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x19\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_10_conv1140_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_conv1140_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_conv1140_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2654_Conv_7_weights_V_0_2_85.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2654_Conv_7_weights_V_0_2_85_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2654_Conv_7_weights_V_0_2_85\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_10_accum1131_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_accum1131_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_accum1131_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_10_bias1155.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_10_bias1155\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_accum1035_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1035_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1035_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x26.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x26_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x26\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2584_Conv_2_weights_V_0_9_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2584_Conv_2_weights_V_0_9_7_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2584_Conv_2_weights_V_0_9_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2628.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2628\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2699_Conv_2_biases_V_9.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2699_Conv_2_biases_V_9_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2699_Conv_2_biases_V_9\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2578_Conv_2_weights_V_0_1_30.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2578_Conv_2_weights_V_0_1_30_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2578_Conv_2_weights_V_0_1_30\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2578_Conv_2_weights_V_0_1_32.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2578_Conv_2_weights_V_0_1_32_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2578_Conv_2_weights_V_0_1_32\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_4_U20_20.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U20_20_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U20_20\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2690_Conv_7_weights_V_0_2_92.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2690_Conv_7_weights_V_0_2_92_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2690_Conv_7_weights_V_0_2_92\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_conv1046_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1046_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1046_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_2_accum934_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_accum934_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_accum934_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_2_conv935_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_conv935_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_conv935_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr_4_Conv_7_weights_V_0_0_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_4_Conv_7_weights_V_0_0_2_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_4_Conv_7_weights_V_0_0_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x54.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x54_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x54\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_2_accum926.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_2_accum926\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2551.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2551\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2590_Conv_2_weights_V_0_6_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2590_Conv_2_weights_V_0_6_1_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2590_Conv_2_weights_V_0_6_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_10_conv1142_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_conv1142_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_conv1142_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2757.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2757\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_10_accum1153_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_accum1153_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_accum1153_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_accum1037.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_accum1037\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_2_conv927.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_2_conv927\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x62.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x62_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x62\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2549.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2549\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2591.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2591\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/relu_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module relu_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2558.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2558\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2570.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2570\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x27.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x27_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x27\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2676_Conv_7_weights_V_0_9_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2676_Conv_7_weights_V_0_9_6_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2676_Conv_7_weights_V_0_9_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2614_Conv_5_weights_V_1_1_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2614_Conv_5_weights_V_1_1_1_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2614_Conv_5_weights_V_1_1_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_70.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_70_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_70\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr_2_Conv_0_weights_V_0_0_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_2_Conv_0_weights_V_0_0_2_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_2_Conv_0_weights_V_0_0_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d65_B_x.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d65_B_x\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2638_Conv_7_weights_V_0_2_15.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2638_Conv_7_weights_V_0_2_15_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2638_Conv_7_weights_V_0_2_15\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_conv1084.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_conv1084\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2701.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2701\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2755_Conv_10_biases_V_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2755_Conv_10_biases_V_6_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2755_Conv_10_biases_V_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_10_conv1132_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_conv1132_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_conv1132_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d577_B.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d577_B\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_10_bias1156_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_bias1156_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_bias1156_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2668_Conv_7_weights_V_0_1_58.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2668_Conv_7_weights_V_0_1_58_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2668_Conv_7_weights_V_0_1_58\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_5_accum1010_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_accum1010_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_accum1010_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_mul_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_mul_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_bias1099.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_bias1099\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr_4_Conv_7_weights_V_0_0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_4_Conv_7_weights_V_0_0_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_4_Conv_7_weights_V_0_0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2606_Conv_5_weights_V_1_5_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2606_Conv_5_weights_V_1_5_6_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2606_Conv_5_weights_V_1_5_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_1_U13_13.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_1_U13_13_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_1_U13_13\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_90.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_90_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_90\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2614_Conv_5_weights_V_1_1_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2614_Conv_5_weights_V_1_1_7_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2614_Conv_5_weights_V_1_1_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2718_Conv_7_biases_V_28.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2718_Conv_7_biases_V_28_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2718_Conv_7_biases_V_28\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2582_Conv_2_weights_V_0_1_52.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2582_Conv_2_weights_V_0_1_52_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2582_Conv_2_weights_V_0_1_52\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2574_Conv_2_weights_V_0_1_15.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2574_Conv_2_weights_V_0_1_15_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2574_Conv_2_weights_V_0_1_15\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2672_Conv_7_weights_V_0_1_72.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2672_Conv_7_weights_V_0_1_72_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2672_Conv_7_weights_V_0_1_72\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_1_U4_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_1_U4_4_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_1_U4_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2719_Conv_7_biases_V_27.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2719_Conv_7_biases_V_27_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2719_Conv_7_biases_V_27\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2615.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2615\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_10_bias1154_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_bias1154_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_bias1154_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x24.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x24_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x24\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2608_Conv_5_weights_V_1_4_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2608_Conv_5_weights_V_1_4_2_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2608_Conv_5_weights_V_1_4_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_conv1026_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1026_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1026_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_bias1110_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1110_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1110_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_0_accum921.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_0_accum921\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_2_accum938_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_accum938_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_accum938_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_conv1056_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1056_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1056_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_4_U6_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U6_6_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U6_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_conv1074_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1074_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1074_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2684_Conv_7_weights_V_0_5_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2684_Conv_7_weights_V_0_5_2_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2684_Conv_7_weights_V_0_5_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_4_U19_19.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U19_19_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U19_19\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fork_r.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fork_r\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_137.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_137_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_137\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x8_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_2_bias965.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_2_bias965\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/mem_read.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module mem_read\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2637.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2637\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_101.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_101_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_101\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2679.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2679\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_conv1080.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_conv1080\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2660_Conv_7_weights_V_0_1_21.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2660_Conv_7_weights_V_0_1_21_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2660_Conv_7_weights_V_0_1_21\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr_1_Conv_2_weights_V_0_0_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_1_Conv_2_weights_V_0_0_6_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_1_Conv_2_weights_V_0_0_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_10_accum1133_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_accum1133_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_accum1133_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2632_Conv_7_weights_V_0_3_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2632_Conv_7_weights_V_0_3_7_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2632_Conv_7_weights_V_0_3_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_2_squeeze_Relu_1_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_squeeze_Relu_1_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_squeeze_Relu_1_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_1_U1_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_1_U1_1_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_1_U1_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2602_Conv_5_weights_V_1_7_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2602_Conv_5_weights_V_1_7_8_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2602_Conv_5_weights_V_1_7_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_75.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_75_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_75\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_10_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2574_Conv_2_weights_V_0_1_14.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2574_Conv_2_weights_V_0_1_14_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2574_Conv_2_weights_V_0_1_14\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2652_Conv_7_weights_V_0_2_78.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2652_Conv_7_weights_V_0_2_78_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2652_Conv_7_weights_V_0_2_78\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_5_accum988.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_5_accum988\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2616_Conv_5_weights_V_1_0_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2616_Conv_5_weights_V_1_0_1_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2616_Conv_5_weights_V_1_0_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2576_Conv_2_weights_V_0_1_22.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2576_Conv_2_weights_V_0_1_22_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2576_Conv_2_weights_V_0_1_22\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x4_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_2_conv953.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_2_conv953\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/squeeze_in_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module squeeze_in_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2596_Conv_2_weights_V_0_3_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2596_Conv_2_weights_V_0_3_5_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2596_Conv_2_weights_V_0_3_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_1_U11_11.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_1_U11_11_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_1_U11_11\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_2_accum956_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_accum956_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_accum956_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_5_glue_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_glue_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_glue_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_10_bias1163.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_10_bias1163\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2690_Conv_7_weights_V_0_2_95.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2690_Conv_7_weights_V_0_2_95_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2690_Conv_7_weights_V_0_2_95\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2624_Conv_5_weights_V_0_4_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2624_Conv_5_weights_V_0_4_2_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2624_Conv_5_weights_V_0_4_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2586_Conv_2_weights_V_0_8_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2586_Conv_2_weights_V_0_8_8_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2586_Conv_2_weights_V_0_8_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_1_U4_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_1_U4_4_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_1_U4_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2692.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2692\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_0_sliding_windo.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_0_sliding_windo\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2698.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2698\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x49.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x49_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x49\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2612_Conv_5_weights_V_1_2_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2612_Conv_5_weights_V_1_2_2_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2612_Conv_5_weights_V_1_2_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_10_bias1161.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_10_bias1161\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/sliding_window_line_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module sliding_window_line_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_37.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_37_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_37\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2598_Conv_2_weights_V_0_2_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2598_Conv_2_weights_V_0_2_3_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2598_Conv_2_weights_V_0_2_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2632_Conv_7_weights_V_0_3_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2632_Conv_7_weights_V_0_3_5_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2632_Conv_7_weights_V_0_3_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2582_Conv_2_weights_V_0_1_49.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2582_Conv_2_weights_V_0_1_49_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2582_Conv_2_weights_V_0_1_49\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_squeeze_out_3_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_squeeze_out_3_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_squeeze_out_3_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2662_Conv_7_weights_V_0_1_31.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2662_Conv_7_weights_V_0_1_31_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2662_Conv_7_weights_V_0_1_31\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x14.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x14_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x14\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2620_Conv_5_weights_V_0_6_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2620_Conv_5_weights_V_0_6_3_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2620_Conv_5_weights_V_0_6_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2695_Conv_2_biases_V_13.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2695_Conv_2_biases_V_13_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2695_Conv_2_biases_V_13\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_bias1103_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1103_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1103_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2582.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2582\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_124.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_124_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_124\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_conv1044.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_conv1044\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2699.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2699\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2645.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2645\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2592_Conv_2_weights_V_0_5_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2592_Conv_2_weights_V_0_5_6_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2592_Conv_2_weights_V_0_5_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_74.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_74_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_74\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2630_Conv_5_weights_V_0_1_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2630_Conv_5_weights_V_0_1_5_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2630_Conv_5_weights_V_0_1_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2618_Conv_5_weights_V_0_7_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2618_Conv_5_weights_V_0_7_3_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2618_Conv_5_weights_V_0_7_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_2_conv949.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_2_conv949\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2660_Conv_7_weights_V_0_1_25.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2660_Conv_7_weights_V_0_1_25_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2660_Conv_7_weights_V_0_1_25\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/accum_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module accum_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_conv1080_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1080_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1080_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2604.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2604\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2744.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2744\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2746_Conv_10_biases_V_15.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2746_Conv_10_biases_V_15_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2746_Conv_10_biases_V_15\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_39.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_39_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_39\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/mem_write.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module mem_write\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_2_bias963_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_bias963_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_bias963_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_10_conv1138.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_10_conv1138\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr_1_Conv_2_weights_V_0_0_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_1_Conv_2_weights_V_0_0_4_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_1_Conv_2_weights_V_0_0_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_10_conv1150_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_conv1150_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_conv1150_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_3_U6_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_3_U6_6_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_3_U6_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_conv1060_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1060_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1060_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2650_Conv_7_weights_V_0_2_66.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2650_Conv_7_weights_V_0_2_66_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2650_Conv_7_weights_V_0_2_66\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2602_Conv_5_weights_V_1_7_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2602_Conv_5_weights_V_1_7_2_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2602_Conv_5_weights_V_1_7_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2572_Conv_2_weights_V_0_1_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2572_Conv_2_weights_V_0_1_3_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2572_Conv_2_weights_V_0_1_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2596_Conv_2_weights_V_0_3_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2596_Conv_2_weights_V_0_3_2_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2596_Conv_2_weights_V_0_3_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/accum_reorder_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module accum_reorder_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x75.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x75_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x75\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_accum1033_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1033_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1033_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2562.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2562\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2674_Conv_7_weights_V_0_1_88.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2674_Conv_7_weights_V_0_1_88_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2674_Conv_7_weights_V_0_1_88\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2648.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2648\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_10_accum1143_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_accum1143_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_accum1143_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2623.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2623\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2587.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2587\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2690_Conv_7_weights_V_0_2_94.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2690_Conv_7_weights_V_0_2_94_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2690_Conv_7_weights_V_0_2_94\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/accum_reorder.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module accum_reorder\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2640_Conv_7_weights_V_0_2_25.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2640_Conv_7_weights_V_0_2_25_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2640_Conv_7_weights_V_0_2_25\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_conv1058_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1058_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1058_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x46.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x46_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x46\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_5_conv987_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_conv987_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_conv987_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_accum1073.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_accum1073\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_58.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_58_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_58\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2584_Conv_2_weights_V_0_9_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2584_Conv_2_weights_V_0_9_3_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2584_Conv_2_weights_V_0_9_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x39.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x39_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x39\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2732_Conv_7_biases_V_14.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2732_Conv_7_biases_V_14_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2732_Conv_7_biases_V_14\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2609.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2609\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2670_Conv_7_weights_V_0_1_70.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2670_Conv_7_weights_V_0_1_70_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2670_Conv_7_weights_V_0_1_70\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_conv1052_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1052_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1052_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2666_Conv_7_weights_V_0_1_50.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2666_Conv_7_weights_V_0_1_50_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2666_Conv_7_weights_V_0_1_50\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2680.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2680\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_2_conv955_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_conv955_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_conv955_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_MaxPool_4_pool974_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_MaxPool_4_pool974_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_MaxPool_4_pool974_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2610_Conv_5_weights_V_1_3_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2610_Conv_5_weights_V_1_3_2_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2610_Conv_5_weights_V_1_3_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_52.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_52_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_52\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fpgaconvnet_ip_ctrl_s_axi.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_ctrl_s_axi\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2574_Conv_2_weights_V_0_1_11.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2574_Conv_2_weights_V_0_1_11_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2574_Conv_2_weights_V_0_1_11\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2618_Conv_5_weights_V_0_7_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2618_Conv_5_weights_V_0_7_5_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2618_Conv_5_weights_V_0_7_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias_Conv_10_biases_V_0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias_Conv_10_biases_V_0_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias_Conv_10_biases_V_0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_4_U7_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U7_7_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U7_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2643.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2643\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/AESL_deadlock_detector.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_3_U4_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_3_U4_4_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_3_U4_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2602_Conv_5_weights_V_1_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2602_Conv_5_weights_V_1_7_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2602_Conv_5_weights_V_1_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2628_Conv_5_weights_V_0_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2628_Conv_5_weights_V_0_2_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2628_Conv_5_weights_V_0_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2598.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2598\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2741.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2741\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_4_U11_11.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U11_11_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U11_11\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_10_accum1135.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_10_accum1135\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2608_Conv_5_weights_V_1_4_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2608_Conv_5_weights_V_1_4_6_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2608_Conv_5_weights_V_1_4_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x5_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2622.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2622\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2648_Conv_7_weights_V_0_2_55.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2648_Conv_7_weights_V_0_2_55_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2648_Conv_7_weights_V_0_2_55\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_10_conv1122_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_conv1122_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_conv1122_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_97.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_97_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_97\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2666_Conv_7_weights_V_0_1_51.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2666_Conv_7_weights_V_0_1_51_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2666_Conv_7_weights_V_0_1_51\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_10_bias1162_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_bias1162_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_bias1162_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2582_Conv_2_weights_V_0_1_51.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2582_Conv_2_weights_V_0_1_51_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2582_Conv_2_weights_V_0_1_51\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2633.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2633\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_2_conv941.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_2_conv941\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_10_conv1124_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_conv1124_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_conv1124_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2690.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2690\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2631.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2631\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_5_accum1008_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_accum1008_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_accum1008_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2628_Conv_5_weights_V_0_2_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2628_Conv_5_weights_V_0_2_4_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2628_Conv_5_weights_V_0_2_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_bias1116.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_bias1116\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2678_Conv_7_weights_V_0_8_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2678_Conv_7_weights_V_0_8_5_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2678_Conv_7_weights_V_0_8_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_accum1067_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1067_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1067_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2619.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2619\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_bias1098.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_bias1098\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2680_Conv_7_weights_V_0_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2680_Conv_7_weights_V_0_7_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2680_Conv_7_weights_V_0_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_conv1040.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_conv1040\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/sliding_window_out_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module sliding_window_out_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2600_Conv_2_weights_V_0_1_59.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2600_Conv_2_weights_V_0_1_59_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2600_Conv_2_weights_V_0_1_59\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2686_Conv_7_weights_V_0_4_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2686_Conv_7_weights_V_0_4_5_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2686_Conv_7_weights_V_0_4_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2608_Conv_5_weights_V_1_4_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2608_Conv_5_weights_V_1_4_1_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2608_Conv_5_weights_V_1_4_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x53.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x53_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x53\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_127.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_127_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_127\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2642_Conv_7_weights_V_0_2_27.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2642_Conv_7_weights_V_0_2_27_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2642_Conv_7_weights_V_0_2_27\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_accum1025.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_accum1025\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2616_Conv_5_weights_V_1_0_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2616_Conv_5_weights_V_1_0_6_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2616_Conv_5_weights_V_1_0_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_5_accum980_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_accum980_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_accum980_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_42.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_42_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_42\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_bias1102_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1102_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1102_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_5_accum984_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_accum984_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_accum984_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_10_bias1156.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_10_bias1156\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_2_accum946.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_2_accum946\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_accum_accumulate_2_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_accum_accumulate_2_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_accum_accumulate_2_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_29.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_29_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_29\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_5_conv995_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_conv995_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_conv995_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2548.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2548\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x25.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x25_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x25\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x78.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x78_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x78\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_4_U31_31.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U31_31_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U31_31\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_4_U12_12.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U12_12_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U12_12\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_5_conv999.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_5_conv999\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2659.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2659\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2578.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2578\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_38.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_38_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_38\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2616_Conv_5_weights_V_1_0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2616_Conv_5_weights_V_1_0_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2616_Conv_5_weights_V_1_0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr_3_Conv_5_weights_V_0_0_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_3_Conv_5_weights_V_0_0_7_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_3_Conv_5_weights_V_0_0_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2653.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2653\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2690_Conv_7_weights_V_0_2_91.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2690_Conv_7_weights_V_0_2_91_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2690_Conv_7_weights_V_0_2_91\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2730_Conv_7_biases_V_16.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2730_Conv_7_biases_V_16_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2730_Conv_7_biases_V_16\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_4_U16_16.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U16_16_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U16_16\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2692_Conv_7_weights_V_0_1_90.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2692_Conv_7_weights_V_0_1_90_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2692_Conv_7_weights_V_0_1_90\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2624_Conv_5_weights_V_0_4_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2624_Conv_5_weights_V_0_4_8_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2624_Conv_5_weights_V_0_4_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/glue_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module glue_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_bias1094_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1094_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1094_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_conv1050.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_conv1050\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_U7_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U7_7_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U7_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2668_Conv_7_weights_V_0_1_62.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2668_Conv_7_weights_V_0_1_62_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2668_Conv_7_weights_V_0_1_62\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_accum1025_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1025_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1025_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2583.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2583\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2709.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2709\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_2_conv939.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_2_conv939\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_10_accum1149_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_accum1149_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_accum1149_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x80.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x80_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x80\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x33.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x33_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x33\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2574_Conv_2_weights_V_0_1_17.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2574_Conv_2_weights_V_0_1_17_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2574_Conv_2_weights_V_0_1_17\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_10_bias1165.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_10_bias1165\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_5_fork994.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_5_fork994\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2606_Conv_5_weights_V_1_5_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2606_Conv_5_weights_V_1_5_3_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2606_Conv_5_weights_V_1_5_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2576_Conv_2_weights_V_0_1_26.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2576_Conv_2_weights_V_0_1_26_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2576_Conv_2_weights_V_0_1_26\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x9.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x9_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x9\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2745_Conv_7_biases_V_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2745_Conv_7_biases_V_1_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2745_Conv_7_biases_V_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_U4_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U4_4_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U4_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2654_Conv_7_weights_V_0_2_89.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2654_Conv_7_weights_V_0_2_89_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2654_Conv_7_weights_V_0_2_89\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2738.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2738\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x63.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x63_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x63\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_squeeze_out_2_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_squeeze_out_2_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_squeeze_out_2_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/MaxPool_4_pool974.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module MaxPool_4_pool974\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/MaxPool_4_squeeze_Co_2_s.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module MaxPool_4_squeeze_Co_2_s\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2576_Conv_2_weights_V_0_1_20.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2576_Conv_2_weights_V_0_1_20_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2576_Conv_2_weights_V_0_1_20\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_10_sliding_wind.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_10_sliding_wind\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2719.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2719\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_2_bias957_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_bias957_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_bias957_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2622_Conv_5_weights_V_0_5_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2622_Conv_5_weights_V_0_5_2_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2622_Conv_5_weights_V_0_5_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2703_Conv_2_biases_V_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2703_Conv_2_biases_V_5_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2703_Conv_2_biases_V_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2049_B.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2049_B\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_2_bias958_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_bias958_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_bias958_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2670_Conv_7_weights_V_0_1_67.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2670_Conv_7_weights_V_0_1_67_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2670_Conv_7_weights_V_0_1_67\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_bias1089.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_bias1089\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2616_Conv_5_weights_V_1_0_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2616_Conv_5_weights_V_1_0_5_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2616_Conv_5_weights_V_1_0_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2654_Conv_7_weights_V_0_2_84.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2654_Conv_7_weights_V_0_2_84_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2654_Conv_7_weights_V_0_2_84\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_accum1045_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1045_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1045_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2592_Conv_2_weights_V_0_5_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2592_Conv_2_weights_V_0_5_4_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2592_Conv_2_weights_V_0_5_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2594_Conv_2_weights_V_0_4_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2594_Conv_2_weights_V_0_4_1_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2594_Conv_2_weights_V_0_4_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_5_conv995.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_5_conv995\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2578_Conv_2_weights_V_0_1_33.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2578_Conv_2_weights_V_0_1_33_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2578_Conv_2_weights_V_0_1_33\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2656.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2656\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2729.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2729\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2634_Conv_7_weights_V_0_3_9.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2634_Conv_7_weights_V_0_3_9_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2634_Conv_7_weights_V_0_3_9\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2622_Conv_5_weights_V_0_5_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2622_Conv_5_weights_V_0_5_5_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2622_Conv_5_weights_V_0_5_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_accum1029_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1029_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1029_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2632_Conv_7_weights_V_0_3_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2632_Conv_7_weights_V_0_3_4_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2632_Conv_7_weights_V_0_3_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2606_Conv_5_weights_V_1_5_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2606_Conv_5_weights_V_1_5_7_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2606_Conv_5_weights_V_1_5_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_accum1047_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1047_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1047_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/squeeze_in_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module squeeze_in_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_10_accum1143.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_10_accum1143\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_10_conv1128.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_10_conv1128\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2688.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2688\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x10.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x10_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x10\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x23.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x23_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x23\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2628_Conv_5_weights_V_0_2_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2628_Conv_5_weights_V_0_2_7_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2628_Conv_5_weights_V_0_2_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2646.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2646\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Relu_8_relu.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Relu_8_relu\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2729_Conv_7_biases_V_17.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2729_Conv_7_biases_V_17_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2729_Conv_7_biases_V_17\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2640_Conv_7_weights_V_0_2_23.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2640_Conv_7_weights_V_0_2_23_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2640_Conv_7_weights_V_0_2_23\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_5_bias1014_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_bias1014_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_bias1014_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_reg_slice\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_fifo\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_buffer\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_decoder\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_throttl\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_read\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_write\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/squeeze_in_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module squeeze_in_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Relu_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Relu_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_3_U1_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_3_U1_1_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_3_U1_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_2_accum944.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_2_accum944\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2666_Conv_7_weights_V_0_1_48.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2666_Conv_7_weights_V_0_1_48_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2666_Conv_7_weights_V_0_1_48\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_48.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_48_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_48\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_2_bias959.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_2_bias959\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x90.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x90_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x90\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x66.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x66_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x66\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2572_Conv_2_weights_V_0_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2572_Conv_2_weights_V_0_1_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2572_Conv_2_weights_V_0_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_120.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_120_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_120\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2644.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2644\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr_2_Conv_0_weights_V_0_0_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_2_Conv_0_weights_V_0_0_4_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_2_Conv_0_weights_V_0_0_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2630_Conv_5_weights_V_0_1_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2630_Conv_5_weights_V_0_1_4_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2630_Conv_5_weights_V_0_1_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Relu_3_relu.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Relu_3_relu\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2739_Conv_7_biases_V_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2739_Conv_7_biases_V_7_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2739_Conv_7_biases_V_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2606_Conv_5_weights_V_1_5_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2606_Conv_5_weights_V_1_5_4_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2606_Conv_5_weights_V_1_5_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_2_accum940_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_accum940_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_accum940_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_2_squeeze_Relu_1_s.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_2_squeeze_Relu_1_s\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2585.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2585\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x82.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x82_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x82\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_4_U1_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U1_1_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U1_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_2_accum936_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_accum936_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_accum936_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2687.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2687\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr_1_Conv_2_weights_V_0_0_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_1_Conv_2_weights_V_0_0_8_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_1_Conv_2_weights_V_0_0_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_57.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_57_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_57\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_1_U11_11.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_1_U11_11_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_1_U11_11\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_U9_9.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U9_9_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U9_9\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2580_Conv_2_weights_V_0_1_41.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2580_Conv_2_weights_V_0_1_41_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2580_Conv_2_weights_V_0_1_41\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_MaxPool_4_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_MaxPool_4_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_MaxPool_4_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_4_U14_14.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U14_14_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U14_14\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_2_conv953_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_conv953_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_conv953_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2652_Conv_7_weights_V_0_2_75.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2652_Conv_7_weights_V_0_2_75_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2652_Conv_7_weights_V_0_2_75\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x7_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_2_bias959_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_bias959_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_bias959_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_5_accum1004.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_5_accum1004\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x32.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x32_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x32\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_5_bias1011.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_5_bias1011\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_conv1076.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_conv1076\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d4_B.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d4_B\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_4_U8_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U8_8_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U8_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2708_Conv_5_biases_V_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2708_Conv_5_biases_V_7_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2708_Conv_5_biases_V_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2644_Conv_7_weights_V_0_2_41.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2644_Conv_7_weights_V_0_2_41_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2644_Conv_7_weights_V_0_2_41\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_1_U8_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_1_U8_8_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_1_U8_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_2_conv937.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_2_conv937\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_3_U5_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_3_U5_5_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_3_U5_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_4_U10_10.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U10_10_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U10_10\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_66.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_66_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_66\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2656_Conv_7_weights_V_0_1_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2656_Conv_7_weights_V_0_1_8_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2656_Conv_7_weights_V_0_1_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_2_bias966.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_2_bias966\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2598_Conv_2_weights_V_0_2_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2598_Conv_2_weights_V_0_2_4_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2598_Conv_2_weights_V_0_2_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_accum1079.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_accum1079\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2660.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2660\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2646_Conv_7_weights_V_0_2_53.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2646_Conv_7_weights_V_0_2_53_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2646_Conv_7_weights_V_0_2_53\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2618_Conv_5_weights_V_0_7_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2618_Conv_5_weights_V_0_7_2_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2618_Conv_5_weights_V_0_7_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2672_Conv_7_weights_V_0_1_76.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2672_Conv_7_weights_V_0_1_76_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2672_Conv_7_weights_V_0_1_76\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_conv1070.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_conv1070\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_U3_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U3_3_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U3_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2584_Conv_2_weights_V_0_9_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2584_Conv_2_weights_V_0_9_2_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2584_Conv_2_weights_V_0_9_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2751.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2751\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_U7_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U7_7_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U7_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2660_Conv_7_weights_V_0_1_26.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2660_Conv_7_weights_V_0_1_26_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2660_Conv_7_weights_V_0_1_26\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr_4_Conv_7_weights_V_0_0_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_4_Conv_7_weights_V_0_0_5_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_4_Conv_7_weights_V_0_0_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr_3_Conv_5_weights_V_0_0_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_3_Conv_5_weights_V_0_0_6_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_3_Conv_5_weights_V_0_0_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_20.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_20_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_20\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_U12_12.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U12_12_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U12_12\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x50.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x50_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x50\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2695.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2695\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2686_Conv_7_weights_V_0_4_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2686_Conv_7_weights_V_0_4_4_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2686_Conv_7_weights_V_0_4_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_4_U30_30.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U30_30_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U30_30\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x83.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x83_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x83\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x93.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x93_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x93\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2743.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2743\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2726_Conv_7_biases_V_20.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2726_Conv_7_biases_V_20_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2726_Conv_7_biases_V_20\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_5_fork976_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_fork976_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_fork976_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2638_Conv_7_weights_V_0_2_9.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2638_Conv_7_weights_V_0_2_9_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2638_Conv_7_weights_V_0_2_9\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_5_conv979.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_5_conv979\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2608_Conv_5_weights_V_1_4_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2608_Conv_5_weights_V_1_4_4_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2608_Conv_5_weights_V_1_4_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2644_Conv_7_weights_V_0_2_40.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2644_Conv_7_weights_V_0_2_40_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2644_Conv_7_weights_V_0_2_40\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d65_B.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d65_B\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_U5_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U5_5_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U5_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2666_Conv_7_weights_V_0_1_53.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2666_Conv_7_weights_V_0_1_53_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2666_Conv_7_weights_V_0_1_53\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_bias1112.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_bias1112\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_40.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_40_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_40\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_accum1063_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1063_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1063_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_2_accum930_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_accum930_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_accum930_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2578_Conv_2_weights_V_0_1_35.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2578_Conv_2_weights_V_0_1_35_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2578_Conv_2_weights_V_0_1_35\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2672_Conv_7_weights_V_0_1_80.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2672_Conv_7_weights_V_0_1_80_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2672_Conv_7_weights_V_0_1_80\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_67.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_67_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_67\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/accum_accumulate_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module accum_accumulate_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2753_Conv_10_biases_V_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2753_Conv_10_biases_V_8_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2753_Conv_10_biases_V_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2649.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2649\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2656_Conv_7_weights_V_0_1_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2656_Conv_7_weights_V_0_1_5_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2656_Conv_7_weights_V_0_1_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2604_Conv_5_weights_V_1_6_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2604_Conv_5_weights_V_1_6_7_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2604_Conv_5_weights_V_1_6_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_10_bias1160_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_bias1160_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_bias1160_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/accum_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module accum_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_2_conv955.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_2_conv955\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_10_conv1152.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_10_conv1152\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x56.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x56_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x56\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_3_U3_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_3_U3_3_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_3_U3_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2668_Conv_7_weights_V_0_1_60.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2668_Conv_7_weights_V_0_1_60_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2668_Conv_7_weights_V_0_1_60\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/pool_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module pool_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_mem_write_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_mem_write_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_mem_write_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_5_accum986.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_5_accum986\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_2_bias963.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_2_bias963\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_1_U9_9.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_1_U9_9_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_1_U9_9\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_accum1053_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1053_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1053_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_10_accum1153.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_10_accum1153\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/sliding_window_line_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module sliding_window_line_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_accum1069.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_accum1069\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2682.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2682\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_2_accum954_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_accum954_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_accum954_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2705.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2705\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_4_U25_25.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U25_25_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U25_25\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_conv1032_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1032_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1032_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_bias1095.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_bias1095\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2650_Conv_7_weights_V_0_2_69.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2650_Conv_7_weights_V_0_2_69_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2650_Conv_7_weights_V_0_2_69\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_4_U12_12.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U12_12_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U12_12\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2632_Conv_7_weights_V_0_3_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2632_Conv_7_weights_V_0_3_3_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2632_Conv_7_weights_V_0_3_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_10_bias1154.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_10_bias1154\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2660_Conv_7_weights_V_0_1_23.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2660_Conv_7_weights_V_0_1_23_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2660_Conv_7_weights_V_0_1_23\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_4_U19_19.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U19_19_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U19_19\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/accum_reorder_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module accum_reorder_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x80.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x80_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x80\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2628_Conv_5_weights_V_0_2_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2628_Conv_5_weights_V_0_2_1_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2628_Conv_5_weights_V_0_2_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2638_Conv_7_weights_V_0_2_17.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2638_Conv_7_weights_V_0_2_17_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2638_Conv_7_weights_V_0_2_17\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_bias1102.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_bias1102\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2752.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2752\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2711_Conv_5_biases_V_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2711_Conv_5_biases_V_4_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2711_Conv_5_biases_V_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Relu_6_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Relu_6_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Relu_6_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2642_Conv_7_weights_V_0_2_35.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2642_Conv_7_weights_V_0_2_35_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2642_Conv_7_weights_V_0_2_35\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2614_Conv_5_weights_V_1_1_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2614_Conv_5_weights_V_1_1_4_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2614_Conv_5_weights_V_1_1_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2622_Conv_5_weights_V_0_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2622_Conv_5_weights_V_0_5_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2622_Conv_5_weights_V_0_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2582_Conv_2_weights_V_0_1_47.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2582_Conv_2_weights_V_0_1_47_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2582_Conv_2_weights_V_0_1_47\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2680_Conv_7_weights_V_0_7_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2680_Conv_7_weights_V_0_7_1_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2680_Conv_7_weights_V_0_7_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/squeeze_out.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module squeeze_out\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_11.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_11_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_11\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_13.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_13_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_13\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2680_Conv_7_weights_V_0_7_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2680_Conv_7_weights_V_0_7_6_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2680_Conv_7_weights_V_0_7_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x62.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x62_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x62\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_2_bias968.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_2_bias968\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_3_U9_9.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_3_U9_9_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_3_U9_9\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_2_bias971.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_2_bias971\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_10_accum1125.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_10_accum1125\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2704.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2704\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_bias1109.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_bias1109\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2638_Conv_7_weights_V_0_2_11.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2638_Conv_7_weights_V_0_2_11_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2638_Conv_7_weights_V_0_2_11\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2660_Conv_7_weights_V_0_1_19.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2660_Conv_7_weights_V_0_1_19_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2660_Conv_7_weights_V_0_1_19\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_1_U6_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_1_U6_6_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_1_U6_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2747_Conv_10_biases_V_14.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2747_Conv_10_biases_V_14_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2747_Conv_10_biases_V_14\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2572_Conv_2_weights_V_0_1_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2572_Conv_2_weights_V_0_1_7_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2572_Conv_2_weights_V_0_1_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x57.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x57_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x57\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_5_conv989.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_5_conv989\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_bias1097_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1097_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1097_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_conv1044_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1044_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1044_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_conv1060.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_conv1060\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2692_Conv_7_weights_V_0_1_98.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2692_Conv_7_weights_V_0_1_98_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2692_Conv_7_weights_V_0_1_98\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_4_U20_20.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U20_20_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U20_20\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2723.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2723\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_bias1100_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1100_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1100_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_2_fork924.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_2_fork924\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x85.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x85_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x85\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2594_Conv_2_weights_V_0_4_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2594_Conv_2_weights_V_0_4_7_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2594_Conv_2_weights_V_0_4_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_3_U8_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_3_U8_8_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_3_U8_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2608.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2608\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2672_Conv_7_weights_V_0_1_74.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2672_Conv_7_weights_V_0_1_74_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2672_Conv_7_weights_V_0_1_74\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_4_U29_29.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U29_29_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U29_29\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_10_conv1126.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_10_conv1126\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_bias1100.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_bias1100\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_accum1069_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1069_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1069_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_bias1092_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1092_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1092_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x28.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x28_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x28\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x1_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2735_Conv_7_biases_V_11.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2735_Conv_7_biases_V_11_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2735_Conv_7_biases_V_11\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2654_Conv_7_weights_V_0_2_86.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2654_Conv_7_weights_V_0_2_86_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2654_Conv_7_weights_V_0_2_86\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_0_bias922.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_0_bias922\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2634_Conv_7_weights_V_0_3_12.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2634_Conv_7_weights_V_0_3_12_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2634_Conv_7_weights_V_0_3_12\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias_2_Conv_2_biases_V_0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias_2_Conv_2_biases_V_0_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias_2_Conv_2_biases_V_0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2634_Conv_7_weights_V_0_3_16.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2634_Conv_7_weights_V_0_3_16_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2634_Conv_7_weights_V_0_3_16\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x44.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x44_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x44\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_3_U7_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_3_U7_7_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_3_U7_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/glue.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module glue\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_10_bias1166_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_bias1166_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_bias1166_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_bias1101_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1101_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1101_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_3_U10_10.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_3_U10_10_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_3_U10_10\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2622_Conv_5_weights_V_0_5_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2622_Conv_5_weights_V_0_5_3_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2622_Conv_5_weights_V_0_5_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2596.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2596\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/sliding_window_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module sliding_window_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_10_fork1121.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_10_fork1121\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2598_Conv_2_weights_V_0_2_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2598_Conv_2_weights_V_0_2_5_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2598_Conv_2_weights_V_0_2_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2628_Conv_5_weights_V_0_2_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2628_Conv_5_weights_V_0_2_5_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2628_Conv_5_weights_V_0_2_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_acc_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_acc_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2738_Conv_7_biases_V_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2738_Conv_7_biases_V_8_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2738_Conv_7_biases_V_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2648_Conv_7_weights_V_0_2_60.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2648_Conv_7_weights_V_0_2_60_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2648_Conv_7_weights_V_0_2_60\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x11.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x11_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x11\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2592_Conv_2_weights_V_0_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2592_Conv_2_weights_V_0_5_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2592_Conv_2_weights_V_0_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_96.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_96_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_96\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x7_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_2_accum944_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_accum944_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_accum944_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2676_Conv_7_weights_V_0_9.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2676_Conv_7_weights_V_0_9_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2676_Conv_7_weights_V_0_9\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2760_Conv_10_biases_V_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2760_Conv_10_biases_V_1_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2760_Conv_10_biases_V_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_accum1041.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_accum1041\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2590_Conv_2_weights_V_0_6_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2590_Conv_2_weights_V_0_6_5_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2590_Conv_2_weights_V_0_6_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/pool.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module pool\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2650_Conv_7_weights_V_0_2_71.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2650_Conv_7_weights_V_0_2_71_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2650_Conv_7_weights_V_0_2_71\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_accum1083_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1083_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1083_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_1_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_1_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_1_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_10_accum1149.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_10_accum1149\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x29.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x29_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x29\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2724.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2724\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr_2_Conv_0_weights_V_0_0_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_2_Conv_0_weights_V_0_0_8_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_2_Conv_0_weights_V_0_0_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2682_Conv_7_weights_V_0_6_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2682_Conv_7_weights_V_0_6_8_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2682_Conv_7_weights_V_0_6_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_55.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_55_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_55\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2718.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2718\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_2_conv925.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_2_conv925\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2658_Conv_7_weights_V_0_1_15.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2658_Conv_7_weights_V_0_1_15_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2658_Conv_7_weights_V_0_1_15\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2646_Conv_7_weights_V_0_2_48.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2646_Conv_7_weights_V_0_2_48_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2646_Conv_7_weights_V_0_2_48\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_10_bias1168.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_10_bias1168\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2654_Conv_7_weights_V_0_2_81.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2654_Conv_7_weights_V_0_2_81_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2654_Conv_7_weights_V_0_2_81\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2680_Conv_7_weights_V_0_7_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2680_Conv_7_weights_V_0_7_4_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2680_Conv_7_weights_V_0_7_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2662.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2662\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_5_accum1010.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_5_accum1010\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_0_glue_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_0_glue_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_0_glue_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_conv1052.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_conv1052\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_51.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_51_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_51\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2638_Conv_7_weights_V_0_2_13.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2638_Conv_7_weights_V_0_2_13_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2638_Conv_7_weights_V_0_2_13\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2574_Conv_2_weights_V_0_1_10.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2574_Conv_2_weights_V_0_1_10_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2574_Conv_2_weights_V_0_1_10\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x18.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x18_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x18\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x45.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x45_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x45\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2646_Conv_7_weights_V_0_2_50.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2646_Conv_7_weights_V_0_2_50_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2646_Conv_7_weights_V_0_2_50\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_accum1055_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1055_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1055_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/sliding_window_out_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module sliding_window_out_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2702.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2702\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_43.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_43_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_43\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2556.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2556\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_5_conv1009_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_conv1009_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_conv1009_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2754.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2754\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2579.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2579\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_111.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_111_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_111\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_U8_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U8_8_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U8_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2588_Conv_2_weights_V_0_7_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2588_Conv_2_weights_V_0_7_5_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2588_Conv_2_weights_V_0_7_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_4_U24_24.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U24_24_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U24_24\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_squeeze_out1019_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_squeeze_out1019_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_squeeze_out1019_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_U5_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U5_5_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U5_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_mul_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_mul_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2672.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2672\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2630.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2630\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2745.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2745\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2614_Conv_5_weights_V_1_1_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2614_Conv_5_weights_V_1_1_2_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2614_Conv_5_weights_V_1_1_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2628_Conv_5_weights_V_0_2_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2628_Conv_5_weights_V_0_2_3_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2628_Conv_5_weights_V_0_2_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_U11_11.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U11_11_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U11_11\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2580_Conv_2_weights_V_0_1_39.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2580_Conv_2_weights_V_0_1_39_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2580_Conv_2_weights_V_0_1_39\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_2_bias971_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_bias971_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_bias971_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_mul.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_mul\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_bias1096_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1096_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1096_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_10_accum1127.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_10_accum1127\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_3_U14_14.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_3_U14_14_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_3_U14_14\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_10_accum1147.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_10_accum1147\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x16.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x16_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x16\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_10_bias1163_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_bias1163_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_bias1163_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_5_bias1017.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_5_bias1017\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2662_Conv_7_weights_V_0_1_29.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2662_Conv_7_weights_V_0_1_29_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2662_Conv_7_weights_V_0_1_29\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2640.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2640\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d129_B.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d129_B\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr_3_Conv_5_weights_V_0_0_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_3_Conv_5_weights_V_0_0_5_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_3_Conv_5_weights_V_0_0_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_4_U9_9.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U9_9_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U9_9\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_2_bias972_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_bias972_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_bias972_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_4_U18_18.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U18_18_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U18_18\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_accum1029.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_accum1029\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_136.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_136_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_136\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2709_Conv_5_biases_V_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2709_Conv_5_biases_V_6_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2709_Conv_5_biases_V_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x45.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x45_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x45\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_3_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2664_Conv_7_weights_V_0_1_44.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2664_Conv_7_weights_V_0_1_44_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2664_Conv_7_weights_V_0_1_44\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2668_Conv_7_weights_V_0_1_56.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2668_Conv_7_weights_V_0_1_56_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2668_Conv_7_weights_V_0_1_56\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2580.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2580\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2578_Conv_2_weights_V_0_1_34.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2578_Conv_2_weights_V_0_1_34_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2578_Conv_2_weights_V_0_1_34\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2669.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2669\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x56.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x56_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x56\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr_3_Conv_5_weights_V_0_0_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_3_Conv_5_weights_V_0_0_8_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_3_Conv_5_weights_V_0_0_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x88.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x88_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x88\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2692_Conv_7_weights_V_0_1_91.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2692_Conv_7_weights_V_0_1_91_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2692_Conv_7_weights_V_0_1_91\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_accum1053.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_accum1053\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2730.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2730\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_bias1092.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_bias1092\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fpgaconvnet_ip.autotb.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module apatb_fpgaconvnet_ip_top\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_bias1104.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_bias1104\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_bias1108_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1108_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1108_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2700_Conv_2_biases_V_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2700_Conv_2_biases_V_8_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2700_Conv_2_biases_V_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/squeeze_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module squeeze_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x65.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x65_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x65\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_5_accum982.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_5_accum982\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2685.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2685\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_2_sliding_windo.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_2_sliding_windo\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2753.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2753\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_squeeze_Relu_1_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_squeeze_Relu_1_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_squeeze_Relu_1_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_conv1084_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1084_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1084_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x68.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x68_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x68\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2721_Conv_7_biases_V_25.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2721_Conv_7_biases_V_25_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2721_Conv_7_biases_V_25\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_2_accum938.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_2_accum938\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2642_Conv_7_weights_V_0_2_32.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2642_Conv_7_weights_V_0_2_32_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2642_Conv_7_weights_V_0_2_32\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2660_Conv_7_weights_V_0_1_24.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2660_Conv_7_weights_V_0_1_24_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2660_Conv_7_weights_V_0_1_24\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2594_Conv_2_weights_V_0_4_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2594_Conv_2_weights_V_0_4_2_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2594_Conv_2_weights_V_0_4_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_10_bias1167_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_bias1167_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_bias1167_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_10_accum1139_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_accum1139_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_accum1139_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2569.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2569\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2646_Conv_7_weights_V_0_2_47.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2646_Conv_7_weights_V_0_2_47_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2646_Conv_7_weights_V_0_2_47\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2628_Conv_5_weights_V_0_2_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2628_Conv_5_weights_V_0_2_8_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2628_Conv_5_weights_V_0_2_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_4_U24_24.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U24_24_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U24_24\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr_1_Conv_2_weights_V_0_0_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_1_Conv_2_weights_V_0_0_2_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_1_Conv_2_weights_V_0_0_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_123.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_123_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_123\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2607.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2607\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2594_Conv_2_weights_V_0_4_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2594_Conv_2_weights_V_0_4_6_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2594_Conv_2_weights_V_0_4_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x60.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x60_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x60\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_4_U31_31.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U31_31_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U31_31\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2656_Conv_7_weights_V_0_1_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2656_Conv_7_weights_V_0_1_2_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2656_Conv_7_weights_V_0_1_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_3_U4_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_3_U4_4_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_3_U4_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2624_Conv_5_weights_V_0_4_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2624_Conv_5_weights_V_0_4_7_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2624_Conv_5_weights_V_0_4_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2596_Conv_2_weights_V_0_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2596_Conv_2_weights_V_0_3_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2596_Conv_2_weights_V_0_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_2_bias962_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_bias962_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_bias962_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_80.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_80_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_80\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_3_U13_13.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_3_U13_13_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_3_U13_13\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_1_U13_13.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_1_U13_13_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_1_U13_13\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_conv1042_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1042_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1042_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2682_Conv_7_weights_V_0_6_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2682_Conv_7_weights_V_0_6_4_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2682_Conv_7_weights_V_0_6_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_10_bias1157_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_bias1157_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_bias1157_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2606_Conv_5_weights_V_1_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2606_Conv_5_weights_V_1_5_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2606_Conv_5_weights_V_1_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2636_Conv_7_weights_V_0_2_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2636_Conv_7_weights_V_0_2_4_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2636_Conv_7_weights_V_0_2_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_3_U3_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_3_U3_3_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_3_U3_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr_3_Conv_5_weights_V_0_0_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_3_Conv_5_weights_V_0_0_3_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_3_Conv_5_weights_V_0_0_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_conv1050_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1050_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1050_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_bias1109_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1109_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1109_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2682_Conv_7_weights_V_0_6_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2682_Conv_7_weights_V_0_6_5_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2682_Conv_7_weights_V_0_6_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2638.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2638\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_10_accum1139.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_10_accum1139\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/squeeze_in_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module squeeze_in_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2610_Conv_5_weights_V_1_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2610_Conv_5_weights_V_1_3_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2610_Conv_5_weights_V_1_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_10_bias1166.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_10_bias1166\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x79.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x79_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x79\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_bias1116_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1116_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1116_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_acc_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_acc_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2668_Conv_7_weights_V_0_1_55.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2668_Conv_7_weights_V_0_1_55_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2668_Conv_7_weights_V_0_1_55\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_104.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_104_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_104\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_65.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_65_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_65\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2678_Conv_7_weights_V_0_8_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2678_Conv_7_weights_V_0_8_4_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2678_Conv_7_weights_V_0_8_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x50.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x50_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x50\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_bias1110.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_bias1110\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_accum1049.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_accum1049\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_5_conv1001.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_5_conv1001\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2682_Conv_7_weights_V_0_6_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2682_Conv_7_weights_V_0_6_3_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2682_Conv_7_weights_V_0_6_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2612_Conv_5_weights_V_1_2_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2612_Conv_5_weights_V_1_2_3_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2612_Conv_5_weights_V_1_2_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2634_Conv_7_weights_V_0_3_15.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2634_Conv_7_weights_V_0_3_15_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2634_Conv_7_weights_V_0_3_15\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_4_U16_16.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U16_16_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U16_16\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_bias1107_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1107_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1107_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2660_Conv_7_weights_V_0_1_22.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2660_Conv_7_weights_V_0_1_22_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2660_Conv_7_weights_V_0_1_22\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_76.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_76_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_76\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_3_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_3_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_3_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_5_fork994_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_fork994_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_fork994_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_119.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_119_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_119\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_conv1066.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_conv1066\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2603.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2603\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_2_accum928.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_2_accum928\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2552.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2552\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_8_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2688_Conv_7_weights_V_0_3_22.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2688_Conv_7_weights_V_0_3_22_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2688_Conv_7_weights_V_0_3_22\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2568.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2568\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x2_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x21.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x21_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x21\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2682_Conv_7_weights_V_0_6_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2682_Conv_7_weights_V_0_6_2_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2682_Conv_7_weights_V_0_6_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_16.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_16_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_16\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2634_Conv_7_weights_V_0_3_11.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2634_Conv_7_weights_V_0_3_11_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2634_Conv_7_weights_V_0_3_11\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2697_Conv_2_biases_V_11.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2697_Conv_2_biases_V_11_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2697_Conv_2_biases_V_11\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2727.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2727\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_3_U1_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_3_U1_1_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_3_U1_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2632_Conv_7_weights_V_0_3_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2632_Conv_7_weights_V_0_3_8_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2632_Conv_7_weights_V_0_3_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_conv1062.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_conv1062\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2716_Conv_7_biases_V_30.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2716_Conv_7_biases_V_30_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2716_Conv_7_biases_V_30\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_4_U27_27.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U27_27_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U27_27\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2604_Conv_5_weights_V_1_6_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2604_Conv_5_weights_V_1_6_8_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2604_Conv_5_weights_V_1_6_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_conv1030.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_conv1030\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_1_U7_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_1_U7_7_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_1_U7_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_1_U7_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_1_U7_7_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_1_U7_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2654_Conv_7_weights_V_0_2_88.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2654_Conv_7_weights_V_0_2_88_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2654_Conv_7_weights_V_0_2_88\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_10_accum1147_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_accum1147_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_accum1147_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2734.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2734\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_accum1077_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1077_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1077_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_conv1040_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1040_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1040_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_2_conv947.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_2_conv947\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x40.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x40_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x40\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_bias1104_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1104_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1104_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_accum1041_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1041_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1041_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2628_Conv_5_weights_V_0_2_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2628_Conv_5_weights_V_0_2_6_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2628_Conv_5_weights_V_0_2_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_0_conv920_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_0_conv920_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_0_conv920_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_5_accum996.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_5_accum996\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_2_accum928_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_accum928_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_accum928_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/sliding_window_out.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module sliding_window_out\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2723_Conv_7_biases_V_23.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2723_Conv_7_biases_V_23_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2723_Conv_7_biases_V_23\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2574_Conv_2_weights_V_0_1_9.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2574_Conv_2_weights_V_0_1_9_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2574_Conv_2_weights_V_0_1_9\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_10_conv1140.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_10_conv1140\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_117.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_117_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_117\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2638_Conv_7_weights_V_0_2_10.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2638_Conv_7_weights_V_0_2_10_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2638_Conv_7_weights_V_0_2_10\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2635.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2635\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2739.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2739\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2586_Conv_2_weights_V_0_8_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2586_Conv_2_weights_V_0_8_6_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2586_Conv_2_weights_V_0_8_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_10_conv1124.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_10_conv1124\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2750_Conv_10_biases_V_11.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2750_Conv_10_biases_V_11_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2750_Conv_10_biases_V_11\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d1281_B.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d1281_B\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_4_U10_10.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U10_10_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U10_10\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2584_Conv_2_weights_V_0_9_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2584_Conv_2_weights_V_0_9_6_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2584_Conv_2_weights_V_0_9_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2604_Conv_5_weights_V_1_6_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2604_Conv_5_weights_V_1_6_2_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2604_Conv_5_weights_V_1_6_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2632_Conv_7_weights_V_0_3_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2632_Conv_7_weights_V_0_3_2_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2632_Conv_7_weights_V_0_3_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2598_Conv_2_weights_V_0_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2598_Conv_2_weights_V_0_2_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2598_Conv_2_weights_V_0_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_accum1081.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_accum1081\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_1_U1_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_1_U1_1_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_1_U1_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2559.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2559\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2596_Conv_2_weights_V_0_3_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2596_Conv_2_weights_V_0_3_4_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2596_Conv_2_weights_V_0_3_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2620.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2620\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2662_Conv_7_weights_V_0_1_32.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2662_Conv_7_weights_V_0_1_32_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2662_Conv_7_weights_V_0_1_32\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fork_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fork_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2636_Conv_7_weights_V_0_2_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2636_Conv_7_weights_V_0_2_3_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2636_Conv_7_weights_V_0_2_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_bias1090.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_bias1090\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_122.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_122_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_122\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2755.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2755\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/accum_accumulate.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module accum_accumulate\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_103.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_103_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_103\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2667.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2667\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_4_U3_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U3_3_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U3_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2731_Conv_7_biases_V_15.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2731_Conv_7_biases_V_15_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2731_Conv_7_biases_V_15\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_5_conv997_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_conv997_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_conv997_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2544.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2544\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_conv1030_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1030_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1030_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2668_Conv_7_weights_V_0_1_54.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2668_Conv_7_weights_V_0_1_54_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2668_Conv_7_weights_V_0_1_54\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_4_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2678_Conv_7_weights_V_0_8_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2678_Conv_7_weights_V_0_8_3_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2678_Conv_7_weights_V_0_8_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2682_Conv_7_weights_V_0_6_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2682_Conv_7_weights_V_0_6_7_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2682_Conv_7_weights_V_0_6_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_4_U23_23.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U23_23_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U23_23\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2612_Conv_5_weights_V_1_2_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2612_Conv_5_weights_V_1_2_8_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2612_Conv_5_weights_V_1_2_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2713.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2713\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_2_bias964.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_2_bias964\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2658_Conv_7_weights_V_0_1_17.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2658_Conv_7_weights_V_0_1_17_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2658_Conv_7_weights_V_0_1_17\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2673.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2673\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2630_Conv_5_weights_V_0_1_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2630_Conv_5_weights_V_0_1_7_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2630_Conv_5_weights_V_0_1_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2640_Conv_7_weights_V_0_2_18.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2640_Conv_7_weights_V_0_2_18_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2640_Conv_7_weights_V_0_2_18\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w29_d18_A.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w29_d18_A_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w29_d18_A\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2604_Conv_5_weights_V_1_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2604_Conv_5_weights_V_1_6_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2604_Conv_5_weights_V_1_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_5_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_4_U13_13.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U13_13_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U13_13\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_4_U26_26.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U26_26_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U26_26\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_85.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_85_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_85\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_conv1024.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_conv1024\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2658_Conv_7_weights_V_0_1_12.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2658_Conv_7_weights_V_0_1_12_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2658_Conv_7_weights_V_0_1_12\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2664_Conv_7_weights_V_0_1_36.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2664_Conv_7_weights_V_0_1_36_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2664_Conv_7_weights_V_0_1_36\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_5_accum998_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_accum998_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_accum998_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_2_bias967_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_bias967_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_bias967_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_10_accum1151.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_10_accum1151\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2716.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2716\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_5_conv997.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_5_conv997\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2674_Conv_7_weights_V_0_1_86.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2674_Conv_7_weights_V_0_1_86_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2674_Conv_7_weights_V_0_1_86\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x17.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x17_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x17\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_4_U3_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U3_3_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U3_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2712.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2712\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x74.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x74_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x74\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x70.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x70_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x70\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2686.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2686\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2652_Conv_7_weights_V_0_2_72.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2652_Conv_7_weights_V_0_2_72_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2652_Conv_7_weights_V_0_2_72\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_2_accum948_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_accum948_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_accum948_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2725_Conv_7_biases_V_21.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2725_Conv_7_biases_V_21_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2725_Conv_7_biases_V_21\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_1_U12_12.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_1_U12_12_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_1_U12_12\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x28.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x28_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x28\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Relu_3_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Relu_3_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Relu_3_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_4_U28_28.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U28_28_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U28_28\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_accum1085_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1085_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1085_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_5_conv979_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_conv979_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_conv979_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2600_Conv_2_weights_V_0_1_62.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2600_Conv_2_weights_V_0_1_62_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2600_Conv_2_weights_V_0_1_62\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2691.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2691\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_133.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_133_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_133\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_accum1051_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1051_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1051_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_140.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_140_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_140\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d129_B_x0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d129_B_x0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_5_glue.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_5_glue\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_bias1105.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_bias1105\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2578_Conv_2_weights_V_0_1_29.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2578_Conv_2_weights_V_0_1_29_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2578_Conv_2_weights_V_0_1_29\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2594.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2594\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2596_Conv_2_weights_V_0_3_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2596_Conv_2_weights_V_0_3_6_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2596_Conv_2_weights_V_0_3_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2626_Conv_5_weights_V_0_3_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2626_Conv_5_weights_V_0_3_3_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2626_Conv_5_weights_V_0_3_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_5_accum978_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_accum978_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_accum978_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_62.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_62_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_62\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_conv1074.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_conv1074\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2676.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2676\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_conv1058.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_conv1058\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/sliding_window.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module sliding_window\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2693.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2693\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2593.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2593\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_5_fork976.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_5_fork976\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2640_Conv_7_weights_V_0_2_19.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2640_Conv_7_weights_V_0_2_19_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2640_Conv_7_weights_V_0_2_19\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_10_conv1138_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_conv1138_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_conv1138_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2664_Conv_7_weights_V_0_1_40.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2664_Conv_7_weights_V_0_1_40_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2664_Conv_7_weights_V_0_1_40\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr_2_Conv_0_weights_V_0_0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_2_Conv_0_weights_V_0_0_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_2_Conv_0_weights_V_0_0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/squeeze.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module squeeze\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2682_Conv_7_weights_V_0_6_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2682_Conv_7_weights_V_0_6_6_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2682_Conv_7_weights_V_0_6_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2725.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2725\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_2_bias965_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_bias965_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_bias965_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/squeeze_out_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module squeeze_out_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2647.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2647\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2566.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2566\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2634_Conv_7_weights_V_0_3_10.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2634_Conv_7_weights_V_0_3_10_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2634_Conv_7_weights_V_0_3_10\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2668_Conv_7_weights_V_0_1_61.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2668_Conv_7_weights_V_0_1_61_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2668_Conv_7_weights_V_0_1_61\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_accum1023_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1023_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1023_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/sliding_window_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module sliding_window_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2692_Conv_7_weights_V_0_1_93.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2692_Conv_7_weights_V_0_1_93_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2692_Conv_7_weights_V_0_1_93\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2694.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2694\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2658_Conv_7_weights_V_0_1_9.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2658_Conv_7_weights_V_0_1_9_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2658_Conv_7_weights_V_0_1_9\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2644_Conv_7_weights_V_0_2_38.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2644_Conv_7_weights_V_0_2_38_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2644_Conv_7_weights_V_0_2_38\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2676_Conv_7_weights_V_0_9_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2676_Conv_7_weights_V_0_9_1_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2676_Conv_7_weights_V_0_9_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_accum1047.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_accum1047\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_5_conv1007.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_5_conv1007\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_accum1031.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_accum1031\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_10_conv1142.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_10_conv1142\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_3_U14_14.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_3_U14_14_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_3_U14_14\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_15.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_15_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_15\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d33_B.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d33_B\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2632_Conv_7_weights_V_0_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2632_Conv_7_weights_V_0_3_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2632_Conv_7_weights_V_0_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_4_U14_14.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U14_14_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U14_14\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x41.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x41_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x41\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2610_Conv_5_weights_V_1_3_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2610_Conv_5_weights_V_1_3_1_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2610_Conv_5_weights_V_1_3_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_2_glue.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_2_glue\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_5_bias1018_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_bias1018_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_bias1018_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2686_Conv_7_weights_V_0_4_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2686_Conv_7_weights_V_0_4_6_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2686_Conv_7_weights_V_0_4_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_MaxPool_9_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_MaxPool_9_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_MaxPool_9_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_U6_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U6_6_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U6_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x43.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x43_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x43\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_U15_15.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U15_15_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U15_15\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_2_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2668_Conv_7_weights_V_0_1_59.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2668_Conv_7_weights_V_0_1_59_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2668_Conv_7_weights_V_0_1_59\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2630_Conv_5_weights_V_0_1_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2630_Conv_5_weights_V_0_1_6_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2630_Conv_5_weights_V_0_1_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_conv1068.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_conv1068\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_5_conv977.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_5_conv977\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x34.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x34_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x34\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2670_Conv_7_weights_V_0_1_68.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2670_Conv_7_weights_V_0_1_68_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2670_Conv_7_weights_V_0_1_68\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_10_bias1158.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_10_bias1158\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/sliding_window_out_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module sliding_window_out_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2710_Conv_5_biases_V_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2710_Conv_5_biases_V_5_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2710_Conv_5_biases_V_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x69.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x69_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x69\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2690_Conv_7_weights_V_0_2_96.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2690_Conv_7_weights_V_0_2_96_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2690_Conv_7_weights_V_0_2_96\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_4_U29_29.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U29_29_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U29_29\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2576_Conv_2_weights_V_0_1_19.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2576_Conv_2_weights_V_0_1_19_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2576_Conv_2_weights_V_0_1_19\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2652_Conv_7_weights_V_0_2_80.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2652_Conv_7_weights_V_0_2_80_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2652_Conv_7_weights_V_0_2_80\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2674_Conv_7_weights_V_0_1_84.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2674_Conv_7_weights_V_0_1_84_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2674_Conv_7_weights_V_0_1_84\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_2_bias960_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_bias960_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_bias960_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2654_Conv_7_weights_V_0_2_82.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2654_Conv_7_weights_V_0_2_82_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2654_Conv_7_weights_V_0_2_82\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2592_Conv_2_weights_V_0_5_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2592_Conv_2_weights_V_0_5_8_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2592_Conv_2_weights_V_0_5_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/MaxPool_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module MaxPool_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2584_Conv_2_weights_V_0_9_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2584_Conv_2_weights_V_0_9_4_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2584_Conv_2_weights_V_0_9_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2712_Conv_5_biases_V_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2712_Conv_5_biases_V_3_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2712_Conv_5_biases_V_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2686_Conv_7_weights_V_0_4_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2686_Conv_7_weights_V_0_4_3_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2686_Conv_7_weights_V_0_4_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2714_Conv_5_biases_V_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2714_Conv_5_biases_V_1_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2714_Conv_5_biases_V_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_10.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_10\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2666_Conv_7_weights_V_0_1_47.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2666_Conv_7_weights_V_0_1_47_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2666_Conv_7_weights_V_0_1_47\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_5_accum1002.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_5_accum1002\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_1_U15_15.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_1_U15_15_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_1_U15_15\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2543.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2543\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_5_accum986_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_accum986_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_accum986_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x59.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x59_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x59\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2707_Conv_2_biases_V_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2707_Conv_2_biases_V_1_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2707_Conv_2_biases_V_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x72.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x72_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x72\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_2_conv933_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_conv933_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_conv933_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2640_Conv_7_weights_V_0_2_26.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2640_Conv_7_weights_V_0_2_26_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2640_Conv_7_weights_V_0_2_26\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_10_accum1141.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_10_accum1141\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_81.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_81_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_81\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr_2_Conv_0_weights_V_0_0_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_2_Conv_0_weights_V_0_0_1_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_2_Conv_0_weights_V_0_0_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_5_conv999_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_conv999_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_conv999_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_conv1082.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_conv1082\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_95.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_95_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_95\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2620_Conv_5_weights_V_0_6_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2620_Conv_5_weights_V_0_6_5_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2620_Conv_5_weights_V_0_6_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_10_bias1158_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_bias1158_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_bias1158_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_2_conv943.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_2_conv943\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/sliding_window_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module sliding_window_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x83.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x83_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x83\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2692_Conv_7_weights_V_0_1_94.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2692_Conv_7_weights_V_0_1_94_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2692_Conv_7_weights_V_0_1_94\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_1_U14_14.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_1_U14_14_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_1_U14_14\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2678_Conv_7_weights_V_0_8_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2678_Conv_7_weights_V_0_8_1_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2678_Conv_7_weights_V_0_8_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2636.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2636\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/accum_accumulate_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module accum_accumulate_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2692_Conv_7_weights_V_0_1_92.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2692_Conv_7_weights_V_0_1_92_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2692_Conv_7_weights_V_0_1_92\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_4_U1_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U1_1_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U1_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_3_U12_12.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_3_U12_12_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_3_U12_12\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_2_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_2_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_2_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_U6_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U6_6_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U6_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2612_Conv_5_weights_V_1_2_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2612_Conv_5_weights_V_1_2_4_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2612_Conv_5_weights_V_1_2_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2581.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2581\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x63.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x63_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x63\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2554.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2554\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_4_U22_22.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U22_22_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U22_22\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2648_Conv_7_weights_V_0_2_56.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2648_Conv_7_weights_V_0_2_56_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2648_Conv_7_weights_V_0_2_56\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2596_Conv_2_weights_V_0_3_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2596_Conv_2_weights_V_0_3_3_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2596_Conv_2_weights_V_0_3_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_fork1021_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_fork1021_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_fork1021_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x46.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x46_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x46\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2586_Conv_2_weights_V_0_8_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2586_Conv_2_weights_V_0_8_3_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2586_Conv_2_weights_V_0_8_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2697.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2697\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2604_Conv_5_weights_V_1_6_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2604_Conv_5_weights_V_1_6_6_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2604_Conv_5_weights_V_1_6_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_bias1097.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_bias1097\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2737_Conv_7_biases_V_9.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2737_Conv_7_biases_V_9_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2737_Conv_7_biases_V_9\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2618_Conv_5_weights_V_0_7_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2618_Conv_5_weights_V_0_7_7_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2618_Conv_5_weights_V_0_7_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_1_U10_10.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_1_U10_10_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_1_U10_10\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_21.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_21_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_21\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_conv1064_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1064_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1064_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Relu_8_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Relu_8_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Relu_8_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_bias1099_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1099_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1099_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2670_Conv_7_weights_V_0_1_66.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2670_Conv_7_weights_V_0_1_66_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2670_Conv_7_weights_V_0_1_66\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_10_accum1133.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_10_accum1133\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_5_bias1013.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_5_bias1013\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_4_U28_28.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U28_28_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U28_28\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2678_Conv_7_weights_V_0_8_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2678_Conv_7_weights_V_0_8_8_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2678_Conv_7_weights_V_0_8_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2584_Conv_2_weights_V_0_9.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2584_Conv_2_weights_V_0_9_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2584_Conv_2_weights_V_0_9\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/squeeze_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module squeeze_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2620_Conv_5_weights_V_0_6_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2620_Conv_5_weights_V_0_6_1_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2620_Conv_5_weights_V_0_6_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2618_Conv_5_weights_V_0_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2618_Conv_5_weights_V_0_7_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2618_Conv_5_weights_V_0_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x58.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x58_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x58\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2666_Conv_7_weights_V_0_1_45.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2666_Conv_7_weights_V_0_1_45_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2666_Conv_7_weights_V_0_1_45\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_bias1115_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1115_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1115_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2663.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2663\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_2_conv949_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_conv949_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_conv949_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_2_bias964_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_bias964_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_bias964_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2677.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2677\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2735.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2735\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fpgaconvnet_ip_fpgaconvnet_port_out_m_axi.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_out_m_axi\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_reg_slice\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_fifo\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_buffer\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_decoder\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_throttl\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_read\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_write\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/MaxPool_9.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module MaxPool_9\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2662_Conv_7_weights_V_0_1_30.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2662_Conv_7_weights_V_0_1_30_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2662_Conv_7_weights_V_0_1_30\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_2_bias957.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_2_bias957\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2686_Conv_7_weights_V_0_4_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2686_Conv_7_weights_V_0_4_8_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2686_Conv_7_weights_V_0_4_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2648_Conv_7_weights_V_0_2_58.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2648_Conv_7_weights_V_0_2_58_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2648_Conv_7_weights_V_0_2_58\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_5_bias1011_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_bias1011_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_bias1011_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2594_Conv_2_weights_V_0_4_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2594_Conv_2_weights_V_0_4_4_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2594_Conv_2_weights_V_0_4_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x4_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_U15_15.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U15_15_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U15_15\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2618_Conv_5_weights_V_0_7_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2618_Conv_5_weights_V_0_7_8_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2618_Conv_5_weights_V_0_7_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/AESL_axi_master_fpgaconvnet_port_in.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_axi_master_fpgaconvnet_port_in\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2590_Conv_2_weights_V_0_6_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2590_Conv_2_weights_V_0_6_8_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2590_Conv_2_weights_V_0_6_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2734_Conv_7_biases_V_12.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2734_Conv_7_biases_V_12_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2734_Conv_7_biases_V_12\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2600_Conv_2_weights_V_0_1_55.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2600_Conv_2_weights_V_0_1_55_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2600_Conv_2_weights_V_0_1_55\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr_4_Conv_7_weights_V_0_0_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_4_Conv_7_weights_V_0_0_8_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_4_Conv_7_weights_V_0_0_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2588_Conv_2_weights_V_0_7_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2588_Conv_2_weights_V_0_7_3_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2588_Conv_2_weights_V_0_7_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fork_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fork_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2704_Conv_2_biases_V_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2704_Conv_2_biases_V_4_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2704_Conv_2_biases_V_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2630_Conv_5_weights_V_0_1_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2630_Conv_5_weights_V_0_1_8_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2630_Conv_5_weights_V_0_1_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2686_Conv_7_weights_V_0_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2686_Conv_7_weights_V_0_4_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2686_Conv_7_weights_V_0_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_10_accum1131.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_10_accum1131\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2642.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2642\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_bias1093_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1093_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1093_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_accum1039.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_accum1039\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2605.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2605\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr_4_Conv_7_weights_V_0_0_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_4_Conv_7_weights_V_0_0_1_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_4_Conv_7_weights_V_0_0_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr_1_Conv_2_weights_V_0_0_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_1_Conv_2_weights_V_0_0_1_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_1_Conv_2_weights_V_0_0_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2747.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2747\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2621.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2621\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_U12_12.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U12_12_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U12_12\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x9.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x9_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x9\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_conv1070_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1070_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1070_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_10_accum1137.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_10_accum1137\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_24.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_24_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_24\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x31.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x31_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x31\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_bias1106_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1106_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1106_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_U9_9.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U9_9_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U9_9\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/sliding_window_line_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module sliding_window_line_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x15.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x15_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x15\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2632_Conv_7_weights_V_0_3_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2632_Conv_7_weights_V_0_3_6_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2632_Conv_7_weights_V_0_3_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x55.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x55_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x55\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/MaxPool_9_pool1119.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module MaxPool_9_pool1119\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2590_Conv_2_weights_V_0_6_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2590_Conv_2_weights_V_0_6_4_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2590_Conv_2_weights_V_0_6_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias_1_Conv_0_biases_V_0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias_1_Conv_0_biases_V_0_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias_1_Conv_0_biases_V_0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2574_Conv_2_weights_V_0_1_13.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2574_Conv_2_weights_V_0_1_13_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2574_Conv_2_weights_V_0_1_13\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x73.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x73_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x73\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_accum1071.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_accum1071\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2576_Conv_2_weights_V_0_1_24.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2576_Conv_2_weights_V_0_1_24_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2576_Conv_2_weights_V_0_1_24\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_99.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_99_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_99\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_1_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2652_Conv_7_weights_V_0_2_77.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2652_Conv_7_weights_V_0_2_77_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2652_Conv_7_weights_V_0_2_77\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x22.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x22_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x22\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_115.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_115_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_115\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2572_Conv_2_weights_V_0_1_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2572_Conv_2_weights_V_0_1_8_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2572_Conv_2_weights_V_0_1_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2703.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2703\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2598_Conv_2_weights_V_0_2_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2598_Conv_2_weights_V_0_2_6_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2598_Conv_2_weights_V_0_2_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x55.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x55_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x55\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2757_Conv_10_biases_V_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2757_Conv_10_biases_V_4_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2757_Conv_10_biases_V_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2624_Conv_5_weights_V_0_4_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2624_Conv_5_weights_V_0_4_5_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2624_Conv_5_weights_V_0_4_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2656_Conv_7_weights_V_0_1_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2656_Conv_7_weights_V_0_1_4_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2656_Conv_7_weights_V_0_1_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2642_Conv_7_weights_V_0_2_34.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2642_Conv_7_weights_V_0_2_34_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2642_Conv_7_weights_V_0_2_34\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d138_A.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d138_A\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_U14_14.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U14_14_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U14_14\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2604_Conv_5_weights_V_1_6_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2604_Conv_5_weights_V_1_6_1_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2604_Conv_5_weights_V_1_6_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2586.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2586\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2672_Conv_7_weights_V_0_1_75.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2672_Conv_7_weights_V_0_1_75_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2672_Conv_7_weights_V_0_1_75\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2656_Conv_7_weights_V_0_1_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2656_Conv_7_weights_V_0_1_1_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2656_Conv_7_weights_V_0_1_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_135.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_135_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_135\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2618_Conv_5_weights_V_0_7_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2618_Conv_5_weights_V_0_7_4_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2618_Conv_5_weights_V_0_7_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2646_Conv_7_weights_V_0_2_52.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2646_Conv_7_weights_V_0_2_52_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2646_Conv_7_weights_V_0_2_52\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_2_conv947_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_conv947_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_conv947_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_2_accum952_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_accum952_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_accum952_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr_1_Conv_2_weights_V_0_0_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_1_Conv_2_weights_V_0_0_7_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_1_Conv_2_weights_V_0_0_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_60.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_60_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_60\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_31.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_31_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_31\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2596_Conv_2_weights_V_0_3_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2596_Conv_2_weights_V_0_3_7_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2596_Conv_2_weights_V_0_3_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_10_accum1123.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_10_accum1123\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2654.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2654\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/AESL_deadlock_detection_unit.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2576.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2576\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2547.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2547\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2630_Conv_5_weights_V_0_1_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2630_Conv_5_weights_V_0_1_2_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2630_Conv_5_weights_V_0_1_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_3_U7_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_3_U7_7_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_3_U7_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x16.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x16_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x16\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2661.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2661\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2590_Conv_2_weights_V_0_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2590_Conv_2_weights_V_0_6_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2590_Conv_2_weights_V_0_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x65.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x65_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x65\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_2_bias958.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_2_bias958\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_4_U11_11.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U11_11_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U11_11\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_0_bias922_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_0_bias922_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_0_bias922_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_4_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_accum_accumulate_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_accum_accumulate_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_accum_accumulate_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_0_conv920.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_0_conv920\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_1_U6_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_1_U6_6_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_1_U6_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_accum1057_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1057_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1057_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_bias1086_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1086_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1086_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x40.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x40_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x40\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_118.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_118_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_118\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x26.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x26_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x26\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2686_Conv_7_weights_V_0_4_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2686_Conv_7_weights_V_0_4_2_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2686_Conv_7_weights_V_0_4_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_114.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_114_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_114\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_3_U2_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_3_U2_2_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_3_U2_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x53.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x53_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x53\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2684_Conv_7_weights_V_0_5_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2684_Conv_7_weights_V_0_5_1_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2684_Conv_7_weights_V_0_5_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr_1_Conv_2_weights_V_0_0_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_1_Conv_2_weights_V_0_0_5_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_1_Conv_2_weights_V_0_0_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2646_Conv_7_weights_V_0_2_46.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2646_Conv_7_weights_V_0_2_46_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2646_Conv_7_weights_V_0_2_46\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_bias1091.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_bias1091\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x32.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x32_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x32\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2672_Conv_7_weights_V_0_1_77.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2672_Conv_7_weights_V_0_1_77_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2672_Conv_7_weights_V_0_1_77\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x77.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x77_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x77\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_4_U23_23.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U23_23_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U23_23\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2666_Conv_7_weights_V_0_1_52.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2666_Conv_7_weights_V_0_1_52_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2666_Conv_7_weights_V_0_1_52\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_10_bias1168_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_bias1168_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_bias1168_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/accum_accumulate_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module accum_accumulate_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_44.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_44_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_44\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2555.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2555\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2630_Conv_5_weights_V_0_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2630_Conv_5_weights_V_0_1_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2630_Conv_5_weights_V_0_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x13.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x13_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x13\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr_2_Conv_0_weights_V_0_0_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_2_Conv_0_weights_V_0_0_3_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_2_Conv_0_weights_V_0_0_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/squeeze_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module squeeze_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_125.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_125_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_125\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2733_Conv_7_biases_V_13.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2733_Conv_7_biases_V_13_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2733_Conv_7_biases_V_13\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_3_U6_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_3_U6_6_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_3_U6_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_sliding_window_out_6_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_sliding_window_out_6_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_sliding_window_out_6_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x21.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x21_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x21\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_acc_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_acc_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_86.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_86_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_86\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2648_Conv_7_weights_V_0_2_54.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2648_Conv_7_weights_V_0_2_54_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2648_Conv_7_weights_V_0_2_54\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_5_squeeze_Relu_1_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_squeeze_Relu_1_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_squeeze_Relu_1_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2728_Conv_7_biases_V_18.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2728_Conv_7_biases_V_18_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2728_Conv_7_biases_V_18\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_accum1081_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1081_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1081_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_5_conv991.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_5_conv991\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2690_Conv_7_weights_V_0_2_97.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2690_Conv_7_weights_V_0_2_97_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2690_Conv_7_weights_V_0_2_97\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_4_U26_26.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U26_26_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U26_26\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x47.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x47_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x47\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/AESL_axi_slave_ctrl.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_axi_slave_ctrl\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x76.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x76_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x76\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2618_Conv_5_weights_V_0_7_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2618_Conv_5_weights_V_0_7_6_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2618_Conv_5_weights_V_0_7_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_accum1059_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1059_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1059_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_5_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_5_sliding_windo_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_5_sliding_windo_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_conv1076_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1076_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1076_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2759_Conv_10_biases_V_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2759_Conv_10_biases_V_2_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2759_Conv_10_biases_V_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2563.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2563\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_conv1072_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1072_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1072_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_bias1091_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1091_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1091_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_41.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_41_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_41\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_2_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Relu_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Relu_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2760.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2760\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_79.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_79_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_79\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x58.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x58_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x58\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_22.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_22_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_22\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2668.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2668\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2602_Conv_5_weights_V_1_7_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2602_Conv_5_weights_V_1_7_7_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2602_Conv_5_weights_V_1_7_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_64.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_64_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_64\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_113.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_113_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_113\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x72.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x72_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x72\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2711.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2711\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_4_U2_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U2_2_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U2_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2177_B.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2177_B\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_106.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_106_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_106\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fpgaconvnet_ip_mul_mul_16s_16s_32_1_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_mul_mul_16s_16s_32_1_1_DSP48_0\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_mul_mul_16s_16s_32_1_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/weights_reloading.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module weights_reloading\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_bias1105_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1105_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1105_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x24.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x24_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x24\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2636_Conv_7_weights_V_0_2_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2636_Conv_7_weights_V_0_2_6_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2636_Conv_7_weights_V_0_2_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_84.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_84_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_84\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x61.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x61_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x61\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2666_Conv_7_weights_V_0_1_49.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2666_Conv_7_weights_V_0_1_49_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2666_Conv_7_weights_V_0_1_49\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_73.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_73_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_73\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_accum1035.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_accum1035\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/MaxPool_4_sliding_wi.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module MaxPool_4_sliding_wi\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_MaxPool_4_squeeze_Co_2_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_MaxPool_4_squeeze_Co_2_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_MaxPool_4_squeeze_Co_2_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2608_Conv_5_weights_V_1_4_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2608_Conv_5_weights_V_1_4_8_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2608_Conv_5_weights_V_1_4_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_bias1101.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_bias1101\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2602_Conv_5_weights_V_1_7_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2602_Conv_5_weights_V_1_7_6_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2602_Conv_5_weights_V_1_7_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_conv1028.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_conv1028\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2665.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2665\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2617.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2617\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/squeeze_Conv_10.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module squeeze_Conv_10\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_18.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_18_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_18\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_10_accum1135_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_accum1135_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_accum1135_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2676_Conv_7_weights_V_0_9_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2676_Conv_7_weights_V_0_9_4_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2676_Conv_7_weights_V_0_9_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Relu_6_relu.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Relu_6_relu\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_conv1036_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1036_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1036_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_3_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_3_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_3_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x35.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x35_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x35\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_5_conv989_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_conv989_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_conv989_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2662_Conv_7_weights_V_0_1_34.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2662_Conv_7_weights_V_0_1_34_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2662_Conv_7_weights_V_0_1_34\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2656_Conv_7_weights_V_0_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2656_Conv_7_weights_V_0_1_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2656_Conv_7_weights_V_0_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_1_U2_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_1_U2_2_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_1_U2_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2634_Conv_7_weights_V_0_3_13.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2634_Conv_7_weights_V_0_3_13_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2634_Conv_7_weights_V_0_3_13\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2650_Conv_7_weights_V_0_2_63.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2650_Conv_7_weights_V_0_2_63_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2650_Conv_7_weights_V_0_2_63\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2610_Conv_5_weights_V_1_3_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2610_Conv_5_weights_V_1_3_5_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2610_Conv_5_weights_V_1_3_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2715.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2715\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2610_Conv_5_weights_V_1_3_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2610_Conv_5_weights_V_1_3_4_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2610_Conv_5_weights_V_1_3_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_69.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_69_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_69\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x15.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x15_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x15\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/squeeze_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module squeeze_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2571.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2571\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2652_Conv_7_weights_V_0_2_79.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2652_Conv_7_weights_V_0_2_79_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2652_Conv_7_weights_V_0_2_79\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2572_Conv_2_weights_V_0_1_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2572_Conv_2_weights_V_0_1_4_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2572_Conv_2_weights_V_0_1_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2684_Conv_7_weights_V_0_5_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2684_Conv_7_weights_V_0_5_4_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2684_Conv_7_weights_V_0_5_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_sliding_window_out_3_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_sliding_window_out_3_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_sliding_window_out_3_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x76.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x76_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x76\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_10_bias1157.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_10_bias1157\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_2_accum952.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_2_accum952\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_1_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_1_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_1_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_2_bias969.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_2_bias969\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2688_Conv_7_weights_V_0_3_24.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2688_Conv_7_weights_V_0_3_24_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2688_Conv_7_weights_V_0_3_24\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2707.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2707\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_U13_13.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U13_13_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U13_13\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_accum1049_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1049_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1049_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr_3_Conv_5_weights_V_0_0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_3_Conv_5_weights_V_0_0_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_3_Conv_5_weights_V_0_0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2644_Conv_7_weights_V_0_2_43.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2644_Conv_7_weights_V_0_2_43_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2644_Conv_7_weights_V_0_2_43\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/sliding_window_out_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module sliding_window_out_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x36.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x36_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x36\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2736.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2736\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d13_A.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d13_A_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d13_A\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_10_conv1152_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_conv1152_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_conv1152_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2601.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2601\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2646_Conv_7_weights_V_0_2_45.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2646_Conv_7_weights_V_0_2_45_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2646_Conv_7_weights_V_0_2_45\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_1_U5_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_1_U5_5_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_1_U5_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_U8_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U8_8_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U8_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_bias1111.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_bias1111\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_MaxPool_9_pool1119_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_MaxPool_9_pool1119_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_MaxPool_9_pool1119_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x2_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2545.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2545\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_sliding_window_out_4_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_sliding_window_out_4_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_sliding_window_out_4_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/AESL_axi_master_fpgaconvnet_port_wr.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_axi_master_fpgaconvnet_port_wr\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d256_A_x.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d256_A_x\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2740_Conv_7_biases_V_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2740_Conv_7_biases_V_6_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2740_Conv_7_biases_V_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2644_Conv_7_weights_V_0_2_37.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2644_Conv_7_weights_V_0_2_37_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2644_Conv_7_weights_V_0_2_37\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2636_Conv_7_weights_V_0_2_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2636_Conv_7_weights_V_0_2_2_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2636_Conv_7_weights_V_0_2_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2756.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2756\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_conv1048.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_conv1048\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2666_Conv_7_weights_V_0_1_46.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2666_Conv_7_weights_V_0_1_46_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2666_Conv_7_weights_V_0_1_46\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2541.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2541\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2648_Conv_7_weights_V_0_2_62.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2648_Conv_7_weights_V_0_2_62_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2648_Conv_7_weights_V_0_2_62\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_bias1113_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1113_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1113_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_5_bias1014.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_5_bias1014\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2590_Conv_2_weights_V_0_6_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2590_Conv_2_weights_V_0_6_3_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2590_Conv_2_weights_V_0_6_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2708.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2708\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2702_Conv_2_biases_V_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2702_Conv_2_biases_V_6_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2702_Conv_2_biases_V_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2582_Conv_2_weights_V_0_1_46.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2582_Conv_2_weights_V_0_1_46_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2582_Conv_2_weights_V_0_1_46\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_bias1087_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1087_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1087_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2658.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2658\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2582_Conv_2_weights_V_0_1_45.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2582_Conv_2_weights_V_0_1_45_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2582_Conv_2_weights_V_0_1_45\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_68.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_68_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_68\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_5_conv1007_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_conv1007_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_conv1007_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_conv1022_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1022_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1022_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_1_U12_12.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_1_U12_12_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_1_U12_12\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_bias1111_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1111_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1111_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_5_bias1016_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_bias1016_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_bias1016_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2636_Conv_7_weights_V_0_2_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2636_Conv_7_weights_V_0_2_1_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2636_Conv_7_weights_V_0_2_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_2_conv931.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_2_conv931\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_bias1089_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1089_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1089_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2622_Conv_5_weights_V_0_5_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2622_Conv_5_weights_V_0_5_7_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2622_Conv_5_weights_V_0_5_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_2_bias968_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_bias968_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_bias968_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_1_U3_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_1_U3_3_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_1_U3_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_bias1112_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1112_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1112_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_50.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_50_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_50\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2600_Conv_2_weights_V_0_1_56.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2600_Conv_2_weights_V_0_1_56_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2600_Conv_2_weights_V_0_1_56\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_5_conv1003.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_5_conv1003\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2588.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2588\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_2_bias967.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_2_bias967\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_10_conv1148.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_10_conv1148\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x44.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x44_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x44\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x98.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x98_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x98\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x81.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x81_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x81\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x23.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x23_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x23\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_5_accum982_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_accum982_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_accum982_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x37.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x37_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x37\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_bias1096.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_bias1096\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2682_Conv_7_weights_V_0_6_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2682_Conv_7_weights_V_0_6_1_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2682_Conv_7_weights_V_0_6_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_U4_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U4_4_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U4_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2670_Conv_7_weights_V_0_1_64.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2670_Conv_7_weights_V_0_1_64_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2670_Conv_7_weights_V_0_1_64\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_34.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_34_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_34\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/MaxPool_9_sliding_wi.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module MaxPool_9_sliding_wi\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_accum1051.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_accum1051\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2626.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2626\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2600_Conv_2_weights_V_0_1_61.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2600_Conv_2_weights_V_0_1_61_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2600_Conv_2_weights_V_0_1_61\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2759.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2759\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_10.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_10_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_10\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2678_Conv_7_weights_V_0_8_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2678_Conv_7_weights_V_0_8_2_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2678_Conv_7_weights_V_0_8_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2594_Conv_2_weights_V_0_4_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2594_Conv_2_weights_V_0_4_8_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2594_Conv_2_weights_V_0_4_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_1_U15_15.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_1_U15_15_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_1_U15_15\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2710.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2710\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2616.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2616\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2724_Conv_7_biases_V_22.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2724_Conv_7_biases_V_22_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2724_Conv_7_biases_V_22\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x92.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x92_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x92\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/glue_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module glue_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2746.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2746\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2722.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2722\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_2_conv935.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_2_conv935\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_conv1022.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_conv1022\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2626_Conv_5_weights_V_0_3_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2626_Conv_5_weights_V_0_3_6_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2626_Conv_5_weights_V_0_3_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2722_Conv_7_biases_V_24.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2722_Conv_7_biases_V_24_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2722_Conv_7_biases_V_24\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2651.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2651\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2652_Conv_7_weights_V_0_2_76.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2652_Conv_7_weights_V_0_2_76_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2652_Conv_7_weights_V_0_2_76\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2622_Conv_5_weights_V_0_5_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2622_Conv_5_weights_V_0_5_1_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2622_Conv_5_weights_V_0_5_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_132.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_132_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_132\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_squeeze_Conv_10_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_squeeze_Conv_10_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_squeeze_Conv_10_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2629.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2629\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2666.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2666\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_accum1065_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1065_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1065_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_2_bias960.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_2_bias960\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2743_Conv_7_biases_V_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2743_Conv_7_biases_V_3_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2743_Conv_7_biases_V_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2614_Conv_5_weights_V_1_1_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2614_Conv_5_weights_V_1_1_5_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2614_Conv_5_weights_V_1_1_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/glue_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module glue_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_U3_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U3_3_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U3_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_10_accum1145_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_accum1145_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_accum1145_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x29.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x29_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x29\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2624_Conv_5_weights_V_0_4_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2624_Conv_5_weights_V_0_4_6_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2624_Conv_5_weights_V_0_4_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x48.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x48_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x48\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/sliding_window_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module sliding_window_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2620_Conv_5_weights_V_0_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2620_Conv_5_weights_V_0_6_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2620_Conv_5_weights_V_0_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_1_U3_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_1_U3_3_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_1_U3_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2594_Conv_2_weights_V_0_4_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2594_Conv_2_weights_V_0_4_3_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2594_Conv_2_weights_V_0_4_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2588_Conv_2_weights_V_0_7_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2588_Conv_2_weights_V_0_7_4_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2588_Conv_2_weights_V_0_7_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_5_accum996_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_accum996_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_accum996_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2614.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2614\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2754_Conv_10_biases_V_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2754_Conv_10_biases_V_7_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2754_Conv_10_biases_V_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x97.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x97_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x97\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2606_Conv_5_weights_V_1_5_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2606_Conv_5_weights_V_1_5_8_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2606_Conv_5_weights_V_1_5_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_U2_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U2_2_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U2_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2574.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2574\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/squeeze_out1019.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module squeeze_out1019\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_2_conv931_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_conv931_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_conv931_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_5_conv983.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_5_conv983\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_5_accum1000_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_accum1000_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_accum1000_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2674_Conv_7_weights_V_0_1_83.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2674_Conv_7_weights_V_0_1_83_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2674_Conv_7_weights_V_0_1_83\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_6_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_10_bias1155_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_bias1155_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_bias1155_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_5_accum1002_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_accum1002_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_accum1002_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_5_bias1016.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_5_bias1016\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2616_Conv_5_weights_V_1_0_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2616_Conv_5_weights_V_1_0_3_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2616_Conv_5_weights_V_1_0_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_bias1108.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_bias1108\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_bias1088.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_bias1088\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_5_conv985.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_5_conv985\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_10_conv1144_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_conv1144_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_conv1144_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_10_accum1145.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_10_accum1145\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2573.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2573\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_83.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_83_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_83\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2664_Conv_7_weights_V_0_1_39.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2664_Conv_7_weights_V_0_1_39_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2664_Conv_7_weights_V_0_1_39\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2749_Conv_10_biases_V_12.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2749_Conv_10_biases_V_12_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2749_Conv_10_biases_V_12\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2622_Conv_5_weights_V_0_5_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2622_Conv_5_weights_V_0_5_4_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2622_Conv_5_weights_V_0_5_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_4_U30_30.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U30_30_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U30_30\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2557.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2557\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_accum1027_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1027_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1027_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_s.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_s_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_s\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2588_Conv_2_weights_V_0_7_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2588_Conv_2_weights_V_0_7_8_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2588_Conv_2_weights_V_0_7_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2600_Conv_2_weights_V_0_1_57.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2600_Conv_2_weights_V_0_1_57_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2600_Conv_2_weights_V_0_1_57\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2658_Conv_7_weights_V_0_1_13.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2658_Conv_7_weights_V_0_1_13_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2658_Conv_7_weights_V_0_1_13\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_4_U8_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U8_8_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U8_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2626_Conv_5_weights_V_0_3_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2626_Conv_5_weights_V_0_3_1_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2626_Conv_5_weights_V_0_3_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_128.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_128_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_128\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_5_accum978.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_5_accum978\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_5_accum1004_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_accum1004_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_accum1004_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/sliding_window_out_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module sliding_window_out_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/AESL_deadlock_report_unit.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2658_Conv_7_weights_V_0_1_11.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2658_Conv_7_weights_V_0_1_11_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2658_Conv_7_weights_V_0_1_11\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_10_bias1160.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_10_bias1160\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr_1_Conv_2_weights_V_0_0_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_1_Conv_2_weights_V_0_0_3_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_1_Conv_2_weights_V_0_0_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2674_Conv_7_weights_V_0_1_87.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2674_Conv_7_weights_V_0_1_87_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2674_Conv_7_weights_V_0_1_87\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_1_U5_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_1_U5_5_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_1_U5_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_17.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_17_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_17\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2612_Conv_5_weights_V_1_2_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2612_Conv_5_weights_V_1_2_6_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2612_Conv_5_weights_V_1_2_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_109.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_109_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_109\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_2_conv945.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_2_conv945\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_accum1039_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1039_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1039_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2694_Conv_2_biases_V_14.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2694_Conv_2_biases_V_14_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2694_Conv_2_biases_V_14\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_35.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_35_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_35\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2565.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2565\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2690_Conv_7_weights_V_0_2_90.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2690_Conv_7_weights_V_0_2_90_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2690_Conv_7_weights_V_0_2_90\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_5_accum998.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_5_accum998\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2639.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2639\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2638_Conv_7_weights_V_0_2_12.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2638_Conv_7_weights_V_0_2_12_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2638_Conv_7_weights_V_0_2_12\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_0_fork919_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_0_fork919_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_0_fork919_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2611.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2611\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_88.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_88_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_88\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2700.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2700\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2674_Conv_7_weights_V_0_1_85.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2674_Conv_7_weights_V_0_1_85_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2674_Conv_7_weights_V_0_1_85\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_conv1042.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_conv1042\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2682_Conv_7_weights_V_0_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2682_Conv_7_weights_V_0_6_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2682_Conv_7_weights_V_0_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2608_Conv_5_weights_V_1_4_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2608_Conv_5_weights_V_1_4_5_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2608_Conv_5_weights_V_1_4_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2650_Conv_7_weights_V_0_2_67.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2650_Conv_7_weights_V_0_2_67_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2650_Conv_7_weights_V_0_2_67\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_32.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_32_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_32\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2640_Conv_7_weights_V_0_2_22.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2640_Conv_7_weights_V_0_2_22_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2640_Conv_7_weights_V_0_2_22\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_conv1034.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_conv1034\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2624_Conv_5_weights_V_0_4_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2624_Conv_5_weights_V_0_4_3_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2624_Conv_5_weights_V_0_4_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_4_U5_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U5_5_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U5_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2664_Conv_7_weights_V_0_1_43.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2664_Conv_7_weights_V_0_1_43_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2664_Conv_7_weights_V_0_1_43\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2613.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2613\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2690_Conv_7_weights_V_0_2_98.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2690_Conv_7_weights_V_0_2_98_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2690_Conv_7_weights_V_0_2_98\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2648_Conv_7_weights_V_0_2_57.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2648_Conv_7_weights_V_0_2_57_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2648_Conv_7_weights_V_0_2_57\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2598_Conv_2_weights_V_0_2_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2598_Conv_2_weights_V_0_2_2_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2598_Conv_2_weights_V_0_2_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2758_Conv_10_biases_V_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2758_Conv_10_biases_V_3_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2758_Conv_10_biases_V_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr_2_Conv_0_weights_V_0_0_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_2_Conv_0_weights_V_0_0_5_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_2_Conv_0_weights_V_0_0_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_10_conv1134_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_conv1134_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_conv1134_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_accum1057.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_accum1057\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_glue_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_glue_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_glue_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_U14_14.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U14_14_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U14_14\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_2_bias966_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_bias966_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_bias966_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2592_Conv_2_weights_V_0_5_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2592_Conv_2_weights_V_0_5_5_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2592_Conv_2_weights_V_0_5_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2684.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2684\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2620_Conv_5_weights_V_0_6_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2620_Conv_5_weights_V_0_6_8_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2620_Conv_5_weights_V_0_6_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_5_sliding_windo.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_5_sliding_windo\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_3_U10_10.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_3_U10_10_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_3_U10_10\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2650_Conv_7_weights_V_0_2_64.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2650_Conv_7_weights_V_0_2_64_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2650_Conv_7_weights_V_0_2_64\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2678.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2678\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2598_Conv_2_weights_V_0_2_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2598_Conv_2_weights_V_0_2_1_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2598_Conv_2_weights_V_0_2_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_bias1093.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_bias1093\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_108.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_108_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_108\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x52.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x52_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x52\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_bias1115.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_bias1115\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_4_U13_13.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U13_13_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U13_13\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2600.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2600\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2636_Conv_7_weights_V_0_2_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2636_Conv_7_weights_V_0_2_7_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2636_Conv_7_weights_V_0_2_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_bias1114.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_bias1114\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_10_accum1141_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_accum1141_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_accum1141_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_126.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_126_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_126\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_10_conv1130_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_conv1130_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_conv1130_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2636_Conv_7_weights_V_0_2_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2636_Conv_7_weights_V_0_2_5_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2636_Conv_7_weights_V_0_2_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2600_Conv_2_weights_V_0_1_54.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2600_Conv_2_weights_V_0_1_54_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2600_Conv_2_weights_V_0_1_54\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2626_Conv_5_weights_V_0_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2626_Conv_5_weights_V_0_3_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2626_Conv_5_weights_V_0_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_33.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_33_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_33\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_93.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_93_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_93\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x57.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x57_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x57\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_4_U15_15.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U15_15_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U15_15\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2620_Conv_5_weights_V_0_6_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2620_Conv_5_weights_V_0_6_2_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2620_Conv_5_weights_V_0_6_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_bias1098_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1098_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1098_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_5_conv1001_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_conv1001_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_conv1001_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2627.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2627\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_5_accum980.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_5_accum980\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2670_Conv_7_weights_V_0_1_69.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2670_Conv_7_weights_V_0_1_69_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2670_Conv_7_weights_V_0_1_69\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_5_bias1015.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_5_bias1015\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x75.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x75_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x75\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2564.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2564\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x11.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x11_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x11\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2626_Conv_5_weights_V_0_3_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2626_Conv_5_weights_V_0_3_4_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2626_Conv_5_weights_V_0_3_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2592_Conv_2_weights_V_0_5_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2592_Conv_2_weights_V_0_5_1_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2592_Conv_2_weights_V_0_5_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2752_Conv_10_biases_V_9.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2752_Conv_10_biases_V_9_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2752_Conv_10_biases_V_9\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2672_Conv_7_weights_V_0_1_78.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2672_Conv_7_weights_V_0_1_78_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2672_Conv_7_weights_V_0_1_78\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2578_Conv_2_weights_V_0_1_28.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2578_Conv_2_weights_V_0_1_28_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2578_Conv_2_weights_V_0_1_28\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2678_Conv_7_weights_V_0_8_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2678_Conv_7_weights_V_0_8_7_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2678_Conv_7_weights_V_0_8_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2644_Conv_7_weights_V_0_2_44.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2644_Conv_7_weights_V_0_2_44_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2644_Conv_7_weights_V_0_2_44\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2616_Conv_5_weights_V_1_0_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2616_Conv_5_weights_V_1_0_8_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2616_Conv_5_weights_V_1_0_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_100.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_100_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_100\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_accum1027.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_accum1027\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_conv1078.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_conv1078\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2654_Conv_7_weights_V_0_2_87.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2654_Conv_7_weights_V_0_2_87_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2654_Conv_7_weights_V_0_2_87\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_5_bias1017_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_bias1017_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_bias1017_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x49.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x49_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x49\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_5_conv977_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_conv977_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_conv977_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_bias1117_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1117_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1117_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_4_U2_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U2_2_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U2_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_98.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_98_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_98\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x78.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x78_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x78\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x5_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2642_Conv_7_weights_V_0_2_30.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2642_Conv_7_weights_V_0_2_30_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2642_Conv_7_weights_V_0_2_30\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2634_Conv_7_weights_V_0_3_14.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2634_Conv_7_weights_V_0_3_14_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2634_Conv_7_weights_V_0_3_14\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2680_Conv_7_weights_V_0_7_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2680_Conv_7_weights_V_0_7_8_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2680_Conv_7_weights_V_0_7_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2662_Conv_7_weights_V_0_1_33.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2662_Conv_7_weights_V_0_1_33_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2662_Conv_7_weights_V_0_1_33\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_acc.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_acc\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2696_Conv_2_biases_V_12.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2696_Conv_2_biases_V_12_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2696_Conv_2_biases_V_12\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2646_Conv_7_weights_V_0_2_51.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2646_Conv_7_weights_V_0_2_51_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2646_Conv_7_weights_V_0_2_51\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_3_U11_11.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_3_U11_11_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_3_U11_11\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2696.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2696\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_squeeze_Relu_1_s.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_squeeze_Relu_1_s\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fpgaconvnet_ip.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2664_Conv_7_weights_V_0_1_41.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2664_Conv_7_weights_V_0_1_41_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2664_Conv_7_weights_V_0_1_41\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_5_conv1003_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_conv1003_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_conv1003_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_3_U2_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_3_U2_2_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_3_U2_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d74_A.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d74_A\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_sliding_window_out_1_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_sliding_window_out_1_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_sliding_window_out_1_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2600_Conv_2_weights_V_0_1_58.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2600_Conv_2_weights_V_0_1_58_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2600_Conv_2_weights_V_0_1_58\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_conv1026.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_conv1026\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_accum1075.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_accum1075\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_5_accum1006_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_accum1006_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_accum1006_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2620_Conv_5_weights_V_0_6_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2620_Conv_5_weights_V_0_6_6_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2620_Conv_5_weights_V_0_6_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x71.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x71_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x71\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_5_accum990_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_accum990_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_accum990_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2681.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2681\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_conv1068_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1068_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1068_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_87.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_87_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_87\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_2_bias962.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_2_bias962\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/squeeze_out_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module squeeze_out_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/process_r.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module process_r\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_conv1038_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1038_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1038_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_accum1061_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1061_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1061_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2657.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2657\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_4_U17_17.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U17_17_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U17_17\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x39.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x39_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x39\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_conv1028_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1028_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1028_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2638_Conv_7_weights_V_0_2_14.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2638_Conv_7_weights_V_0_2_14_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2638_Conv_7_weights_V_0_2_14\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2642_Conv_7_weights_V_0_2_31.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2642_Conv_7_weights_V_0_2_31_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2642_Conv_7_weights_V_0_2_31\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2680_Conv_7_weights_V_0_7_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2680_Conv_7_weights_V_0_7_2_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2680_Conv_7_weights_V_0_7_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_134.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_134_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_134\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2578_Conv_2_weights_V_0_1_27.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2578_Conv_2_weights_V_0_1_27_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2578_Conv_2_weights_V_0_1_27\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_47.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_47_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_47\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2592_Conv_2_weights_V_0_5_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2592_Conv_2_weights_V_0_5_2_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2592_Conv_2_weights_V_0_5_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2680_Conv_7_weights_V_0_7_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2680_Conv_7_weights_V_0_7_3_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2680_Conv_7_weights_V_0_7_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2713_Conv_5_biases_V_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2713_Conv_5_biases_V_2_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2713_Conv_5_biases_V_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2664_Conv_7_weights_V_0_1_38.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2664_Conv_7_weights_V_0_1_38_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2664_Conv_7_weights_V_0_1_38\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_bias1103.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_bias1103\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_accum1063.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_accum1063\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_acc_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_acc_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_10_accum1127_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_accum1127_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_accum1127_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_bias1094.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_bias1094\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_5_accum990.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_5_accum990\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2575.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2575\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2640_Conv_7_weights_V_0_2_20.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2640_Conv_7_weights_V_0_2_20_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2640_Conv_7_weights_V_0_2_20\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_10_bias1159_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_bias1159_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_bias1159_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2664_Conv_7_weights_V_0_1_37.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2664_Conv_7_weights_V_0_1_37_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2664_Conv_7_weights_V_0_1_37\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2646_Conv_7_weights_V_0_2_49.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2646_Conv_7_weights_V_0_2_49_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2646_Conv_7_weights_V_0_2_49\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_conv1038.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_conv1038\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2630_Conv_5_weights_V_0_1_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2630_Conv_5_weights_V_0_1_1_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2630_Conv_5_weights_V_0_1_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2576_Conv_2_weights_V_0_1_23.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2576_Conv_2_weights_V_0_1_23_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2576_Conv_2_weights_V_0_1_23\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x27.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x27_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x27\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2614_Conv_5_weights_V_1_1_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2614_Conv_5_weights_V_1_1_8_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2614_Conv_5_weights_V_1_1_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x48.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x48_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x48\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2561.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2561\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_112.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_112_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_112\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2588_Conv_2_weights_V_0_7_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2588_Conv_2_weights_V_0_7_7_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2588_Conv_2_weights_V_0_7_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2688_Conv_7_weights_V_0_3_20.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2688_Conv_7_weights_V_0_3_20_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2688_Conv_7_weights_V_0_3_20\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x81.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x81_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x81\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2678_Conv_7_weights_V_0_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2678_Conv_7_weights_V_0_8_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2678_Conv_7_weights_V_0_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_138.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_138_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_138\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x51.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x51_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x51\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_3_U8_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_3_U8_8_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_3_U8_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2650_Conv_7_weights_V_0_2_70.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2650_Conv_7_weights_V_0_2_70_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2650_Conv_7_weights_V_0_2_70\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2592.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2592\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_105.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_105_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_105\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_2_accum954.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_2_accum954\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_10_conv1136_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_conv1136_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_conv1136_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2604_Conv_5_weights_V_1_6_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2604_Conv_5_weights_V_1_6_4_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2604_Conv_5_weights_V_1_6_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_2_conv943_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_conv943_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_conv943_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2656_Conv_7_weights_V_0_1_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2656_Conv_7_weights_V_0_1_3_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2656_Conv_7_weights_V_0_1_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_sliding_window_out_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_sliding_window_out_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_sliding_window_out_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_0_fork919.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_0_fork919\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/accum.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module accum\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_2_conv937_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_conv937_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_conv937_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2715_Conv_7_biases_V_31.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2715_Conv_7_biases_V_31_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2715_Conv_7_biases_V_31\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/relu.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module relu\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_conv1072.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_conv1072\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_accum1071_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1071_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1071_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x60.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x60_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x60\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2674.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2674\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x64.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x64_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x64\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2684_Conv_7_weights_V_0_5_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2684_Conv_7_weights_V_0_5_5_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2684_Conv_7_weights_V_0_5_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2542.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2542\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2592_Conv_2_weights_V_0_5_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2592_Conv_2_weights_V_0_5_3_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2592_Conv_2_weights_V_0_5_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_10_accum1129.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_10_accum1129\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_10_conv1146_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_conv1146_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_conv1146_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2588_Conv_2_weights_V_0_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2588_Conv_2_weights_V_0_7_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2588_Conv_2_weights_V_0_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_2_bias961_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_bias961_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_bias961_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_10_bias1169.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_10_bias1169\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2692_Conv_7_weights_V_0_1_96.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2692_Conv_7_weights_V_0_1_96_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2692_Conv_7_weights_V_0_1_96\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2692_Conv_7_weights_V_0_1_95.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2692_Conv_7_weights_V_0_1_95_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2692_Conv_7_weights_V_0_1_95\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x74.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x74_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x74\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2616_Conv_5_weights_V_1_0_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2616_Conv_5_weights_V_1_0_4_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2616_Conv_5_weights_V_1_0_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_conv1024_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1024_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1024_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2670_Conv_7_weights_V_0_1_63.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2670_Conv_7_weights_V_0_1_63_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2670_Conv_7_weights_V_0_1_63\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_4_U6_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U6_6_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U6_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_2_accum948.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_2_accum948\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2630_Conv_5_weights_V_0_1_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2630_Conv_5_weights_V_0_1_3_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2630_Conv_5_weights_V_0_1_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_141.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_141_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_141\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/sliding_window_out_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module sliding_window_out_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2717.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2717\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_3_U13_13.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_3_U13_13_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_3_U13_13\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_10_conv1148_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_conv1148_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_conv1148_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2602_Conv_5_weights_V_1_7_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2602_Conv_5_weights_V_1_7_5_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2602_Conv_5_weights_V_1_7_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_accum1073_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1073_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1073_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x42.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x42_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x42\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_accum1077.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_accum1077\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2714.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2714\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_54.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_54_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_54\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2584_Conv_2_weights_V_0_9_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2584_Conv_2_weights_V_0_9_1_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2584_Conv_2_weights_V_0_9_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_bias1114_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1114_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_bias1114_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2684_Conv_7_weights_V_0_5_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2684_Conv_7_weights_V_0_5_8_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2684_Conv_7_weights_V_0_5_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x36.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x36_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x36\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_accum1033.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_accum1033\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2616_Conv_5_weights_V_1_0_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2616_Conv_5_weights_V_1_0_7_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2616_Conv_5_weights_V_1_0_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2572_Conv_2_weights_V_0_1_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2572_Conv_2_weights_V_0_1_2_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2572_Conv_2_weights_V_0_1_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_2_conv941_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_conv941_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_conv941_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x67.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x67_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x67\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x69.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x69_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x69\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_4_U17_17.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U17_17_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U17_17\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Relu_1_relu.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Relu_1_relu\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2706_Conv_2_biases_V_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2706_Conv_2_biases_V_2_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2706_Conv_2_biases_V_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fpgaconvnet_ip_dcmp_64ns_64ns_1_2_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_dcmp_64ns_64ns_1_2_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fork_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fork_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2612_Conv_5_weights_V_1_2_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2612_Conv_5_weights_V_1_2_1_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2612_Conv_5_weights_V_1_2_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2656_Conv_7_weights_V_0_1_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2656_Conv_7_weights_V_0_1_6_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2656_Conv_7_weights_V_0_1_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2638_Conv_7_weights_V_0_2_16.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2638_Conv_7_weights_V_0_2_16_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2638_Conv_7_weights_V_0_2_16\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2750.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2750\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_2_conv927_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_conv927_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_conv927_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2614_Conv_5_weights_V_1_1_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2614_Conv_5_weights_V_1_1_6_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2614_Conv_5_weights_V_1_1_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_10_accum1137_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_accum1137_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_accum1137_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2600_Conv_2_weights_V_0_1_60.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2600_Conv_2_weights_V_0_1_60_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2600_Conv_2_weights_V_0_1_60\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_4_U27_27.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U27_27_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U27_27\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_10_conv1146.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_10_conv1146\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x41.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x41_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x41\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2550.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2550\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2578_Conv_2_weights_V_0_1_31.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2578_Conv_2_weights_V_0_1_31_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2578_Conv_2_weights_V_0_1_31\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2598_Conv_2_weights_V_0_2_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2598_Conv_2_weights_V_0_2_7_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2598_Conv_2_weights_V_0_2_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_U10_10.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U10_10_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U10_10\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_3_U11_11.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_3_U11_11_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_3_U11_11\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2580_Conv_2_weights_V_0_1_44.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2580_Conv_2_weights_V_0_1_44_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2580_Conv_2_weights_V_0_1_44\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2644_Conv_7_weights_V_0_2_36.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2644_Conv_7_weights_V_0_2_36_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2644_Conv_7_weights_V_0_2_36\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x38.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x38_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x38\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2606_Conv_5_weights_V_1_5_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2606_Conv_5_weights_V_1_5_5_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2606_Conv_5_weights_V_1_5_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_2_bias969_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_bias969_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_bias969_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x25.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x25_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x25\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2614_Conv_5_weights_V_1_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2614_Conv_5_weights_V_1_1_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2614_Conv_5_weights_V_1_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_U13_13.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U13_13_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U13_13\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_conv1036.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_conv1036\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_14.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_14_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_14\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2626_Conv_5_weights_V_0_3_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2626_Conv_5_weights_V_0_3_2_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2626_Conv_5_weights_V_0_3_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x79.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x79_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x79\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2590_Conv_2_weights_V_0_6_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2590_Conv_2_weights_V_0_6_7_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2590_Conv_2_weights_V_0_6_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_accum1023.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_accum1023\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_conv1056.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_conv1056\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_bias1113.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_bias1113\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/accum_reorder_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module accum_reorder_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2588_Conv_2_weights_V_0_7_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2588_Conv_2_weights_V_0_7_1_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2588_Conv_2_weights_V_0_7_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr_3_Conv_5_weights_V_0_0_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_3_Conv_5_weights_V_0_0_1_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_3_Conv_5_weights_V_0_0_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2741_Conv_7_biases_V_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2741_Conv_7_biases_V_5_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2741_Conv_7_biases_V_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_3_U15_15.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_3_U15_15_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_3_U15_15\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_25.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_25_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_25\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_7_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2652_Conv_7_weights_V_0_2_74.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2652_Conv_7_weights_V_0_2_74_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2652_Conv_7_weights_V_0_2_74\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2701_Conv_2_biases_V_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2701_Conv_2_biases_V_7_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2701_Conv_2_biases_V_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x52.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x52_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x52\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2726.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2726\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2748.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2748\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x87.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x87_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x87\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_10_bias1162.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_10_bias1162\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_72.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_72_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_72\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2616_Conv_5_weights_V_1_0_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2616_Conv_5_weights_V_1_0_2_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2616_Conv_5_weights_V_1_0_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x51.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x51_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x51\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x19.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x19_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x19\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2582_Conv_2_weights_V_0_1_50.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2582_Conv_2_weights_V_0_1_50_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2582_Conv_2_weights_V_0_1_50\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_squeeze_out_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_squeeze_out_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_squeeze_out_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_2_accum956.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_2_accum956\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_5_bias1015_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_bias1015_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_bias1015_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_bias1106.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_bias1106\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2686_Conv_7_weights_V_0_4_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2686_Conv_7_weights_V_0_4_1_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2686_Conv_7_weights_V_0_4_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_accum1045.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_accum1045\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2596_Conv_2_weights_V_0_3_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2596_Conv_2_weights_V_0_3_8_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2596_Conv_2_weights_V_0_3_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2684_Conv_7_weights_V_0_5_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2684_Conv_7_weights_V_0_5_6_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2684_Conv_7_weights_V_0_5_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2688_Conv_7_weights_V_0_3_18.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2688_Conv_7_weights_V_0_3_18_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2688_Conv_7_weights_V_0_3_18\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2612_Conv_5_weights_V_1_2_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2612_Conv_5_weights_V_1_2_7_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2612_Conv_5_weights_V_1_2_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_4_U21_21.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U21_21_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U21_21\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_82.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_82_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_82\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2680_Conv_7_weights_V_0_7_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2680_Conv_7_weights_V_0_7_5_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2680_Conv_7_weights_V_0_7_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_56.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_56_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_56\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_5_conv983_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_conv983_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_conv983_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2740.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2740\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_4_U9_9.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U9_9_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U9_9\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2658_Conv_7_weights_V_0_1_14.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2658_Conv_7_weights_V_0_1_14_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2658_Conv_7_weights_V_0_1_14\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2636_Conv_7_weights_V_0_2_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2636_Conv_7_weights_V_0_2_8_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2636_Conv_7_weights_V_0_2_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_conv1032.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_conv1032\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2602_Conv_5_weights_V_1_7_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2602_Conv_5_weights_V_1_7_4_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2602_Conv_5_weights_V_1_7_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_sliding_window_out_5_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_sliding_window_out_5_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_sliding_window_out_5_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2674_Conv_7_weights_V_0_1_82.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2674_Conv_7_weights_V_0_1_82_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2674_Conv_7_weights_V_0_1_82\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2751_Conv_10_biases_V_10.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2751_Conv_10_biases_V_10_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2751_Conv_10_biases_V_10\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2590.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2590\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2608_Conv_5_weights_V_1_4_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2608_Conv_5_weights_V_1_4_3_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2608_Conv_5_weights_V_1_4_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fork_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fork_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2676_Conv_7_weights_V_0_9_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2676_Conv_7_weights_V_0_9_7_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2676_Conv_7_weights_V_0_9_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x33.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x33_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x33\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_conv1082_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1082_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1082_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_30.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_30_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_30\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2736_Conv_7_biases_V_10.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2736_Conv_7_biases_V_10_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2736_Conv_7_biases_V_10\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x20.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x20_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x20\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2546.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2546\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2636_Conv_7_weights_V_0_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2636_Conv_7_weights_V_0_2_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2636_Conv_7_weights_V_0_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_5_accum1000.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_5_accum1000\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d18_A.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d18_A_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d18_A\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d256_A.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d256_A\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_26.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_26_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_26\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2599.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2599\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/accum_accumulate_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module accum_accumulate_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr_4_Conv_7_weights_V_0_0_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_4_Conv_7_weights_V_0_0_4_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_4_Conv_7_weights_V_0_0_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x42.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x42_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x42\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2604_Conv_5_weights_V_1_6_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2604_Conv_5_weights_V_1_6_5_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2604_Conv_5_weights_V_1_6_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_121.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_121_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_121\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_92.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_92_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_92\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_5_conv981.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_5_conv981\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_accum1031_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1031_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1031_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_squeeze_out_1_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_squeeze_out_1_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_squeeze_out_1_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2676_Conv_7_weights_V_0_9_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2676_Conv_7_weights_V_0_9_5_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2676_Conv_7_weights_V_0_9_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_U11_11.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U11_11_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U11_11\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_4_U7_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U7_7_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_4_U7_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fpgaconvnet_ip_fpgaconvnet_port_in_m_axi.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_in_m_axi\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_reg_slice\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_fifo\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_buffer\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_decoder\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_throttl\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_read\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_write\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2634_Conv_7_weights_V_0_3_17.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2634_Conv_7_weights_V_0_3_17_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2634_Conv_7_weights_V_0_3_17\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2674_Conv_7_weights_V_0_1_89.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2674_Conv_7_weights_V_0_1_89_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2674_Conv_7_weights_V_0_1_89\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_conv1046.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_conv1046\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2674_Conv_7_weights_V_0_1_81.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2674_Conv_7_weights_V_0_1_81_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2674_Conv_7_weights_V_0_1_81\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2742_Conv_7_biases_V_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2742_Conv_7_biases_V_4_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2742_Conv_7_biases_V_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2688_Conv_7_weights_V_0_3_19.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2688_Conv_7_weights_V_0_3_19_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2688_Conv_7_weights_V_0_3_19\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_5_accum992_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_accum992_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_accum992_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2580_Conv_2_weights_V_0_1_42.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2580_Conv_2_weights_V_0_1_42_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2580_Conv_2_weights_V_0_1_42\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_10_conv1136.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_10_conv1136\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_2_accum932_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_accum932_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_accum932_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_conv1064.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_conv1064\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2626_Conv_5_weights_V_0_3_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2626_Conv_5_weights_V_0_3_8_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2626_Conv_5_weights_V_0_3_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_116.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_116_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_116\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x94.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x94_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x94\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_accum1043.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_accum1043\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2610.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2610\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2576_Conv_2_weights_V_0_1_25.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2576_Conv_2_weights_V_0_1_25_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2576_Conv_2_weights_V_0_1_25\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2586_Conv_2_weights_V_0_8_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2586_Conv_2_weights_V_0_8_5_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2586_Conv_2_weights_V_0_8_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2625.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2625\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2658_Conv_7_weights_V_0_1_16.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2658_Conv_7_weights_V_0_1_16_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2658_Conv_7_weights_V_0_1_16\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x68.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x68_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x68\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_conv1078_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1078_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1078_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_accum1085.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_accum1085\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_10_bias1165_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_bias1165_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_bias1165_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2626_Conv_5_weights_V_0_3_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2626_Conv_5_weights_V_0_3_5_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2626_Conv_5_weights_V_0_3_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2654_Conv_7_weights_V_0_2_83.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2654_Conv_7_weights_V_0_2_83_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2654_Conv_7_weights_V_0_2_83\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2608_Conv_5_weights_V_1_4_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2608_Conv_5_weights_V_1_4_7_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2608_Conv_5_weights_V_1_4_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_accum1067.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_accum1067\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_0_glue.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_0_glue\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_5_bias1012_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_bias1012_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_bias1012_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2664_Conv_7_weights_V_0_1_42.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2664_Conv_7_weights_V_0_1_42_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2664_Conv_7_weights_V_0_1_42\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2610_Conv_5_weights_V_1_3_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2610_Conv_5_weights_V_1_3_7_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2610_Conv_5_weights_V_1_3_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2648_Conv_7_weights_V_0_2_61.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2648_Conv_7_weights_V_0_2_61_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2648_Conv_7_weights_V_0_2_61\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_2_accum932.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_2_accum932\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_2_accum936.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_2_accum936\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_94.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_94_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_94\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2650_Conv_7_weights_V_0_2_65.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2650_Conv_7_weights_V_0_2_65_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2650_Conv_7_weights_V_0_2_65\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2660_Conv_7_weights_V_0_1_20.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2660_Conv_7_weights_V_0_1_20_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2660_Conv_7_weights_V_0_1_20\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_2_conv929_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_conv929_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_conv929_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2664.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2664\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_3_U5_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_3_U5_5_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_3_U5_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2612_Conv_5_weights_V_1_2_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2612_Conv_5_weights_V_1_2_5_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2612_Conv_5_weights_V_1_2_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2731.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2731\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_5_conv1009.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_5_conv1009\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_10_conv1144.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_10_conv1144\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_conv1048_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1048_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_conv1048_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_2_bias961.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_2_bias961\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2670_Conv_7_weights_V_0_1_65.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2670_Conv_7_weights_V_0_1_65_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2670_Conv_7_weights_V_0_1_65\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr_2_Conv_0_weights_V_0_0_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_2_Conv_0_weights_V_0_0_6_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_2_Conv_0_weights_V_0_0_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_49.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_49_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_49\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2748_Conv_10_biases_V_13.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2748_Conv_10_biases_V_13_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2748_Conv_10_biases_V_13\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x31.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x31_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x31\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d42_A.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d42_A\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_131.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_131_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_131\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_2_fork924_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_fork924_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_fork924_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2610_Conv_5_weights_V_1_3_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2610_Conv_5_weights_V_1_3_8_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2610_Conv_5_weights_V_1_3_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_7_accum1079_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1079_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_7_accum1079_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_fork1021.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_fork1021\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2676_Conv_7_weights_V_0_9_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2676_Conv_7_weights_V_0_9_2_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2676_Conv_7_weights_V_0_9_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x14.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x14_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x14\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2670_Conv_7_weights_V_0_1_71.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2670_Conv_7_weights_V_0_1_71_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2670_Conv_7_weights_V_0_1_71\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_10_bias1164.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_10_bias1164\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_2_conv945_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_conv945_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_conv945_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2620_Conv_5_weights_V_0_6_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2620_Conv_5_weights_V_0_6_4_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2620_Conv_5_weights_V_0_6_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2690_Conv_7_weights_V_0_2_93.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2690_Conv_7_weights_V_0_2_93_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2690_Conv_7_weights_V_0_2_93\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2628_Conv_5_weights_V_0_2_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2628_Conv_5_weights_V_0_2_2_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2628_Conv_5_weights_V_0_2_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x95.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x95_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x95\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/accum_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module accum_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2678_Conv_7_weights_V_0_8_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2678_Conv_7_weights_V_0_8_6_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2678_Conv_7_weights_V_0_8_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_107.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_107_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_107\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2624_Conv_5_weights_V_0_4_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2624_Conv_5_weights_V_0_4_1_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2624_Conv_5_weights_V_0_4_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x77.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x77_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x77\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2676_Conv_7_weights_V_0_9_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2676_Conv_7_weights_V_0_9_8_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2676_Conv_7_weights_V_0_9_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2572.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2572\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2612_Conv_5_weights_V_1_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2612_Conv_5_weights_V_1_2_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2612_Conv_5_weights_V_1_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_77.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_77_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_77\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_5_bias1013_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_bias1013_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_bias1013_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_61.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_61_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_61\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2624_Conv_5_weights_V_0_4_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2624_Conv_5_weights_V_0_4_4_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2624_Conv_5_weights_V_0_4_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr_2_Conv_0_weights_V_0_0_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_2_Conv_0_weights_V_0_0_7_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr_2_Conv_0_weights_V_0_0_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/sliding_window_line_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module sliding_window_line_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x67.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x67_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x67\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_bias1117.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_bias1117\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d129_B_x.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d129_B_x\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_102.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_102_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_102\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2728.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2728\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2589.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2589\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_2_conv929.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_2_conv929\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_78.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_78_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_78\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_0_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_0_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_0_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2598_Conv_2_weights_V_0_2_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2598_Conv_2_weights_V_0_2_8_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2598_Conv_2_weights_V_0_2_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_23.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_23_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_23\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x3_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2688_Conv_7_weights_V_0_3_25.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2688_Conv_7_weights_V_0_3_25_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2688_Conv_7_weights_V_0_3_25\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_10_conv1128_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_conv1128_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_conv1128_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_10_bias1169_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_bias1169_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_bias1169_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x18.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x18_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x18\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_acc_1_U14_14.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_1_U14_14_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_1_U14_14\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_53.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_53_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_53\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Relu_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Relu_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2574_Conv_2_weights_V_0_1_12.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2574_Conv_2_weights_V_0_1_12_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2574_Conv_2_weights_V_0_1_12\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2622_Conv_5_weights_V_0_5_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2622_Conv_5_weights_V_0_5_8_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2622_Conv_5_weights_V_0_5_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2758.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2758\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2580_Conv_2_weights_V_0_1_38.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2580_Conv_2_weights_V_0_1_38_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2580_Conv_2_weights_V_0_1_38\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2305_B.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2305_B\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2580_Conv_2_weights_V_0_1_43.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2580_Conv_2_weights_V_0_1_43_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2580_Conv_2_weights_V_0_1_43\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2592_Conv_2_weights_V_0_5_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2592_Conv_2_weights_V_0_5_7_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2592_Conv_2_weights_V_0_5_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2727_Conv_7_biases_V_19.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2727_Conv_7_biases_V_19_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2727_Conv_7_biases_V_19\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2584_Conv_2_weights_V_0_9_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2584_Conv_2_weights_V_0_9_8_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2584_Conv_2_weights_V_0_9_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_59.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_59_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_59\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_3_U15_15.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_3_U15_15_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_3_U15_15\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_5_accum1006.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_5_accum1006\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2588_Conv_2_weights_V_0_7_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2588_Conv_2_weights_V_0_7_2_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2588_Conv_2_weights_V_0_7_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2688_Conv_7_weights_V_0_3_23.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2688_Conv_7_weights_V_0_3_23_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2688_Conv_7_weights_V_0_3_23\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_2_glue_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_glue_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_2_glue_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2650_Conv_7_weights_V_0_2_68.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2650_Conv_7_weights_V_0_2_68_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2650_Conv_7_weights_V_0_2_68\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x71.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x71_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x71\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2641.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2641\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_10_fork1121_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_fork1121_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_10_fork1121_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2655.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2655\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2644_Conv_7_weights_V_0_2_42.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2644_Conv_7_weights_V_0_2_42_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2644_Conv_7_weights_V_0_2_42\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2644_Conv_7_weights_V_0_2_39.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2644_Conv_7_weights_V_0_2_39_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2644_Conv_7_weights_V_0_2_39\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2672_Conv_7_weights_V_0_1_79.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2672_Conv_7_weights_V_0_1_79_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2672_Conv_7_weights_V_0_1_79\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_7_bias1087.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_7_bias1087\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_9.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_9_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_9\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d138_A_x.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d138_A_x\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Block_proc_Conv_10_weights_V_0_45.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_45_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_10_weights_V_0_45\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_Conv_5_conv981_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_conv981_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_5_conv981_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_2_bias970.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_2_bias970\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/start_for_conv_mul_4_U18_18.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U18_18_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_4_U18_18\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w32_d2_A_x30.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x30_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_x30\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/sliding_window_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module sliding_window_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/bias2693_Conv_2_biases_V_15.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias2693_Conv_2_biases_V_15_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias2693_Conv_2_biases_V_15\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2618_Conv_5_weights_V_0_7_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2618_Conv_5_weights_V_0_7_1_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2618_Conv_5_weights_V_0_7_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x6_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/squeeze_in.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module squeeze_in\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_5_accum984.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_5_accum984\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/Conv_2_accum942.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_2_accum942\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fifo_w16_d2_A_x34.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x34_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x34\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv2683.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv2683\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/conv_intr2584_Conv_2_weights_V_0_9_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2584_Conv_2_weights_V_0_9_5_rom\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr2584_Conv_2_weights_V_0_9_5\n",
      "INFO: [VRFC 10-163] Analyzing VHDL file \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/ip/xil_defaultlib/fpgaconvnet_ip_ap_dcmp_0_no_dsp_64.vhd\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-3107] analyzing entity 'fpgaconvnet_ip_ap_dcmp_0_no_dsp_64'\n",
      "Starting static elaboration\n",
      "WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/ip/xil_defaultlib/fpgaconvnet_ip_ap_dcmp_0_no_dsp_64.vhd:200]\n",
      "Completed static elaboration\n",
      "Starting simulation data flow analysis\n",
      "Completed simulation data flow analysis\n",
      "Time Resolution for simulation is 1ps\n",
      "Compiling package std.standard\n",
      "Compiling package std.textio\n",
      "Compiling package ieee.std_logic_1164\n",
      "Compiling package ieee.numeric_std\n",
      "Compiling package floating_point_v7_1_8.floating_point_v7_1_8_viv_comp\n",
      "Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg\n",
      "Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg\n",
      "Compiling package floating_point_v7_1_8.floating_point_v7_1_8_consts\n",
      "Compiling package ieee.math_real\n",
      "Compiling package floating_point_v7_1_8.floating_point_v7_1_8_exp_table_...\n",
      "Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_pkg\n",
      "Compiling package ieee.std_logic_arith\n",
      "Compiling package ieee.std_logic_signed\n",
      "Compiling package floating_point_v7_1_8.floating_point_v7_1_8_pkg\n",
      "Compiling package floating_point_v7_1_8.flt_utils\n",
      "Compiling package unisim.vcomponents\n",
      "Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_ctrl_s_axi\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_7...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_7...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_7...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_7...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_6...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_6...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_6...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_6...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_6...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_6...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_6...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_6...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_6...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_6...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_6...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_6...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_6...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_6...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_6...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_6...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_6...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_6...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_6...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_6...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_5...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_5...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_5...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_5...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_5...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_5...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_5...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_5...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_5...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_5...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_5...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_5...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_5...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_5...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_5...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_5...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_5...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_5...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_5...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_5...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_4...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_4...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_4...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_4...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_4...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_4...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_4...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_4...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_4...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_4...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_4...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_4...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_4...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_4...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_4...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_4...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_4...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_4...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_4...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_4...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_3...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_3...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_3...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_3...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_3...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_3...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_3...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_3...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_3...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_3...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_3...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_3...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_3...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_3...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_3...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_3...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_3...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_3...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_3...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_3...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_2...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_2...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_2...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_2...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_2...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_2...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_2...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_2...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_2...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_2...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_2...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_2...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_2...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_2...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_2...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_2...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_2...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_2...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_2...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_2...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_9...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_9...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_8...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_8...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_7...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_7...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_6...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_6...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_5...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_5...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_4...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_4...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_3...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_3...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_2...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_2...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_s...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_s...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_1...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_9...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_9...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_9...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_9...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_9...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_9...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_9...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_9...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_9...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_9...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_9...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_9...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_9...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_9...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_9...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_9...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_9...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_9...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_9...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_9...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_8...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_8...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_8...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_8...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_8...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_8...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_8...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_8...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_8...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_8...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_8...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_8...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_8...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_8...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_8...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_8...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_8...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_8...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_8...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_8...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_7...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_7...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_7...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_7...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_7...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_7...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_7...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_7...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_7...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_7...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_7...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_7...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_7...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_7...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_7...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_10_weights_V_0_7...\n",
      "Compiling module xil_defaultlib.mem_read253830\n",
      "Compiling module xil_defaultlib.fifo_w16_d103_B\n",
      "Compiling module xil_defaultlib.fifo_w16_d4_B\n",
      "Compiling module xil_defaultlib.sliding_window_line_3\n",
      "Compiling module xil_defaultlib.sliding_window_out_3\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A\n",
      "Compiling module xil_defaultlib.start_for_sliding_window_out_3_U...\n",
      "Compiling module xil_defaultlib.start_for_sliding_window_out_3_U...\n",
      "Compiling module xil_defaultlib.sliding_window_3\n",
      "Compiling module xil_defaultlib.Conv_0_sliding_windo\n",
      "Compiling module xil_defaultlib.fork_2\n",
      "Compiling module xil_defaultlib.Conv_0_fork919\n",
      "Compiling module xil_defaultlib.conv_intr_2_Conv_0_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_2_Conv_0_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_2_Conv_0_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_2_Conv_0_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_2_Conv_0_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_2_Conv_0_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_2_Conv_0_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_2_Conv_0_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_2_Conv_0_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_2_Conv_0_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_2_Conv_0_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_2_Conv_0_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_2_Conv_0_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_2_Conv_0_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_2_Conv_0_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_2_Conv_0_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_2_Conv_0_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_2_Conv_0_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_2\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_mul_mul_16s_16s_3...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_mul_mul_16s_16s_3...\n",
      "Compiling module xil_defaultlib.conv_mul_2\n",
      "Compiling module xil_defaultlib.conv_acc_2\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_2_U0_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_2_U0\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_2_U0_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_2_U0\n",
      "Compiling module xil_defaultlib.conv_2\n",
      "Compiling module xil_defaultlib.Conv_0_conv920\n",
      "Compiling module xil_defaultlib.accum_reorder_2\n",
      "Compiling module xil_defaultlib.accum_accumulate_2\n",
      "Compiling module xil_defaultlib.fifo_w32_d13_A_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d13_A\n",
      "Compiling module xil_defaultlib.start_for_accum_accumulate_2_U0_...\n",
      "Compiling module xil_defaultlib.start_for_accum_accumulate_2_U0\n",
      "Compiling module xil_defaultlib.accum_2\n",
      "Compiling module xil_defaultlib.Conv_0_accum921\n",
      "Compiling module xil_defaultlib.glue_1\n",
      "Compiling module xil_defaultlib.Conv_0_glue\n",
      "Compiling module xil_defaultlib.bias_1_Conv_0_biases_V_0_rom\n",
      "Compiling module xil_defaultlib.bias_1_Conv_0_biases_V_0(DataWid...\n",
      "Compiling module xil_defaultlib.bias_1\n",
      "Compiling module xil_defaultlib.Conv_0_bias922\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x0_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x0\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x\n",
      "Compiling module xil_defaultlib.start_for_Conv_0_fork919_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_0_fork919_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_0_conv920_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_0_conv920_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_0_accum921_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_0_accum921_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_0_glue_U0_shiftRe...\n",
      "Compiling module xil_defaultlib.start_for_Conv_0_glue_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_0_bias922_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_0_bias922_U0\n",
      "Compiling module xil_defaultlib.Conv_0\n",
      "Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]\n",
      "Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\\xbip_pipe_v3_0_6_viv(c_has_ce=1...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_8.delay [\\delay(width=4,length=0)\\]\n",
      "Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\\carry_chain(c_xdevicefamily=\"zy...]\n",
      "Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\\compare_eq_im(c_xdevicefamily=\"...]\n",
      "Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\\xbip_pipe_v3_0_6_viv(c_has_ce=1...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_8.delay [\\delay(width=9,length=0)\\]\n",
      "Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\\carry_chain(c_xdevicefamily=\"zy...]\n",
      "Compiling architecture synth of entity floating_point_v7_1_8.compare_ne_im [\\compare_ne_im(c_xdevicefamily=\"...]\n",
      "Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\\xbip_pipe_v3_0_6_viv(c_has_ce=1...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_8.delay [\\delay(width=2,length=0)\\]\n",
      "Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\\carry_chain(c_xdevicefamily=\"zy...]\n",
      "Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\\compare_eq_im(c_xdevicefamily=\"...]\n",
      "Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\\xbip_pipe_v3_0_6_viv(c_has_ce=1...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_8.delay [\\delay(width=22,length=0)\\]\n",
      "Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\\carry_chain(c_xdevicefamily=\"zy...]\n",
      "Compiling architecture synth of entity floating_point_v7_1_8.compare_eq [\\compare_eq(c_xdevicefamily=\"zyn...]\n",
      "Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\\xbip_pipe_v3_0_6_viv(c_has_ce=1...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_8.delay [\\delay(width=32,length=0)\\]\n",
      "Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\\carry_chain(c_xdevicefamily=\"zy...]\n",
      "Compiling architecture synth of entity floating_point_v7_1_8.compare_gt [\\compare_gt(c_xdevicefamily=\"zyn...]\n",
      "Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\\xbip_pipe_v3_0_6_viv(c_has_ce=1...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_8.delay [\\delay(width=3,length=0)\\]\n",
      "Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\\xbip_pipe_v3_0_6_viv(c_has_ce=1...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_8.delay [\\delay(length=0)\\]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_8.fp_cmp [\\fp_cmp(c_xdevicefamily=\"zynqupl...]\n",
      "Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\\xbip_pipe_v3_0_6_viv(c_has_ce=1...]\n",
      "Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\\floating_point_v7_1_8_viv(c_xde...]\n",
      "Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\\floating_point_v7_1_8(c_xdevice...]\n",
      "Compiling architecture fpgaconvnet_ip_ap_dcmp_0_no_dsp_64_arch of entity xil_defaultlib.fpgaconvnet_ip_ap_dcmp_0_no_dsp_64 [fpgaconvnet_ip_ap_dcmp_0_no_dsp_...]\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_dcmp_64ns_64ns_1_...\n",
      "Compiling module xil_defaultlib.relu\n",
      "Compiling module xil_defaultlib.Relu_1_relu\n",
      "Compiling module xil_defaultlib.Relu_1\n",
      "Compiling module xil_defaultlib.fifo_w16_d2177_B\n",
      "Compiling module xil_defaultlib.fifo_w16_d65_B\n",
      "Compiling module xil_defaultlib.sliding_window_line_1\n",
      "Compiling module xil_defaultlib.sliding_window_out_1\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x1_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x1\n",
      "Compiling module xil_defaultlib.start_for_sliding_window_out_1_U...\n",
      "Compiling module xil_defaultlib.start_for_sliding_window_out_1_U...\n",
      "Compiling module xil_defaultlib.sliding_window_1\n",
      "Compiling module xil_defaultlib.Conv_2_sliding_windo\n",
      "Compiling module xil_defaultlib.fork_1\n",
      "Compiling module xil_defaultlib.Conv_2_fork924\n",
      "Compiling module xil_defaultlib.conv_intr_1_Conv_2_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_1_Conv_2_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_1_Conv_2_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_1_Conv_2_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_1_Conv_2_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_1_Conv_2_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_1_Conv_2_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_1_Conv_2_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_1_Conv_2_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_1_Conv_2_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_1_Conv_2_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_1_Conv_2_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_1_Conv_2_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_1_Conv_2_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_1_Conv_2_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_1_Conv_2_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_1_Conv_2_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_1_Conv_2_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_1\n",
      "Compiling module xil_defaultlib.conv_mul_1\n",
      "Compiling module xil_defaultlib.conv_acc_1\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x2_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x2\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x0_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x0\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_1_U0_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_1_U0\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_1_U0_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_1_U0\n",
      "Compiling module xil_defaultlib.conv_1\n",
      "Compiling module xil_defaultlib.Conv_2_conv925\n",
      "Compiling module xil_defaultlib.accum_reorder_1\n",
      "Compiling module xil_defaultlib.accum_accumulate_1\n",
      "Compiling module xil_defaultlib.fifo_w32_d74_A\n",
      "Compiling module xil_defaultlib.start_for_accum_accumulate_1_U0_...\n",
      "Compiling module xil_defaultlib.start_for_accum_accumulate_1_U0\n",
      "Compiling module xil_defaultlib.accum_1\n",
      "Compiling module xil_defaultlib.Conv_2_accum926\n",
      "Compiling module xil_defaultlib.conv_intr2600_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2600_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2600_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2600_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2600_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2600_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2600_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2600_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2600_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2600_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2600_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2600_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2600_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2600_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2600_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2600_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2600_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2600_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2600\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x3_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x3\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x1_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x1\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_1_U1_1_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_1_U1_1\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_1_U1_1_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_1_U1_1\n",
      "Compiling module xil_defaultlib.conv2599\n",
      "Compiling module xil_defaultlib.Conv_2_conv927\n",
      "Compiling module xil_defaultlib.Conv_2_accum928\n",
      "Compiling module xil_defaultlib.conv_intr2598_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2598_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2598_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2598_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2598_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2598_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2598_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2598_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2598_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2598_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2598_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2598_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2598_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2598_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2598_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2598_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2598_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2598_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2598\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x4_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x4\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x2_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x2\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_1_U2_2_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_1_U2_2\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_1_U2_2_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_1_U2_2\n",
      "Compiling module xil_defaultlib.conv2597\n",
      "Compiling module xil_defaultlib.Conv_2_conv929\n",
      "Compiling module xil_defaultlib.Conv_2_accum930\n",
      "Compiling module xil_defaultlib.conv_intr2596_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2596_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2596_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2596_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2596_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2596_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2596_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2596_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2596_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2596_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2596_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2596_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2596_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2596_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2596_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2596_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2596_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2596_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2596\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x5_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x5\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x3_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x3\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_1_U3_3_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_1_U3_3\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_1_U3_3_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_1_U3_3\n",
      "Compiling module xil_defaultlib.conv2595\n",
      "Compiling module xil_defaultlib.Conv_2_conv931\n",
      "Compiling module xil_defaultlib.Conv_2_accum932\n",
      "Compiling module xil_defaultlib.conv_intr2594_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2594_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2594_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2594_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2594_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2594_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2594_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2594_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2594_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2594_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2594_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2594_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2594_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2594_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2594_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2594_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2594_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2594_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2594\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x6_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x6\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x4_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x4\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_1_U4_4_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_1_U4_4\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_1_U4_4_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_1_U4_4\n",
      "Compiling module xil_defaultlib.conv2593\n",
      "Compiling module xil_defaultlib.Conv_2_conv933\n",
      "Compiling module xil_defaultlib.Conv_2_accum934\n",
      "Compiling module xil_defaultlib.conv_intr2592_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2592_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2592_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2592_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2592_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2592_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2592_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2592_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2592_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2592_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2592_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2592_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2592_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2592_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2592_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2592_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2592_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2592_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2592\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x7_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x7\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x5_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x5\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_1_U5_5_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_1_U5_5\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_1_U5_5_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_1_U5_5\n",
      "Compiling module xil_defaultlib.conv2591\n",
      "Compiling module xil_defaultlib.Conv_2_conv935\n",
      "Compiling module xil_defaultlib.Conv_2_accum936\n",
      "Compiling module xil_defaultlib.conv_intr2590_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2590_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2590_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2590_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2590_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2590_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2590_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2590_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2590_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2590_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2590_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2590_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2590_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2590_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2590_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2590_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2590_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2590_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2590\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x8_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x8\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x6_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x6\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_1_U6_6_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_1_U6_6\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_1_U6_6_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_1_U6_6\n",
      "Compiling module xil_defaultlib.conv2589\n",
      "Compiling module xil_defaultlib.Conv_2_conv937\n",
      "Compiling module xil_defaultlib.Conv_2_accum938\n",
      "Compiling module xil_defaultlib.conv_intr2588_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2588_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2588_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2588_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2588_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2588_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2588_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2588_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2588_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2588_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2588_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2588_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2588_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2588_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2588_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2588_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2588_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2588_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2588\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x9_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x9\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x7_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x7\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_1_U7_7_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_1_U7_7\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_1_U7_7_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_1_U7_7\n",
      "Compiling module xil_defaultlib.conv2587\n",
      "Compiling module xil_defaultlib.Conv_2_conv939\n",
      "Compiling module xil_defaultlib.Conv_2_accum940\n",
      "Compiling module xil_defaultlib.conv_intr2586_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2586_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2586_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2586_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2586_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2586_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2586_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2586_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2586_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2586_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2586_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2586_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2586_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2586_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2586_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2586_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2586_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2586_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2586\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x10_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x10\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x8_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x8\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_1_U8_8_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_1_U8_8\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_1_U8_8_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_1_U8_8\n",
      "Compiling module xil_defaultlib.conv2585\n",
      "Compiling module xil_defaultlib.Conv_2_conv941\n",
      "Compiling module xil_defaultlib.Conv_2_accum942\n",
      "Compiling module xil_defaultlib.conv_intr2584_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2584_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2584_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2584_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2584_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2584_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2584_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2584_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2584_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2584_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2584_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2584_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2584_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2584_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2584_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2584_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2584_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2584_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2584\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x11_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x11\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x9_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x9\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_1_U9_9_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_1_U9_9\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_1_U9_9_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_1_U9_9\n",
      "Compiling module xil_defaultlib.conv2583\n",
      "Compiling module xil_defaultlib.Conv_2_conv943\n",
      "Compiling module xil_defaultlib.Conv_2_accum944\n",
      "Compiling module xil_defaultlib.conv_intr2582_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2582_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2582_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2582_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2582_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2582_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2582_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2582_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2582_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2582_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2582_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2582_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2582_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2582_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2582_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2582_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2582_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2582_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2582\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x12_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x12\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x10_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x10\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_1_U10_10_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_1_U10_10\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_1_U10_10_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_1_U10_10\n",
      "Compiling module xil_defaultlib.conv2581\n",
      "Compiling module xil_defaultlib.Conv_2_conv945\n",
      "Compiling module xil_defaultlib.Conv_2_accum946\n",
      "Compiling module xil_defaultlib.conv_intr2580_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2580_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2580_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2580_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2580_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2580_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2580_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2580_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2580_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2580_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2580_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2580_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2580_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2580_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2580_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2580_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2580_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2580_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2580\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x13_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x13\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x11_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x11\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_1_U11_11_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_1_U11_11\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_1_U11_11_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_1_U11_11\n",
      "Compiling module xil_defaultlib.conv2579\n",
      "Compiling module xil_defaultlib.Conv_2_conv947\n",
      "Compiling module xil_defaultlib.Conv_2_accum948\n",
      "Compiling module xil_defaultlib.conv_intr2578_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2578_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2578_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2578_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2578_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2578_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2578_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2578_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2578_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2578_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2578_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2578_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2578_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2578_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2578_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2578_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2578_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2578_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2578\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x14_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x14\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x12_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x12\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_1_U12_12_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_1_U12_12\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_1_U12_12_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_1_U12_12\n",
      "Compiling module xil_defaultlib.conv2577\n",
      "Compiling module xil_defaultlib.Conv_2_conv949\n",
      "Compiling module xil_defaultlib.Conv_2_accum950\n",
      "Compiling module xil_defaultlib.conv_intr2576_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2576_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2576_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2576_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2576_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2576_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2576_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2576_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2576_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2576_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2576_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2576_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2576_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2576_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2576_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2576_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2576_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2576_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2576\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x15_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x15\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x13_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x13\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_1_U13_13_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_1_U13_13\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_1_U13_13_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_1_U13_13\n",
      "Compiling module xil_defaultlib.conv2575\n",
      "Compiling module xil_defaultlib.Conv_2_conv951\n",
      "Compiling module xil_defaultlib.Conv_2_accum952\n",
      "Compiling module xil_defaultlib.conv_intr2574_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2574_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2574_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2574_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2574_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2574_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2574_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2574_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2574_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2574_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2574_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2574_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2574_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2574_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2574_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2574_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2574_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2574_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2574\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x16_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x16\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x14_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x14\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_1_U14_14_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_1_U14_14\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_1_U14_14_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_1_U14_14\n",
      "Compiling module xil_defaultlib.conv2573\n",
      "Compiling module xil_defaultlib.Conv_2_conv953\n",
      "Compiling module xil_defaultlib.Conv_2_accum954\n",
      "Compiling module xil_defaultlib.conv_intr2572_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2572_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2572_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2572_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2572_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2572_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2572_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2572_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2572_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2572_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2572_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2572_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2572_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2572_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2572_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2572_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2572_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2572_Conv_2_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2572\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x17_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x17\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x15_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x15\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_1_U15_15_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_1_U15_15\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_1_U15_15_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_1_U15_15\n",
      "Compiling module xil_defaultlib.conv2571\n",
      "Compiling module xil_defaultlib.Conv_2_conv955\n",
      "Compiling module xil_defaultlib.Conv_2_accum956\n",
      "Compiling module xil_defaultlib.glue_2\n",
      "Compiling module xil_defaultlib.Conv_2_glue\n",
      "Compiling module xil_defaultlib.bias_2_Conv_2_biases_V_0_rom\n",
      "Compiling module xil_defaultlib.bias_2_Conv_2_biases_V_0(DataWid...\n",
      "Compiling module xil_defaultlib.bias_2\n",
      "Compiling module xil_defaultlib.Conv_2_bias957\n",
      "Compiling module xil_defaultlib.bias2707_Conv_2_biases_V_1_rom\n",
      "Compiling module xil_defaultlib.bias2707_Conv_2_biases_V_1(DataW...\n",
      "Compiling module xil_defaultlib.bias2707\n",
      "Compiling module xil_defaultlib.Conv_2_bias958\n",
      "Compiling module xil_defaultlib.bias2706_Conv_2_biases_V_2_rom\n",
      "Compiling module xil_defaultlib.bias2706_Conv_2_biases_V_2(DataW...\n",
      "Compiling module xil_defaultlib.bias2706\n",
      "Compiling module xil_defaultlib.Conv_2_bias959\n",
      "Compiling module xil_defaultlib.bias2705_Conv_2_biases_V_3_rom\n",
      "Compiling module xil_defaultlib.bias2705_Conv_2_biases_V_3(DataW...\n",
      "Compiling module xil_defaultlib.bias2705\n",
      "Compiling module xil_defaultlib.Conv_2_bias960\n",
      "Compiling module xil_defaultlib.bias2704_Conv_2_biases_V_4_rom\n",
      "Compiling module xil_defaultlib.bias2704_Conv_2_biases_V_4(DataW...\n",
      "Compiling module xil_defaultlib.bias2704\n",
      "Compiling module xil_defaultlib.Conv_2_bias961\n",
      "Compiling module xil_defaultlib.bias2703_Conv_2_biases_V_5_rom\n",
      "Compiling module xil_defaultlib.bias2703_Conv_2_biases_V_5(DataW...\n",
      "Compiling module xil_defaultlib.bias2703\n",
      "Compiling module xil_defaultlib.Conv_2_bias962\n",
      "Compiling module xil_defaultlib.bias2702_Conv_2_biases_V_6_rom\n",
      "Compiling module xil_defaultlib.bias2702_Conv_2_biases_V_6(DataW...\n",
      "Compiling module xil_defaultlib.bias2702\n",
      "Compiling module xil_defaultlib.Conv_2_bias963\n",
      "Compiling module xil_defaultlib.bias2701_Conv_2_biases_V_7_rom\n",
      "Compiling module xil_defaultlib.bias2701_Conv_2_biases_V_7(DataW...\n",
      "Compiling module xil_defaultlib.bias2701\n",
      "Compiling module xil_defaultlib.Conv_2_bias964\n",
      "Compiling module xil_defaultlib.bias2700_Conv_2_biases_V_8_rom\n",
      "Compiling module xil_defaultlib.bias2700_Conv_2_biases_V_8(DataW...\n",
      "Compiling module xil_defaultlib.bias2700\n",
      "Compiling module xil_defaultlib.Conv_2_bias965\n",
      "Compiling module xil_defaultlib.bias2699_Conv_2_biases_V_9_rom\n",
      "Compiling module xil_defaultlib.bias2699_Conv_2_biases_V_9(DataW...\n",
      "Compiling module xil_defaultlib.bias2699\n",
      "Compiling module xil_defaultlib.Conv_2_bias966\n",
      "Compiling module xil_defaultlib.bias2698_Conv_2_biases_V_10_rom\n",
      "Compiling module xil_defaultlib.bias2698_Conv_2_biases_V_10(Data...\n",
      "Compiling module xil_defaultlib.bias2698\n",
      "Compiling module xil_defaultlib.Conv_2_bias967\n",
      "Compiling module xil_defaultlib.bias2697_Conv_2_biases_V_11_rom\n",
      "Compiling module xil_defaultlib.bias2697_Conv_2_biases_V_11(Data...\n",
      "Compiling module xil_defaultlib.bias2697\n",
      "Compiling module xil_defaultlib.Conv_2_bias968\n",
      "Compiling module xil_defaultlib.bias2696_Conv_2_biases_V_12_rom\n",
      "Compiling module xil_defaultlib.bias2696_Conv_2_biases_V_12(Data...\n",
      "Compiling module xil_defaultlib.bias2696\n",
      "Compiling module xil_defaultlib.Conv_2_bias969\n",
      "Compiling module xil_defaultlib.bias2695_Conv_2_biases_V_13_rom\n",
      "Compiling module xil_defaultlib.bias2695_Conv_2_biases_V_13(Data...\n",
      "Compiling module xil_defaultlib.bias2695\n",
      "Compiling module xil_defaultlib.Conv_2_bias970\n",
      "Compiling module xil_defaultlib.bias2694_Conv_2_biases_V_14_rom\n",
      "Compiling module xil_defaultlib.bias2694_Conv_2_biases_V_14(Data...\n",
      "Compiling module xil_defaultlib.bias2694\n",
      "Compiling module xil_defaultlib.Conv_2_bias971\n",
      "Compiling module xil_defaultlib.bias2693_Conv_2_biases_V_15_rom\n",
      "Compiling module xil_defaultlib.bias2693_Conv_2_biases_V_15(Data...\n",
      "Compiling module xil_defaultlib.bias2693\n",
      "Compiling module xil_defaultlib.Conv_2_bias972\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x18_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x18\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x16_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x16\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_fork924_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_fork924_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_conv925_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_conv925_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_conv927_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_conv927_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_conv929_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_conv929_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_conv931_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_conv931_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_conv933_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_conv933_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_conv935_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_conv935_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_conv937_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_conv937_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_conv939_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_conv939_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_conv941_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_conv941_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_conv943_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_conv943_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_conv945_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_conv945_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_conv947_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_conv947_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_conv949_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_conv949_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_conv951_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_conv951_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_conv953_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_conv953_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_conv955_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_conv955_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_accum926_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_accum926_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_glue_U0_shiftRe...\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_glue_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_accum928_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_accum928_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_accum930_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_accum930_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_accum932_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_accum932_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_accum934_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_accum934_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_accum936_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_accum936_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_accum938_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_accum938_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_accum940_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_accum940_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_accum942_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_accum942_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_accum944_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_accum944_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_accum946_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_accum946_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_accum948_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_accum948_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_accum950_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_accum950_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_accum952_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_accum952_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_accum954_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_accum954_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_accum956_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_accum956_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_bias957_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_bias957_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_bias958_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_bias958_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_bias959_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_bias959_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_bias960_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_bias960_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_bias961_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_bias961_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_bias962_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_bias962_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_bias963_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_bias963_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_bias964_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_bias964_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_bias965_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_bias965_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_bias966_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_bias966_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_bias967_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_bias967_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_bias968_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_bias968_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_bias969_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_bias969_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_bias970_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_bias970_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_bias971_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_bias971_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_bias972_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_bias972_U0\n",
      "Compiling module xil_defaultlib.Conv_2\n",
      "Compiling module xil_defaultlib.squeeze_in_1\n",
      "Compiling module xil_defaultlib.squeeze_out_1\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x19_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x19\n",
      "Compiling module xil_defaultlib.start_for_squeeze_out_1_U0_shift...\n",
      "Compiling module xil_defaultlib.start_for_squeeze_out_1_U0\n",
      "Compiling module xil_defaultlib.squeeze_1\n",
      "Compiling module xil_defaultlib.Conv_2_squeeze_Relu_1_s\n",
      "Compiling module xil_defaultlib.Relu_3_relu\n",
      "Compiling module xil_defaultlib.Relu_3\n",
      "Compiling module xil_defaultlib.fifo_w16_d2049_B\n",
      "Compiling module xil_defaultlib.fifo_w16_d65_B_x\n",
      "Compiling module xil_defaultlib.sliding_window_line_2\n",
      "Compiling module xil_defaultlib.sliding_window_out_2\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x20_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x20\n",
      "Compiling module xil_defaultlib.start_for_sliding_window_out_2_U...\n",
      "Compiling module xil_defaultlib.start_for_sliding_window_out_2_U...\n",
      "Compiling module xil_defaultlib.sliding_window_2\n",
      "Compiling module xil_defaultlib.MaxPool_4_sliding_wi\n",
      "Compiling module xil_defaultlib.pool_1\n",
      "Compiling module xil_defaultlib.MaxPool_4_pool974\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x21_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x21\n",
      "Compiling module xil_defaultlib.start_for_MaxPool_4_pool974_U0_s...\n",
      "Compiling module xil_defaultlib.start_for_MaxPool_4_pool974_U0\n",
      "Compiling module xil_defaultlib.MaxPool_4\n",
      "Compiling module xil_defaultlib.squeeze_in_2\n",
      "Compiling module xil_defaultlib.squeeze_out_2\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x22_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x22\n",
      "Compiling module xil_defaultlib.start_for_squeeze_out_2_U0_shift...\n",
      "Compiling module xil_defaultlib.start_for_squeeze_out_2_U0\n",
      "Compiling module xil_defaultlib.squeeze_2\n",
      "Compiling module xil_defaultlib.MaxPool_4_squeeze_Co_2_s\n",
      "Compiling module xil_defaultlib.fifo_w16_d577_B\n",
      "Compiling module xil_defaultlib.fifo_w16_d33_B\n",
      "Compiling module xil_defaultlib.sliding_window_line_4\n",
      "Compiling module xil_defaultlib.sliding_window_out_4\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x23_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x23\n",
      "Compiling module xil_defaultlib.start_for_sliding_window_out_4_U...\n",
      "Compiling module xil_defaultlib.start_for_sliding_window_out_4_U...\n",
      "Compiling module xil_defaultlib.sliding_window_4\n",
      "Compiling module xil_defaultlib.Conv_5_sliding_windo_1\n",
      "Compiling module xil_defaultlib.fork_3\n",
      "Compiling module xil_defaultlib.Conv_5_fork976\n",
      "Compiling module xil_defaultlib.conv_intr_3_Conv_5_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_3_Conv_5_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_3_Conv_5_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_3_Conv_5_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_3_Conv_5_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_3_Conv_5_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_3_Conv_5_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_3_Conv_5_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_3_Conv_5_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_3_Conv_5_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_3_Conv_5_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_3_Conv_5_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_3_Conv_5_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_3_Conv_5_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_3_Conv_5_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_3_Conv_5_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_3_Conv_5_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_3_Conv_5_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_3\n",
      "Compiling module xil_defaultlib.conv_mul_3\n",
      "Compiling module xil_defaultlib.conv_acc_3\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x24_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x24\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x17_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x17\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_3_U0_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_3_U0\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_3_U0_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_3_U0\n",
      "Compiling module xil_defaultlib.conv_3\n",
      "Compiling module xil_defaultlib.Conv_5_conv977\n",
      "Compiling module xil_defaultlib.accum_reorder_3\n",
      "Compiling module xil_defaultlib.accum_accumulate_3\n",
      "Compiling module xil_defaultlib.fifo_w32_d42_A\n",
      "Compiling module xil_defaultlib.start_for_accum_accumulate_3_U0_...\n",
      "Compiling module xil_defaultlib.start_for_accum_accumulate_3_U0\n",
      "Compiling module xil_defaultlib.accum_3\n",
      "Compiling module xil_defaultlib.Conv_5_accum978\n",
      "Compiling module xil_defaultlib.conv_intr2630_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2630_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2630_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2630_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2630_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2630_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2630_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2630_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2630_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2630_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2630_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2630_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2630_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2630_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2630_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2630_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2630_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2630_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2630\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x25_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x25\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x18_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x18\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_3_U1_1_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_3_U1_1\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_3_U1_1_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_3_U1_1\n",
      "Compiling module xil_defaultlib.conv2629\n",
      "Compiling module xil_defaultlib.Conv_5_conv979\n",
      "Compiling module xil_defaultlib.Conv_5_accum980\n",
      "Compiling module xil_defaultlib.conv_intr2628_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2628_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2628_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2628_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2628_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2628_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2628_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2628_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2628_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2628_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2628_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2628_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2628_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2628_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2628_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2628_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2628_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2628_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2628\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x26_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x26\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x19_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x19\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_3_U2_2_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_3_U2_2\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_3_U2_2_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_3_U2_2\n",
      "Compiling module xil_defaultlib.conv2627\n",
      "Compiling module xil_defaultlib.Conv_5_conv981\n",
      "Compiling module xil_defaultlib.Conv_5_accum982\n",
      "Compiling module xil_defaultlib.conv_intr2626_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2626_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2626_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2626_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2626_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2626_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2626_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2626_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2626_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2626_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2626_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2626_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2626_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2626_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2626_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2626_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2626_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2626_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2626\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x27_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x27\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x20_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x20\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_3_U3_3_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_3_U3_3\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_3_U3_3_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_3_U3_3\n",
      "Compiling module xil_defaultlib.conv2625\n",
      "Compiling module xil_defaultlib.Conv_5_conv983\n",
      "Compiling module xil_defaultlib.Conv_5_accum984\n",
      "Compiling module xil_defaultlib.conv_intr2624_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2624_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2624_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2624_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2624_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2624_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2624_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2624_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2624_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2624_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2624_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2624_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2624_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2624_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2624_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2624_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2624_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2624_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2624\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x28_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x28\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x21_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x21\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_3_U4_4_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_3_U4_4\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_3_U4_4_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_3_U4_4\n",
      "Compiling module xil_defaultlib.conv2623\n",
      "Compiling module xil_defaultlib.Conv_5_conv985\n",
      "Compiling module xil_defaultlib.Conv_5_accum986\n",
      "Compiling module xil_defaultlib.conv_intr2622_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2622_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2622_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2622_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2622_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2622_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2622_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2622_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2622_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2622_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2622_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2622_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2622_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2622_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2622_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2622_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2622_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2622_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2622\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x29_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x29\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x22_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x22\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_3_U5_5_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_3_U5_5\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_3_U5_5_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_3_U5_5\n",
      "Compiling module xil_defaultlib.conv2621\n",
      "Compiling module xil_defaultlib.Conv_5_conv987\n",
      "Compiling module xil_defaultlib.Conv_5_accum988\n",
      "Compiling module xil_defaultlib.conv_intr2620_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2620_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2620_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2620_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2620_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2620_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2620_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2620_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2620_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2620_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2620_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2620_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2620_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2620_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2620_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2620_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2620_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2620_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2620\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x30_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x30\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x23_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x23\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_3_U6_6_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_3_U6_6\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_3_U6_6_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_3_U6_6\n",
      "Compiling module xil_defaultlib.conv2619\n",
      "Compiling module xil_defaultlib.Conv_5_conv989\n",
      "Compiling module xil_defaultlib.Conv_5_accum990\n",
      "Compiling module xil_defaultlib.conv_intr2618_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2618_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2618_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2618_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2618_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2618_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2618_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2618_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2618_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2618_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2618_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2618_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2618_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2618_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2618_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2618_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2618_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2618_Conv_5_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2618\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x31_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x31\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x24_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x24\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_3_U7_7_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_3_U7_7\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_3_U7_7_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_3_U7_7\n",
      "Compiling module xil_defaultlib.conv2617\n",
      "Compiling module xil_defaultlib.Conv_5_conv991\n",
      "Compiling module xil_defaultlib.Conv_5_accum992\n",
      "Compiling module xil_defaultlib.Conv_5_sliding_windo\n",
      "Compiling module xil_defaultlib.Conv_5_fork994\n",
      "Compiling module xil_defaultlib.conv_intr2616_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2616_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2616_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2616_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2616_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2616_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2616_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2616_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2616_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2616_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2616_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2616_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2616_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2616_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2616_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2616_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2616_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2616_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2616\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x32_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x32\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x25_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x25\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_3_U8_8_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_3_U8_8\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_3_U8_8_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_3_U8_8\n",
      "Compiling module xil_defaultlib.conv2615\n",
      "Compiling module xil_defaultlib.Conv_5_conv995\n",
      "Compiling module xil_defaultlib.Conv_5_accum996\n",
      "Compiling module xil_defaultlib.conv_intr2614_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2614_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2614_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2614_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2614_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2614_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2614_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2614_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2614_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2614_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2614_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2614_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2614_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2614_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2614_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2614_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2614_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2614_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2614\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x33_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x33\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x26_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x26\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_3_U9_9_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_3_U9_9\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_3_U9_9_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_3_U9_9\n",
      "Compiling module xil_defaultlib.conv2613\n",
      "Compiling module xil_defaultlib.Conv_5_conv997\n",
      "Compiling module xil_defaultlib.Conv_5_accum998\n",
      "Compiling module xil_defaultlib.conv_intr2612_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2612_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2612_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2612_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2612_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2612_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2612_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2612_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2612_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2612_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2612_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2612_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2612_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2612_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2612_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2612_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2612_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2612_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2612\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x34_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x34\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x27_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x27\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_3_U10_10_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_3_U10_10\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_3_U10_10_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_3_U10_10\n",
      "Compiling module xil_defaultlib.conv2611\n",
      "Compiling module xil_defaultlib.Conv_5_conv999\n",
      "Compiling module xil_defaultlib.Conv_5_accum1000\n",
      "Compiling module xil_defaultlib.conv_intr2610_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2610_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2610_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2610_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2610_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2610_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2610_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2610_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2610_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2610_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2610_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2610_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2610_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2610_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2610_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2610_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2610_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2610_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2610\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x35_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x35\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x28_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x28\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_3_U11_11_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_3_U11_11\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_3_U11_11_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_3_U11_11\n",
      "Compiling module xil_defaultlib.conv2609\n",
      "Compiling module xil_defaultlib.Conv_5_conv1001\n",
      "Compiling module xil_defaultlib.Conv_5_accum1002\n",
      "Compiling module xil_defaultlib.conv_intr2608_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2608_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2608_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2608_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2608_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2608_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2608_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2608_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2608_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2608_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2608_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2608_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2608_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2608_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2608_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2608_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2608_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2608_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2608\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x36_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x36\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x29_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x29\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_3_U12_12_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_3_U12_12\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_3_U12_12_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_3_U12_12\n",
      "Compiling module xil_defaultlib.conv2607\n",
      "Compiling module xil_defaultlib.Conv_5_conv1003\n",
      "Compiling module xil_defaultlib.Conv_5_accum1004\n",
      "Compiling module xil_defaultlib.conv_intr2606_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2606_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2606_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2606_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2606_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2606_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2606_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2606_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2606_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2606_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2606_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2606_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2606_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2606_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2606_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2606_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2606_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2606_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2606\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x37_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x37\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x30_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x30\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_3_U13_13_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_3_U13_13\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_3_U13_13_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_3_U13_13\n",
      "Compiling module xil_defaultlib.conv2605\n",
      "Compiling module xil_defaultlib.Conv_5_conv1005\n",
      "Compiling module xil_defaultlib.Conv_5_accum1006\n",
      "Compiling module xil_defaultlib.conv_intr2604_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2604_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2604_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2604_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2604_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2604_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2604_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2604_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2604_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2604_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2604_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2604_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2604_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2604_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2604_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2604_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2604_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2604_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2604\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x38_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x38\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x31_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x31\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_3_U14_14_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_3_U14_14\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_3_U14_14_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_3_U14_14\n",
      "Compiling module xil_defaultlib.conv2603\n",
      "Compiling module xil_defaultlib.Conv_5_conv1007\n",
      "Compiling module xil_defaultlib.Conv_5_accum1008\n",
      "Compiling module xil_defaultlib.conv_intr2602_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2602_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2602_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2602_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2602_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2602_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2602_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2602_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2602_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2602_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2602_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2602_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2602_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2602_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2602_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2602_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2602_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2602_Conv_5_weights_V_1...\n",
      "Compiling module xil_defaultlib.conv_intr2602\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x39_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x39\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x32_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x32\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_3_U15_15_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_3_U15_15\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_3_U15_15_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_3_U15_15\n",
      "Compiling module xil_defaultlib.conv2601\n",
      "Compiling module xil_defaultlib.Conv_5_conv1009\n",
      "Compiling module xil_defaultlib.Conv_5_accum1010\n",
      "Compiling module xil_defaultlib.glue_3\n",
      "Compiling module xil_defaultlib.Conv_5_glue\n",
      "Compiling module xil_defaultlib.bias_4_Conv_5_biases_V_0_rom\n",
      "Compiling module xil_defaultlib.bias_4_Conv_5_biases_V_0(DataWid...\n",
      "Compiling module xil_defaultlib.bias_4\n",
      "Compiling module xil_defaultlib.Conv_5_bias1011\n",
      "Compiling module xil_defaultlib.bias2714_Conv_5_biases_V_1_rom\n",
      "Compiling module xil_defaultlib.bias2714_Conv_5_biases_V_1(DataW...\n",
      "Compiling module xil_defaultlib.bias2714\n",
      "Compiling module xil_defaultlib.Conv_5_bias1012\n",
      "Compiling module xil_defaultlib.bias2713_Conv_5_biases_V_2_rom\n",
      "Compiling module xil_defaultlib.bias2713_Conv_5_biases_V_2(DataW...\n",
      "Compiling module xil_defaultlib.bias2713\n",
      "Compiling module xil_defaultlib.Conv_5_bias1013\n",
      "Compiling module xil_defaultlib.bias2712_Conv_5_biases_V_3_rom\n",
      "Compiling module xil_defaultlib.bias2712_Conv_5_biases_V_3(DataW...\n",
      "Compiling module xil_defaultlib.bias2712\n",
      "Compiling module xil_defaultlib.Conv_5_bias1014\n",
      "Compiling module xil_defaultlib.bias2711_Conv_5_biases_V_4_rom\n",
      "Compiling module xil_defaultlib.bias2711_Conv_5_biases_V_4(DataW...\n",
      "Compiling module xil_defaultlib.bias2711\n",
      "Compiling module xil_defaultlib.Conv_5_bias1015\n",
      "Compiling module xil_defaultlib.bias2710_Conv_5_biases_V_5_rom\n",
      "Compiling module xil_defaultlib.bias2710_Conv_5_biases_V_5(DataW...\n",
      "Compiling module xil_defaultlib.bias2710\n",
      "Compiling module xil_defaultlib.Conv_5_bias1016\n",
      "Compiling module xil_defaultlib.bias2709_Conv_5_biases_V_6_rom\n",
      "Compiling module xil_defaultlib.bias2709_Conv_5_biases_V_6(DataW...\n",
      "Compiling module xil_defaultlib.bias2709\n",
      "Compiling module xil_defaultlib.Conv_5_bias1017\n",
      "Compiling module xil_defaultlib.bias2708_Conv_5_biases_V_7_rom\n",
      "Compiling module xil_defaultlib.bias2708_Conv_5_biases_V_7(DataW...\n",
      "Compiling module xil_defaultlib.bias2708\n",
      "Compiling module xil_defaultlib.Conv_5_bias1018\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x40_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x40\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x33_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x33\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_fork976_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_fork976_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_conv977_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_conv977_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_conv979_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_conv979_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_conv981_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_conv981_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_conv983_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_conv983_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_conv985_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_conv985_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_conv987_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_conv987_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_conv989_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_conv989_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_conv991_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_conv991_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_accum978_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_accum978_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_glue_U0_shiftRe...\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_glue_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_accum980_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_accum980_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_accum982_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_accum982_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_accum984_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_accum984_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_accum986_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_accum986_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_accum988_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_accum988_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_accum990_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_accum990_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_accum992_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_accum992_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_fork994_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_fork994_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_conv995_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_conv995_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_conv997_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_conv997_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_conv999_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_conv999_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_conv1001_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_conv1001_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_conv1003_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_conv1003_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_conv1005_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_conv1005_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_conv1007_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_conv1007_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_conv1009_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_conv1009_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_accum996_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_accum996_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_accum998_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_accum998_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_accum1000_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_accum1000_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_accum1002_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_accum1002_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_accum1004_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_accum1004_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_accum1006_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_accum1006_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_accum1008_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_accum1008_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_accum1010_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_accum1010_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_bias1011_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_bias1011_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_bias1012_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_bias1012_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_bias1013_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_bias1013_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_bias1014_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_bias1014_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_bias1015_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_bias1015_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_bias1016_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_bias1016_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_bias1017_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_bias1017_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_bias1018_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_bias1018_U0\n",
      "Compiling module xil_defaultlib.Conv_5\n",
      "Compiling module xil_defaultlib.squeeze_in_3\n",
      "Compiling module xil_defaultlib.squeeze_out1019\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x41_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x41\n",
      "Compiling module xil_defaultlib.start_for_squeeze_out1019_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_squeeze_out1019_U0\n",
      "Compiling module xil_defaultlib.squeeze_3\n",
      "Compiling module xil_defaultlib.Conv_5_squeeze_Relu_1_s\n",
      "Compiling module xil_defaultlib.relu_1\n",
      "Compiling module xil_defaultlib.Relu_6_relu\n",
      "Compiling module xil_defaultlib.Relu_6\n",
      "Compiling module xil_defaultlib.fifo_w16_d2305_B\n",
      "Compiling module xil_defaultlib.fifo_w16_d129_B\n",
      "Compiling module xil_defaultlib.sliding_window_line_5\n",
      "Compiling module xil_defaultlib.sliding_window_out_5\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x42_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x42\n",
      "Compiling module xil_defaultlib.start_for_sliding_window_out_5_U...\n",
      "Compiling module xil_defaultlib.start_for_sliding_window_out_5_U...\n",
      "Compiling module xil_defaultlib.sliding_window_5\n",
      "Compiling module xil_defaultlib.Conv_7_sliding_windo\n",
      "Compiling module xil_defaultlib.fork_4\n",
      "Compiling module xil_defaultlib.Conv_7_fork1021\n",
      "Compiling module xil_defaultlib.conv_intr_4_Conv_7_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_4_Conv_7_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_4_Conv_7_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_4_Conv_7_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_4_Conv_7_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_4_Conv_7_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_4_Conv_7_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_4_Conv_7_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_4_Conv_7_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_4_Conv_7_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_4_Conv_7_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_4_Conv_7_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_4_Conv_7_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_4_Conv_7_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_4_Conv_7_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_4_Conv_7_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_4_Conv_7_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_4_Conv_7_weights_V_0_0...\n",
      "Compiling module xil_defaultlib.conv_intr_4\n",
      "Compiling module xil_defaultlib.conv_mul_4\n",
      "Compiling module xil_defaultlib.conv_acc_4\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x43_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x43\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x34_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x34\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U0_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U0\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U0_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U0\n",
      "Compiling module xil_defaultlib.conv_4\n",
      "Compiling module xil_defaultlib.Conv_7_conv1022\n",
      "Compiling module xil_defaultlib.accum_reorder_4\n",
      "Compiling module xil_defaultlib.accum_accumulate_4\n",
      "Compiling module xil_defaultlib.fifo_w32_d138_A\n",
      "Compiling module xil_defaultlib.start_for_accum_accumulate_4_U0_...\n",
      "Compiling module xil_defaultlib.start_for_accum_accumulate_4_U0\n",
      "Compiling module xil_defaultlib.accum_4\n",
      "Compiling module xil_defaultlib.Conv_7_accum1023\n",
      "Compiling module xil_defaultlib.conv_intr2692_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2692_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2692_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2692_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2692_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2692_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2692_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2692_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2692_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2692_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2692_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2692_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2692_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2692_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2692_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2692_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2692_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2692_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2692\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x44_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x44\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x35_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x35\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U1_1_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U1_1\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U1_1_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U1_1\n",
      "Compiling module xil_defaultlib.conv2691\n",
      "Compiling module xil_defaultlib.Conv_7_conv1024\n",
      "Compiling module xil_defaultlib.Conv_7_accum1025\n",
      "Compiling module xil_defaultlib.conv_intr2690_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2690_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2690_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2690_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2690_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2690_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2690_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2690_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2690_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2690_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2690_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2690_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2690_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2690_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2690_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2690_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2690_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2690_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2690\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x45_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x45\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x36_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x36\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U2_2_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U2_2\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U2_2_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U2_2\n",
      "Compiling module xil_defaultlib.conv2689\n",
      "Compiling module xil_defaultlib.Conv_7_conv1026\n",
      "Compiling module xil_defaultlib.Conv_7_accum1027\n",
      "Compiling module xil_defaultlib.conv_intr2688_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2688_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2688_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2688_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2688_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2688_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2688_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2688_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2688_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2688_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2688_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2688_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2688_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2688_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2688_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2688_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2688_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2688_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2688\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x46_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x46\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x37_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x37\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U3_3_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U3_3\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U3_3_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U3_3\n",
      "Compiling module xil_defaultlib.conv2687\n",
      "Compiling module xil_defaultlib.Conv_7_conv1028\n",
      "Compiling module xil_defaultlib.Conv_7_accum1029\n",
      "Compiling module xil_defaultlib.conv_intr2686_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2686_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2686_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2686_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2686_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2686_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2686_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2686_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2686_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2686_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2686_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2686_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2686_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2686_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2686_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2686_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2686_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2686_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2686\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x47_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x47\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x38_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x38\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U4_4_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U4_4\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U4_4_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U4_4\n",
      "Compiling module xil_defaultlib.conv2685\n",
      "Compiling module xil_defaultlib.Conv_7_conv1030\n",
      "Compiling module xil_defaultlib.Conv_7_accum1031\n",
      "Compiling module xil_defaultlib.conv_intr2684_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2684_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2684_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2684_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2684_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2684_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2684_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2684_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2684_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2684_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2684_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2684_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2684_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2684_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2684_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2684_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2684_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2684_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2684\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x48_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x48\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x39_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x39\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U5_5_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U5_5\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U5_5_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U5_5\n",
      "Compiling module xil_defaultlib.conv2683\n",
      "Compiling module xil_defaultlib.Conv_7_conv1032\n",
      "Compiling module xil_defaultlib.Conv_7_accum1033\n",
      "Compiling module xil_defaultlib.conv_intr2682_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2682_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2682_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2682_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2682_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2682_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2682_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2682_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2682_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2682_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2682_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2682_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2682_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2682_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2682_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2682_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2682_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2682_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2682\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x49_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x49\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x40_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x40\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U6_6_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U6_6\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U6_6_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U6_6\n",
      "Compiling module xil_defaultlib.conv2681\n",
      "Compiling module xil_defaultlib.Conv_7_conv1034\n",
      "Compiling module xil_defaultlib.Conv_7_accum1035\n",
      "Compiling module xil_defaultlib.conv_intr2680_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2680_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2680_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2680_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2680_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2680_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2680_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2680_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2680_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2680_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2680_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2680_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2680_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2680_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2680_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2680_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2680_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2680_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2680\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x50_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x50\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x41_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x41\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U7_7_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U7_7\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U7_7_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U7_7\n",
      "Compiling module xil_defaultlib.conv2679\n",
      "Compiling module xil_defaultlib.Conv_7_conv1036\n",
      "Compiling module xil_defaultlib.Conv_7_accum1037\n",
      "Compiling module xil_defaultlib.conv_intr2678_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2678_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2678_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2678_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2678_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2678_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2678_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2678_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2678_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2678_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2678_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2678_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2678_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2678_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2678_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2678_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2678_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2678_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2678\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x51_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x51\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x42_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x42\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U8_8_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U8_8\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U8_8_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U8_8\n",
      "Compiling module xil_defaultlib.conv2677\n",
      "Compiling module xil_defaultlib.Conv_7_conv1038\n",
      "Compiling module xil_defaultlib.Conv_7_accum1039\n",
      "Compiling module xil_defaultlib.conv_intr2676_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2676_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2676_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2676_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2676_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2676_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2676_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2676_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2676_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2676_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2676_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2676_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2676_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2676_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2676_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2676_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2676_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2676_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2676\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x52_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x52\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x43_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x43\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U9_9_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U9_9\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U9_9_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U9_9\n",
      "Compiling module xil_defaultlib.conv2675\n",
      "Compiling module xil_defaultlib.Conv_7_conv1040\n",
      "Compiling module xil_defaultlib.Conv_7_accum1041\n",
      "Compiling module xil_defaultlib.conv_intr2674_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2674_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2674_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2674_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2674_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2674_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2674_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2674_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2674_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2674_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2674_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2674_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2674_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2674_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2674_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2674_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2674_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2674_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2674\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x53_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x53\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x44_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x44\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U10_10_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U10_10\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U10_10_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U10_10\n",
      "Compiling module xil_defaultlib.conv2673\n",
      "Compiling module xil_defaultlib.Conv_7_conv1042\n",
      "Compiling module xil_defaultlib.Conv_7_accum1043\n",
      "Compiling module xil_defaultlib.conv_intr2672_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2672_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2672_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2672_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2672_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2672_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2672_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2672_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2672_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2672_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2672_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2672_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2672_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2672_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2672_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2672_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2672_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2672_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2672\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x54_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x54\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x45_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x45\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U11_11_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U11_11\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U11_11_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U11_11\n",
      "Compiling module xil_defaultlib.conv2671\n",
      "Compiling module xil_defaultlib.Conv_7_conv1044\n",
      "Compiling module xil_defaultlib.Conv_7_accum1045\n",
      "Compiling module xil_defaultlib.conv_intr2670_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2670_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2670_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2670_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2670_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2670_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2670_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2670_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2670_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2670_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2670_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2670_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2670_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2670_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2670_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2670_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2670_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2670_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2670\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x55_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x55\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x46_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x46\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U12_12_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U12_12\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U12_12_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U12_12\n",
      "Compiling module xil_defaultlib.conv2669\n",
      "Compiling module xil_defaultlib.Conv_7_conv1046\n",
      "Compiling module xil_defaultlib.Conv_7_accum1047\n",
      "Compiling module xil_defaultlib.conv_intr2668_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2668_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2668_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2668_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2668_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2668_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2668_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2668_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2668_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2668_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2668_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2668_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2668_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2668_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2668_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2668_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2668_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2668_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2668\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x56_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x56\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x47_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x47\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U13_13_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U13_13\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U13_13_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U13_13\n",
      "Compiling module xil_defaultlib.conv2667\n",
      "Compiling module xil_defaultlib.Conv_7_conv1048\n",
      "Compiling module xil_defaultlib.Conv_7_accum1049\n",
      "Compiling module xil_defaultlib.conv_intr2666_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2666_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2666_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2666_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2666_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2666_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2666_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2666_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2666_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2666_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2666_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2666_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2666_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2666_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2666_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2666_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2666_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2666_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2666\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x57_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x57\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x48_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x48\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U14_14_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U14_14\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U14_14_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U14_14\n",
      "Compiling module xil_defaultlib.conv2665\n",
      "Compiling module xil_defaultlib.Conv_7_conv1050\n",
      "Compiling module xil_defaultlib.Conv_7_accum1051\n",
      "Compiling module xil_defaultlib.conv_intr2664_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2664_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2664_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2664_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2664_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2664_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2664_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2664_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2664_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2664_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2664_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2664_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2664_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2664_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2664_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2664_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2664_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2664_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2664\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x58_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x58\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x49_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x49\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U15_15_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U15_15\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U15_15_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U15_15\n",
      "Compiling module xil_defaultlib.conv2663\n",
      "Compiling module xil_defaultlib.Conv_7_conv1052\n",
      "Compiling module xil_defaultlib.Conv_7_accum1053\n",
      "Compiling module xil_defaultlib.conv_intr2662_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2662_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2662_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2662_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2662_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2662_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2662_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2662_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2662_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2662_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2662_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2662_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2662_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2662_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2662_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2662_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2662_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2662_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2662\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x59_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x59\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x50_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x50\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U16_16_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U16_16\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U16_16_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U16_16\n",
      "Compiling module xil_defaultlib.conv2661\n",
      "Compiling module xil_defaultlib.Conv_7_conv1054\n",
      "Compiling module xil_defaultlib.Conv_7_accum1055\n",
      "Compiling module xil_defaultlib.conv_intr2660_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2660_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2660_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2660_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2660_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2660_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2660_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2660_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2660_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2660_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2660_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2660_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2660_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2660_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2660_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2660_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2660_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2660_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2660\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x60_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x60\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x51_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x51\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U17_17_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U17_17\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U17_17_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U17_17\n",
      "Compiling module xil_defaultlib.conv2659\n",
      "Compiling module xil_defaultlib.Conv_7_conv1056\n",
      "Compiling module xil_defaultlib.Conv_7_accum1057\n",
      "Compiling module xil_defaultlib.conv_intr2658_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2658_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2658_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2658_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2658_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2658_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2658_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2658_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2658_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2658_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2658_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2658_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2658_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2658_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2658_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2658_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2658_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2658_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2658\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x61_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x61\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x52_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x52\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U18_18_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U18_18\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U18_18_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U18_18\n",
      "Compiling module xil_defaultlib.conv2657\n",
      "Compiling module xil_defaultlib.Conv_7_conv1058\n",
      "Compiling module xil_defaultlib.Conv_7_accum1059\n",
      "Compiling module xil_defaultlib.conv_intr2656_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2656_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2656_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2656_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2656_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2656_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2656_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2656_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2656_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2656_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2656_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2656_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2656_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2656_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2656_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2656_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2656_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2656_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2656\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x62_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x62\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x53_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x53\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U19_19_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U19_19\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U19_19_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U19_19\n",
      "Compiling module xil_defaultlib.conv2655\n",
      "Compiling module xil_defaultlib.Conv_7_conv1060\n",
      "Compiling module xil_defaultlib.Conv_7_accum1061\n",
      "Compiling module xil_defaultlib.conv_intr2654_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2654_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2654_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2654_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2654_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2654_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2654_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2654_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2654_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2654_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2654_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2654_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2654_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2654_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2654_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2654_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2654_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2654_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2654\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x63_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x63\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x54_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x54\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U20_20_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U20_20\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U20_20_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U20_20\n",
      "Compiling module xil_defaultlib.conv2653\n",
      "Compiling module xil_defaultlib.Conv_7_conv1062\n",
      "Compiling module xil_defaultlib.Conv_7_accum1063\n",
      "Compiling module xil_defaultlib.conv_intr2652_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2652_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2652_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2652_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2652_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2652_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2652_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2652_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2652_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2652_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2652_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2652_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2652_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2652_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2652_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2652_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2652_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2652_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2652\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x64_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x64\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x55_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x55\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U21_21_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U21_21\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U21_21_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U21_21\n",
      "Compiling module xil_defaultlib.conv2651\n",
      "Compiling module xil_defaultlib.Conv_7_conv1064\n",
      "Compiling module xil_defaultlib.Conv_7_accum1065\n",
      "Compiling module xil_defaultlib.conv_intr2650_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2650_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2650_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2650_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2650_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2650_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2650_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2650_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2650_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2650_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2650_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2650_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2650_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2650_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2650_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2650_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2650_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2650_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2650\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x65_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x65\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x56_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x56\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U22_22_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U22_22\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U22_22_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U22_22\n",
      "Compiling module xil_defaultlib.conv2649\n",
      "Compiling module xil_defaultlib.Conv_7_conv1066\n",
      "Compiling module xil_defaultlib.Conv_7_accum1067\n",
      "Compiling module xil_defaultlib.conv_intr2648_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2648_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2648_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2648_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2648_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2648_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2648_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2648_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2648_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2648_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2648_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2648_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2648_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2648_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2648_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2648_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2648_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2648_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2648\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x66_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x66\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x57_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x57\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U23_23_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U23_23\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U23_23_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U23_23\n",
      "Compiling module xil_defaultlib.conv2647\n",
      "Compiling module xil_defaultlib.Conv_7_conv1068\n",
      "Compiling module xil_defaultlib.Conv_7_accum1069\n",
      "Compiling module xil_defaultlib.conv_intr2646_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2646_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2646_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2646_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2646_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2646_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2646_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2646_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2646_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2646_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2646_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2646_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2646_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2646_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2646_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2646_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2646_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2646_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2646\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x67_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x67\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x58_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x58\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U24_24_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U24_24\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U24_24_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U24_24\n",
      "Compiling module xil_defaultlib.conv2645\n",
      "Compiling module xil_defaultlib.Conv_7_conv1070\n",
      "Compiling module xil_defaultlib.Conv_7_accum1071\n",
      "Compiling module xil_defaultlib.conv_intr2644_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2644_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2644_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2644_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2644_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2644_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2644_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2644_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2644_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2644_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2644_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2644_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2644_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2644_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2644_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2644_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2644_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2644_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2644\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x68_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x68\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x59_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x59\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U25_25_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U25_25\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U25_25_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U25_25\n",
      "Compiling module xil_defaultlib.conv2643\n",
      "Compiling module xil_defaultlib.Conv_7_conv1072\n",
      "Compiling module xil_defaultlib.Conv_7_accum1073\n",
      "Compiling module xil_defaultlib.conv_intr2642_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2642_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2642_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2642_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2642_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2642_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2642_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2642_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2642_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2642_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2642_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2642_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2642_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2642_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2642_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2642_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2642_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2642_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2642\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x69_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x69\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x60_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x60\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U26_26_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U26_26\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U26_26_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U26_26\n",
      "Compiling module xil_defaultlib.conv2641\n",
      "Compiling module xil_defaultlib.Conv_7_conv1074\n",
      "Compiling module xil_defaultlib.Conv_7_accum1075\n",
      "Compiling module xil_defaultlib.conv_intr2640_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2640_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2640_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2640_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2640_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2640_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2640_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2640_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2640_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2640_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2640_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2640_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2640_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2640_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2640_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2640_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2640_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2640_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2640\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x70_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x70\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x61_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x61\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U27_27_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U27_27\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U27_27_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U27_27\n",
      "Compiling module xil_defaultlib.conv2639\n",
      "Compiling module xil_defaultlib.Conv_7_conv1076\n",
      "Compiling module xil_defaultlib.Conv_7_accum1077\n",
      "Compiling module xil_defaultlib.conv_intr2638_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2638_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2638_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2638_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2638_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2638_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2638_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2638_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2638_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2638_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2638_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2638_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2638_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2638_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2638_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2638_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2638_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2638_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2638\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x71_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x71\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x62_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x62\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U28_28_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U28_28\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U28_28_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U28_28\n",
      "Compiling module xil_defaultlib.conv2637\n",
      "Compiling module xil_defaultlib.Conv_7_conv1078\n",
      "Compiling module xil_defaultlib.Conv_7_accum1079\n",
      "Compiling module xil_defaultlib.conv_intr2636_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2636_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2636_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2636_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2636_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2636_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2636_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2636_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2636_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2636_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2636_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2636_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2636_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2636_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2636_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2636_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2636_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2636_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2636\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x72_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x72\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x63_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x63\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U29_29_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U29_29\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U29_29_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U29_29\n",
      "Compiling module xil_defaultlib.conv2635\n",
      "Compiling module xil_defaultlib.Conv_7_conv1080\n",
      "Compiling module xil_defaultlib.Conv_7_accum1081\n",
      "Compiling module xil_defaultlib.conv_intr2634_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2634_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2634_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2634_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2634_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2634_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2634_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2634_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2634_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2634_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2634_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2634_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2634_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2634_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2634_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2634_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2634_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2634_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2634\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x73_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x73\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x64_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x64\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U30_30_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U30_30\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U30_30_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U30_30\n",
      "Compiling module xil_defaultlib.conv2633\n",
      "Compiling module xil_defaultlib.Conv_7_conv1082\n",
      "Compiling module xil_defaultlib.Conv_7_accum1083\n",
      "Compiling module xil_defaultlib.conv_intr2632_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2632_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2632_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2632_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2632_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2632_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2632_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2632_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2632_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2632_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2632_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2632_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2632_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2632_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2632_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2632_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2632_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2632_Conv_7_weights_V_0...\n",
      "Compiling module xil_defaultlib.conv_intr2632\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x74_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x74\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x65_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x65\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U31_31_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_4_U31_31\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U31_31_shif...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_4_U31_31\n",
      "Compiling module xil_defaultlib.conv2631\n",
      "Compiling module xil_defaultlib.Conv_7_conv1084\n",
      "Compiling module xil_defaultlib.Conv_7_accum1085\n",
      "Compiling module xil_defaultlib.glue_4\n",
      "Compiling module xil_defaultlib.Conv_7_glue\n",
      "Compiling module xil_defaultlib.bias_3_Conv_7_biases_V_0_rom\n",
      "Compiling module xil_defaultlib.bias_3_Conv_7_biases_V_0(DataWid...\n",
      "Compiling module xil_defaultlib.bias_3\n",
      "Compiling module xil_defaultlib.Conv_7_bias1086\n",
      "Compiling module xil_defaultlib.bias2745_Conv_7_biases_V_1_rom\n",
      "Compiling module xil_defaultlib.bias2745_Conv_7_biases_V_1(DataW...\n",
      "Compiling module xil_defaultlib.bias2745\n",
      "Compiling module xil_defaultlib.Conv_7_bias1087\n",
      "Compiling module xil_defaultlib.bias2744_Conv_7_biases_V_2_rom\n",
      "Compiling module xil_defaultlib.bias2744_Conv_7_biases_V_2(DataW...\n",
      "Compiling module xil_defaultlib.bias2744\n",
      "Compiling module xil_defaultlib.Conv_7_bias1088\n",
      "Compiling module xil_defaultlib.bias2743_Conv_7_biases_V_3_rom\n",
      "Compiling module xil_defaultlib.bias2743_Conv_7_biases_V_3(DataW...\n",
      "Compiling module xil_defaultlib.bias2743\n",
      "Compiling module xil_defaultlib.Conv_7_bias1089\n",
      "Compiling module xil_defaultlib.bias2742_Conv_7_biases_V_4_rom\n",
      "Compiling module xil_defaultlib.bias2742_Conv_7_biases_V_4(DataW...\n",
      "Compiling module xil_defaultlib.bias2742\n",
      "Compiling module xil_defaultlib.Conv_7_bias1090\n",
      "Compiling module xil_defaultlib.bias2741_Conv_7_biases_V_5_rom\n",
      "Compiling module xil_defaultlib.bias2741_Conv_7_biases_V_5(DataW...\n",
      "Compiling module xil_defaultlib.bias2741\n",
      "Compiling module xil_defaultlib.Conv_7_bias1091\n",
      "Compiling module xil_defaultlib.bias2740_Conv_7_biases_V_6_rom\n",
      "Compiling module xil_defaultlib.bias2740_Conv_7_biases_V_6(DataW...\n",
      "Compiling module xil_defaultlib.bias2740\n",
      "Compiling module xil_defaultlib.Conv_7_bias1092\n",
      "Compiling module xil_defaultlib.bias2739_Conv_7_biases_V_7_rom\n",
      "Compiling module xil_defaultlib.bias2739_Conv_7_biases_V_7(DataW...\n",
      "Compiling module xil_defaultlib.bias2739\n",
      "Compiling module xil_defaultlib.Conv_7_bias1093\n",
      "Compiling module xil_defaultlib.bias2738_Conv_7_biases_V_8_rom\n",
      "Compiling module xil_defaultlib.bias2738_Conv_7_biases_V_8(DataW...\n",
      "Compiling module xil_defaultlib.bias2738\n",
      "Compiling module xil_defaultlib.Conv_7_bias1094\n",
      "Compiling module xil_defaultlib.bias2737_Conv_7_biases_V_9_rom\n",
      "Compiling module xil_defaultlib.bias2737_Conv_7_biases_V_9(DataW...\n",
      "Compiling module xil_defaultlib.bias2737\n",
      "Compiling module xil_defaultlib.Conv_7_bias1095\n",
      "Compiling module xil_defaultlib.bias2736_Conv_7_biases_V_10_rom\n",
      "Compiling module xil_defaultlib.bias2736_Conv_7_biases_V_10(Data...\n",
      "Compiling module xil_defaultlib.bias2736\n",
      "Compiling module xil_defaultlib.Conv_7_bias1096\n",
      "Compiling module xil_defaultlib.bias2735_Conv_7_biases_V_11_rom\n",
      "Compiling module xil_defaultlib.bias2735_Conv_7_biases_V_11(Data...\n",
      "Compiling module xil_defaultlib.bias2735\n",
      "Compiling module xil_defaultlib.Conv_7_bias1097\n",
      "Compiling module xil_defaultlib.bias2734_Conv_7_biases_V_12_rom\n",
      "Compiling module xil_defaultlib.bias2734_Conv_7_biases_V_12(Data...\n",
      "Compiling module xil_defaultlib.bias2734\n",
      "Compiling module xil_defaultlib.Conv_7_bias1098\n",
      "Compiling module xil_defaultlib.bias2733_Conv_7_biases_V_13_rom\n",
      "Compiling module xil_defaultlib.bias2733_Conv_7_biases_V_13(Data...\n",
      "Compiling module xil_defaultlib.bias2733\n",
      "Compiling module xil_defaultlib.Conv_7_bias1099\n",
      "Compiling module xil_defaultlib.bias2732_Conv_7_biases_V_14_rom\n",
      "Compiling module xil_defaultlib.bias2732_Conv_7_biases_V_14(Data...\n",
      "Compiling module xil_defaultlib.bias2732\n",
      "Compiling module xil_defaultlib.Conv_7_bias1100\n",
      "Compiling module xil_defaultlib.bias2731_Conv_7_biases_V_15_rom\n",
      "Compiling module xil_defaultlib.bias2731_Conv_7_biases_V_15(Data...\n",
      "Compiling module xil_defaultlib.bias2731\n",
      "Compiling module xil_defaultlib.Conv_7_bias1101\n",
      "Compiling module xil_defaultlib.bias2730_Conv_7_biases_V_16_rom\n",
      "Compiling module xil_defaultlib.bias2730_Conv_7_biases_V_16(Data...\n",
      "Compiling module xil_defaultlib.bias2730\n",
      "Compiling module xil_defaultlib.Conv_7_bias1102\n",
      "Compiling module xil_defaultlib.bias2729_Conv_7_biases_V_17_rom\n",
      "Compiling module xil_defaultlib.bias2729_Conv_7_biases_V_17(Data...\n",
      "Compiling module xil_defaultlib.bias2729\n",
      "Compiling module xil_defaultlib.Conv_7_bias1103\n",
      "Compiling module xil_defaultlib.bias2728_Conv_7_biases_V_18_rom\n",
      "Compiling module xil_defaultlib.bias2728_Conv_7_biases_V_18(Data...\n",
      "Compiling module xil_defaultlib.bias2728\n",
      "Compiling module xil_defaultlib.Conv_7_bias1104\n",
      "Compiling module xil_defaultlib.bias2727_Conv_7_biases_V_19_rom\n",
      "Compiling module xil_defaultlib.bias2727_Conv_7_biases_V_19(Data...\n",
      "Compiling module xil_defaultlib.bias2727\n",
      "Compiling module xil_defaultlib.Conv_7_bias1105\n",
      "Compiling module xil_defaultlib.bias2726_Conv_7_biases_V_20_rom\n",
      "Compiling module xil_defaultlib.bias2726_Conv_7_biases_V_20(Data...\n",
      "Compiling module xil_defaultlib.bias2726\n",
      "Compiling module xil_defaultlib.Conv_7_bias1106\n",
      "Compiling module xil_defaultlib.bias2725_Conv_7_biases_V_21_rom\n",
      "Compiling module xil_defaultlib.bias2725_Conv_7_biases_V_21(Data...\n",
      "Compiling module xil_defaultlib.bias2725\n",
      "Compiling module xil_defaultlib.Conv_7_bias1107\n",
      "Compiling module xil_defaultlib.bias2724_Conv_7_biases_V_22_rom\n",
      "Compiling module xil_defaultlib.bias2724_Conv_7_biases_V_22(Data...\n",
      "Compiling module xil_defaultlib.bias2724\n",
      "Compiling module xil_defaultlib.Conv_7_bias1108\n",
      "Compiling module xil_defaultlib.bias2723_Conv_7_biases_V_23_rom\n",
      "Compiling module xil_defaultlib.bias2723_Conv_7_biases_V_23(Data...\n",
      "Compiling module xil_defaultlib.bias2723\n",
      "Compiling module xil_defaultlib.Conv_7_bias1109\n",
      "Compiling module xil_defaultlib.bias2722_Conv_7_biases_V_24_rom\n",
      "Compiling module xil_defaultlib.bias2722_Conv_7_biases_V_24(Data...\n",
      "Compiling module xil_defaultlib.bias2722\n",
      "Compiling module xil_defaultlib.Conv_7_bias1110\n",
      "Compiling module xil_defaultlib.bias2721_Conv_7_biases_V_25_rom\n",
      "Compiling module xil_defaultlib.bias2721_Conv_7_biases_V_25(Data...\n",
      "Compiling module xil_defaultlib.bias2721\n",
      "Compiling module xil_defaultlib.Conv_7_bias1111\n",
      "Compiling module xil_defaultlib.bias2720_Conv_7_biases_V_26_rom\n",
      "Compiling module xil_defaultlib.bias2720_Conv_7_biases_V_26(Data...\n",
      "Compiling module xil_defaultlib.bias2720\n",
      "Compiling module xil_defaultlib.Conv_7_bias1112\n",
      "Compiling module xil_defaultlib.bias2719_Conv_7_biases_V_27_rom\n",
      "Compiling module xil_defaultlib.bias2719_Conv_7_biases_V_27(Data...\n",
      "Compiling module xil_defaultlib.bias2719\n",
      "Compiling module xil_defaultlib.Conv_7_bias1113\n",
      "Compiling module xil_defaultlib.bias2718_Conv_7_biases_V_28_rom\n",
      "Compiling module xil_defaultlib.bias2718_Conv_7_biases_V_28(Data...\n",
      "Compiling module xil_defaultlib.bias2718\n",
      "Compiling module xil_defaultlib.Conv_7_bias1114\n",
      "Compiling module xil_defaultlib.bias2717_Conv_7_biases_V_29_rom\n",
      "Compiling module xil_defaultlib.bias2717_Conv_7_biases_V_29(Data...\n",
      "Compiling module xil_defaultlib.bias2717\n",
      "Compiling module xil_defaultlib.Conv_7_bias1115\n",
      "Compiling module xil_defaultlib.bias2716_Conv_7_biases_V_30_rom\n",
      "Compiling module xil_defaultlib.bias2716_Conv_7_biases_V_30(Data...\n",
      "Compiling module xil_defaultlib.bias2716\n",
      "Compiling module xil_defaultlib.Conv_7_bias1116\n",
      "Compiling module xil_defaultlib.bias2715_Conv_7_biases_V_31_rom\n",
      "Compiling module xil_defaultlib.bias2715_Conv_7_biases_V_31(Data...\n",
      "Compiling module xil_defaultlib.bias2715\n",
      "Compiling module xil_defaultlib.Conv_7_bias1117\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x75_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x75\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x66_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x66\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_fork1021_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_fork1021_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1022_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1022_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1024_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1024_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1026_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1026_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1028_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1028_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1030_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1030_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1032_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1032_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1034_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1034_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1036_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1036_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1038_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1038_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1040_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1040_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1042_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1042_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1044_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1044_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1046_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1046_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1048_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1048_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1050_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1050_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1052_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1052_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1054_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1054_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1056_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1056_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1058_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1058_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1060_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1060_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1062_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1062_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1064_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1064_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1066_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1066_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1068_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1068_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1070_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1070_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1072_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1072_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1074_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1074_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1076_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1076_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1078_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1078_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1080_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1080_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1082_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1082_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1084_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_conv1084_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1023_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1023_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_glue_U0_shiftRe...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_glue_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1025_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1025_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1027_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1027_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1029_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1029_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1031_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1031_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1033_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1033_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1035_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1035_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1037_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1037_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1039_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1039_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1041_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1041_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1043_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1043_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1045_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1045_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1047_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1047_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1049_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1049_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1051_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1051_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1053_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1053_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1055_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1055_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1057_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1057_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1059_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1059_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1061_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1061_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1063_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1063_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1065_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1065_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1067_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1067_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1069_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1069_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1071_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1071_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1073_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1073_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1075_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1075_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1077_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1077_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1079_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1079_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1081_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1081_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1083_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1083_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1085_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_accum1085_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1086_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1086_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1087_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1087_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1088_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1088_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1089_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1089_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1090_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1090_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1091_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1091_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1092_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1092_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1093_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1093_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1094_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1094_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1095_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1095_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1096_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1096_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1097_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1097_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1098_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1098_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1099_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1099_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1100_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1100_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1101_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1101_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1102_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1102_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1103_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1103_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1104_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1104_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1105_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1105_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1106_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1106_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1107_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1107_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1108_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1108_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1109_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1109_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1110_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1110_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1111_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1111_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1112_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1112_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1113_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1113_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1114_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1114_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1115_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1115_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1116_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1116_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1117_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_bias1117_U0\n",
      "Compiling module xil_defaultlib.Conv_7\n",
      "Compiling module xil_defaultlib.squeeze_in_4\n",
      "Compiling module xil_defaultlib.squeeze_out_3\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x76_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x76\n",
      "Compiling module xil_defaultlib.start_for_squeeze_out_3_U0_shift...\n",
      "Compiling module xil_defaultlib.start_for_squeeze_out_3_U0\n",
      "Compiling module xil_defaultlib.squeeze_4\n",
      "Compiling module xil_defaultlib.Conv_7_squeeze_Relu_1_s\n",
      "Compiling module xil_defaultlib.Relu_8_relu\n",
      "Compiling module xil_defaultlib.Relu_8\n",
      "Compiling module xil_defaultlib.fifo_w16_d2049_B_x\n",
      "Compiling module xil_defaultlib.fifo_w16_d129_B_x\n",
      "Compiling module xil_defaultlib.sliding_window_line_6\n",
      "Compiling module xil_defaultlib.sliding_window_out_6\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x77_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x77\n",
      "Compiling module xil_defaultlib.start_for_sliding_window_out_6_U...\n",
      "Compiling module xil_defaultlib.start_for_sliding_window_out_6_U...\n",
      "Compiling module xil_defaultlib.sliding_window_6\n",
      "Compiling module xil_defaultlib.MaxPool_9_sliding_wi\n",
      "Compiling module xil_defaultlib.pool\n",
      "Compiling module xil_defaultlib.MaxPool_9_pool1119\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x78_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x78\n",
      "Compiling module xil_defaultlib.start_for_MaxPool_9_pool1119_U0_...\n",
      "Compiling module xil_defaultlib.start_for_MaxPool_9_pool1119_U0\n",
      "Compiling module xil_defaultlib.MaxPool_9\n",
      "Compiling module xil_defaultlib.fifo_w16_d1281_B\n",
      "Compiling module xil_defaultlib.fifo_w16_d129_B_x0\n",
      "Compiling module xil_defaultlib.sliding_window_line_s\n",
      "Compiling module xil_defaultlib.sliding_window_out\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x79_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x79\n",
      "Compiling module xil_defaultlib.start_for_sliding_window_out_U0_...\n",
      "Compiling module xil_defaultlib.start_for_sliding_window_out_U0\n",
      "Compiling module xil_defaultlib.sliding_window\n",
      "Compiling module xil_defaultlib.Conv_10_sliding_wind\n",
      "Compiling module xil_defaultlib.fork_r\n",
      "Compiling module xil_defaultlib.Conv_10_fork1121\n",
      "Compiling module xil_defaultlib.conv_intr\n",
      "Compiling module xil_defaultlib.conv_mul\n",
      "Compiling module xil_defaultlib.conv_acc\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x80_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x80\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x67_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x67\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U0_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U0\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U0_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U0\n",
      "Compiling module xil_defaultlib.conv\n",
      "Compiling module xil_defaultlib.Conv_10_conv1122\n",
      "Compiling module xil_defaultlib.accum_reorder\n",
      "Compiling module xil_defaultlib.accum_accumulate\n",
      "Compiling module xil_defaultlib.fifo_w32_d138_A_x\n",
      "Compiling module xil_defaultlib.start_for_accum_accumulate_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_accum_accumulate_U0\n",
      "Compiling module xil_defaultlib.accum\n",
      "Compiling module xil_defaultlib.Conv_10_accum1123\n",
      "Compiling module xil_defaultlib.conv_intr2570\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x81_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x81\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x68_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x68\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U1_1_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U1_1\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U1_1_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U1_1\n",
      "Compiling module xil_defaultlib.conv2569\n",
      "Compiling module xil_defaultlib.Conv_10_conv1124\n",
      "Compiling module xil_defaultlib.Conv_10_accum1125\n",
      "Compiling module xil_defaultlib.conv_intr2568\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x82_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x82\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x69_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x69\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U2_2_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U2_2\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U2_2_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U2_2\n",
      "Compiling module xil_defaultlib.conv2567\n",
      "Compiling module xil_defaultlib.Conv_10_conv1126\n",
      "Compiling module xil_defaultlib.Conv_10_accum1127\n",
      "Compiling module xil_defaultlib.conv_intr2566\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x83_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x83\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x70_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x70\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U3_3_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U3_3\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U3_3_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U3_3\n",
      "Compiling module xil_defaultlib.conv2565\n",
      "Compiling module xil_defaultlib.Conv_10_conv1128\n",
      "Compiling module xil_defaultlib.Conv_10_accum1129\n",
      "Compiling module xil_defaultlib.conv_intr2564\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x84_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x84\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x71_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x71\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U4_4_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U4_4\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U4_4_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U4_4\n",
      "Compiling module xil_defaultlib.conv2563\n",
      "Compiling module xil_defaultlib.Conv_10_conv1130\n",
      "Compiling module xil_defaultlib.Conv_10_accum1131\n",
      "Compiling module xil_defaultlib.conv_intr2562\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x85_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x85\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x72_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x72\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U5_5_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U5_5\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U5_5_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U5_5\n",
      "Compiling module xil_defaultlib.conv2561\n",
      "Compiling module xil_defaultlib.Conv_10_conv1132\n",
      "Compiling module xil_defaultlib.Conv_10_accum1133\n",
      "Compiling module xil_defaultlib.conv_intr2560\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x86_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x86\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x73_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x73\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U6_6_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U6_6\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U6_6_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U6_6\n",
      "Compiling module xil_defaultlib.conv2559\n",
      "Compiling module xil_defaultlib.Conv_10_conv1134\n",
      "Compiling module xil_defaultlib.Conv_10_accum1135\n",
      "Compiling module xil_defaultlib.conv_intr2558\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x87_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x87\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x74_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x74\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U7_7_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U7_7\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U7_7_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U7_7\n",
      "Compiling module xil_defaultlib.conv2557\n",
      "Compiling module xil_defaultlib.Conv_10_conv1136\n",
      "Compiling module xil_defaultlib.Conv_10_accum1137\n",
      "Compiling module xil_defaultlib.conv_intr2556\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x88_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x88\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x75_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x75\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U8_8_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U8_8\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U8_8_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U8_8\n",
      "Compiling module xil_defaultlib.conv2555\n",
      "Compiling module xil_defaultlib.Conv_10_conv1138\n",
      "Compiling module xil_defaultlib.Conv_10_accum1139\n",
      "Compiling module xil_defaultlib.conv_intr2554\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x89_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x89\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x76_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x76\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U9_9_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U9_9\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U9_9_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U9_9\n",
      "Compiling module xil_defaultlib.conv2553\n",
      "Compiling module xil_defaultlib.Conv_10_conv1140\n",
      "Compiling module xil_defaultlib.Conv_10_accum1141\n",
      "Compiling module xil_defaultlib.conv_intr2552\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x90_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x90\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x77_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x77\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U10_10_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U10_10\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U10_10_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U10_10\n",
      "Compiling module xil_defaultlib.conv2551\n",
      "Compiling module xil_defaultlib.Conv_10_conv1142\n",
      "Compiling module xil_defaultlib.Conv_10_accum1143\n",
      "Compiling module xil_defaultlib.conv_intr2550\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x91_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x91\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x78_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x78\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U11_11_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U11_11\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U11_11_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U11_11\n",
      "Compiling module xil_defaultlib.conv2549\n",
      "Compiling module xil_defaultlib.Conv_10_conv1144\n",
      "Compiling module xil_defaultlib.Conv_10_accum1145\n",
      "Compiling module xil_defaultlib.conv_intr2548\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x92_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x92\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x79_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x79\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U12_12_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U12_12\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U12_12_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U12_12\n",
      "Compiling module xil_defaultlib.conv2547\n",
      "Compiling module xil_defaultlib.Conv_10_conv1146\n",
      "Compiling module xil_defaultlib.Conv_10_accum1147\n",
      "Compiling module xil_defaultlib.conv_intr2546\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x93_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x93\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x80_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x80\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U13_13_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U13_13\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U13_13_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U13_13\n",
      "Compiling module xil_defaultlib.conv2545\n",
      "Compiling module xil_defaultlib.Conv_10_conv1148\n",
      "Compiling module xil_defaultlib.Conv_10_accum1149\n",
      "Compiling module xil_defaultlib.conv_intr2544\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x94_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x94\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x81_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x81\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U14_14_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U14_14\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U14_14_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U14_14\n",
      "Compiling module xil_defaultlib.conv2543\n",
      "Compiling module xil_defaultlib.Conv_10_conv1150\n",
      "Compiling module xil_defaultlib.Conv_10_accum1151\n",
      "Compiling module xil_defaultlib.conv_intr2542\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x95_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x95\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x82_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x82\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U15_15_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U15_15\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U15_15_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U15_15\n",
      "Compiling module xil_defaultlib.conv2541\n",
      "Compiling module xil_defaultlib.Conv_10_conv1152\n",
      "Compiling module xil_defaultlib.Conv_10_accum1153\n",
      "Compiling module xil_defaultlib.glue\n",
      "Compiling module xil_defaultlib.Conv_10_glue\n",
      "Compiling module xil_defaultlib.bias_Conv_10_biases_V_0_rom\n",
      "Compiling module xil_defaultlib.bias_Conv_10_biases_V_0(DataWidt...\n",
      "Compiling module xil_defaultlib.bias\n",
      "Compiling module xil_defaultlib.Conv_10_bias1154\n",
      "Compiling module xil_defaultlib.bias2760_Conv_10_biases_V_1_rom\n",
      "Compiling module xil_defaultlib.bias2760_Conv_10_biases_V_1(Data...\n",
      "Compiling module xil_defaultlib.bias2760\n",
      "Compiling module xil_defaultlib.Conv_10_bias1155\n",
      "Compiling module xil_defaultlib.bias2759_Conv_10_biases_V_2_rom\n",
      "Compiling module xil_defaultlib.bias2759_Conv_10_biases_V_2(Data...\n",
      "Compiling module xil_defaultlib.bias2759\n",
      "Compiling module xil_defaultlib.Conv_10_bias1156\n",
      "Compiling module xil_defaultlib.bias2758_Conv_10_biases_V_3_rom\n",
      "Compiling module xil_defaultlib.bias2758_Conv_10_biases_V_3(Data...\n",
      "Compiling module xil_defaultlib.bias2758\n",
      "Compiling module xil_defaultlib.Conv_10_bias1157\n",
      "Compiling module xil_defaultlib.bias2757_Conv_10_biases_V_4_rom\n",
      "Compiling module xil_defaultlib.bias2757_Conv_10_biases_V_4(Data...\n",
      "Compiling module xil_defaultlib.bias2757\n",
      "Compiling module xil_defaultlib.Conv_10_bias1158\n",
      "Compiling module xil_defaultlib.bias2756_Conv_10_biases_V_5_rom\n",
      "Compiling module xil_defaultlib.bias2756_Conv_10_biases_V_5(Data...\n",
      "Compiling module xil_defaultlib.bias2756\n",
      "Compiling module xil_defaultlib.Conv_10_bias1159\n",
      "Compiling module xil_defaultlib.bias2755_Conv_10_biases_V_6_rom\n",
      "Compiling module xil_defaultlib.bias2755_Conv_10_biases_V_6(Data...\n",
      "Compiling module xil_defaultlib.bias2755\n",
      "Compiling module xil_defaultlib.Conv_10_bias1160\n",
      "Compiling module xil_defaultlib.bias2754_Conv_10_biases_V_7_rom\n",
      "Compiling module xil_defaultlib.bias2754_Conv_10_biases_V_7(Data...\n",
      "Compiling module xil_defaultlib.bias2754\n",
      "Compiling module xil_defaultlib.Conv_10_bias1161\n",
      "Compiling module xil_defaultlib.bias2753_Conv_10_biases_V_8_rom\n",
      "Compiling module xil_defaultlib.bias2753_Conv_10_biases_V_8(Data...\n",
      "Compiling module xil_defaultlib.bias2753\n",
      "Compiling module xil_defaultlib.Conv_10_bias1162\n",
      "Compiling module xil_defaultlib.bias2752_Conv_10_biases_V_9_rom\n",
      "Compiling module xil_defaultlib.bias2752_Conv_10_biases_V_9(Data...\n",
      "Compiling module xil_defaultlib.bias2752\n",
      "Compiling module xil_defaultlib.Conv_10_bias1163\n",
      "Compiling module xil_defaultlib.bias2751_Conv_10_biases_V_10_rom\n",
      "Compiling module xil_defaultlib.bias2751_Conv_10_biases_V_10(Dat...\n",
      "Compiling module xil_defaultlib.bias2751\n",
      "Compiling module xil_defaultlib.Conv_10_bias1164\n",
      "Compiling module xil_defaultlib.bias2750_Conv_10_biases_V_11_rom\n",
      "Compiling module xil_defaultlib.bias2750_Conv_10_biases_V_11(Dat...\n",
      "Compiling module xil_defaultlib.bias2750\n",
      "Compiling module xil_defaultlib.Conv_10_bias1165\n",
      "Compiling module xil_defaultlib.bias2749_Conv_10_biases_V_12_rom\n",
      "Compiling module xil_defaultlib.bias2749_Conv_10_biases_V_12(Dat...\n",
      "Compiling module xil_defaultlib.bias2749\n",
      "Compiling module xil_defaultlib.Conv_10_bias1166\n",
      "Compiling module xil_defaultlib.bias2748_Conv_10_biases_V_13_rom\n",
      "Compiling module xil_defaultlib.bias2748_Conv_10_biases_V_13(Dat...\n",
      "Compiling module xil_defaultlib.bias2748\n",
      "Compiling module xil_defaultlib.Conv_10_bias1167\n",
      "Compiling module xil_defaultlib.bias2747_Conv_10_biases_V_14_rom\n",
      "Compiling module xil_defaultlib.bias2747_Conv_10_biases_V_14(Dat...\n",
      "Compiling module xil_defaultlib.bias2747\n",
      "Compiling module xil_defaultlib.Conv_10_bias1168\n",
      "Compiling module xil_defaultlib.bias2746_Conv_10_biases_V_15_rom\n",
      "Compiling module xil_defaultlib.bias2746_Conv_10_biases_V_15(Dat...\n",
      "Compiling module xil_defaultlib.bias2746\n",
      "Compiling module xil_defaultlib.Conv_10_bias1169\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x96_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x96\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x83_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_x83\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_fork1121_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_fork1121_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_conv1122_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_conv1122_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_conv1124_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_conv1124_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_conv1126_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_conv1126_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_conv1128_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_conv1128_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_conv1130_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_conv1130_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_conv1132_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_conv1132_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_conv1134_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_conv1134_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_conv1136_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_conv1136_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_conv1138_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_conv1138_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_conv1140_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_conv1140_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_conv1142_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_conv1142_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_conv1144_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_conv1144_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_conv1146_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_conv1146_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_conv1148_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_conv1148_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_conv1150_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_conv1150_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_conv1152_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_conv1152_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_accum1123_U0_s...\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_accum1123_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_glue_U0_shiftR...\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_glue_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_accum1125_U0_s...\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_accum1125_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_accum1127_U0_s...\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_accum1127_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_accum1129_U0_s...\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_accum1129_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_accum1131_U0_s...\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_accum1131_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_accum1133_U0_s...\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_accum1133_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_accum1135_U0_s...\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_accum1135_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_accum1137_U0_s...\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_accum1137_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_accum1139_U0_s...\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_accum1139_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_accum1141_U0_s...\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_accum1141_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_accum1143_U0_s...\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_accum1143_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_accum1145_U0_s...\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_accum1145_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_accum1147_U0_s...\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_accum1147_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_accum1149_U0_s...\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_accum1149_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_accum1151_U0_s...\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_accum1151_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_accum1153_U0_s...\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_accum1153_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_bias1154_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_bias1154_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_bias1155_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_bias1155_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_bias1156_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_bias1156_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_bias1157_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_bias1157_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_bias1158_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_bias1158_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_bias1159_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_bias1159_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_bias1160_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_bias1160_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_bias1161_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_bias1161_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_bias1162_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_bias1162_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_bias1163_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_bias1163_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_bias1164_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_bias1164_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_bias1165_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_bias1165_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_bias1166_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_bias1166_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_bias1167_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_bias1167_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_bias1168_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_bias1168_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_bias1169_U0_sh...\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_bias1169_U0\n",
      "Compiling module xil_defaultlib.Conv_10\n",
      "Compiling module xil_defaultlib.squeeze_in\n",
      "Compiling module xil_defaultlib.squeeze_out\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x97_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x97\n",
      "Compiling module xil_defaultlib.start_for_squeeze_out_U0_shiftRe...\n",
      "Compiling module xil_defaultlib.start_for_squeeze_out_U0\n",
      "Compiling module xil_defaultlib.squeeze\n",
      "Compiling module xil_defaultlib.squeeze_Conv_10\n",
      "Compiling module xil_defaultlib.mem_write\n",
      "Compiling module xil_defaultlib.fifo_w16_d256_A_x\n",
      "Compiling module xil_defaultlib.fifo_w32_d18_A_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d18_A\n",
      "Compiling module xil_defaultlib.fifo_w29_d18_A_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w29_d18_A\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x98_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x98\n",
      "Compiling module xil_defaultlib.start_for_Conv_0_U0_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_Conv_0_U0\n",
      "Compiling module xil_defaultlib.start_for_mem_write_U0_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_mem_write_U0\n",
      "Compiling module xil_defaultlib.start_for_Relu_1_U0_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_Relu_1_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_U0_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_squeeze_Relu_1_...\n",
      "Compiling module xil_defaultlib.start_for_Conv_2_squeeze_Relu_1_...\n",
      "Compiling module xil_defaultlib.start_for_Relu_3_U0_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_Relu_3_U0\n",
      "Compiling module xil_defaultlib.start_for_MaxPool_4_U0_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_MaxPool_4_U0\n",
      "Compiling module xil_defaultlib.start_for_MaxPool_4_squeeze_Co_2...\n",
      "Compiling module xil_defaultlib.start_for_MaxPool_4_squeeze_Co_2...\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_U0_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_squeeze_Relu_1_...\n",
      "Compiling module xil_defaultlib.start_for_Conv_5_squeeze_Relu_1_...\n",
      "Compiling module xil_defaultlib.start_for_Relu_6_U0_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_Relu_6_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_U0_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_squeeze_Relu_1_...\n",
      "Compiling module xil_defaultlib.start_for_Conv_7_squeeze_Relu_1_...\n",
      "Compiling module xil_defaultlib.start_for_Relu_8_U0_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_Relu_8_U0\n",
      "Compiling module xil_defaultlib.start_for_MaxPool_9_U0_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_MaxPool_9_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_U0_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_Conv_10_U0\n",
      "Compiling module xil_defaultlib.start_for_squeeze_Conv_10_U0_shi...\n",
      "Compiling module xil_defaultlib.start_for_squeeze_Conv_10_U0\n",
      "Compiling module xil_defaultlib.process_r\n",
      "Compiling module xil_defaultlib.mem_read\n",
      "Compiling module xil_defaultlib.weights_reloading\n",
      "Compiling module xil_defaultlib.fifo_w16_d256_A\n",
      "Compiling module xil_defaultlib.start_for_weights_reloading_U0_s...\n",
      "Compiling module xil_defaultlib.start_for_weights_reloading_U0\n",
      "Compiling module xil_defaultlib.reload_weights\n",
      "Compiling module xil_defaultlib.Block_proc\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip\n",
      "Compiling module xil_defaultlib.AESL_axi_master_fpgaconvnet_port...\n",
      "Compiling module xil_defaultlib.AESL_axi_master_fpgaconvnet_port...\n",
      "Compiling module xil_defaultlib.AESL_axi_master_fpgaconvnet_port...\n",
      "Compiling module xil_defaultlib.AESL_axi_slave_ctrl\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detector_1\n",
      "Compiling module xil_defaultlib.apatb_fpgaconvnet_ip_top\n",
      "Compiling module work.glbl\n",
      "Built simulation snapshot fpgaconvnet_ip\n",
      "\n",
      "****** Webtalk v2019.1 (64-bit)\n",
      "  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019\n",
      "  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/xsim.dir/fpgaconvnet_ip/webtalk/xsim_webtalk.tcl -notrace\n",
      "INFO: [Common 17-206] Exiting Webtalk at Wed Jul 17 01:12:56 2024...\n",
      "\n",
      "****** xsim v2019.1 (64-bit)\n",
      "  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019\n",
      "  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source xsim.dir/fpgaconvnet_ip/xsim_script.tcl\n",
      "# xsim {fpgaconvnet_ip} -autoloadwcfg -tclbatch {fpgaconvnet_ip.tcl}\n",
      "Vivado Simulator 2019.1\n",
      "Time resolution is 1 ps\n",
      "source fpgaconvnet_ip.tcl\n",
      "## log_wave -r /\n",
      "WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).\n",
      "## set designtopgroup [add_wave_group \"Design Top Signals\"]\n",
      "## set cinoutgroup [add_wave_group \"C InOuts\" -into $designtopgroup]\n",
      "## set mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group [add_wave_group mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return(axi_slave) -into $cinoutgroup]\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/interrupt -into $mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/s_axi_ctrl_BRESP -into $mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/s_axi_ctrl_BREADY -into $mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/s_axi_ctrl_BVALID -into $mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/s_axi_ctrl_RRESP -into $mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/s_axi_ctrl_RDATA -into $mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/s_axi_ctrl_RREADY -into $mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/s_axi_ctrl_RVALID -into $mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/s_axi_ctrl_ARREADY -into $mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/s_axi_ctrl_ARVALID -into $mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/s_axi_ctrl_ARADDR -into $mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/s_axi_ctrl_WSTRB -into $mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/s_axi_ctrl_WDATA -into $mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/s_axi_ctrl_WREADY -into $mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/s_axi_ctrl_WVALID -into $mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/s_axi_ctrl_AWREADY -into $mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/s_axi_ctrl_AWVALID -into $mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/s_axi_ctrl_AWADDR -into $mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -radix hex\n",
      "## set coutputgroup [add_wave_group \"C Outputs\" -into $designtopgroup]\n",
      "## set fpgaconvnet_out_group [add_wave_group fpgaconvnet_out(axi_master) -into $coutputgroup]\n",
      "## set rdata_group [add_wave_group \"Read Channel\" -into $fpgaconvnet_out_group]\n",
      "## set wdata_group [add_wave_group \"Write Channel\" -into $fpgaconvnet_out_group]\n",
      "## set ctrl_group [add_wave_group \"Handshakes\" -into $fpgaconvnet_out_group]\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_BUSER -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_BID -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_BRESP -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_BREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_BVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_RRESP -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_RUSER -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_RID -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_RLAST -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_RDATA -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_RREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_RVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_ARUSER -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_ARREGION -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_ARQOS -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_ARPROT -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_ARCACHE -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_ARLOCK -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_ARBURST -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_ARSIZE -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_ARLEN -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_ARID -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_ARADDR -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_ARREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_ARVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_WUSER -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_WID -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_WLAST -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_WSTRB -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_WDATA -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_WREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_WVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_AWUSER -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_AWREGION -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_AWQOS -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_AWPROT -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_AWCACHE -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_AWLOCK -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_AWBURST -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_AWSIZE -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_AWLEN -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_AWID -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_AWADDR -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_AWREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_AWVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## set cinputgroup [add_wave_group \"C Inputs\" -into $designtopgroup]\n",
      "## set fpgaconvnet_in_group [add_wave_group fpgaconvnet_in(axi_master) -into $cinputgroup]\n",
      "## set rdata_group [add_wave_group \"Read Channel\" -into $fpgaconvnet_in_group]\n",
      "## set wdata_group [add_wave_group \"Write Channel\" -into $fpgaconvnet_in_group]\n",
      "## set ctrl_group [add_wave_group \"Handshakes\" -into $fpgaconvnet_in_group]\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_BUSER -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_BID -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_BRESP -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_BREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_BVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_RRESP -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_RUSER -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_RID -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_RLAST -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_RDATA -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_RREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_RVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_ARUSER -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_ARREGION -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_ARQOS -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_ARPROT -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_ARCACHE -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_ARLOCK -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_ARBURST -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_ARSIZE -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_ARLEN -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_ARID -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_ARADDR -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_ARREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_ARVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_WUSER -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_WID -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_WLAST -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_WSTRB -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_WDATA -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_WREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_WVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_AWUSER -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_AWREGION -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_AWQOS -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_AWPROT -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_AWCACHE -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_AWLOCK -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_AWBURST -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_AWSIZE -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_AWLEN -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_AWID -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_AWADDR -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_AWREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_AWVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## set fpgaconvnet_wr_group [add_wave_group fpgaconvnet_wr(axi_master) -into $cinputgroup]\n",
      "## set rdata_group [add_wave_group \"Read Channel\" -into $fpgaconvnet_wr_group]\n",
      "## set wdata_group [add_wave_group \"Write Channel\" -into $fpgaconvnet_wr_group]\n",
      "## set ctrl_group [add_wave_group \"Handshakes\" -into $fpgaconvnet_wr_group]\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_BUSER -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_BID -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_BRESP -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_BREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_BVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_RRESP -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_RUSER -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_RID -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_RLAST -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_RDATA -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_RREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_RVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_ARUSER -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_ARREGION -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_ARQOS -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_ARPROT -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_ARCACHE -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_ARLOCK -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_ARBURST -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_ARSIZE -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_ARLEN -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_ARID -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_ARADDR -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_ARREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_ARVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_WUSER -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_WID -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_WLAST -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_WSTRB -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_WDATA -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_WREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_WVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_AWUSER -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_AWREGION -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_AWQOS -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_AWPROT -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_AWCACHE -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_AWLOCK -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_AWBURST -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_AWSIZE -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_AWLEN -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_AWID -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_AWADDR -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_AWREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_AWVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## set blocksiggroup [add_wave_group \"Block-level IO Handshake(internal)\" -into $designtopgroup]\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/ap_done -into $blocksiggroup\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/ap_idle -into $blocksiggroup\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/ap_ready -into $blocksiggroup\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/ap_start -into $blocksiggroup\n",
      "## set resetgroup [add_wave_group \"Reset\" -into $designtopgroup]\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/ap_rst_n -into $resetgroup\n",
      "## set clockgroup [add_wave_group \"Clock\" -into $designtopgroup]\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/ap_clk -into $clockgroup\n",
      "## set testbenchgroup [add_wave_group \"Test Bench Signals\"]\n",
      "## set tbinternalsiggroup [add_wave_group \"Internal Signals\" -into $testbenchgroup]\n",
      "## set tb_simstatus_group [add_wave_group \"Simulation Status\" -into $tbinternalsiggroup]\n",
      "## set tb_portdepth_group [add_wave_group \"Port Depth\" -into $tbinternalsiggroup]\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ready_cnt -into $tb_simstatus_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/done_cnt -into $tb_simstatus_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/LENGTH_fpgaconvnet_port_wr -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/LENGTH_fpgaconvnet_port_in -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/LENGTH_fpgaconvnet_port_out -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/LENGTH_mode -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/LENGTH_weights_reloading_index -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/LENGTH_fpgaconvnet_wr_0 -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/LENGTH_fpgaconvnet_in_0 -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/LENGTH_fpgaconvnet_out_0 -into $tb_portdepth_group -radix hex\n",
      "## set tbcinoutgroup [add_wave_group \"C InOuts\" -into $testbenchgroup]\n",
      "## set tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group [add_wave_group mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return(axi_slave) -into $tbcinoutgroup]\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ctrl_INTERRUPT -into $tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ctrl_BRESP -into $tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ctrl_BREADY -into $tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ctrl_BVALID -into $tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ctrl_RRESP -into $tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ctrl_RDATA -into $tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ctrl_RREADY -into $tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ctrl_RVALID -into $tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ctrl_ARREADY -into $tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ctrl_ARVALID -into $tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ctrl_ARADDR -into $tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ctrl_WSTRB -into $tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ctrl_WDATA -into $tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ctrl_WREADY -into $tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ctrl_WVALID -into $tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ctrl_AWREADY -into $tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ctrl_AWVALID -into $tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ctrl_AWADDR -into $tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -radix hex\n",
      "## set tbcoutputgroup [add_wave_group \"C Outputs\" -into $testbenchgroup]\n",
      "## set tb_fpgaconvnet_out_group [add_wave_group fpgaconvnet_out(axi_master) -into $tbcoutputgroup]\n",
      "## set rdata_group [add_wave_group \"Read Channel\" -into $tb_fpgaconvnet_out_group]\n",
      "## set wdata_group [add_wave_group \"Write Channel\" -into $tb_fpgaconvnet_out_group]\n",
      "## set ctrl_group [add_wave_group \"Handshakes\" -into $tb_fpgaconvnet_out_group]\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_BUSER -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_BID -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_BRESP -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_BREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_BVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_RRESP -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_RUSER -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_RID -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_RLAST -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_RDATA -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_RREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_RVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_ARUSER -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_ARREGION -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_ARQOS -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_ARPROT -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_ARCACHE -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_ARLOCK -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_ARBURST -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_ARSIZE -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_ARLEN -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_ARID -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_ARADDR -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_ARREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_ARVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_WUSER -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_WID -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_WLAST -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_WSTRB -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_WDATA -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_WREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_WVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_AWUSER -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_AWREGION -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_AWQOS -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_AWPROT -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_AWCACHE -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_AWLOCK -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_AWBURST -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_AWSIZE -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_AWLEN -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_AWID -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_AWADDR -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_AWREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_AWVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## set tbcinputgroup [add_wave_group \"C Inputs\" -into $testbenchgroup]\n",
      "## set tb_fpgaconvnet_in_group [add_wave_group fpgaconvnet_in(axi_master) -into $tbcinputgroup]\n",
      "## set rdata_group [add_wave_group \"Read Channel\" -into $tb_fpgaconvnet_in_group]\n",
      "## set wdata_group [add_wave_group \"Write Channel\" -into $tb_fpgaconvnet_in_group]\n",
      "## set ctrl_group [add_wave_group \"Handshakes\" -into $tb_fpgaconvnet_in_group]\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_BUSER -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_BID -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_BRESP -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_BREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_BVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_RRESP -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_RUSER -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_RID -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_RLAST -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_RDATA -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_RREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_RVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_ARUSER -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_ARREGION -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_ARQOS -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_ARPROT -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_ARCACHE -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_ARLOCK -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_ARBURST -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_ARSIZE -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_ARLEN -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_ARID -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_ARADDR -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_ARREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_ARVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_WUSER -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_WID -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_WLAST -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_WSTRB -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_WDATA -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_WREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_WVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_AWUSER -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_AWREGION -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_AWQOS -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_AWPROT -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_AWCACHE -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_AWLOCK -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_AWBURST -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_AWSIZE -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_AWLEN -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_AWID -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_AWADDR -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_AWREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_AWVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## set tb_fpgaconvnet_wr_group [add_wave_group fpgaconvnet_wr(axi_master) -into $tbcinputgroup]\n",
      "## set rdata_group [add_wave_group \"Read Channel\" -into $tb_fpgaconvnet_wr_group]\n",
      "## set wdata_group [add_wave_group \"Write Channel\" -into $tb_fpgaconvnet_wr_group]\n",
      "## set ctrl_group [add_wave_group \"Handshakes\" -into $tb_fpgaconvnet_wr_group]\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_BUSER -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_BID -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_BRESP -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_BREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_BVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_RRESP -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_RUSER -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_RID -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_RLAST -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_RDATA -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_RREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_RVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_ARUSER -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_ARREGION -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_ARQOS -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_ARPROT -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_ARCACHE -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_ARLOCK -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_ARBURST -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_ARSIZE -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_ARLEN -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_ARID -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_ARADDR -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_ARREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_ARVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_WUSER -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_WID -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_WLAST -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_WSTRB -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_WDATA -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_WREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_WVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_AWUSER -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_AWREGION -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_AWQOS -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_AWPROT -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_AWCACHE -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_AWLOCK -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_AWBURST -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_AWSIZE -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_AWLEN -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_AWID -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_AWADDR -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_AWREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_AWVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## save_wave_config fpgaconvnet_ip.wcfg\n",
      "## run all\n",
      "////////////////////////////////////////////////////////////////////////////////////\n",
      "// Inter-Transaction Progress: Completed Transaction / Total Transaction\n",
      "// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%\n",
      "//\n",
      "// RTL Simulation : \"Inter-Transaction Progress\" [\"Intra-Transaction Progress\"] @ \"Simulation Time\"\n",
      "////////////////////////////////////////////////////////////////////////////////////\n",
      "// RTL Simulation : 0 / 1 [0.00%] @ \"113000\"\n",
      "// RTL Simulation : 1 / 1 [100.00%] @ \"2331803000\"\n",
      "////////////////////////////////////////////////////////////////////////////////////\n",
      "$finish called at time : 2331822500 ps : File \"/home/lambert/Workspace/fpgaconvnet-tutorial/tutorial/5.1_hls_generate/partition_0/solution/sim/verilog/fpgaconvnet_ip.autotb.v\" Line 750\n",
      "run: Time (s): cpu = 00:37:41 ; elapsed = 01:08:37 . Memory (MB): peak = 2201.254 ; gain = 8.004 ; free physical = 316 ; free virtual = 33360\n",
      "## quit\n",
      "INFO: [Common 17-206] Exiting xsim at Wed Jul 17 02:21:45 2024...\n",
      "INFO: [COSIM 212-316] Starting C post checking ...\n",
      "LOADING INPUT DATA \n",
      "RUNNING NETWORK \n",
      "PORT 0\n",
      "\t--- PASSED ---\n",
      "INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***\n",
      "INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.\n",
      "INFO: [Common 17-206] Exiting vivado_hls at Wed Jul 17 02:21:46 2024...\n"
     ]
    }
   ],
   "source": [
    "# run cosimulation\n",
    "gen_net.run_cosimulation(0, input_image)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "You may repeat the above steps for all partitions to generate the complete hardware design. The reason we need to generate the hardware design for each partition separately is that if all the partitions are generated in a single IP, the hardware doesn't have enough memory for the entire design. Therefore, the network is divided into multiple partitions, each containing a few different layers. "
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.14"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
