

================================================================
== Vivado HLS Report for 'dut_matrix_multiply_alt2'
================================================================
* Date:           Fri Nov 11 19:00:07 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.09|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  3136012|  3136012|  3136012|  3136012|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                    |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- a_col_loop_a_row_loop_b_col_loop  |  3136010|  3136010|        12|          1|          1|  3136000|    yes   |
        +------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      3|       -|      -|
|Expression       |        -|      -|       0|    138|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        8|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    107|
|Register         |        -|      -|     219|     72|
+-----------------+---------+-------+--------+-------+
|Total            |        8|      8|     567|   1028|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|      3|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------------+----------------------------------+---------+-------+-----+-----+
    |               Instance               |              Module              | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------------+----------------------------------+---------+-------+-----+-----+
    |dut_fadd_32ns_32ns_32_5_full_dsp_U48  |dut_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U49   |dut_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +--------------------------------------+----------------------------------+---------+-------+-----+-----+
    |Total                                 |                                  |        0|      5|  348|  711|
    +--------------------------------------+----------------------------------+---------+-------+-----+-----+

    * DSP48: 
    +---------------------------------------+-----------------------------------+--------------+
    |                Instance               |               Module              |  Expression  |
    +---------------------------------------+-----------------------------------+--------------+
    |dut_mac_muladd_10ns_9ns_8ns_18_1_U51   |dut_mac_muladd_10ns_9ns_8ns_18_1   | i0 + i1 * i2 |
    |dut_mac_muladd_5ns_11ns_10ns_15_1_U52  |dut_mac_muladd_5ns_11ns_10ns_15_1  | i0 + i1 * i2 |
    |dut_mac_muladd_5ns_9ns_8ns_13_1_U50    |dut_mac_muladd_5ns_9ns_8ns_13_1    | i0 + i1 * i2 |
    +---------------------------------------+-----------------------------------+--------------+

    * Memory: 
    +------------+-----------------------------------+---------+---+----+------+-----+------+-------------+
    |   Memory   |               Module              | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+-----------------------------------+---------+---+----+------+-----+------+-------------+
    |sum_mult_U  |dut_matrix_multiply_alt2_sum_mult  |        8|  0|   0|  4000|   32|     1|       128000|
    +------------+-----------------------------------+---------+---+----+------+-----+------+-------------+
    |Total       |                                   |        8|  0|   0|  4000|   32|     1|       128000|
    +------------+-----------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |c_fu_314_p2                     |     +    |      0|  0|   8|           8|           1|
    |indvar_flatten_next4_fu_194_p2  |     +    |      0|  0|  22|          22|           1|
    |indvar_flatten_op_fu_320_p2     |     +    |      0|  0|  13|          13|           1|
    |k_fu_200_p2                     |     +    |      0|  0|  10|          10|           1|
    |r_fu_286_p2                     |     +    |      0|  0|   5|           5|           1|
    |ap_sig_239                      |    and   |      0|  0|   1|           1|           1|
    |exitcond_mid_fu_280_p2          |    and   |      0|  0|   1|           1|           1|
    |exitcond_flatten4_fu_188_p2     |   icmp   |      0|  0|   8|          22|          22|
    |exitcond_flatten_fu_206_p2      |   icmp   |      0|  0|   5|          13|          12|
    |exitcond_fu_274_p2              |   icmp   |      0|  0|   3|           8|           7|
    |tmp2_fu_226_p2                  |   icmp   |      0|  0|   4|          10|           1|
    |tmp_1_fu_246_p2                 |   icmp   |      0|  0|   4|          10|           9|
    |tmp_mid1_28_fu_240_p2           |   icmp   |      0|  0|   4|          10|           9|
    |tmp_mid1_fu_220_p2              |   icmp   |      0|  0|   4|          10|           1|
    |tmp_165_fu_292_p2               |    or    |      0|  0|   1|           1|           1|
    |Col_assign_mid2_fu_298_p3       |  select  |      0|  0|   8|           1|           1|
    |Row_assign_mid_fu_212_p3        |  select  |      0|  0|   5|           1|           1|
    |indvar_flatten_next_fu_326_p3   |  select  |      0|  0|  13|           1|           1|
    |tmp_139_mid2_fu_306_p3          |  select  |      0|  0|   5|           1|           5|
    |tmp_i_i_mid2_v_fu_260_p3        |  select  |      0|  0|  10|           1|          10|
    |tmp_mid2_29_fu_252_p3           |  select  |      0|  0|   1|           1|           1|
    |tmp_mid2_fu_232_p3              |  select  |      0|  0|   1|           1|           1|
    |not_exitcond_flatten_fu_268_p2  |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 138|         152|          91|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |Col_assign_3_phi_fu_138_p4  |  10|          2|   10|         20|
    |Col_assign_3_reg_134        |  10|          2|   10|         20|
    |Col_assign_reg_167          |   8|          2|    8|         16|
    |Row_assign_phi_fu_160_p4    |   5|          2|    5|         10|
    |Row_assign_reg_156          |   5|          2|    5|         10|
    |ap_NS_fsm                   |   1|          4|    1|          4|
    |ap_reg_ppiten_pp0_it11      |   1|          2|    1|          2|
    |indvar_flatten4_reg_123     |  22|          2|   22|         44|
    |indvar_flatten_reg_145      |  13|          2|   13|         26|
    |sum_mult_d1                 |  32|          3|   32|         96|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 107|         23|  107|        248|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |C_addr_reg_459             |  12|   0|   12|          0|
    |Col_assign_3_reg_134       |  10|   0|   10|          0|
    |Col_assign_mid2_reg_416    |   8|   0|    8|          0|
    |Col_assign_reg_167         |   8|   0|    8|          0|
    |Row_assign_reg_156         |   5|   0|    5|          0|
    |ap_CS_fsm                  |   3|   0|    3|          0|
    |ap_reg_ppiten_pp0_it0      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it10     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it11     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it7      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it8      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it9      |   1|   0|    1|          0|
    |exitcond_flatten4_reg_392  |   1|   0|    1|          0|
    |indvar_flatten4_reg_123    |  22|   0|   22|          0|
    |indvar_flatten_reg_145     |  13|   0|   13|          0|
    |mult_reg_470               |  32|   0|   32|          0|
    |sum_mult_addr_reg_464      |  12|   0|   12|          0|
    |sum_mult_load_reg_476      |  32|   0|   32|          0|
    |tmp_139_mid2_reg_422       |   5|   0|    5|          0|
    |tmp_139_reg_481            |  32|   0|   32|          0|
    |tmp_i_i_mid2_v_reg_409     |  10|   0|   10|          0|
    |tmp_mid2_29_reg_405        |   1|   0|    1|          0|
    |tmp_mid2_reg_401           |   1|   0|    1|          0|
    |C_addr_reg_459             |   0|  12|   12|          0|
    |Col_assign_mid2_reg_416    |   0|   8|    8|          0|
    |exitcond_flatten4_reg_392  |   0|   1|    1|          0|
    |mult_reg_470               |   0|  32|   32|          0|
    |sum_mult_addr_reg_464      |   0|  12|   12|          0|
    |tmp_139_mid2_reg_422       |   0|   5|    5|          0|
    |tmp_mid2_29_reg_405        |   0|   1|    1|          0|
    |tmp_mid2_reg_401           |   0|   1|    1|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 219|  72|  291|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+------------+-----+-----+------------+--------------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | dut_matrix_multiply_alt2 | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | dut_matrix_multiply_alt2 | return value |
|ap_start    |  in |    1| ap_ctrl_hs | dut_matrix_multiply_alt2 | return value |
|ap_done     | out |    1| ap_ctrl_hs | dut_matrix_multiply_alt2 | return value |
|ap_idle     | out |    1| ap_ctrl_hs | dut_matrix_multiply_alt2 | return value |
|ap_ready    | out |    1| ap_ctrl_hs | dut_matrix_multiply_alt2 | return value |
|A_address0  | out |   14|  ap_memory |             A            |     array    |
|A_ce0       | out |    1|  ap_memory |             A            |     array    |
|A_q0        |  in |   32|  ap_memory |             A            |     array    |
|B_address0  | out |   18|  ap_memory |             B            |     array    |
|B_ce0       | out |    1|  ap_memory |             B            |     array    |
|B_q0        |  in |   32|  ap_memory |             B            |     array    |
|C_address0  | out |   12|  ap_memory |             C            |     array    |
|C_ce0       | out |    1|  ap_memory |             C            |     array    |
|C_we0       | out |    1|  ap_memory |             C            |     array    |
|C_d0        | out |   32|  ap_memory |             C            |     array    |
+------------+-----+-----+------------+--------------------------+--------------+

