verilog xil_defaultlib "../../../../gcn_fpga_hw.srcs/sources_1/ip/edge_strm/sim/edge_strm.v" 

verilog xil_defaultlib "glbl.v"

nosort
