#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Oct  3 18:07:29 2020
# Process ID: 12904
# Current directory: C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14420 C:\Users\95135\Desktop\final_0923\0924_latest\0922_1706\0922_1706.xpr
# Log file: C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/vivado.log
# Journal file: C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 752.582 ; gain = 115.215
update_compile_order -fileset sources_1
reset_run synth_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/beq_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module beq_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/br_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/hazards_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazards_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/mux_num1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_num1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/mux_num2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_num2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/mux_reg_waddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_reg_waddr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/mux_reg_wdata.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_reg_wdata
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/sign_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.sim/sim_1/behav/xsim'
"xelab -wto 27ab8f4cf3cf4056a088f21d2727876f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 27ab8f4cf3cf4056a088f21d2727876f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.beq_judge
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.br_unit
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.mux_num1
Compiling module xil_defaultlib.mux_num2
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux_reg_waddr
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.mux_reg_wdata
Compiling module xil_defaultlib.hazards_unit
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Oct  3 18:08:41 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 836.613 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
reading instruction...
$stop called at time : 530 ns : File "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sim_1/new/testbench.v" Line 18
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 872.531 ; gain = 35.918
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 ns
reading instruction...
run 20 ns
run 20 ns
run 20 ns
run all
$stop called at time : 530 ns : File "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sim_1/new/testbench.v" Line 18
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 ns
reading instruction...
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
reading instruction...
$stop called at time : 530 ns : File "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sim_1/new/testbench.v" Line 18
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
reading instruction...
$stop called at time : 530 ns : File "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sim_1/new/testbench.v" Line 18
save_wave_config {C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/beq_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module beq_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/br_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/hazards_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazards_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/mux_num1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_num1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/mux_num2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_num2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/mux_reg_waddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_reg_waddr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/mux_reg_wdata.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_reg_wdata
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/sign_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.sim/sim_1/behav/xsim'
"xelab -wto 27ab8f4cf3cf4056a088f21d2727876f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 27ab8f4cf3cf4056a088f21d2727876f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.beq_judge
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.br_unit
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.mux_num1
Compiling module xil_defaultlib.mux_num2
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux_reg_waddr
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.mux_reg_wdata
Compiling module xil_defaultlib.hazards_unit
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
reading instruction...
$stop called at time : 530 ns : File "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sim_1/new/testbench.v" Line 18
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 879.426 ; gain = 4.031
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Oct  3 18:17:25 2020...
