<!DOCTYPE html>
<html>
  <head>
    <title>Flip-flops and Latches</title>
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <meta charset="utf-8">
    <!-- Bootstrap -->
    <link href="/css/bootstrap-flatly.min.css" rel="stylesheet" media="screen">
    <link href="/css/site.css" rel="stylesheet" media="screen">
    <link href="/css/syntax.css" rel="stylesheet" media="screen">

    <!-- HTML5 Shim and Respond.js IE8 support of HTML5 elements and media queries -->
    <!-- WARNING: Respond.js doesn't work if you view the page via file:// -->
    <!--[if lt IE 9]>
      <script src="https://oss.maxcdn.com/libs/html5shiv/3.7.0/html5shiv.js"></script>
      <script src="https://oss.maxcdn.com/libs/respond.js/1.3.0/respond.min.js"></script>
    <![endif]-->
  </head>

  <body>

    <!-- Fixed navbar -->
    <div class="navbar navbar-default navbar-fixed-top">
      <div class="container">
        <div class="navbar-header">
          <button type="button" class="navbar-toggle" data-toggle="collapse" data-target=".navbar-collapse">
            <span class="icon-bar"></span>
            <span class="icon-bar"></span>
            <span class="icon-bar"></span>
          </button>
          <a class="navbar-brand" href="/">MyHDL</a>
        </div>
        <div class="navbar-collapse collapse">

          <ul class="nav navbar-nav navbar-left">
 
            <li class="dropdown">
              <a href="/start/" class="dropdown-toggle" data-toggle="dropdown">Start <b class="caret"></b></a>
              <ul class="dropdown-menu">
                <li><a href="/start/overview.html">Overview</a></li>    
                <li><a href="/start/installation.html">Installation</a></li>    
                <li><a href="/start/why.html">Why MyHDL?</a></li>    
                <li><a href="/start/whatitisnot.html">What MyHDL is not</a></li>    
              </ul>
            <li><a href="http://doc.myhdl.org/en/latest/">Manual</a></li>
            <li class="active"><a href="/examples/">Examples</a></li>
            <li class="dropdown">
              <a href="/support/" class="dropdown-toggle" data-toggle="dropdown">Support <b class="caret"></b></a>
              <ul class="dropdown-menu">
                <li><a href="/support/faq.html">FAQ</a></li>    
                <li><a href="/support/community.html">Community</a></li>    
                <li><a href="/support/commercial.html">Commercial support</a></li>    
              </ul>
            <li><a href="/resources.html">Resources</a></li>
            <li><a href="/users/">Users</a></li>
          </ul>

          <ul class="nav navbar-nav navbar-right">
            <li><a href="/site-info.html">Site info</a></li>
          </ul>

        </div><!--/.nav-collapse -->
      </div>
    </div>


<div class="container">

    <ol class="breadcrumb">
       <li><a href="/">Home</a></li>
       <li><a href="/examples/">Examples</a></li>
       <li class="active">Flip-flops and Latches</li>
    </ol>

    <div class="page-header">
 
<h1>Flip-flops and Latches
</h1>
    </div>

    <div class="row">

        <div class="col-md-3" role="navigation"> 
 
            <div class="sidebar" data-spy="affix" 
                 data-offset-top="80" 
                 data-offset-bottom="60">
                <div class="well">
                    <a href="#"><em>Flip-flops and Latches</em></a>
                    <div class="toc">
<ul>
<li><a href="#introduction">Introduction</a></li>
<li><a href="#what-you-will-learn">What you will learn</a></li>
<li><a href="#d-flip-flop">D flip-flop</a><ul>
<li><a href="#specification">Specification</a></li>
<li><a href="#description">Description</a></li>
<li><a href="#simulation">Simulation</a></li>
<li><a href="#automatic-conversion-to-verilog">Automatic conversion to Verilog</a></li>
</ul>
</li>
<li><a href="#d-flip-flop-with-asynchronous-reset">D flip-flop with asynchronous reset</a><ul>
<li><a href="#specification_1">Specification</a></li>
<li><a href="#description_1">Description</a></li>
<li><a href="#simulation_1">Simulation</a></li>
<li><a href="#automatic-conversion-to-verilog_1">Automatic conversion to Verilog</a></li>
</ul>
</li>
<li><a href="#latch">Latch</a><ul>
<li><a href="#specification_2">Specification</a></li>
<li><a href="#description_2">Description</a></li>
<li><a href="#simulation_2">Simulation</a></li>
<li><a href="#automatic-conversion-to-verilog_2">Automatic conversion to Verilog</a></li>
</ul>
</li>
</ul>
</div>

                </div>
            </div>
        </div>

        <div class="col-md-6" data-spy="scroll" data-target="#sidenav" role="main">
             
<a href="https://twitter.com/share" class="twitter-share-button">Tweet</a>
<script>!function(d,s,id){var js,fjs=d.getElementsByTagName(s)[0],p=/^http:/.test(d.location)?'http':'https';if(!d.getElementById(id)){js=d.createElement(s);js.id=id;js.src=p+'://platform.twitter.com/widgets.js';fjs.parentNode.insertBefore(js,fjs);}}(document, 'script', 'twitter-wjs');</script>

<!-- Place this tag where you want the +1 button to render. -->
<div class="g-plusone" data-size="medium"></div>

<!-- Place this tag after the last +1 button tag. -->
<script type="text/javascript">
window.__gcfg = {
    lang: 'en-US'
};
  (function() {
    var po = document.createElement('script'); po.type = 'text/javascript'; po.async = true;
    po.src = 'https://apis.google.com/js/plusone.js';
    var s = document.getElementsByTagName('script')[0]; s.parentNode.insertBefore(po, s);
  })();
</script>

<script type="text/javascript" src="http://www.reddit.com/static/button/button1.js"></script>            <p><em>Last edit on 09-Feb-2014 by Jan Decaluwe</em></p>

            <h2 id="introduction">Introduction</h2>
<p>On this page you will find a number of MyHDL descriptions of flip-flops and
latches.</p>
<p>Typically, you wouldn't describe flip-flops and latches as individual modules.
Rather, they can be inferred from higher-level  RTL description by a synthesis
tool. However, as these circuits are small and widely known, they are well
suited to explain basic MyHDL usage and to compare MyHDL with other solutions.</p>
<h2 id="what-you-will-learn">What you will learn</h2>
<p>On this page, you will learn about the following MyHDL features and techniques:</p>
<ul>
<li>modelling and simulating small sequential devices</li>
<li>waveform viewing</li>
<li>automatic conversion to Verilog</li>
</ul>
<h2 id="d-flip-flop">D flip-flop</h2>
<h3 id="specification">Specification</h3>
<p>he basic D flip-flop is a sequential device that transfers the value of the <code>d</code> input to the <code>q</code> output on every rising edge of the clock <code>clk</code>.</p>
<h3 id="description">Description</h3>
<p>Here is the description of a D flip-flop in MyHDL:</p>
<div class="codehilite"><pre><span class="kn">from</span> <span class="nn">myhdl</span> <span class="kn">import</span> <span class="o">*</span>

<span class="k">def</span> <span class="nf">dff</span><span class="p">(</span><span class="n">q</span><span class="p">,</span> <span class="n">d</span><span class="p">,</span> <span class="n">clk</span><span class="p">):</span>

    <span class="nd">@always</span><span class="p">(</span><span class="n">clk</span><span class="o">.</span><span class="n">posedge</span><span class="p">)</span>
    <span class="k">def</span> <span class="nf">logic</span><span class="p">():</span>
        <span class="n">q</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">d</span>

    <span class="k">return</span> <span class="n">logic</span>
</pre></div>


<h3 id="simulation">Simulation</h3>
<p>Let's write a small test bench to simulate the design:</p>
<div class="codehilite"><pre><span class="kn">from</span> <span class="nn">random</span> <span class="kn">import</span> <span class="n">randrange</span>

<span class="k">def</span> <span class="nf">test_dff</span><span class="p">():</span>

    <span class="n">q</span><span class="p">,</span> <span class="n">d</span><span class="p">,</span> <span class="n">clk</span> <span class="o">=</span> <span class="p">[</span><span class="n">Signal</span><span class="p">(</span><span class="nb">bool</span><span class="p">(</span><span class="mi">0</span><span class="p">))</span> <span class="k">for</span> <span class="n">i</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="mi">3</span><span class="p">)]</span>

    <span class="n">dff_inst</span> <span class="o">=</span> <span class="n">dff</span><span class="p">(</span><span class="n">q</span><span class="p">,</span> <span class="n">d</span><span class="p">,</span> <span class="n">clk</span><span class="p">)</span>

    <span class="nd">@always</span><span class="p">(</span><span class="n">delay</span><span class="p">(</span><span class="mi">10</span><span class="p">))</span>
    <span class="k">def</span> <span class="nf">clkgen</span><span class="p">():</span>
        <span class="n">clk</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="ow">not</span> <span class="n">clk</span>

    <span class="nd">@always</span><span class="p">(</span><span class="n">clk</span><span class="o">.</span><span class="n">negedge</span><span class="p">)</span>
    <span class="k">def</span> <span class="nf">stimulus</span><span class="p">():</span>
        <span class="n">d</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">randrange</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span>

    <span class="k">return</span> <span class="n">dff_inst</span><span class="p">,</span> <span class="n">clkgen</span><span class="p">,</span> <span class="n">stimulus</span>


<span class="k">def</span> <span class="nf">simulate</span><span class="p">(</span><span class="n">timesteps</span><span class="p">):</span>
    <span class="n">tb</span> <span class="o">=</span> <span class="n">traceSignals</span><span class="p">(</span><span class="n">test_dff</span><span class="p">)</span>
    <span class="n">sim</span> <span class="o">=</span> <span class="n">Simulation</span><span class="p">(</span><span class="n">tb</span><span class="p">)</span>
    <span class="n">sim</span><span class="o">.</span><span class="n">run</span><span class="p">(</span><span class="n">timesteps</span><span class="p">)</span>

<span class="n">simulate</span><span class="p">(</span><span class="mi">2000</span><span class="p">)</span>
</pre></div>


<p>Function <code>test_dff</code> creates an instance of the D flip-flop, and adds a clock
generator and a random stimulus generator around it.</p>
<p>Function <code>simulate</code> simulates the test bench. Note how the MyHDL function
<code>traceSignals</code> is used to create the test bench instance (instead of calling
<code>test_dff</code> directly). As a result, a signal trace file will be created during
simulation. This file can be inspecting in a waveform viewer. As a verification
method, inspecting waveforms has its drawbacks, but it can be very effective to
debug small designs.</p>
<p>Here's a screen shot of the simulation waveforms:</p>
<p><img src="test_dff.jpg" class="img-responsive" alt="test_dff waveforms"></p>
<h3 id="automatic-conversion-to-verilog">Automatic conversion to Verilog</h3>
<p>With MyHDL's <code>toVerilog</code> function, a D flip-flop instance can be converted to
Verilog code:</p>
<div class="codehilite"><pre><span class="k">def</span> <span class="nf">convert</span><span class="p">():</span>
    <span class="n">q</span><span class="p">,</span> <span class="n">d</span><span class="p">,</span> <span class="n">clk</span> <span class="o">=</span> <span class="p">[</span><span class="n">Signal</span><span class="p">(</span><span class="nb">bool</span><span class="p">(</span><span class="mi">0</span><span class="p">))</span> <span class="k">for</span> <span class="n">i</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="mi">3</span><span class="p">)]</span>
    <span class="n">toVerilog</span><span class="p">(</span><span class="n">dff</span><span class="p">,</span> <span class="n">q</span><span class="p">,</span> <span class="n">d</span><span class="p">,</span> <span class="n">clk</span><span class="p">)</span>

<span class="n">convert</span><span class="p">()</span>
</pre></div>


<p>This is the resulting Verilog code:</p>
<div class="codehilite"><pre><span class="k">module</span> <span class="n">dff</span> <span class="p">(</span>
    <span class="n">q</span><span class="p">,</span>
    <span class="n">d</span><span class="p">,</span>
    <span class="n">clk</span>
<span class="p">);</span>

<span class="k">output</span> <span class="n">q</span><span class="p">;</span>
<span class="kt">reg</span> <span class="n">q</span><span class="p">;</span>
<span class="k">input</span> <span class="n">d</span><span class="p">;</span>
<span class="k">input</span> <span class="n">clk</span><span class="p">;</span>

<span class="k">always</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span><span class="p">)</span> <span class="k">begin</span><span class="o">:</span> <span class="n">_dff_logic</span>
    <span class="n">q</span> <span class="o">&lt;=</span> <span class="n">d</span><span class="p">;</span>
<span class="k">end</span>

<span class="k">endmodule</span>
</pre></div>


<h2 id="d-flip-flop-with-asynchronous-reset">D flip-flop with asynchronous reset</h2>
<h3 id="specification_1">Specification</h3>
<p>One of the most useful sequential building blocks is a D flip-flop with an
additional asynchronous reset pin. When the reset is not active, it operates as
a basic D flip-flop as in the previous section. When the reset pin is active,
the output is held to zero. Typically, the reset pin is active low.</p>
<h3 id="description_1">Description</h3>
<p>Here is the description:</p>
<div class="codehilite"><pre><span class="kn">from</span> <span class="nn">myhdl</span> <span class="kn">import</span> <span class="o">*</span>

<span class="k">def</span> <span class="nf">dffa</span><span class="p">(</span><span class="n">q</span><span class="p">,</span> <span class="n">d</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">rst</span><span class="p">):</span>

    <span class="nd">@always</span><span class="p">(</span><span class="n">clk</span><span class="o">.</span><span class="n">posedge</span><span class="p">,</span> <span class="n">rst</span><span class="o">.</span><span class="n">negedge</span><span class="p">)</span>
    <span class="k">def</span> <span class="nf">logic</span><span class="p">():</span>
        <span class="k">if</span> <span class="n">rst</span> <span class="o">==</span> <span class="mi">0</span><span class="p">:</span>
            <span class="n">q</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="mi">0</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="n">q</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">d</span>

    <span class="k">return</span> <span class="n">logic</span>
</pre></div>


<h3 id="simulation_1">Simulation</h3>
<p>Here is a test bench for the design:</p>
<div class="codehilite"><pre><span class="kn">from</span> <span class="nn">random</span> <span class="kn">import</span> <span class="n">randrange</span>

<span class="k">def</span> <span class="nf">test_dffa</span><span class="p">():</span>

    <span class="n">q</span><span class="p">,</span> <span class="n">d</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">rst</span> <span class="o">=</span> <span class="p">[</span><span class="n">Signal</span><span class="p">(</span><span class="nb">bool</span><span class="p">(</span><span class="mi">0</span><span class="p">))</span> <span class="k">for</span> <span class="n">i</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="mi">4</span><span class="p">)]</span>

    <span class="n">dffa_inst</span> <span class="o">=</span> <span class="n">dffa</span><span class="p">(</span><span class="n">q</span><span class="p">,</span> <span class="n">d</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">rst</span><span class="p">)</span>

    <span class="nd">@always</span><span class="p">(</span><span class="n">delay</span><span class="p">(</span><span class="mi">10</span><span class="p">))</span>
    <span class="k">def</span> <span class="nf">clkgen</span><span class="p">():</span>
        <span class="n">clk</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="ow">not</span> <span class="n">clk</span>

    <span class="nd">@always</span><span class="p">(</span><span class="n">clk</span><span class="o">.</span><span class="n">negedge</span><span class="p">)</span>
    <span class="k">def</span> <span class="nf">stimulus</span><span class="p">():</span>
        <span class="n">d</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">randrange</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span>

    <span class="nd">@instance</span>
    <span class="k">def</span> <span class="nf">rstgen</span><span class="p">():</span>
        <span class="k">yield</span> <span class="n">delay</span><span class="p">(</span><span class="mi">5</span><span class="p">)</span>
        <span class="n">rst</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="mi">1</span>
        <span class="k">while</span> <span class="bp">True</span><span class="p">:</span>
            <span class="k">yield</span> <span class="n">delay</span><span class="p">(</span><span class="n">randrange</span><span class="p">(</span><span class="mi">500</span><span class="p">,</span> <span class="mi">1000</span><span class="p">))</span>
            <span class="n">rst</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="mi">0</span>
            <span class="k">yield</span> <span class="n">delay</span><span class="p">(</span><span class="n">randrange</span><span class="p">(</span><span class="mi">80</span><span class="p">,</span> <span class="mi">140</span><span class="p">))</span>
            <span class="n">rst</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="mi">1</span>

    <span class="k">return</span> <span class="n">dffa_inst</span><span class="p">,</span> <span class="n">clkgen</span><span class="p">,</span> <span class="n">stimulus</span><span class="p">,</span> <span class="n">rstgen</span>

<span class="k">def</span> <span class="nf">simulate</span><span class="p">(</span><span class="n">timesteps</span><span class="p">):</span>
    <span class="n">tb</span> <span class="o">=</span> <span class="n">traceSignals</span><span class="p">(</span><span class="n">test_dffa</span><span class="p">)</span>
    <span class="n">sim</span> <span class="o">=</span> <span class="n">Simulation</span><span class="p">(</span><span class="n">tb</span><span class="p">)</span>
    <span class="n">sim</span><span class="o">.</span><span class="n">run</span><span class="p">(</span><span class="n">timesteps</span><span class="p">)</span>

<span class="n">simulate</span><span class="p">(</span><span class="mi">20000</span><span class="p">)</span>
</pre></div>


<p>Compared to the test bench for the basic D flip-flop, there is an additional
reset generator, that generates reset pulses at random moments and with a
random duration.</p>
<p>Here is a screen shot of the waveforms:</p>
<p><img src="test_dffa.jpg" class="img-responsive" alt="test_dffa waveforms"></p>
<h3 id="automatic-conversion-to-verilog_1">Automatic conversion to Verilog</h3>
<p>The design can be converted to Verilog as follows:</p>
<div class="codehilite"><pre><span class="k">def</span> <span class="nf">convert</span><span class="p">():</span>
    <span class="n">q</span><span class="p">,</span> <span class="n">d</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">rst</span> <span class="o">=</span> <span class="p">[</span><span class="n">Signal</span><span class="p">(</span><span class="nb">bool</span><span class="p">(</span><span class="mi">0</span><span class="p">))</span> <span class="k">for</span> <span class="n">i</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="mi">4</span><span class="p">)]</span>
    <span class="n">toVerilog</span><span class="p">(</span><span class="n">dffa</span><span class="p">,</span> <span class="n">q</span><span class="p">,</span> <span class="n">d</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">rst</span><span class="p">)</span>

<span class="n">convert</span><span class="p">()</span>
</pre></div>


<p>The result looks like this:</p>
<div class="codehilite"><pre><span class="k">module</span> <span class="n">dffa</span> <span class="p">(</span>
    <span class="n">q</span><span class="p">,</span>
    <span class="n">d</span><span class="p">,</span>
    <span class="n">clk</span><span class="p">,</span>
    <span class="n">rst</span>
<span class="p">);</span>

<span class="k">output</span> <span class="n">q</span><span class="p">;</span>
<span class="kt">reg</span> <span class="n">q</span><span class="p">;</span>
<span class="k">input</span> <span class="n">d</span><span class="p">;</span>
<span class="k">input</span> <span class="n">clk</span><span class="p">;</span>
<span class="k">input</span> <span class="n">rst</span><span class="p">;</span>


<span class="k">always</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">rst</span><span class="p">)</span> <span class="k">begin</span><span class="o">:</span> <span class="n">_dffa_logic</span>
    <span class="k">if</span> <span class="p">((</span><span class="n">rst</span> <span class="o">==</span> <span class="mh">0</span><span class="p">))</span> <span class="k">begin</span>
        <span class="n">q</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
    <span class="k">end</span>
    <span class="k">else</span> <span class="k">begin</span>
        <span class="n">q</span> <span class="o">&lt;=</span> <span class="n">d</span><span class="p">;</span>
    <span class="k">end</span>
<span class="k">end</span>

<span class="k">endmodule</span>
</pre></div>


<h2 id="latch">Latch</h2>
<h3 id="specification_2">Specification</h3>
<p>A basic latch is a sequential device with an input, and output and a control
gate pin. When the gate is open, the output follows the input combinatorially.
When it is closed, the output keeps its value.</p>
<h3 id="description_2">Description</h3>
<p>The following code describes a latch:</p>
<div class="codehilite"><pre><span class="kn">from</span> <span class="nn">myhdl</span> <span class="kn">import</span> <span class="o">*</span>

<span class="k">def</span> <span class="nf">latch</span><span class="p">(</span><span class="n">q</span><span class="p">,</span> <span class="n">d</span><span class="p">,</span> <span class="n">g</span><span class="p">):</span>

    <span class="nd">@always_comb</span>
    <span class="k">def</span> <span class="nf">logic</span><span class="p">():</span>
        <span class="k">if</span> <span class="n">g</span> <span class="o">==</span> <span class="mi">1</span><span class="p">:</span>
            <span class="n">q</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">d</span>

    <span class="k">return</span> <span class="n">logic</span>
</pre></div>


<p>Note the usage of the <code>always_comb</code> decorator. This is somewhat of a misnomer.
(The name comes from a similar construct in SystemVerilog). It doesn't mean the
generator describes a circuit that is necessarily combinatorial, but merely
that it triggers whenever one of the input signals changes.</p>
<h3 id="simulation_2">Simulation</h3>
<p>Here is a test bench to simulate the latch:</p>
<div class="codehilite"><pre><span class="kn">from</span> <span class="nn">random</span> <span class="kn">import</span> <span class="n">randrange</span>

<span class="k">def</span> <span class="nf">test_latch</span><span class="p">():</span>

    <span class="n">q</span><span class="p">,</span> <span class="n">d</span><span class="p">,</span> <span class="n">g</span> <span class="o">=</span> <span class="p">[</span><span class="n">Signal</span><span class="p">(</span><span class="nb">bool</span><span class="p">(</span><span class="mi">0</span><span class="p">))</span> <span class="k">for</span> <span class="n">i</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="mi">3</span><span class="p">)]</span>

    <span class="n">latch_inst</span> <span class="o">=</span> <span class="n">latch</span><span class="p">(</span><span class="n">q</span><span class="p">,</span> <span class="n">d</span><span class="p">,</span> <span class="n">g</span><span class="p">)</span>

    <span class="nd">@always</span><span class="p">(</span><span class="n">delay</span><span class="p">(</span><span class="mi">7</span><span class="p">))</span>
    <span class="k">def</span> <span class="nf">dgen</span><span class="p">():</span>
        <span class="n">d</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">randrange</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span>

    <span class="nd">@always</span><span class="p">(</span><span class="n">delay</span><span class="p">(</span><span class="mi">41</span><span class="p">))</span>
    <span class="k">def</span> <span class="nf">ggen</span><span class="p">():</span>
        <span class="n">g</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">randrange</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span>


    <span class="k">return</span> <span class="n">latch_inst</span><span class="p">,</span> <span class="n">dgen</span><span class="p">,</span> <span class="n">ggen</span>

<span class="k">def</span> <span class="nf">simulate</span><span class="p">(</span><span class="n">timesteps</span><span class="p">):</span>
    <span class="n">tb</span> <span class="o">=</span> <span class="n">traceSignals</span><span class="p">(</span><span class="n">test_latch</span><span class="p">)</span>
    <span class="n">sim</span> <span class="o">=</span> <span class="n">Simulation</span><span class="p">(</span><span class="n">tb</span><span class="p">)</span>
    <span class="n">sim</span><span class="o">.</span><span class="n">run</span><span class="p">(</span><span class="n">timesteps</span><span class="p">)</span>

<span class="n">simulate</span><span class="p">(</span><span class="mi">20000</span><span class="p">)</span>
</pre></div>


<p>In addition to the latch instance, the test bench creates a random data
generator for the input and for the controlling gate.</p>
<p>Here is a screen shot of the simulation waveforms:</p>
<p><img src="test_latch.jpg" class="img-responsive" alt="test_latch waveforms"></p>
<h3 id="automatic-conversion-to-verilog_2">Automatic conversion to Verilog</h3>
<p>We can convert the design as follows:</p>
<div class="codehilite"><pre><span class="k">def</span> <span class="nf">convert</span><span class="p">():</span>
    <span class="n">q</span><span class="p">,</span> <span class="n">d</span><span class="p">,</span> <span class="n">g</span> <span class="o">=</span> <span class="p">[</span><span class="n">Signal</span><span class="p">(</span><span class="nb">bool</span><span class="p">(</span><span class="mi">0</span><span class="p">))</span> <span class="k">for</span> <span class="n">i</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="mi">3</span><span class="p">)]</span>
    <span class="n">toVerilog</span><span class="p">(</span><span class="n">latch</span><span class="p">,</span> <span class="n">q</span><span class="p">,</span> <span class="n">d</span><span class="p">,</span> <span class="n">g</span><span class="p">)</span>

<span class="n">convert</span><span class="p">()</span>
</pre></div>


<p>Here is the result:</p>
<div class="codehilite"><pre><span class="k">module</span> <span class="n">latch</span> <span class="p">(</span>
    <span class="n">q</span><span class="p">,</span>
    <span class="n">d</span><span class="p">,</span>
    <span class="n">g</span>
<span class="p">);</span>

<span class="k">output</span> <span class="n">q</span><span class="p">;</span>
<span class="kt">reg</span> <span class="n">q</span><span class="p">;</span>
<span class="k">input</span> <span class="n">d</span><span class="p">;</span>
<span class="k">input</span> <span class="n">g</span><span class="p">;</span>

<span class="k">always</span> <span class="p">@(</span><span class="n">d</span><span class="p">,</span> <span class="n">g</span><span class="p">)</span> <span class="k">begin</span><span class="o">:</span> <span class="n">_latch_logic</span>
    <span class="k">if</span> <span class="p">((</span><span class="n">g</span> <span class="o">==</span> <span class="mh">1</span><span class="p">))</span> <span class="k">begin</span>
        <span class="n">q</span> <span class="o">&lt;=</span> <span class="n">d</span><span class="p">;</span>
    <span class="k">end</span>
<span class="k">end</span>

<span class="k">endmodule</span>
</pre></div>


<p>Note that when the <code>toVerilog</code> function converts the <code>always_comb</code> decorator,
it infers which signals are used as inputs to the <code>always</code> block</p>
        </div>
    </div>

    <div class="footer">
        <p class="text-center"> Content licensed under the
           <a href="http://creativecommons.org/licenses/by-sa/3.0/">CC-BY-SA</a> license.
           See <a href="/terms-of-use.html">Terms of Use</a>.
        </p> 
    </div>
</div> 


    <!-- jQuery (necessary for Bootstrap's JavaScript plugins) -->
    <script src="https://code.jquery.com/jquery.js"></script>
    <!-- Include all compiled plugins (below), or include individual files as needed -->
    <script src="/js/bootstrap.min.js"></script>

  </body>
</html>