#include <stdbool.h>

#include "nrf.h"

#include "printf.h"

#include "riotee_nvm.h"
#include "riotee_gpio.h"
#include "riotee.h"
#include "runtime.h"

/* Minimum time between operations on the NVM */
#define NVM_TEARDOWN_US 10

typedef enum { NVM_WRITE = 0x800000, NVM_READ = 0x000000 } nvm_transfer_type_t;

static volatile bool nvm_event = false;
static unsigned int _pin_cs;

int nvm_init(void) {
  NRF_SPIM0->PSEL.SCK = PIN_C2C_CLK;
  NRF_SPIM0->PSEL.MOSI = PIN_C2C_MOSI;
  NRF_SPIM0->PSEL.MISO = PIN_C2C_MISO;
  /* We're not using this. In fact, SPIM0 cannot use automatic CS control. */
  NRF_SPIM0->PSEL.CSN = 0xFFFFFFFF;

  _pin_cs = PIN_C2C_CS;

  riotee_gpio_cfg_output(_pin_cs);
  riotee_gpio_set(_pin_cs);

  /* This is used by the NVM to signal when its ready for a transfer */
  riotee_gpio_cfg_input(PIN_C2C_GPIO, RIOTEE_GPIO_IN_NOPULL);

  NRF_SPIM0->CONFIG = (SPI_CONFIG_CPHA_Leading << SPI_CONFIG_CPHA_Pos) |
                      (SPI_CONFIG_CPOL_ActiveHigh << SPI_CONFIG_CPOL_Pos) |
                      (SPI_CONFIG_ORDER_MsbFirst << SPI_CONFIG_ORDER_Pos);

  NRF_SPIM0->FREQUENCY = SPIM_FREQUENCY_FREQUENCY_M8;

  __NVIC_EnableIRQ(SPIM0_SPIS0_TWIM0_TWIS0_SPI0_TWI0_IRQn);

  /* prescaler 2^4 -> 1us tick period */
  NRF_TIMER4->PRESCALER = 4;

  /* Used to delay transmission of the command bytes with respect to the CS falling edge */
  NRF_TIMER4->CC[0] = 15;
  NRF_PPI->CH[0].EEP = (uint32_t)&NRF_TIMER4->EVENTS_COMPARE[0];
  NRF_PPI->CH[0].TEP = (uint32_t)&NRF_SPIM0->TASKS_START;

  /* Additional delay after start of the transmission to ensure the NVM is ready for the transfer */
  NRF_TIMER4->CC[1] = 45;

  /* Minimum between the initialization or the end of one transaction and start of the next transaction */
  NRF_TIMER4->CC[2] = NVM_TEARDOWN_US;
  NRF_TIMER4->SHORTS = TIMER_SHORTS_COMPARE2_STOP_Msk;
  NRF_TIMER4->TASKS_CLEAR = 1;
  NRF_TIMER4->TASKS_START = 1;

  __NVIC_EnableIRQ(TIMER4_IRQn);
  return 0;
}

void TIMER4_IRQHandler(void) {
  if (NRF_TIMER4->EVENTS_COMPARE[1] == 1) {
    NRF_TIMER4->EVENTS_COMPARE[1] = 0;
    NRF_SPIM0->TASKS_STOP = 1;
    nvm_event = true;
  }
}

void SPIM0_SPIS0_TWIM0_TWIS0_SPI0_TWI0_IRQHandler(void) {
  if (NRF_SPIM0->EVENTS_END == 1) {
    NRF_SPIM0->EVENTS_END = 0;
    NRF_SPIM0->TASKS_STOP = 1;
    nvm_event = true;
  }
}

static inline int is_ready() {
  /* Check if NVM is ready for transfer */
  if ((NRF_P0->IN & (1 << PIN_C2C_GPIO)) == 0)
    return -1;
  return 0;
}

static int prep_xfer(uint8_t* tx_buf, uint8_t* rx_buf, size_t n_tx, size_t n_rx) {
  /* The SPI transaction will last for max(n_tx, n_rx) bytes */
  NRF_SPIM0->TXD.MAXCNT = n_tx;
  NRF_SPIM0->RXD.MAXCNT = n_rx;

  NRF_SPIM0->TXD.PTR = (uint32_t)tx_buf;
  NRF_SPIM0->RXD.PTR = (uint32_t)rx_buf;
  NRF_SPIM0->EVENTS_END = 0;
  NRF_SPIM0->EVENTS_STOPPED = 0;
  NRF_SPIM0->ENABLE = (SPIM_ENABLE_ENABLE_Enabled << SPIM_ENABLE_ENABLE_Pos);

  return 0;
}

static int begin(nvm_transfer_type_t transfer_type, uint32_t address) {
  int rc;

  /* If less than 10us have passed since the last transaction, wait for the remaining time */
  do {
    /* Capture current timer value into CC[3]. */
    NRF_TIMER4->TASKS_CAPTURE[3] = 1;
  } while (NRF_TIMER4->CC[3] < NVM_TEARDOWN_US);

  if ((rc = is_ready()) != 0)
    return rc;

  riotee_gpio_clear(_pin_cs);

  uint32_t cmd = (address & 0xFFFFF) | transfer_type;
  prep_xfer((uint8_t*)&cmd, NULL, 3, 0);

  nvm_event = false;
  /* Enable automatic start of transmission on CC[0] */
  NRF_PPI->CHENSET = PPI_CHENSET_CH0_Msk;
  NRF_TIMER4->EVENTS_COMPARE[0] = 0;
  NRF_TIMER4->EVENTS_COMPARE[1] = 0;

  NRF_TIMER4->INTENSET = TIMER_INTENSET_COMPARE1_Msk;
  NRF_TIMER4->SHORTS = TIMER_SHORTS_COMPARE1_STOP_Msk;

  NRF_TIMER4->TASKS_CLEAR = 1;
  NRF_TIMER4->TASKS_START = 1;

  /* Wait for timer CC[1] */
  while (nvm_event == false) {
    enter_low_power();
  }
  NRF_PPI->CHENCLR = PPI_CHENSET_CH0_Msk;
  NRF_TIMER4->INTENCLR = TIMER_INTENCLR_COMPARE1_Msk;

  /* Should be stopped already, but better be safe */
  while (NRF_SPIM0->EVENTS_STOPPED == 0) {
  }

  NRF_SPIM0->ENABLE = (SPIM_ENABLE_ENABLE_Disabled << SPIM_ENABLE_ENABLE_Pos);
  NRF_SPIM0->INTENSET = SPIM_INTENSET_END_Msk;
  /* See nRF52833 errata [78] */
  NRF_TIMER4->TASKS_SHUTDOWN = 1;

  return 0;
}

int nvm_begin_read(uint32_t address) {
  return begin(NVM_READ, address);
}

int nvm_begin_write(uint32_t address) {
  return begin(NVM_WRITE, address);
}

int nvm_end(void) {
  riotee_gpio_set(_pin_cs);

  /* Start a timer that allows us to check if the required time has passed before starting again. */
  NRF_TIMER4->TASKS_CLEAR = 1;
  NRF_TIMER4->TASKS_START = 1;
  NRF_TIMER4->SHORTS = TIMER_SHORTS_COMPARE2_STOP_Msk;

  NRF_SPIM0->INTENCLR = SPIM_INTENSET_END_Msk;

  return 0;
}

int nvm_write(uint8_t* src, size_t size) {
  int rc;
  prep_xfer(src, NULL, size, 0);

  if ((rc = is_ready()) != 0)
    return rc;

  nvm_event = false;
  NRF_SPIM0->TASKS_START = 1;
  while (nvm_event == false) {
    enter_low_power();
  }

  while (NRF_SPIM0->EVENTS_STOPPED == 0) {
  }
  NRF_SPIM0->ENABLE = (SPIM_ENABLE_ENABLE_Disabled << SPIM_ENABLE_ENABLE_Pos);

  return 0;
}

int nvm_read(uint8_t* dst, size_t size) {
  int rc;
  prep_xfer(NULL, dst, 0, size);

  if ((rc = is_ready()) != 0)
    return rc;

  nvm_event = false;
  NRF_SPIM0->TASKS_START = 1;
  while (nvm_event == false) {
    enter_low_power();
  }

  while (NRF_SPIM0->EVENTS_STOPPED == 0) {
  }
  NRF_SPIM0->ENABLE = (SPIM_ENABLE_ENABLE_Disabled << SPIM_ENABLE_ENABLE_Pos);

  return 0;
}