{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729807081031 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729807081032 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 16:58:00 2024 " "Processing started: Thu Oct 24 16:58:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729807081032 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729807081032 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729807081032 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729807081218 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729807081218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimal7decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decimal7decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decimal7decoder " "Found entity 1: decimal7decoder" {  } { { "decimal7decoder.sv" "" { Text "C:/Users/DIGITLAB1/Desktop/lab 6/decimal7decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729807086272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729807086272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.sv" "" { Text "C:/Users/DIGITLAB1/Desktop/lab 6/fulladder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729807086273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729807086273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder4.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder4 " "Found entity 1: adder4" {  } { { "adder4.sv" "" { Text "C:/Users/DIGITLAB1/Desktop/lab 6/adder4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729807086274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729807086274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "output_files/toplevel.sv" "" { Text "C:/Users/DIGITLAB1/Desktop/lab 6/output_files/toplevel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729807086275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729807086275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/addsub4.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/addsub4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addsub4 " "Found entity 1: addsub4" {  } { { "output_files/addsub4.sv" "" { Text "C:/Users/DIGITLAB1/Desktop/lab 6/output_files/addsub4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729807086276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729807086276 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C1 adder4.sv(13) " "Verilog HDL Implicit Net warning at adder4.sv(13): created implicit net for \"C1\"" {  } { { "adder4.sv" "" { Text "C:/Users/DIGITLAB1/Desktop/lab 6/adder4.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729807086276 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C2 adder4.sv(14) " "Verilog HDL Implicit Net warning at adder4.sv(14): created implicit net for \"C2\"" {  } { { "adder4.sv" "" { Text "C:/Users/DIGITLAB1/Desktop/lab 6/adder4.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729807086276 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729807086289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder4 adder4:u_adder4 " "Elaborating entity \"adder4\" for hierarchy \"adder4:u_adder4\"" {  } { { "output_files/toplevel.sv" "u_adder4" { Text "C:/Users/DIGITLAB1/Desktop/lab 6/output_files/toplevel.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729807086302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder adder4:u_adder4\|fulladder:fa0 " "Elaborating entity \"fulladder\" for hierarchy \"adder4:u_adder4\|fulladder:fa0\"" {  } { { "adder4.sv" "fa0" { Text "C:/Users/DIGITLAB1/Desktop/lab 6/adder4.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729807086303 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "x fulladder.sv(5) " "Verilog HDL warning at fulladder.sv(5): object x used but never assigned" {  } { { "fulladder.sv" "" { Text "C:/Users/DIGITLAB1/Desktop/lab 6/fulladder.sv" 5 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1729807086303 "|fulladder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "x 0 fulladder.sv(5) " "Net \"x\" at fulladder.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "fulladder.sv" "" { Text "C:/Users/DIGITLAB1/Desktop/lab 6/fulladder.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1729807086303 "|fulladder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decimal7decoder decimal7decoder:for_A " "Elaborating entity \"decimal7decoder\" for hierarchy \"decimal7decoder:for_A\"" {  } { { "output_files/toplevel.sv" "for_A" { Text "C:/Users/DIGITLAB1/Desktop/lab 6/output_files/toplevel.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729807086304 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "A_sign\[0\] VCC " "Pin \"A_sign\[0\]\" is stuck at VCC" {  } { { "output_files/toplevel.sv" "" { Text "C:/Users/DIGITLAB1/Desktop/lab 6/output_files/toplevel.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729807086518 "|toplevel|A_sign[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A_sign\[1\] VCC " "Pin \"A_sign\[1\]\" is stuck at VCC" {  } { { "output_files/toplevel.sv" "" { Text "C:/Users/DIGITLAB1/Desktop/lab 6/output_files/toplevel.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729807086518 "|toplevel|A_sign[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A_sign\[2\] VCC " "Pin \"A_sign\[2\]\" is stuck at VCC" {  } { { "output_files/toplevel.sv" "" { Text "C:/Users/DIGITLAB1/Desktop/lab 6/output_files/toplevel.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729807086518 "|toplevel|A_sign[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A_sign\[3\] VCC " "Pin \"A_sign\[3\]\" is stuck at VCC" {  } { { "output_files/toplevel.sv" "" { Text "C:/Users/DIGITLAB1/Desktop/lab 6/output_files/toplevel.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729807086518 "|toplevel|A_sign[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A_sign\[4\] VCC " "Pin \"A_sign\[4\]\" is stuck at VCC" {  } { { "output_files/toplevel.sv" "" { Text "C:/Users/DIGITLAB1/Desktop/lab 6/output_files/toplevel.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729807086518 "|toplevel|A_sign[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A_sign\[5\] VCC " "Pin \"A_sign\[5\]\" is stuck at VCC" {  } { { "output_files/toplevel.sv" "" { Text "C:/Users/DIGITLAB1/Desktop/lab 6/output_files/toplevel.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729807086518 "|toplevel|A_sign[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B_value\[0\] VCC " "Pin \"B_value\[0\]\" is stuck at VCC" {  } { { "output_files/toplevel.sv" "" { Text "C:/Users/DIGITLAB1/Desktop/lab 6/output_files/toplevel.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729807086518 "|toplevel|B_value[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B_value\[1\] VCC " "Pin \"B_value\[1\]\" is stuck at VCC" {  } { { "output_files/toplevel.sv" "" { Text "C:/Users/DIGITLAB1/Desktop/lab 6/output_files/toplevel.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729807086518 "|toplevel|B_value[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B_value\[2\] VCC " "Pin \"B_value\[2\]\" is stuck at VCC" {  } { { "output_files/toplevel.sv" "" { Text "C:/Users/DIGITLAB1/Desktop/lab 6/output_files/toplevel.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729807086518 "|toplevel|B_value[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B_value\[3\] VCC " "Pin \"B_value\[3\]\" is stuck at VCC" {  } { { "output_files/toplevel.sv" "" { Text "C:/Users/DIGITLAB1/Desktop/lab 6/output_files/toplevel.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729807086518 "|toplevel|B_value[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B_value\[4\] VCC " "Pin \"B_value\[4\]\" is stuck at VCC" {  } { { "output_files/toplevel.sv" "" { Text "C:/Users/DIGITLAB1/Desktop/lab 6/output_files/toplevel.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729807086518 "|toplevel|B_value[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B_value\[5\] VCC " "Pin \"B_value\[5\]\" is stuck at VCC" {  } { { "output_files/toplevel.sv" "" { Text "C:/Users/DIGITLAB1/Desktop/lab 6/output_files/toplevel.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729807086518 "|toplevel|B_value[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S_value\[0\] VCC " "Pin \"S_value\[0\]\" is stuck at VCC" {  } { { "output_files/toplevel.sv" "" { Text "C:/Users/DIGITLAB1/Desktop/lab 6/output_files/toplevel.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729807086518 "|toplevel|S_value[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S_value\[1\] VCC " "Pin \"S_value\[1\]\" is stuck at VCC" {  } { { "output_files/toplevel.sv" "" { Text "C:/Users/DIGITLAB1/Desktop/lab 6/output_files/toplevel.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729807086518 "|toplevel|S_value[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S_value\[2\] VCC " "Pin \"S_value\[2\]\" is stuck at VCC" {  } { { "output_files/toplevel.sv" "" { Text "C:/Users/DIGITLAB1/Desktop/lab 6/output_files/toplevel.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729807086518 "|toplevel|S_value[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S_value\[3\] VCC " "Pin \"S_value\[3\]\" is stuck at VCC" {  } { { "output_files/toplevel.sv" "" { Text "C:/Users/DIGITLAB1/Desktop/lab 6/output_files/toplevel.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729807086518 "|toplevel|S_value[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S_value\[4\] VCC " "Pin \"S_value\[4\]\" is stuck at VCC" {  } { { "output_files/toplevel.sv" "" { Text "C:/Users/DIGITLAB1/Desktop/lab 6/output_files/toplevel.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729807086518 "|toplevel|S_value[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S_value\[5\] VCC " "Pin \"S_value\[5\]\" is stuck at VCC" {  } { { "output_files/toplevel.sv" "" { Text "C:/Users/DIGITLAB1/Desktop/lab 6/output_files/toplevel.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729807086518 "|toplevel|S_value[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C_LED GND " "Pin \"C_LED\" is stuck at GND" {  } { { "output_files/toplevel.sv" "" { Text "C:/Users/DIGITLAB1/Desktop/lab 6/output_files/toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729807086518 "|toplevel|C_LED"} { "Warning" "WMLS_MLS_STUCK_PIN" "V_LED GND " "Pin \"V_LED\" is stuck at GND" {  } { { "output_files/toplevel.sv" "" { Text "C:/Users/DIGITLAB1/Desktop/lab 6/output_files/toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729807086518 "|toplevel|V_LED"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1729807086518 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1729807086560 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1729807086813 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729807086813 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "81 " "Implemented 81 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1729807086835 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1729807086835 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25 " "Implemented 25 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1729807086835 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1729807086835 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729807086845 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 24 16:58:06 2024 " "Processing ended: Thu Oct 24 16:58:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729807086845 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729807086845 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729807086845 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729807086845 ""}
