{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1513829448893 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513829448896 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 20 23:10:48 2017 " "Processing started: Wed Dec 20 23:10:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513829448896 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513829448896 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HexpointThermostat -c HexpointThermostat " "Command: quartus_map --read_settings_files=on --write_settings_files=off HexpointThermostat -c HexpointThermostat" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513829448896 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1513829449343 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1513829449343 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "HexpointThermostat/HexpointThermostat.bdf " "Can't analyze file -- file HexpointThermostat/HexpointThermostat.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1513829460662 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "comparator.vhd " "Can't analyze file -- file comparator.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1513829460666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setpointregister.bdf 1 1 " "Found 1 design units, including 1 entities, in source file setpointregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SetpointRegister " "Found entity 1: SetpointRegister" {  } { { "SetpointRegister.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/SetpointRegister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513829460670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513829460670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparatorlessthan.vhd 0 0 " "Found 0 design units, including 0 entities, in source file comparatorlessthan.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513829461136 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "31mux.bdf " "Can't analyze file -- file 31mux.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1513829461140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stop-SYN " "Found design unit 1: stop-SYN" {  } { { "StoP.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/StoP.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513829461142 ""} { "Info" "ISGN_ENTITY_NAME" "1 StoP " "Found entity 1: StoP" {  } { { "StoP.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/StoP.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513829461142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513829461142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare13bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compare13bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare13bits-SYN " "Found design unit 1: compare13bits-SYN" {  } { { "compare13bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/compare13bits.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513829461146 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare13bits " "Found entity 1: compare13bits" {  } { { "compare13bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/compare13bits.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513829461146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513829461146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add13bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add13bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add13bits-SYN " "Found design unit 1: add13bits-SYN" {  } { { "add13bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/add13bits.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513829461149 ""} { "Info" "ISGN_ENTITY_NAME" "1 add13bits " "Found entity 1: add13bits" {  } { { "add13bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/add13bits.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513829461149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513829461149 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hexpointthermostat.bdf 1 1 " "Using design file hexpointthermostat.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 HexpointThermostat " "Found entity 1: HexpointThermostat" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513829461212 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1513829461212 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HexpointThermostat " "Elaborating entity \"HexpointThermostat\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1513829461214 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "StoP inst6 " "Block or symbol \"StoP\" of instance \"inst6\" overlaps another block or symbol" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 520 -40 104 600 "inst6" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1513829461217 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst4 " "Block or symbol \"NOT\" of instance \"inst4\" overlaps another block or symbol" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 688 1408 1456 720 "inst4" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1513829461217 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SDA " "Pin \"SDA\" not connected" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 560 -208 -32 576 "SDA" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1513829461218 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "controlsActive " "Pin \"controlsActive\" not connected" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 696 1240 1416 712 "controlsActive" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1513829461218 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Initlitalize " "Pin \"Initlitalize\" not connected" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -152 -200 -32 -136 "Initlitalize" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1513829461218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare13bits compare13bits:inst24 " "Elaborating entity \"compare13bits\" for hierarchy \"compare13bits:inst24\"" {  } { { "hexpointthermostat.bdf" "inst24" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -296 992 1120 -200 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513829461259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare compare13bits:inst24\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"compare13bits:inst24\|lpm_compare:LPM_COMPARE_component\"" {  } { { "compare13bits.vhd" "LPM_COMPARE_component" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/compare13bits.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513829461287 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compare13bits:inst24\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"compare13bits:inst24\|lpm_compare:LPM_COMPARE_component\"" {  } { { "compare13bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/compare13bits.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513829461288 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compare13bits:inst24\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"compare13bits:inst24\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513829461288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513829461288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513829461288 ""}  } { { "compare13bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/compare13bits.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513829461288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_46g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_46g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_46g " "Found entity 1: cmpr_46g" {  } { { "db/cmpr_46g.tdf" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/db/cmpr_46g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513829461333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513829461333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_46g compare13bits:inst24\|lpm_compare:LPM_COMPARE_component\|cmpr_46g:auto_generated " "Elaborating entity \"cmpr_46g\" for hierarchy \"compare13bits:inst24\|lpm_compare:LPM_COMPARE_component\|cmpr_46g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513829461334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst5 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst5\"" {  } { { "hexpointthermostat.bdf" "inst5" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -368 824 936 -280 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513829461353 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst5 " "Elaborated megafunction instantiation \"BUSMUX:inst5\"" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -368 824 936 -280 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513829461354 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst5 " "Instantiated megafunction \"BUSMUX:inst5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 13 " "Parameter \"WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513829461354 ""}  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -368 824 936 -280 "inst5" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513829461354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst5\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst5\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513829461377 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst5\|lpm_mux:\$00000 BUSMUX:inst5 " "Elaborated megafunction instantiation \"BUSMUX:inst5\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst5\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -368 824 936 -280 "inst5" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513829461378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_58c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_58c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_58c " "Found entity 1: mux_58c" {  } { { "db/mux_58c.tdf" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/db/mux_58c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513829461427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513829461427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_58c BUSMUX:inst5\|lpm_mux:\$00000\|mux_58c:auto_generated " "Elaborating entity \"mux_58c\" for hierarchy \"BUSMUX:inst5\|lpm_mux:\$00000\|mux_58c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513829461429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SetpointRegister SetpointRegister:inst9 " "Elaborating entity \"SetpointRegister\" for hierarchy \"SetpointRegister:inst9\"" {  } { { "hexpointthermostat.bdf" "inst9" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -504 152 312 -344 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513829461443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add13bits SetpointRegister:inst9\|add13bits:inst " "Elaborating entity \"add13bits\" for hierarchy \"SetpointRegister:inst9\|add13bits:inst\"" {  } { { "SetpointRegister.bdf" "inst" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/SetpointRegister.bdf" { { 360 976 1136 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513829461496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "add13bits.vhd" "LPM_ADD_SUB_component" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/add13bits.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513829461573 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "add13bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/add13bits.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513829461593 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513829461593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513829461593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513829461593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513829461593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513829461593 ""}  } { { "add13bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/add13bits.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513829461593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_stratix_add_sub SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component\|alt_stratix_add_sub:stratix_adder " "Elaborating entity \"alt_stratix_add_sub\" for hierarchy \"SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component\|alt_stratix_add_sub:stratix_adder\"" {  } { { "lpm_add_sub.tdf" "stratix_adder" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 122 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513829461628 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component\|alt_stratix_add_sub:stratix_adder SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component\|alt_stratix_add_sub:stratix_adder\", which is child of megafunction instantiation \"SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 122 5 0 } } { "add13bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/add13bits.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513829461652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StoP StoP:inst6 " "Elaborating entity \"StoP\" for hierarchy \"StoP:inst6\"" {  } { { "hexpointthermostat.bdf" "inst6" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 520 -40 104 600 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513829461737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg StoP:inst6\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"StoP:inst6\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "StoP.vhd" "LPM_SHIFTREG_component" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/StoP.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513829461761 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StoP:inst6\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"StoP:inst6\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "StoP.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/StoP.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513829461762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StoP:inst6\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"StoP:inst6\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513829461762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513829461762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513829461762 ""}  } { { "StoP.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/StoP.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513829461762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst3 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst3\"" {  } { { "hexpointthermostat.bdf" "inst3" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 584 1448 1560 672 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513829461906 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst3 " "Elaborated megafunction instantiation \"BUSMUX:inst3\"" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 584 1448 1560 672 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513829461907 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst3 " "Instantiated megafunction \"BUSMUX:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 13 " "Parameter \"WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513829461907 ""}  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 584 1448 1560 672 "inst3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513829461907 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "Initialize " "Node \"Initialize\" is missing source" {  } { { "hexpointthermostat.bdf" "Initialize" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -136 96 142 -119 "Initialize" "" } { -408 112 158 -391 "Initialize" "" } { 56 64 110 73 "Initialize" "" } { 232 168 214 249 "Initialize" "" } { 312 -48 -2 329 "Initialize" "" } { -272 288 334 -255 "Initialize" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1513829462062 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "Init\[12\] " "Node \"Init\[12\]\" is missing source" {  } { { "hexpointthermostat.bdf" "Init\[12\]" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -488 112 163 -471 "Init\[12..0\]" "" } { -216 80 131 -199 "Init\[12..0\]" "" } { -24 48 104 -7 "Init\[12..0\]" "" } { 152 168 219 169 "Init\[12..0\]" "" } { 232 -56 -5 249 "Init\[12..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1513829462062 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "Init\[11\] " "Node \"Init\[11\]\" is missing source" {  } { { "hexpointthermostat.bdf" "Init\[11\]" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -488 112 163 -471 "Init\[12..0\]" "" } { -216 80 131 -199 "Init\[12..0\]" "" } { -24 48 104 -7 "Init\[12..0\]" "" } { 152 168 219 169 "Init\[12..0\]" "" } { 232 -56 -5 249 "Init\[12..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1513829462062 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "Init\[10\] " "Node \"Init\[10\]\" is missing source" {  } { { "hexpointthermostat.bdf" "Init\[10\]" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -488 112 163 -471 "Init\[12..0\]" "" } { -216 80 131 -199 "Init\[12..0\]" "" } { -24 48 104 -7 "Init\[12..0\]" "" } { 152 168 219 169 "Init\[12..0\]" "" } { 232 -56 -5 249 "Init\[12..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1513829462062 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "Init\[9\] " "Node \"Init\[9\]\" is missing source" {  } { { "hexpointthermostat.bdf" "Init\[9\]" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -488 112 163 -471 "Init\[12..0\]" "" } { -216 80 131 -199 "Init\[12..0\]" "" } { -24 48 104 -7 "Init\[12..0\]" "" } { 152 168 219 169 "Init\[12..0\]" "" } { 232 -56 -5 249 "Init\[12..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1513829462063 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "Init\[8\] " "Node \"Init\[8\]\" is missing source" {  } { { "hexpointthermostat.bdf" "Init\[8\]" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -488 112 163 -471 "Init\[12..0\]" "" } { -216 80 131 -199 "Init\[12..0\]" "" } { -24 48 104 -7 "Init\[12..0\]" "" } { 152 168 219 169 "Init\[12..0\]" "" } { 232 -56 -5 249 "Init\[12..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1513829462063 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "Init\[7\] " "Node \"Init\[7\]\" is missing source" {  } { { "hexpointthermostat.bdf" "Init\[7\]" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -488 112 163 -471 "Init\[12..0\]" "" } { -216 80 131 -199 "Init\[12..0\]" "" } { -24 48 104 -7 "Init\[12..0\]" "" } { 152 168 219 169 "Init\[12..0\]" "" } { 232 -56 -5 249 "Init\[12..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1513829462063 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "Init\[6\] " "Node \"Init\[6\]\" is missing source" {  } { { "hexpointthermostat.bdf" "Init\[6\]" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -488 112 163 -471 "Init\[12..0\]" "" } { -216 80 131 -199 "Init\[12..0\]" "" } { -24 48 104 -7 "Init\[12..0\]" "" } { 152 168 219 169 "Init\[12..0\]" "" } { 232 -56 -5 249 "Init\[12..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1513829462063 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "Init\[5\] " "Node \"Init\[5\]\" is missing source" {  } { { "hexpointthermostat.bdf" "Init\[5\]" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -488 112 163 -471 "Init\[12..0\]" "" } { -216 80 131 -199 "Init\[12..0\]" "" } { -24 48 104 -7 "Init\[12..0\]" "" } { 152 168 219 169 "Init\[12..0\]" "" } { 232 -56 -5 249 "Init\[12..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1513829462063 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "Init\[4\] " "Node \"Init\[4\]\" is missing source" {  } { { "hexpointthermostat.bdf" "Init\[4\]" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -488 112 163 -471 "Init\[12..0\]" "" } { -216 80 131 -199 "Init\[12..0\]" "" } { -24 48 104 -7 "Init\[12..0\]" "" } { 152 168 219 169 "Init\[12..0\]" "" } { 232 -56 -5 249 "Init\[12..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1513829462063 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "Init\[3\] " "Node \"Init\[3\]\" is missing source" {  } { { "hexpointthermostat.bdf" "Init\[3\]" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -488 112 163 -471 "Init\[12..0\]" "" } { -216 80 131 -199 "Init\[12..0\]" "" } { -24 48 104 -7 "Init\[12..0\]" "" } { 152 168 219 169 "Init\[12..0\]" "" } { 232 -56 -5 249 "Init\[12..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1513829462063 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "Init\[2\] " "Node \"Init\[2\]\" is missing source" {  } { { "hexpointthermostat.bdf" "Init\[2\]" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -488 112 163 -471 "Init\[12..0\]" "" } { -216 80 131 -199 "Init\[12..0\]" "" } { -24 48 104 -7 "Init\[12..0\]" "" } { 152 168 219 169 "Init\[12..0\]" "" } { 232 -56 -5 249 "Init\[12..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1513829462063 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "Init\[1\] " "Node \"Init\[1\]\" is missing source" {  } { { "hexpointthermostat.bdf" "Init\[1\]" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -488 112 163 -471 "Init\[12..0\]" "" } { -216 80 131 -199 "Init\[12..0\]" "" } { -24 48 104 -7 "Init\[12..0\]" "" } { 152 168 219 169 "Init\[12..0\]" "" } { 232 -56 -5 249 "Init\[12..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1513829462063 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "Init\[0\] " "Node \"Init\[0\]\" is missing source" {  } { { "hexpointthermostat.bdf" "Init\[0\]" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -488 112 163 -471 "Init\[12..0\]" "" } { -216 80 131 -199 "Init\[12..0\]" "" } { -24 48 104 -7 "Init\[12..0\]" "" } { 152 168 219 169 "Init\[12..0\]" "" } { 232 -56 -5 249 "Init\[12..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1513829462063 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 14 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 14 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "667 " "Peak virtual memory: 667 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513829462286 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 20 23:11:02 2017 " "Processing ended: Wed Dec 20 23:11:02 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513829462286 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513829462286 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513829462286 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1513829462286 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 16 s 10 s " "Quartus Prime Full Compilation was unsuccessful. 16 errors, 10 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1513829462905 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1513829448893 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513829448896 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 20 23:10:48 2017 " "Processing started: Wed Dec 20 23:10:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513829448896 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513829448896 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HexpointThermostat -c HexpointThermostat " "Command: quartus_map --read_settings_files=on --write_settings_files=off HexpointThermostat -c HexpointThermostat" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513829448896 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1513829449343 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1513829449343 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "HexpointThermostat/HexpointThermostat.bdf " "Can't analyze file -- file HexpointThermostat/HexpointThermostat.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1513829460662 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "comparator.vhd " "Can't analyze file -- file comparator.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1513829460666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setpointregister.bdf 1 1 " "Found 1 design units, including 1 entities, in source file setpointregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SetpointRegister " "Found entity 1: SetpointRegister" {  } { { "SetpointRegister.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/SetpointRegister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513829460670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513829460670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparatorlessthan.vhd 0 0 " "Found 0 design units, including 0 entities, in source file comparatorlessthan.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513829461136 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "31mux.bdf " "Can't analyze file -- file 31mux.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1513829461140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stop-SYN " "Found design unit 1: stop-SYN" {  } { { "StoP.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/StoP.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513829461142 ""} { "Info" "ISGN_ENTITY_NAME" "1 StoP " "Found entity 1: StoP" {  } { { "StoP.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/StoP.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513829461142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513829461142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare13bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compare13bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare13bits-SYN " "Found design unit 1: compare13bits-SYN" {  } { { "compare13bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/compare13bits.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513829461146 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare13bits " "Found entity 1: compare13bits" {  } { { "compare13bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/compare13bits.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513829461146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513829461146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add13bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add13bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add13bits-SYN " "Found design unit 1: add13bits-SYN" {  } { { "add13bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/add13bits.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513829461149 ""} { "Info" "ISGN_ENTITY_NAME" "1 add13bits " "Found entity 1: add13bits" {  } { { "add13bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/add13bits.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513829461149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513829461149 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hexpointthermostat.bdf 1 1 " "Using design file hexpointthermostat.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 HexpointThermostat " "Found entity 1: HexpointThermostat" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513829461212 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1513829461212 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HexpointThermostat " "Elaborating entity \"HexpointThermostat\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1513829461214 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "StoP inst6 " "Block or symbol \"StoP\" of instance \"inst6\" overlaps another block or symbol" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 520 -40 104 600 "inst6" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1513829461217 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst4 " "Block or symbol \"NOT\" of instance \"inst4\" overlaps another block or symbol" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 688 1408 1456 720 "inst4" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1513829461217 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SDA " "Pin \"SDA\" not connected" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 560 -208 -32 576 "SDA" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1513829461218 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "controlsActive " "Pin \"controlsActive\" not connected" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 696 1240 1416 712 "controlsActive" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1513829461218 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Initlitalize " "Pin \"Initlitalize\" not connected" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -152 -200 -32 -136 "Initlitalize" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1513829461218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare13bits compare13bits:inst24 " "Elaborating entity \"compare13bits\" for hierarchy \"compare13bits:inst24\"" {  } { { "hexpointthermostat.bdf" "inst24" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -296 992 1120 -200 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513829461259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare compare13bits:inst24\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"compare13bits:inst24\|lpm_compare:LPM_COMPARE_component\"" {  } { { "compare13bits.vhd" "LPM_COMPARE_component" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/compare13bits.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513829461287 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compare13bits:inst24\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"compare13bits:inst24\|lpm_compare:LPM_COMPARE_component\"" {  } { { "compare13bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/compare13bits.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513829461288 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compare13bits:inst24\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"compare13bits:inst24\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513829461288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513829461288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513829461288 ""}  } { { "compare13bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/compare13bits.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513829461288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_46g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_46g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_46g " "Found entity 1: cmpr_46g" {  } { { "db/cmpr_46g.tdf" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/db/cmpr_46g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513829461333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513829461333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_46g compare13bits:inst24\|lpm_compare:LPM_COMPARE_component\|cmpr_46g:auto_generated " "Elaborating entity \"cmpr_46g\" for hierarchy \"compare13bits:inst24\|lpm_compare:LPM_COMPARE_component\|cmpr_46g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513829461334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst5 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst5\"" {  } { { "hexpointthermostat.bdf" "inst5" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -368 824 936 -280 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513829461353 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst5 " "Elaborated megafunction instantiation \"BUSMUX:inst5\"" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -368 824 936 -280 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513829461354 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst5 " "Instantiated megafunction \"BUSMUX:inst5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 13 " "Parameter \"WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513829461354 ""}  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -368 824 936 -280 "inst5" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513829461354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst5\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst5\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513829461377 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst5\|lpm_mux:\$00000 BUSMUX:inst5 " "Elaborated megafunction instantiation \"BUSMUX:inst5\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst5\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -368 824 936 -280 "inst5" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513829461378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_58c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_58c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_58c " "Found entity 1: mux_58c" {  } { { "db/mux_58c.tdf" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/db/mux_58c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513829461427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513829461427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_58c BUSMUX:inst5\|lpm_mux:\$00000\|mux_58c:auto_generated " "Elaborating entity \"mux_58c\" for hierarchy \"BUSMUX:inst5\|lpm_mux:\$00000\|mux_58c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513829461429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SetpointRegister SetpointRegister:inst9 " "Elaborating entity \"SetpointRegister\" for hierarchy \"SetpointRegister:inst9\"" {  } { { "hexpointthermostat.bdf" "inst9" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -504 152 312 -344 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513829461443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add13bits SetpointRegister:inst9\|add13bits:inst " "Elaborating entity \"add13bits\" for hierarchy \"SetpointRegister:inst9\|add13bits:inst\"" {  } { { "SetpointRegister.bdf" "inst" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/SetpointRegister.bdf" { { 360 976 1136 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513829461496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "add13bits.vhd" "LPM_ADD_SUB_component" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/add13bits.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513829461573 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "add13bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/add13bits.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513829461593 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513829461593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513829461593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513829461593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513829461593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513829461593 ""}  } { { "add13bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/add13bits.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513829461593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_stratix_add_sub SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component\|alt_stratix_add_sub:stratix_adder " "Elaborating entity \"alt_stratix_add_sub\" for hierarchy \"SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component\|alt_stratix_add_sub:stratix_adder\"" {  } { { "lpm_add_sub.tdf" "stratix_adder" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 122 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513829461628 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component\|alt_stratix_add_sub:stratix_adder SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component\|alt_stratix_add_sub:stratix_adder\", which is child of megafunction instantiation \"SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 122 5 0 } } { "add13bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/add13bits.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513829461652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StoP StoP:inst6 " "Elaborating entity \"StoP\" for hierarchy \"StoP:inst6\"" {  } { { "hexpointthermostat.bdf" "inst6" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 520 -40 104 600 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513829461737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg StoP:inst6\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"StoP:inst6\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "StoP.vhd" "LPM_SHIFTREG_component" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/StoP.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513829461761 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StoP:inst6\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"StoP:inst6\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "StoP.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/StoP.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513829461762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StoP:inst6\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"StoP:inst6\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513829461762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513829461762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513829461762 ""}  } { { "StoP.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/StoP.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513829461762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst3 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst3\"" {  } { { "hexpointthermostat.bdf" "inst3" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 584 1448 1560 672 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513829461906 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst3 " "Elaborated megafunction instantiation \"BUSMUX:inst3\"" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 584 1448 1560 672 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513829461907 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst3 " "Instantiated megafunction \"BUSMUX:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 13 " "Parameter \"WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513829461907 ""}  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 584 1448 1560 672 "inst3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513829461907 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "Initialize " "Node \"Initialize\" is missing source" {  } { { "hexpointthermostat.bdf" "Initialize" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -136 96 142 -119 "Initialize" "" } { -408 112 158 -391 "Initialize" "" } { 56 64 110 73 "Initialize" "" } { 232 168 214 249 "Initialize" "" } { 312 -48 -2 329 "Initialize" "" } { -272 288 334 -255 "Initialize" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1513829462062 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "Init\[12\] " "Node \"Init\[12\]\" is missing source" {  } { { "hexpointthermostat.bdf" "Init\[12\]" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -488 112 163 -471 "Init\[12..0\]" "" } { -216 80 131 -199 "Init\[12..0\]" "" } { -24 48 104 -7 "Init\[12..0\]" "" } { 152 168 219 169 "Init\[12..0\]" "" } { 232 -56 -5 249 "Init\[12..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1513829462062 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "Init\[11\] " "Node \"Init\[11\]\" is missing source" {  } { { "hexpointthermostat.bdf" "Init\[11\]" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -488 112 163 -471 "Init\[12..0\]" "" } { -216 80 131 -199 "Init\[12..0\]" "" } { -24 48 104 -7 "Init\[12..0\]" "" } { 152 168 219 169 "Init\[12..0\]" "" } { 232 -56 -5 249 "Init\[12..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1513829462062 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "Init\[10\] " "Node \"Init\[10\]\" is missing source" {  } { { "hexpointthermostat.bdf" "Init\[10\]" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -488 112 163 -471 "Init\[12..0\]" "" } { -216 80 131 -199 "Init\[12..0\]" "" } { -24 48 104 -7 "Init\[12..0\]" "" } { 152 168 219 169 "Init\[12..0\]" "" } { 232 -56 -5 249 "Init\[12..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1513829462062 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "Init\[9\] " "Node \"Init\[9\]\" is missing source" {  } { { "hexpointthermostat.bdf" "Init\[9\]" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -488 112 163 -471 "Init\[12..0\]" "" } { -216 80 131 -199 "Init\[12..0\]" "" } { -24 48 104 -7 "Init\[12..0\]" "" } { 152 168 219 169 "Init\[12..0\]" "" } { 232 -56 -5 249 "Init\[12..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1513829462063 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "Init\[8\] " "Node \"Init\[8\]\" is missing source" {  } { { "hexpointthermostat.bdf" "Init\[8\]" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -488 112 163 -471 "Init\[12..0\]" "" } { -216 80 131 -199 "Init\[12..0\]" "" } { -24 48 104 -7 "Init\[12..0\]" "" } { 152 168 219 169 "Init\[12..0\]" "" } { 232 -56 -5 249 "Init\[12..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1513829462063 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "Init\[7\] " "Node \"Init\[7\]\" is missing source" {  } { { "hexpointthermostat.bdf" "Init\[7\]" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -488 112 163 -471 "Init\[12..0\]" "" } { -216 80 131 -199 "Init\[12..0\]" "" } { -24 48 104 -7 "Init\[12..0\]" "" } { 152 168 219 169 "Init\[12..0\]" "" } { 232 -56 -5 249 "Init\[12..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1513829462063 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "Init\[6\] " "Node \"Init\[6\]\" is missing source" {  } { { "hexpointthermostat.bdf" "Init\[6\]" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -488 112 163 -471 "Init\[12..0\]" "" } { -216 80 131 -199 "Init\[12..0\]" "" } { -24 48 104 -7 "Init\[12..0\]" "" } { 152 168 219 169 "Init\[12..0\]" "" } { 232 -56 -5 249 "Init\[12..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1513829462063 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "Init\[5\] " "Node \"Init\[5\]\" is missing source" {  } { { "hexpointthermostat.bdf" "Init\[5\]" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -488 112 163 -471 "Init\[12..0\]" "" } { -216 80 131 -199 "Init\[12..0\]" "" } { -24 48 104 -7 "Init\[12..0\]" "" } { 152 168 219 169 "Init\[12..0\]" "" } { 232 -56 -5 249 "Init\[12..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1513829462063 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "Init\[4\] " "Node \"Init\[4\]\" is missing source" {  } { { "hexpointthermostat.bdf" "Init\[4\]" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -488 112 163 -471 "Init\[12..0\]" "" } { -216 80 131 -199 "Init\[12..0\]" "" } { -24 48 104 -7 "Init\[12..0\]" "" } { 152 168 219 169 "Init\[12..0\]" "" } { 232 -56 -5 249 "Init\[12..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1513829462063 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "Init\[3\] " "Node \"Init\[3\]\" is missing source" {  } { { "hexpointthermostat.bdf" "Init\[3\]" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -488 112 163 -471 "Init\[12..0\]" "" } { -216 80 131 -199 "Init\[12..0\]" "" } { -24 48 104 -7 "Init\[12..0\]" "" } { 152 168 219 169 "Init\[12..0\]" "" } { 232 -56 -5 249 "Init\[12..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1513829462063 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "Init\[2\] " "Node \"Init\[2\]\" is missing source" {  } { { "hexpointthermostat.bdf" "Init\[2\]" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -488 112 163 -471 "Init\[12..0\]" "" } { -216 80 131 -199 "Init\[12..0\]" "" } { -24 48 104 -7 "Init\[12..0\]" "" } { 152 168 219 169 "Init\[12..0\]" "" } { 232 -56 -5 249 "Init\[12..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1513829462063 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "Init\[1\] " "Node \"Init\[1\]\" is missing source" {  } { { "hexpointthermostat.bdf" "Init\[1\]" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -488 112 163 -471 "Init\[12..0\]" "" } { -216 80 131 -199 "Init\[12..0\]" "" } { -24 48 104 -7 "Init\[12..0\]" "" } { 152 168 219 169 "Init\[12..0\]" "" } { 232 -56 -5 249 "Init\[12..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1513829462063 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "Init\[0\] " "Node \"Init\[0\]\" is missing source" {  } { { "hexpointthermostat.bdf" "Init\[0\]" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -488 112 163 -471 "Init\[12..0\]" "" } { -216 80 131 -199 "Init\[12..0\]" "" } { -24 48 104 -7 "Init\[12..0\]" "" } { 152 168 219 169 "Init\[12..0\]" "" } { 232 -56 -5 249 "Init\[12..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1513829462063 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 14 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 14 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "667 " "Peak virtual memory: 667 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513829462286 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 20 23:11:02 2017 " "Processing ended: Wed Dec 20 23:11:02 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513829462286 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513829462286 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513829462286 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1513829462286 ""}
