module phase_generator
	#(parameter)
	(
		input slow_clock;
		output reg clock_out;
	)

endmodule