#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Jan  4 17:33:16 2022
# Process ID: 37896
# Current directory: C:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/project_1/project_1.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/project_1/project_1.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/project_1/project_1.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programmas/xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/project_1/project_1.cache/ip 
Command: link_design -top design_1_wrapper -part xc7z007sclg225-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Pmod_I2S2_0_0/design_1_Pmod_I2S2_0_0.dcp' for cell 'design_1_i/Pmod_I2S2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.dcp' for cell 'design_1_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_1/design_1_axi_bram_ctrl_0_bram_1.dcp' for cell 'design_1_i/axi_bram_ctrl_0_bram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_0/design_1_axi_bram_ctrl_1_0.dcp' for cell 'design_1_i/axi_bram_ctrl_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_bram_0/design_1_axi_bram_ctrl_1_bram_0.dcp' for cell 'design_1_i/axi_bram_ctrl_1_bram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.532 . Memory (MB): peak = 1219.934 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 272 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 2.657130 which will be rounded to 2.657 to ensure it is an integer multiple of 1 picosecond [c:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc:27]
Finished Parsing XDC File [c:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [C:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/project_1/project_1.srcs/constrs_2/new/pmodi2s.xdc]
Finished Parsing XDC File [C:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/project_1/project_1.srcs/constrs_2/new/pmodi2s.xdc]
INFO: [Project 1-1714] 69 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1219.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 145 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 142 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 3 instances

19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1219.934 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1219.934 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 217c368b4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1721.238 ; gain = 501.305

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 31 inverter(s) to 162 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1d9e78472

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.712 . Memory (MB): peak = 1943.781 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 30 cells and removed 87 cells
INFO: [Opt 31-1021] In phase Retarget, 60 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1d03d7d7e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.887 . Memory (MB): peak = 1943.781 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 163 cells and removed 401 cells
INFO: [Opt 31-1021] In phase Constant propagation, 80 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 197d86660

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1943.781 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1270 cells
INFO: [Opt 31-1021] In phase Sweep, 100 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst to drive 324 load(s) on clock net design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 14a0435b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1943.781 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 14a0435b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1943.781 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 14a0435b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1943.781 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 60 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              30  |              87  |                                             60  |
|  Constant propagation         |             163  |             401  |                                             80  |
|  Sweep                        |               0  |            1270  |                                            100  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             60  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1943.781 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 17263b56b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1943.781 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 16 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 16 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 1c723608a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.212 . Memory (MB): peak = 2047.723 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1c723608a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2047.723 ; gain = 103.941

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1ab66184b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2047.723 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1ab66184b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2047.723 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2047.723 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1ab66184b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2047.723 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2047.723 ; gain = 827.789
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 2047.723 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/project_1/project_1.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/project_1/project_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2047.723 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10ec55584

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2047.723 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2047.723 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f85525ee

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2047.723 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13d3c792a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2047.723 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13d3c792a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2047.723 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 13d3c792a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2047.723 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c83a18e2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2047.723 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1b406c16c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2047.723 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1b406c16c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2047.723 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 3 LUTNM shape to break, 455 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 3, two critical 0, total 3, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 187 nets or LUTs. Breaked 3 LUTs, combined 184 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-46] Identified 28 candidate nets for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2047.723 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            3  |            184  |                   187  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            3  |            184  |                   187  |           0  |          10  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 16bb14f9b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2047.723 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 165ec7855

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2047.723 ; gain = 0.000
Phase 2 Global Placement | Checksum: 165ec7855

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2047.723 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1766276e5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2047.723 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 28887ce3c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2047.723 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 286c4ce74

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2047.723 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2774ccae2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2047.723 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 19d76a3a9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 2047.723 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 22dec037b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 2047.723 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 24801cf40

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2047.723 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1fec0c51e

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2047.723 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 15fe78a50

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2047.723 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 15fe78a50

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2047.723 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f5d5d491

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.533 | TNS=-427.065 |
Phase 1 Physical Synthesis Initialization | Checksum: 137cdd26e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.462 . Memory (MB): peak = 2047.723 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: fb1cef1c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.492 . Memory (MB): peak = 2047.723 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: f5d5d491

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 2047.723 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.337. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 31c52bf7

Time (s): cpu = 00:00:55 ; elapsed = 00:00:42 . Memory (MB): peak = 2047.723 ; gain = 0.000

Time (s): cpu = 00:00:55 ; elapsed = 00:00:42 . Memory (MB): peak = 2047.723 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 31c52bf7

Time (s): cpu = 00:00:55 ; elapsed = 00:00:42 . Memory (MB): peak = 2047.723 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 31c52bf7

Time (s): cpu = 00:00:55 ; elapsed = 00:00:42 . Memory (MB): peak = 2047.723 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 31c52bf7

Time (s): cpu = 00:00:55 ; elapsed = 00:00:42 . Memory (MB): peak = 2047.723 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 31c52bf7

Time (s): cpu = 00:00:55 ; elapsed = 00:00:42 . Memory (MB): peak = 2047.723 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2047.723 ; gain = 0.000

Time (s): cpu = 00:00:55 ; elapsed = 00:00:42 . Memory (MB): peak = 2047.723 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: bf65f415

Time (s): cpu = 00:00:55 ; elapsed = 00:00:42 . Memory (MB): peak = 2047.723 ; gain = 0.000
Ending Placer Task | Checksum: 945b65bd

Time (s): cpu = 00:00:55 ; elapsed = 00:00:42 . Memory (MB): peak = 2047.723 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:43 . Memory (MB): peak = 2047.723 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.862 . Memory (MB): peak = 2047.723 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/project_1/project_1.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2047.723 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 2047.723 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 3.00s |  WALL: 2.10s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2047.723 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.291 | TNS=-401.658 |
Phase 1 Physical Synthesis Initialization | Checksum: 1e3a5b34b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2047.723 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.291 | TNS=-401.658 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1e3a5b34b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2047.723 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.291 | TNS=-401.658 |
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_rdata[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/D[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[5].  Did not re-place instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[7]
INFO: [Physopt 32-81] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[5]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.234 | TNS=-397.713 |
INFO: [Physopt 32-662] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[5]_repN.  Did not re-place instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[7]_replica
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[5]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[0].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[0]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.234 | TNS=-397.376 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[1].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[1]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.234 | TNS=-397.039 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[2].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[2]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.234 | TNS=-396.702 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[3].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[3]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.234 | TNS=-396.365 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[28].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[28]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.234 | TNS=-396.222 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[29].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[29]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.234 | TNS=-396.079 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg__0[30].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[30]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg__0[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.234 | TNS=-395.936 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg__0[31].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[31]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg__0[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.234 | TNS=-395.793 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[4].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[4]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.234 | TNS=-395.651 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[5].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[5]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.234 | TNS=-395.509 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[6].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[6]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.234 | TNS=-395.367 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[7].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[7]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.234 | TNS=-395.225 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[10].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[10]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.234 | TNS=-395.085 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[11].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[11]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.234 | TNS=-394.945 |
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_rdata[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/D[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[5]_repN.  Did not re-place instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[7]_replica
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[5]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[8].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[8]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.234 | TNS=-394.805 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[9].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[9]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.234 | TNS=-394.665 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[10].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[10]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.234 | TNS=-394.368 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[11].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[11]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.234 | TNS=-394.071 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[8].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[8]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.234 | TNS=-393.774 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[9].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[9]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.234 | TNS=-393.477 |
INFO: [Physopt 32-662] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[10].  Did not re-place instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[10]
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread[0]_i_1_n_0.  Did not re-place instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread[0]_i_1
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[2].  Did not re-place instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[2]
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.234 | TNS=-393.477 |
Phase 3 Critical Path Optimization | Checksum: 1e3a5b34b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2047.723 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.234 | TNS=-393.477 |
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_rdata[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/D[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[5]_repN.  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[7]_replica
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra[5]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.201 | TNS=-393.296 |
INFO: [Physopt 32-662] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb[5].  Did not re-place instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[7]
INFO: [Physopt 32-572] Net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[10].  Did not re-place instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[10]
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread[0]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread[0]_i_1_n_0.  Did not re-place instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread[0]_i_1
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[2].  Did not re-place instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[2]
INFO: [Physopt 32-572] Net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_rdata[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/D[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb[5].  Did not re-place instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[7]
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[10].  Did not re-place instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[10]
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread[0]_i_1_n_0.  Did not re-place instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread[0]_i_1
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[2].  Did not re-place instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg[2]
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.201 | TNS=-393.296 |
Phase 4 Critical Path Optimization | Checksum: 1e3a5b34b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2047.723 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2047.723 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-3.201 | TNS=-393.296 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.090  |          8.362  |            1  |              0  |                    22  |           0  |           2  |  00:00:02  |
|  Total          |          0.090  |          8.362  |            1  |              0  |                    22  |           0  |           3  |  00:00:02  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2047.723 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 26c8d7e4f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2047.723 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
229 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2047.723 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.932 . Memory (MB): peak = 2047.723 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/project_1/project_1.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: e998cb37 ConstDB: 0 ShapeSum: 93b23448 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 134d028ef

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2081.746 ; gain = 30.629
Post Restoration Checksum: NetGraph: a6226716 NumContArr: 8eadc1d9 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 134d028ef

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2081.746 ; gain = 30.629

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 134d028ef

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2087.750 ; gain = 36.633

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 134d028ef

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2087.750 ; gain = 36.633
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 19bd92a8a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2103.242 ; gain = 52.125
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.075 | TNS=-414.884| WHS=-1.609 | THS=-560.397|

Phase 2 Router Initialization | Checksum: c25e4ced

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2117.016 ; gain = 65.898

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00337838 %
  Global Horizontal Routing Utilization  = 0.00689338 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 8943
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8943
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: c25e4ced

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2117.016 ; gain = 65.898
Phase 3 Initial Routing | Checksum: 2a8523027

Time (s): cpu = 00:01:09 ; elapsed = 00:00:44 . Memory (MB): peak = 2254.395 ; gain = 203.277
INFO: [Route 35-580] Design has 227 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_2 |               clk_fpga_0 |                                  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D|
|               clk_fpga_2 |               clk_fpga_0 |                                  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D|
|               clk_fpga_2 |               clk_fpga_0 |                                  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D|
|               clk_fpga_2 |               clk_fpga_0 |                                  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D|
|               clk_fpga_2 |               clk_fpga_0 |                                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 699
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.742 | TNS=-969.804| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 202a44170

Time (s): cpu = 00:06:27 ; elapsed = 00:04:26 . Memory (MB): peak = 2422.402 ; gain = 371.285

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.258 | TNS=-966.361| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 12396e059

Time (s): cpu = 00:08:25 ; elapsed = 00:06:10 . Memory (MB): peak = 2422.402 ; gain = 371.285

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 25
Phase 4.3 Global Iteration 2 | Checksum: 2436f099c

Time (s): cpu = 00:09:06 ; elapsed = 00:06:49 . Memory (MB): peak = 2422.402 ; gain = 371.285
Phase 4 Rip-up And Reroute | Checksum: 2436f099c

Time (s): cpu = 00:09:06 ; elapsed = 00:06:49 . Memory (MB): peak = 2422.402 ; gain = 371.285

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 179f782ce

Time (s): cpu = 00:09:07 ; elapsed = 00:06:50 . Memory (MB): peak = 2422.402 ; gain = 371.285
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.258 | TNS=-966.361| WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 179f782ce

Time (s): cpu = 00:09:07 ; elapsed = 00:06:50 . Memory (MB): peak = 2422.402 ; gain = 371.285

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 179f782ce

Time (s): cpu = 00:09:07 ; elapsed = 00:06:50 . Memory (MB): peak = 2422.402 ; gain = 371.285
Phase 5 Delay and Skew Optimization | Checksum: 179f782ce

Time (s): cpu = 00:09:07 ; elapsed = 00:06:50 . Memory (MB): peak = 2422.402 ; gain = 371.285

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b5a13637

Time (s): cpu = 00:09:08 ; elapsed = 00:06:50 . Memory (MB): peak = 2422.402 ; gain = 371.285
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.258 | TNS=-966.361| WHS=0.008  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 181ca0aec

Time (s): cpu = 00:09:08 ; elapsed = 00:06:50 . Memory (MB): peak = 2422.402 ; gain = 371.285
Phase 6 Post Hold Fix | Checksum: 181ca0aec

Time (s): cpu = 00:09:08 ; elapsed = 00:06:50 . Memory (MB): peak = 2422.402 ; gain = 371.285

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.88176 %
  Global Horizontal Routing Utilization  = 6.36696 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 48.6486%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 54.0541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 50%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 54.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 172bd6a68

Time (s): cpu = 00:09:08 ; elapsed = 00:06:51 . Memory (MB): peak = 2422.402 ; gain = 371.285

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 172bd6a68

Time (s): cpu = 00:09:08 ; elapsed = 00:06:51 . Memory (MB): peak = 2422.402 ; gain = 371.285

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1789e7a3f

Time (s): cpu = 00:09:09 ; elapsed = 00:06:52 . Memory (MB): peak = 2422.402 ; gain = 371.285

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-6.258 | TNS=-966.361| WHS=0.008  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1789e7a3f

Time (s): cpu = 00:09:10 ; elapsed = 00:06:52 . Memory (MB): peak = 2422.402 ; gain = 371.285
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:09:10 ; elapsed = 00:06:52 . Memory (MB): peak = 2422.402 ; gain = 371.285

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
248 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:09:15 ; elapsed = 00:06:55 . Memory (MB): peak = 2422.402 ; gain = 374.680
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2422.402 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/project_1/project_1.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/project_1/project_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/project_1/project_1.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
260 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/project_1/project_1.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Jan  4 17:42:40 2022. For additional details about this file, please refer to the WebTalk help file at D:/Programmas/xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2625.312 ; gain = 202.910
INFO: [Common 17-206] Exiting Vivado at Tue Jan  4 17:42:40 2022...
