

================================================================
== Vivado HLS Report for 'imDiff'
================================================================
* Date:           Wed Jan 27 23:59:52 2021

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        Task_1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.65|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------------+-----+--------------+----------+
    |      Latency     |      Interval      | Pipeline |
    | min |     max    | min |      max     |   Type   |
    +-----+------------+-----+--------------+----------+
    |    1|  1203310161|    2|  173002002002| dataflow |
    +-----+------------+-----+--------------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 1 2 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 2.44ns
ST_1: tplWidth_read (11)  [1/1] 0.00ns
codeRepl:1  %tplWidth_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %tplWidth)

ST_1: tplHeight_read (12)  [1/1] 0.00ns
codeRepl:2  %tplHeight_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %tplHeight)

ST_1: imWidth_read (13)  [1/1] 0.00ns
codeRepl:3  %imWidth_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %imWidth)

ST_1: imHeight_read (14)  [1/1] 0.00ns
codeRepl:4  %imHeight_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %imHeight)

ST_1: StgValue_7 (15)  [2/2] 2.44ns
codeRepl:5  call fastcc void @imDiff_Loop_L66_proc(i32 %imHeight_read, i32 %tplHeight_read, i32 %imWidth_read, i32 %tplWidth_read, [1440000 x i32]* %imINPUT, [1440000 x i32]* %tplINPUT, i11* %output_struct_y, i11* %output_struct_x, i32* %output_struct_SAD)


 <State 2>: 0.00ns
ST_2: StgValue_8 (10)  [1/1] 0.00ns  loc: imProcessing.cpp:154
codeRepl:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str122) nounwind

ST_2: StgValue_9 (15)  [1/2] 0.00ns
codeRepl:5  call fastcc void @imDiff_Loop_L66_proc(i32 %imHeight_read, i32 %tplHeight_read, i32 %imWidth_read, i32 %tplWidth_read, [1440000 x i32]* %imINPUT, [1440000 x i32]* %tplINPUT, i11* %output_struct_y, i11* %output_struct_x, i32* %output_struct_SAD)

ST_2: StgValue_10 (16)  [1/1] 0.00ns  loc: imProcessing.cpp:198
codeRepl:6  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.44ns
The critical path consists of the following:
	wire read on port 'tplWidth' [11]  (0 ns)
	'call' operation to 'imDiff_Loop_L66_proc' [15]  (2.44 ns)

 <State 2>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
