HelpInfo,/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/html,fpgahelp.qhc,synerrmsg.mp,/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/bin/assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/BuildNumber.vhd'.||Filterwheel.srr(53);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/53||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'.||Filterwheel.srr(54);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/54||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'.||Filterwheel.srr(55);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/55||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'.||Filterwheel.srr(56);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/56||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd'.||Filterwheel.srr(57);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/57||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'.||Filterwheel.srr(58);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/58||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'.||Filterwheel.srr(59);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/59||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'.||Filterwheel.srr(60);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/60||null;null
Implementation;Synthesis||CD895||@N: Setting attribute syn_ramstyle to "no_rw_check" on shared variable ram||Filterwheel.srr(61);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/61||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'.||Filterwheel.srr(62);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/62||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'.||Filterwheel.srr(63);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/63||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'.||Filterwheel.srr(64);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/64||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd'.||Filterwheel.srr(65);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/65||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'.||Filterwheel.srr(66);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/66||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'.||Filterwheel.srr(67);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/67||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'.||Filterwheel.srr(68);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/68||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'.||Filterwheel.srr(69);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/69||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'.||Filterwheel.srr(70);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/70||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'.||Filterwheel.srr(71);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/71||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotorDriver.vhd'.||Filterwheel.srr(72);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/72||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'.||Filterwheel.srr(73);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/73||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiDevice.vhd'.||Filterwheel.srr(74);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/74||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'.||Filterwheel.srr(75);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/75||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||Filterwheel.srr(77);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/77||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std1164.vhd'/linenumber/889
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(118);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/118||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(120);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/120||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(122);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/122||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(124);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/124||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(126);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/126||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(128);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/128||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(132);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/132||Filterwheel_sb_MSS_syn.v(496);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb_MSS/Filterwheel_sb_MSS_syn.v'/linenumber/496
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(164);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/164||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(166);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/166||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(168);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/168||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(170);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/170||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(172);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/172||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(174);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/174||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(178);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/178||Filterwheel_sb_MSS_syn.v(496);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb_MSS/Filterwheel_sb_MSS_syn.v'/linenumber/496
Implementation;Synthesis||CG775||@N: Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB||Filterwheel.srr(211);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/211||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/31
Implementation;Synthesis||CG360||@W:Removing wire IA_PRDATA, as there is no assignment to it.||Filterwheel.srr(295);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/295||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/244
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.||Filterwheel.srr(338);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/338||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1613
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.||Filterwheel.srr(339);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/339||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1581
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.||Filterwheel.srr(340);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/340||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1549
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.||Filterwheel.srr(341);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/341||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1517
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.||Filterwheel.srr(342);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/342||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1485
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.||Filterwheel.srr(343);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/343||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.||Filterwheel.srr(344);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/344||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.||Filterwheel.srr(345);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/345||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.||Filterwheel.srr(346);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/346||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.||Filterwheel.srr(347);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/347||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.||Filterwheel.srr(348);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/348||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.||Filterwheel.srr(349);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/349||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.||Filterwheel.srr(350);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/350||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.||Filterwheel.srr(351);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/351||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.||Filterwheel.srr(352);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/352||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.||Filterwheel.srr(353);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/353||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.||Filterwheel.srr(354);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/354||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.||Filterwheel.srr(355);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/355||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.||Filterwheel.srr(356);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/356||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.||Filterwheel.srr(357);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/357||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.||Filterwheel.srr(358);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/358||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1388
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||Filterwheel.srr(359);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/359||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||Filterwheel.srr(360);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/360||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||Filterwheel.srr(361);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/361||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||Filterwheel.srr(362);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/362||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(363);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/363||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||Filterwheel.srr(364);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/364||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||Filterwheel.srr(365);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/365||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.||Filterwheel.srr(366);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/366||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||Filterwheel.srr(367);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/367||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/783
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||Filterwheel.srr(368);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/368||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/783
Implementation;Synthesis||CL318||@W:*Output RCOSC_25_50MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Filterwheel.srr(378);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/378||Filterwheel_sb_FABOSC_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Filterwheel.srr(379);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/379||Filterwheel_sb_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Filterwheel.srr(380);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/380||Filterwheel_sb_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Filterwheel.srr(381);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/381||Filterwheel_sb_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Filterwheel.srr(382);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/382||Filterwheel_sb_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||CG794||@N: Using module Main from library work||Filterwheel.srr(397);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/397||Filterwheel.v(434);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel/Filterwheel.v'/linenumber/434
Implementation;Synthesis||CL159||@N: Input XTL is unused.||Filterwheel.srr(411);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/411||Filterwheel_sb_FABOSC_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/14
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||Filterwheel.srr(418);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/418||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||Filterwheel.srr(419);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/419||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||Filterwheel.srr(420);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/420||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||Filterwheel.srr(421);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/421||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||Filterwheel.srr(422);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/422||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||Filterwheel.srr(429);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/429||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||Filterwheel.srr(436);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/436||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||Filterwheel.srr(443);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/443||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||Filterwheel.srr(450);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/450||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL159||@N: Input CLK_LTSSM is unused.||Filterwheel.srr(460);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/460||coreresetp.v(29);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/29
Implementation;Synthesis||CL159||@N: Input FPLL_LOCK is unused.||Filterwheel.srr(461);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/461||coreresetp.v(56);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input SDIF0_SPLL_LOCK is unused.||Filterwheel.srr(462);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/462||coreresetp.v(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input SDIF1_SPLL_LOCK is unused.||Filterwheel.srr(463);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/463||coreresetp.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input SDIF2_SPLL_LOCK is unused.||Filterwheel.srr(464);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/464||coreresetp.v(72);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input SDIF3_SPLL_LOCK is unused.||Filterwheel.srr(465);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/465||coreresetp.v(76);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/76
Implementation;Synthesis||CL159||@N: Input SDIF0_PSEL is unused.||Filterwheel.srr(466);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/466||coreresetp.v(90);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input SDIF0_PWRITE is unused.||Filterwheel.srr(467);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/467||coreresetp.v(91);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/91
Implementation;Synthesis||CL159||@N: Input SDIF0_PRDATA is unused.||Filterwheel.srr(468);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/468||coreresetp.v(92);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input SDIF1_PSEL is unused.||Filterwheel.srr(469);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/469||coreresetp.v(93);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/93
Implementation;Synthesis||CL159||@N: Input SDIF1_PWRITE is unused.||Filterwheel.srr(470);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/470||coreresetp.v(94);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input SDIF1_PRDATA is unused.||Filterwheel.srr(471);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/471||coreresetp.v(95);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input SDIF2_PSEL is unused.||Filterwheel.srr(472);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/472||coreresetp.v(96);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input SDIF2_PWRITE is unused.||Filterwheel.srr(473);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/473||coreresetp.v(97);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input SDIF2_PRDATA is unused.||Filterwheel.srr(474);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/474||coreresetp.v(98);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input SDIF3_PSEL is unused.||Filterwheel.srr(475);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/475||coreresetp.v(99);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/99
Implementation;Synthesis||CL159||@N: Input SDIF3_PWRITE is unused.||Filterwheel.srr(476);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/476||coreresetp.v(100);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/100
Implementation;Synthesis||CL159||@N: Input SDIF3_PRDATA is unused.||Filterwheel.srr(477);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/477||coreresetp.v(101);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/101
Implementation;Synthesis||CL159||@N: Input SOFT_EXT_RESET_OUT is unused.||Filterwheel.srr(478);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/478||coreresetp.v(107);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input SOFT_RESET_F2M is unused.||Filterwheel.srr(479);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/479||coreresetp.v(108);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input SOFT_M3_RESET is unused.||Filterwheel.srr(480);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/480||coreresetp.v(109);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.||Filterwheel.srr(481);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/481||coreresetp.v(110);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input SOFT_FDDR_CORE_RESET is unused.||Filterwheel.srr(482);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/482||coreresetp.v(111);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_PHY_RESET is unused.||Filterwheel.srr(483);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/483||coreresetp.v(112);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_CORE_RESET is unused.||Filterwheel.srr(484);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/484||coreresetp.v(113);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_PHY_RESET is unused.||Filterwheel.srr(485);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/485||coreresetp.v(114);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_CORE_RESET is unused.||Filterwheel.srr(486);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/486||coreresetp.v(115);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_PHY_RESET is unused.||Filterwheel.srr(487);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/487||coreresetp.v(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_CORE_RESET is unused.||Filterwheel.srr(488);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/488||coreresetp.v(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_PHY_RESET is unused.||Filterwheel.srr(489);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/489||coreresetp.v(118);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_CORE_RESET is unused.||Filterwheel.srr(490);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/490||coreresetp.v(119);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_0_CORE_RESET is unused.||Filterwheel.srr(491);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/491||coreresetp.v(123);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_1_CORE_RESET is unused.||Filterwheel.srr(492);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/492||coreresetp.v(124);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input IADDR is unused.||Filterwheel.srr(495);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/495||coreapb3.v(72);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input PRESETN is unused.||Filterwheel.srr(496);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/496||coreapb3.v(73);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/73
Implementation;Synthesis||CL159||@N: Input PCLK is unused.||Filterwheel.srr(497);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/497||coreapb3.v(74);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/74
Implementation;Synthesis||CL159||@N: Input PRDATAS1 is unused.||Filterwheel.srr(498);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/498||coreapb3.v(105);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/105
Implementation;Synthesis||CL159||@N: Input PRDATAS2 is unused.||Filterwheel.srr(499);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/499||coreapb3.v(106);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/106
Implementation;Synthesis||CL159||@N: Input PRDATAS3 is unused.||Filterwheel.srr(500);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/500||coreapb3.v(107);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input PRDATAS4 is unused.||Filterwheel.srr(501);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/501||coreapb3.v(108);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input PRDATAS5 is unused.||Filterwheel.srr(502);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/502||coreapb3.v(109);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input PRDATAS6 is unused.||Filterwheel.srr(503);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/503||coreapb3.v(110);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input PRDATAS7 is unused.||Filterwheel.srr(504);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/504||coreapb3.v(111);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input PRDATAS8 is unused.||Filterwheel.srr(505);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/505||coreapb3.v(112);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input PRDATAS9 is unused.||Filterwheel.srr(506);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/506||coreapb3.v(113);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input PRDATAS10 is unused.||Filterwheel.srr(507);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/507||coreapb3.v(114);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input PRDATAS11 is unused.||Filterwheel.srr(508);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/508||coreapb3.v(115);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input PRDATAS12 is unused.||Filterwheel.srr(509);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/509||coreapb3.v(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input PRDATAS13 is unused.||Filterwheel.srr(510);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/510||coreapb3.v(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input PRDATAS14 is unused.||Filterwheel.srr(511);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/511||coreapb3.v(118);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input PRDATAS15 is unused.||Filterwheel.srr(512);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/512||coreapb3.v(119);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input PREADYS1 is unused.||Filterwheel.srr(513);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/513||coreapb3.v(122);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/122
Implementation;Synthesis||CL159||@N: Input PREADYS2 is unused.||Filterwheel.srr(514);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/514||coreapb3.v(123);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input PREADYS3 is unused.||Filterwheel.srr(515);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/515||coreapb3.v(124);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input PREADYS4 is unused.||Filterwheel.srr(516);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/516||coreapb3.v(125);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/125
Implementation;Synthesis||CL159||@N: Input PREADYS5 is unused.||Filterwheel.srr(517);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/517||coreapb3.v(126);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/126
Implementation;Synthesis||CL159||@N: Input PREADYS6 is unused.||Filterwheel.srr(518);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/518||coreapb3.v(127);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/127
Implementation;Synthesis||CL159||@N: Input PREADYS7 is unused.||Filterwheel.srr(519);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/519||coreapb3.v(128);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/128
Implementation;Synthesis||CL159||@N: Input PREADYS8 is unused.||Filterwheel.srr(520);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/520||coreapb3.v(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/129
Implementation;Synthesis||CL159||@N: Input PREADYS9 is unused.||Filterwheel.srr(521);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/521||coreapb3.v(130);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/130
Implementation;Synthesis||CL159||@N: Input PREADYS10 is unused.||Filterwheel.srr(522);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/522||coreapb3.v(131);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/131
Implementation;Synthesis||CL159||@N: Input PREADYS11 is unused.||Filterwheel.srr(523);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/523||coreapb3.v(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/132
Implementation;Synthesis||CL159||@N: Input PREADYS12 is unused.||Filterwheel.srr(524);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/524||coreapb3.v(133);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/133
Implementation;Synthesis||CL159||@N: Input PREADYS13 is unused.||Filterwheel.srr(525);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/525||coreapb3.v(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/134
Implementation;Synthesis||CL159||@N: Input PREADYS14 is unused.||Filterwheel.srr(526);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/526||coreapb3.v(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/135
Implementation;Synthesis||CL159||@N: Input PREADYS15 is unused.||Filterwheel.srr(527);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/527||coreapb3.v(136);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/136
Implementation;Synthesis||CL159||@N: Input PSLVERRS1 is unused.||Filterwheel.srr(528);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/528||coreapb3.v(139);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/139
Implementation;Synthesis||CL159||@N: Input PSLVERRS2 is unused.||Filterwheel.srr(529);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/529||coreapb3.v(140);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/140
Implementation;Synthesis||CL159||@N: Input PSLVERRS3 is unused.||Filterwheel.srr(530);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/530||coreapb3.v(141);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/141
Implementation;Synthesis||CL159||@N: Input PSLVERRS4 is unused.||Filterwheel.srr(531);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/531||coreapb3.v(142);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/142
Implementation;Synthesis||CL159||@N: Input PSLVERRS5 is unused.||Filterwheel.srr(532);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/532||coreapb3.v(143);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/143
Implementation;Synthesis||CL159||@N: Input PSLVERRS6 is unused.||Filterwheel.srr(533);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/533||coreapb3.v(144);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/144
Implementation;Synthesis||CL159||@N: Input PSLVERRS7 is unused.||Filterwheel.srr(534);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/534||coreapb3.v(145);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/145
Implementation;Synthesis||CL159||@N: Input PSLVERRS8 is unused.||Filterwheel.srr(535);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/535||coreapb3.v(146);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/146
Implementation;Synthesis||CL159||@N: Input PSLVERRS9 is unused.||Filterwheel.srr(536);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/536||coreapb3.v(147);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/147
Implementation;Synthesis||CL159||@N: Input PSLVERRS10 is unused.||Filterwheel.srr(537);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/537||coreapb3.v(148);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/148
Implementation;Synthesis||CL159||@N: Input PSLVERRS11 is unused.||Filterwheel.srr(538);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/538||coreapb3.v(149);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/149
Implementation;Synthesis||CL159||@N: Input PSLVERRS12 is unused.||Filterwheel.srr(539);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/539||coreapb3.v(150);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/150
Implementation;Synthesis||CL159||@N: Input PSLVERRS13 is unused.||Filterwheel.srr(540);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/540||coreapb3.v(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/151
Implementation;Synthesis||CL159||@N: Input PSLVERRS14 is unused.||Filterwheel.srr(541);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/541||coreapb3.v(152);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/152
Implementation;Synthesis||CL159||@N: Input PSLVERRS15 is unused.||Filterwheel.srr(542);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/542||coreapb3.v(153);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/153
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/BuildNumber.vhd'.||Filterwheel.srr(579);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/579||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'.||Filterwheel.srr(580);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/580||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'.||Filterwheel.srr(581);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/581||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'.||Filterwheel.srr(582);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/582||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd'.||Filterwheel.srr(583);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/583||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'.||Filterwheel.srr(584);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/584||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'.||Filterwheel.srr(585);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/585||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'.||Filterwheel.srr(586);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/586||null;null
Implementation;Synthesis||CD895||@N: Setting attribute syn_ramstyle to "no_rw_check" on shared variable ram||Filterwheel.srr(587);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/587||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'.||Filterwheel.srr(588);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/588||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'.||Filterwheel.srr(589);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/589||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'.||Filterwheel.srr(590);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/590||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd'.||Filterwheel.srr(591);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/591||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'.||Filterwheel.srr(592);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/592||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'.||Filterwheel.srr(593);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/593||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'.||Filterwheel.srr(594);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/594||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'.||Filterwheel.srr(595);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/595||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'.||Filterwheel.srr(596);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/596||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'.||Filterwheel.srr(597);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/597||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotorDriver.vhd'.||Filterwheel.srr(598);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/598||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'.||Filterwheel.srr(599);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/599||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiDevice.vhd'.||Filterwheel.srr(600);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/600||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'.||Filterwheel.srr(601);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/601||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||Filterwheel.srr(603);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/603||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.main.architecture_main.||Filterwheel.srr(604);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/604||Main.vhd(11);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/11
Implementation;Synthesis||CD326||@W:Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||Filterwheel.srr(605);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/605||Main.vhd(1736);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1736
Implementation;Synthesis||CD326||@W:Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||Filterwheel.srr(606);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/606||Main.vhd(1835);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1835
Implementation;Synthesis||CD326||@W:Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||Filterwheel.srr(607);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/607||Main.vhd(1934);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1934
Implementation;Synthesis||CD326||@W:Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||Filterwheel.srr(608);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/608||Main.vhd(2045);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2045
Implementation;Synthesis||CD638||@W:Signal monitoradcsample is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(609);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/609||Main.vhd(963);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/963
Implementation;Synthesis||CD638||@W:Signal uart0rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(610);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/610||Main.vhd(979);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/979
Implementation;Synthesis||CD638||@W:Signal uartrx0dbg is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(611);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/611||Main.vhd(992);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/992
Implementation;Synthesis||CD638||@W:Signal uart1rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(612);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/612||Main.vhd(999);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/999
Implementation;Synthesis||CD638||@W:Signal uartrx1dbg is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(613);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/613||Main.vhd(1012);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1012
Implementation;Synthesis||CD638||@W:Signal uart2rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(614);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/614||Main.vhd(1019);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1019
Implementation;Synthesis||CD638||@W:Signal uartrx2dbg is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(615);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/615||Main.vhd(1032);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1032
Implementation;Synthesis||CD638||@W:Signal uart3rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(616);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/616||Main.vhd(1039);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1039
Implementation;Synthesis||CD638||@W:Signal uartrx3dbg is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(617);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/617||Main.vhd(1052);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1052
Implementation;Synthesis||CD638||@W:Signal uartusbrxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(618);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/618||Main.vhd(1059);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1059
Implementation;Synthesis||CD638||@W:Signal uartrxusbdbg is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(619);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/619||Main.vhd(1072);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1072
Implementation;Synthesis||CD638||@W:Signal uartgpsrxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(620);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/620||Main.vhd(1080);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1080
Implementation;Synthesis||CD638||@W:Signal uartrxgpsdbg is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(621);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/621||Main.vhd(1093);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1093
Implementation;Synthesis||CD638||@W:Signal posledsena is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(622);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/622||Main.vhd(1137);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1137
Implementation;Synthesis||CD638||@W:Signal posledsenb is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(623);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/623||Main.vhd(1148);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1148
Implementation;Synthesis||CD630||@N: Synthesizing work.fourwiresteppermotordriverports.fourwiresteppermotordriver.||Filterwheel.srr(624);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/624||FourWireStepperMotorDriver.vhd(11);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotorDriver.vhd'/linenumber/11
Implementation;Synthesis||CD630||@N: Synthesizing work.fourwiresteppermotorports.fourwiresteppermotor.||Filterwheel.srr(625);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/625||FourWireStepperMotor.vhd(11);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd'/linenumber/11
Implementation;Synthesis||CD630||@N: Synthesizing work.oneshotports.oneshot.||Filterwheel.srr(633);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/633||OneShot.vhd(13);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/13
Implementation;Synthesis||CD630||@N: Synthesizing work.oneshotports.oneshot.||Filterwheel.srr(640);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/640||OneShot.vhd(13);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/13
Implementation;Synthesis||CD630||@N: Synthesizing work.spidacports.spidac.||Filterwheel.srr(644);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/644||SpiDac.vhd(21);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'/linenumber/21
Implementation;Synthesis||CD630||@N: Synthesizing work.spimasterports.spimaster.||Filterwheel.srr(645);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/645||SpiMaster.vhd(15);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/15
Implementation;Synthesis||CD630||@N: Synthesizing work.ibufp2ports.ibufp2.||Filterwheel.srr(653);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/653||IBufP2.vhd(13);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/13
Implementation;Synthesis||CD630||@N: Synthesizing work.ppscountports.ppscount.||Filterwheel.srr(657);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/657||PPSCount.vhd(13);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd'/linenumber/13
Implementation;Synthesis||CD630||@N: Synthesizing work.uarttxfifoextclk.implementation.||Filterwheel.srr(663);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/663||UartTxFifoExtClk.vhd(9);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/9
Implementation;Synthesis||CD233||@N: Using sequential encoding for type states.||Filterwheel.srr(664);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/664||UartTxFifoExtClk.vhd(98);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/98
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Filterwheel.srr(665);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/665||UartTxFifoExtClk.vhd(249);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/249
Implementation;Synthesis||CD630||@N: Synthesizing work.uarttx.behaviour.||Filterwheel.srr(666);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/666||UartTx.vhd(6);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'/linenumber/6
Implementation;Synthesis||CD610||@W:Index value 0 to 15 could be out of prefix range 7 downto 0. ||Filterwheel.srr(667);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/667||UartTx.vhd(72);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'/linenumber/72
Implementation;Synthesis||CD630||@N: Synthesizing work.gated_fifo.rtl.||Filterwheel.srr(671);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/671||gated_fifo.vhd(11);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/11
Implementation;Synthesis||CD630||@N: Synthesizing work.fifo.rtl.||Filterwheel.srr(672);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/672||fifo_gen.vhd(11);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/11
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=1024, width=8||Filterwheel.srr(675);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/675||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||CD630||@N: Synthesizing work.uartrxfifoextclk.implementation.||Filterwheel.srr(685);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/685||UartRxFifoExtClk.vhd(10);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'/linenumber/10
Implementation;Synthesis||CD630||@N: Synthesizing work.uartrxextclk.implementation.||Filterwheel.srr(686);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/686||UartRxExtClk.vhd(10);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'/linenumber/10
Implementation;Synthesis||CD630||@N: Synthesizing work.uartrxraw.behaviour.||Filterwheel.srr(687);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/687||UartRxRaw.vhd(8);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing work.ibufp3ports.ibufp3.||Filterwheel.srr(700);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/700||IBufP3.vhd(13);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'/linenumber/13
Implementation;Synthesis||CD630||@N: Synthesizing work.clockdividerports.clockdivider.||Filterwheel.srr(704);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/704||ClockDivider.vhd(13);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/13
Implementation;Synthesis||CD630||@N: Synthesizing work.clockdividerports.clockdivider.||Filterwheel.srr(708);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/708||ClockDivider.vhd(13);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/13
Implementation;Synthesis||CD630||@N: Synthesizing work.clockdividerports.clockdivider.||Filterwheel.srr(712);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/712||ClockDivider.vhd(13);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/13
Implementation;Synthesis||CD630||@N: Synthesizing work.variableclockdividerports.variableclockdivider.||Filterwheel.srr(716);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/716||VariableClockDivider.vhd(13);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/13
Implementation;Synthesis||CD630||@N: Synthesizing work.spideviceports.spidevice.||Filterwheel.srr(720);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/720||SpiDevice.vhd(21);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDevice.vhd'/linenumber/21
Implementation;Synthesis||CD630||@N: Synthesizing work.spimasterports.spimaster.||Filterwheel.srr(721);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/721||SpiMaster.vhd(15);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/15
Implementation;Synthesis||CD630||@N: Synthesizing work.registerspaceports.registerspace.||Filterwheel.srr(729);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/729||RegisterSpace.vhd(14);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/14
Implementation;Synthesis||CL240||@W:Signal UartGpsClkDivider is floating; a simulation mismatch is possible.||Filterwheel.srr(732);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/732||RegisterSpace.vhd(228);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/228
Implementation;Synthesis||CL240||@W:Signal UartUsbClkDivider is floating; a simulation mismatch is possible.||Filterwheel.srr(733);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/733||RegisterSpace.vhd(215);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/215
Implementation;Synthesis||CD630||@N: Synthesizing work.ibufp1ports.ibufp1.||Filterwheel.srr(784);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/784||IBufP1.vhd(25);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/25
Implementation;Synthesis||CD630||@N: Synthesizing work.oneshotports.oneshot.||Filterwheel.srr(788);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/788||OneShot.vhd(13);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/13
Implementation;Synthesis||CD630||@N: Synthesizing work.buildnumberports.buildnumber.||Filterwheel.srr(792);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/792||BuildNumber.vhd(14);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/BuildNumber.vhd'/linenumber/14
Implementation;Synthesis||CL168||@W:Removing instance IBufLatch because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Filterwheel.srr(798);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/798||Main.vhd(1255);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1255
Implementation;Synthesis||CL245||@W:Bit 0 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(799);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/799||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 1 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(800);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/800||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 2 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(801);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/801||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 3 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(802);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/802||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 4 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(803);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/803||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 5 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(804);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/804||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 6 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(805);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/805||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 7 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(806);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/806||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 8 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(807);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/807||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 9 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(808);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/808||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 10 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(809);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/809||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 11 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(810);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/810||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 12 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(811);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/811||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 13 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(812);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/812||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 14 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(813);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/813||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 15 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(814);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/814||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 16 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(815);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/815||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 17 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(816);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/816||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 18 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(817);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/817||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 19 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(818);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/818||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 20 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(819);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/819||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 21 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(820);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/820||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 22 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(821);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/821||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 23 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(822);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/822||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 24 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(823);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/823||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 25 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(824);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/824||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 26 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(825);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/825||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 27 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(826);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/826||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 28 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(827);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/827||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 29 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(828);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/828||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 30 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(829);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/829||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 31 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(830);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/830||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 32 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(831);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/831||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 33 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(832);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/832||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 34 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(833);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/833||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 35 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(834);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/834||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 36 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(835);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/835||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 37 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(836);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/836||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 38 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(837);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/837||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 39 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(838);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/838||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 40 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(839);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/839||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 41 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(840);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/840||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 42 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(841);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/841||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 43 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(842);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/842||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 44 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(843);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/843||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 45 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(844);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/844||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 46 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(845);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/845||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 47 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(846);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/846||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 48 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(847);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/847||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 49 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(848);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/848||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 50 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(849);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/849||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 51 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(850);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/850||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 52 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(851);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/851||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 53 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(852);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/852||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 54 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(853);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/853||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 55 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(854);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/854||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 56 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(855);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/855||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 57 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(856);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/856||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 58 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(857);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/857||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 59 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(858);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/858||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 60 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(859);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/859||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 61 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(860);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/860||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 62 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(861);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/861||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL245||@W:Bit 63 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(862);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/862||Main.vhd(1307);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1307
Implementation;Synthesis||CL159||@N: Input MonitorAdcSampleToRead is unused.||Filterwheel.srr(911);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/911||RegisterSpace.vhd(142);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/142
Implementation;Synthesis||CL159||@N: Input Uart0TxFifoCount is unused.||Filterwheel.srr(912);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/912||RegisterSpace.vhd(162);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/162
Implementation;Synthesis||CL159||@N: Input Uart1TxFifoCount is unused.||Filterwheel.srr(913);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/913||RegisterSpace.vhd(175);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/175
Implementation;Synthesis||CL159||@N: Input Uart2TxFifoCount is unused.||Filterwheel.srr(914);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/914||RegisterSpace.vhd(188);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/188
Implementation;Synthesis||CL159||@N: Input Uart3TxFifoCount is unused.||Filterwheel.srr(915);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/915||RegisterSpace.vhd(201);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/201
Implementation;Synthesis||CL159||@N: Input UartUsbTxFifoCount is unused.||Filterwheel.srr(916);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/916||RegisterSpace.vhd(214);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/214
Implementation;Synthesis||CL159||@N: Input UartGpsTxFifoCount is unused.||Filterwheel.srr(917);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/917||RegisterSpace.vhd(227);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/227
Implementation;Synthesis||CL247||@W:Input port bit 7 of rst_count(7 downto 0) is unused ||Filterwheel.srr(924);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/924||VariableClockDivider.vhd(22);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/22
Implementation;Synthesis||CL135||@N: Found sequential shift O with address depth of 3 words and data bit width of 1.||Filterwheel.srr(933);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/933||IBufP3.vhd(31);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'/linenumber/31
Implementation;Synthesis||CL159||@N: Input clk is unused.||Filterwheel.srr(938);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/938||UartRxExtClk.vhd(13);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'/linenumber/13
Implementation;Synthesis||CL159||@N: Input RamBusLatch is unused.||Filterwheel.srr(967);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/967||Main.vhd(50);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/50
Implementation;Synthesis||BN132||@W:Removing sequential instance Filterwheel_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance Filterwheel_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1112);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1112||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.BootupReset.ClkDiv[9:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1113);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1113||OneShot.vhd(41);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/41
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.BootupReset.shot_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1114);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1114||OneShot.vhd(41);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/41
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.Uart1ClkDivider_i[7:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1115);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1115||RegisterSpace.vhd(421);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/421
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.Uart0ClkDivider_i[7:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1116);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1116||RegisterSpace.vhd(421);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/421
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.Uart3ClkDivider_i[7:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1117);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1117||RegisterSpace.vhd(421);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/421
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.Uart2ClkDivider_i[7:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1118);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1118||RegisterSpace.vhd(421);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/421
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.ResetSteps_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1119);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1119||RegisterSpace.vhd(421);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/421
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.PosLedsEnB_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1120);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1120||RegisterSpace.vhd(421);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/421
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.PosLedsEnA_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1121);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1121||RegisterSpace.vhd(421);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/421
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.MotorEnable_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1122);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1122||RegisterSpace.vhd(421);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/421
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.Ux2SelJmp_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1123);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1123||RegisterSpace.vhd(421);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/421
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.Ux1SelJmp_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1124);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1124||RegisterSpace.vhd(421);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/421
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.Uart3OE_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1125);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1125||RegisterSpace.vhd(421);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/421
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.Uart2OE_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1126);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1126||RegisterSpace.vhd(421);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/421
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.Uart1OE_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1127);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1127||RegisterSpace.vhd(421);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/421
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.Uart0OE_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1128);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1128||RegisterSpace.vhd(421);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/421
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.PowernEn5V_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1129);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1129||RegisterSpace.vhd(421);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/421
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.MonitorAdcSpiFrameEnable_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1130);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1130||RegisterSpace.vhd(421);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/421
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.LedR_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1131);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1131||RegisterSpace.vhd(421);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/421
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.LedG_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1132);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1132||RegisterSpace.vhd(421);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/421
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.LedB_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1133);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1133||RegisterSpace.vhd(421);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/421
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.LastWriteReq is being ignored due to limitations in architecture. ||Filterwheel.srr(1134);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1134||RegisterSpace.vhd(421);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/421
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.LastReadReq is being ignored due to limitations in architecture. ||Filterwheel.srr(1135);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1135||RegisterSpace.vhd(421);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/421
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.Uart3BitClockDiv.ClkDiv[6] is being ignored due to limitations in architecture. ||Filterwheel.srr(1136);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1136||VariableClockDivider.vhd(40);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/40
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.Uart3BitClockDiv.ClkDiv[5] is being ignored due to limitations in architecture. ||Filterwheel.srr(1137);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1137||VariableClockDivider.vhd(40);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/40
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.Uart3BitClockDiv.ClkDiv[4] is being ignored due to limitations in architecture. ||Filterwheel.srr(1138);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1138||VariableClockDivider.vhd(40);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/40
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.Uart3BitClockDiv.ClkDiv[3] is being ignored due to limitations in architecture. ||Filterwheel.srr(1139);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1139||VariableClockDivider.vhd(40);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/40
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.Uart3BitClockDiv.ClkDiv[2] is being ignored due to limitations in architecture. ||Filterwheel.srr(1140);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1140||VariableClockDivider.vhd(40);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/40
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.Uart3BitClockDiv.ClkDiv[1] is being ignored due to limitations in architecture. ||Filterwheel.srr(1141);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1141||VariableClockDivider.vhd(40);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/40
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.Uart3BitClockDiv.ClkDiv[0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1142);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1142||VariableClockDivider.vhd(40);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/40
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.UartGpsTxBitClockDiv.ClkDiv[2:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1143);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1143||ClockDivider.vhd(38);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/38
Implementation;Synthesis||FX1171||@N: Found instance Main_0.RxdGps_RxGps.Uart.Uart.samplecnt[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1144);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1144||UartRxRaw.vhd(37);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'/linenumber/37
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RxdGps_RxGps.UartFifo.fifo_i.counter_r[10:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1145);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1145||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RxdGps_RxGps.UartFifo.fifo_i.waddr_r[9:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1146);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1146||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RxdGps_RxGps.UartFifo.fifo_i.raddr_r[9:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1147);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1147||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RxdGps_RxGps.UartFifo.fifo_i.empty_r is being ignored due to limitations in architecture. ||Filterwheel.srr(1148);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1148||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RxdGps_RxGps.UartFifo.fifo_i.full_r is being ignored due to limitations in architecture. ||Filterwheel.srr(1149);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1149||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RxdGps_RxGps.UartFifo.fifo_i.data_r[7:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1150);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1150||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RxdGps_RxGps.UartFifo.we_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1151);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1151||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RxdGps_RxGps.UartFifo.re_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1152);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1152||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RxdGps_RxGps.UartFifo.Last_wone_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1153);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1153||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RxdGps_RxGps.UartFifo.Last_rone_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1154);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1154||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS4GpsGps_TxGps.UartTxUart.Busy_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1155);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1155||UartTx.vhd(35);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'/linenumber/35
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS4GpsGps_TxGps.UartTxUart.LastGo is being ignored due to limitations in architecture. ||Filterwheel.srr(1156);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1156||UartTx.vhd(35);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'/linenumber/35
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS4GpsGps_TxGps.CurrentState[1:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1157);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1157||UartTxFifoExtClk.vhd(181);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/181
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS4GpsGps_TxGps.NextState[1:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1158);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1158||UartTxFifoExtClk.vhd(181);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/181
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.UartUsbRxBitClockDiv.ClkDiv[4:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1159);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1159||ClockDivider.vhd(38);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/38
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.UartGpsRxBitClockDiv.ClkDiv[8:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1160);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1160||ClockDivider.vhd(38);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/38
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PPSAccumulator.InvalidatePPSCount is being ignored due to limitations in architecture. ||Filterwheel.srr(1161);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1161||PPSCount.vhd(37);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd'/linenumber/37
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.ShootThruIxnaeOneShotBMinus.ClkDiv[16:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1162);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1162||OneShot.vhd(41);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/41
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.ShootThruIxnaeOneShotBMinus.shot_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1163);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1163||OneShot.vhd(41);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/41
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.StepperMotor.StepOneShot.ClkDiv[19:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1164);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1164||OneShot.vhd(41);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/41
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.StepperMotor.StepOneShot.shot_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1165);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1165||OneShot.vhd(41);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/41
Implementation;Synthesis||FX1171||@N: Found instance Main_0.StepperMotor.StepperMotor.MotorAMinus_i with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1166);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1166||FourWireStepperMotor.vhd(48);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd'/linenumber/48
Implementation;Synthesis||FX1171||@N: Found instance Main_0.StepperMotor.StepperMotor.MotorBMinus_i with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1167);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1167||FourWireStepperMotor.vhd(48);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd'/linenumber/48
Implementation;Synthesis||FX1171||@N: Found instance Main_0.StepperMotor.StepperMotor.MotorBPlus_i with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1168);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1168||FourWireStepperMotor.vhd(48);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd'/linenumber/48
Implementation;Synthesis||FX1171||@N: Found instance Main_0.StepperMotor.StepperMotor.MotorAPlus_i with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1169);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1169||FourWireStepperMotor.vhd(48);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd'/linenumber/48
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet7BOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1170);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1170||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet7BOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1171);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1171||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet6BOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1172);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1172||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet6BOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1173);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1173||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet5BOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1174);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1174||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet5BOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1175);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1175||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet4BOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1176);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1176||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet4BOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1177);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1177||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet3BOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1178);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1178||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet3BOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1179);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1179||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet2BOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1180);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1180||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet2BOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1181);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1181||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet1BOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1182);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1182||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet1BOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1183);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1183||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet0BOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1184);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1184||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet0BOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1185);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1185||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetHomeBOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1186);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1186||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetHomeBOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1187);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1187||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetHomeAOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1188);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1188||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetHomeAOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1189);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1189||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetB2OnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1190);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1190||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetB2OffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1191);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1191||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetB1OnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1192);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1192||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetB1OffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1193);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1193||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetB0OnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1194);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1194||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetB0OffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1195);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1195||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetA2OnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1196);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1196||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetA2OffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1197);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1197||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetA1OnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1198);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1198||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetA1OffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1199);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1199||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetA0OnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1200);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1200||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetA0OffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1201);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1201||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet7AOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1202);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1202||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet7AOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1203);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1203||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet6AOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1204);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1204||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet6AOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1205);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1205||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet5AOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1206);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1206||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet5AOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1207);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1207||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet4AOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1208);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1208||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet4AOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1209);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1209||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet3AOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1210);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1210||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet3AOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1211);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1211||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet2AOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1212);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1212||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet2AOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1213);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1213||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet1AOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1214);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1214||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet1AOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1215);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1215||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet0AOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1216);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1216||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet0AOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1217);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1217||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet7BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1220);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1220||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet7BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1221);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1221||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet6BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1222);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1222||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet6BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1223);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1223||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet5BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1224);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1224||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet5BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1225);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1225||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet4BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1226);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1226||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet4BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1227);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1227||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet3BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1228);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1228||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet3BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1229);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1229||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet2BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1230);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1230||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet2BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1231);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1231||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet1BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1232);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1232||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet1BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1233);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1233||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet0BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1234);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1234||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet0BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1235);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1235||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDetHomeBOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1236);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1236||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDetHomeBOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1237);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1237||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDetHomeAOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1238);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1238||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDetHomeAOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1239);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1239||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDetB2OnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1240);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1240||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDetB2OffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1241);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1241||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDetB1OnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1242);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1242||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDetB1OffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1243);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1243||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDetB0OnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1244);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1244||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDetB0OffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1245);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1245||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDetA2OnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1246);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1246||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDetA2OffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1247);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1247||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDetA1OnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1248);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1248||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDetA1OffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1249);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1249||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDetA0OnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1250);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1250||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDetA0OffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1251);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1251||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet7AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1252);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1252||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet7AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1253);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1253||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet6AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1254);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1254||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet6AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1255);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1255||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet5AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1256);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1256||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet5AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1257);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1257||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet4AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1258);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1258||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet4AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1259);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1259||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet3AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1260);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1260||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet3AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1261);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1261||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet2AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1262);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1262||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet2AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1263);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1263||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet1AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1264);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1264||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet1AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1265);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1265||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet0AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1266);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1266||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet0AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1267);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1267||Main.vhd(2613);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2613
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Filterwheel.srr(1274);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1274||Filterwheel_sb_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Filterwheel.srr(1275);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1275||Filterwheel_sb_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Filterwheel.srr(1276);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1276||Filterwheel_sb_FABOSC_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Filterwheel.srr(1277);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1277||Filterwheel_sb_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Filterwheel.srr(1278);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1278||Filterwheel_sb_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO129||@W:Sequential instance Main_0.IBufDacMiso.Temp1 is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1279);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1279||IBufP2.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/30
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1280);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1280||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1281);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1281||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1282);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1282||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1283);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1283||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance Main_0.IBufDacMiso.O is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1284);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1284||IBufP2.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/30
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1285);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1285||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1286);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1286||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1287);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1287||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1288);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1288||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1289);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1289||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1290);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1290||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1291);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1291||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1292);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1292||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1293);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1293||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1294);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1294||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1295);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1295||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1388
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_5(implementation)) because it does not drive other instances.||Filterwheel.srr(1302);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1302||UartTxFifoExtClk.vhd(168);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/168
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_4(implementation)) because it does not drive other instances.||Filterwheel.srr(1303);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1303||UartTxFifoExtClk.vhd(168);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/168
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_3(implementation)) because it does not drive other instances.||Filterwheel.srr(1304);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1304||UartTxFifoExtClk.vhd(168);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/168
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_2(implementation)) because it does not drive other instances.||Filterwheel.srr(1305);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1305||UartTxFifoExtClk.vhd(168);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/168
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_1(implementation)) because it does not drive other instances.||Filterwheel.srr(1306);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1306||UartTxFifoExtClk.vhd(168);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/168
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_0(implementation)) because it does not drive other instances.||Filterwheel.srr(1307);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1307||UartTxFifoExtClk.vhd(168);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/168
Implementation;Synthesis||BN115||@N: Removing instance BuildNumber_i (in view: work.Main(architecture_main)) because it does not drive other instances.||Filterwheel.srr(1308);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1308||Main.vhd(1231);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1231
Implementation;Synthesis||BN115||@N: Removing instance IBufDacMiso (in view: work.Main(architecture_main)) because it does not drive other instances.||Filterwheel.srr(1309);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1309||Main.vhd(2418);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2418
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1310);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1310||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1311);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1311||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1312);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1312||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1313);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1313||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1314);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1314||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1315);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1315||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1316);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1316||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1317);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1317||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1318);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1318||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1319);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1319||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1320);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1320||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1321);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1321||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.gated_fifo_8_10_0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1322);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1322||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.gated_fifo_8_10_1_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1323);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1323||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.gated_fifo_8_10_1_3(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1324);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1324||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.gated_fifo_8_10_1_5(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1325);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1325||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.gated_fifo_8_10_1_7(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1326);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1326||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.gated_fifo_8_10_1_9(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1327);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1327||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||Filterwheel.srr(1328);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1328||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||Filterwheel.srr(1329);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1329||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||Filterwheel.srr(1330);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1330||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||Filterwheel.srr(1331);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1331||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_0(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||Filterwheel.srr(1332);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1332||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_2(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||Filterwheel.srr(1333);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1333||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_4(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||Filterwheel.srr(1334);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1334||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_6(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||Filterwheel.srr(1335);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1335||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_8(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||Filterwheel.srr(1336);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1336||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_10(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||Filterwheel.srr(1337);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1337||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Filterwheel.srr(1338);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1338||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Filterwheel.srr(1339);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1339||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Filterwheel.srr(1340);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1340||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Filterwheel.srr(1341);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1341||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Filterwheel.srr(1342);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1342||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Filterwheel.srr(1343);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1343||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Filterwheel.srr(1344);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1344||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Filterwheel.srr(1345);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1345||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.fifo_8_10_0(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Filterwheel.srr(1346);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1346||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.fifo_8_10_1_1(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Filterwheel.srr(1347);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1347||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.fifo_8_10_1_3(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Filterwheel.srr(1348);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1348||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.fifo_8_10_1_5(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Filterwheel.srr(1349);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1349||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.fifo_8_10_1_7(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Filterwheel.srr(1350);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1350||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.fifo_8_10_1_9(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Filterwheel.srr(1351);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1351||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=21 on top level netlist Filterwheel ||Filterwheel.srr(1352);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1352||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock which controls 2185 sequential elements including Main_0.BootupReset.ClkDiv[9:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Filterwheel.srr(1438);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1438||OneShot.vhd(41);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/41
Implementation;Synthesis||MT530||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock which controls 9 sequential elements including Main_0.RS4GpsGps_TxGps.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. ||Filterwheel.srr(1439);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1439||IBufP2.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/30
Implementation;Synthesis||MT530||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock which controls 31 sequential elements including Main_0.UartGpsTxBitClockDiv.div_i. This clock has no specified timing constraint which may adversely impact design performance. ||Filterwheel.srr(1440);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1440||ClockDivider.vhd(38);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/38
Implementation;Synthesis||MT530||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock which controls 9 sequential elements including Main_0.RS4UsbUsb_TxUsb.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. ||Filterwheel.srr(1441);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1441||IBufP2.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/30
Implementation;Synthesis||MT530||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock which controls 31 sequential elements including Main_0.UartUsbTxBitClockDiv.div_i. This clock has no specified timing constraint which may adversely impact design performance. ||Filterwheel.srr(1442);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1442||ClockDivider.vhd(38);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/38
Implementation;Synthesis||MT530||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock which controls 9 sequential elements including Main_0.RS433_Tx3.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. ||Filterwheel.srr(1443);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1443||IBufP2.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/30
Implementation;Synthesis||MT530||@W:Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock which controls 31 sequential elements including Main_0.Uart3TxBitClockDiv.div_i. This clock has no specified timing constraint which may adversely impact design performance. ||Filterwheel.srr(1444);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1444||ClockDivider.vhd(38);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/38
Implementation;Synthesis||MT530||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock which controls 9 sequential elements including Main_0.RS422_Tx2.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. ||Filterwheel.srr(1445);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1445||IBufP2.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/30
Implementation;Synthesis||MT530||@W:Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock which controls 31 sequential elements including Main_0.Uart2TxBitClockDiv.div_i. This clock has no specified timing constraint which may adversely impact design performance. ||Filterwheel.srr(1446);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1446||ClockDivider.vhd(38);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/38
Implementation;Synthesis||MT530||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock which controls 9 sequential elements including Main_0.RS422_Tx1.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. ||Filterwheel.srr(1447);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1447||IBufP2.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/30
Implementation;Synthesis||MT530||@W:Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock which controls 31 sequential elements including Main_0.Uart1TxBitClockDiv.div_i. This clock has no specified timing constraint which may adversely impact design performance. ||Filterwheel.srr(1448);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1448||ClockDivider.vhd(38);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/38
Implementation;Synthesis||MT530||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock which controls 9 sequential elements including Main_0.RS422_Tx0.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. ||Filterwheel.srr(1449);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1449||IBufP2.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/30
Implementation;Synthesis||MT530||@W:Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock which controls 31 sequential elements including Main_0.Uart0TxBitClockDiv.div_i. This clock has no specified timing constraint which may adversely impact design performance. ||Filterwheel.srr(1450);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1450||ClockDivider.vhd(38);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/38
Implementation;Synthesis||MT530||@W:Found inferred clock Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 36 sequential elements including Filterwheel_sb_0.CORERESETP_0.MSS_HPMS_READY_int. This clock has no specified timing constraint which may adversely impact design performance. ||Filterwheel.srr(1451);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1451||coreresetp.v(565);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/565
Implementation;Synthesis||MT530||@W:Found inferred clock Filterwheel_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 15 sequential elements including Filterwheel_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1. This clock has no specified timing constraint which may adversely impact design performance. ||Filterwheel.srr(1452);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1452||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/912
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||Filterwheel.srr(1454);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1454||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Filterwheel.srr(1528);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1528||Filterwheel_sb_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Filterwheel.srr(1529);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1529||Filterwheel_sb_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Filterwheel.srr(1530);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1530||Filterwheel_sb_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Filterwheel.srr(1531);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1531||Filterwheel_sb_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Filterwheel.srr(1532);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1532||Filterwheel_sb_FABOSC_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||BN132||@W:Removing sequential instance Filterwheel_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance Filterwheel_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1533);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1533||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||BN132||@W:Removing sequential instance Filterwheel_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance Filterwheel_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1534);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1534||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance Filterwheel_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance Filterwheel_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1535);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1535||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance Filterwheel_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance Filterwheel_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1536);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1536||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/929
Implementation;Synthesis||BN362||@N: Removing sequential instance ReadMonitorAdcSample (in view: work.RegisterSpacePorts_10(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||Filterwheel.srr(1541);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1541||RegisterSpace.vhd(421);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/421
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance PPSAccumulator.PPSAccum_i[31:0] ||Filterwheel.srr(1554);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1554||PPSCount.vhd(37);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd'/linenumber/37
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance Uart0BitClockDiv.ClkDiv[6:0] ||Filterwheel.srr(1555);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1555||VariableClockDivider.vhd(40);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/40
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance Uart1BitClockDiv.ClkDiv[6:0] ||Filterwheel.srr(1556);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1556||VariableClockDivider.vhd(40);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/40
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance Uart2BitClockDiv.ClkDiv[6:0] ||Filterwheel.srr(1557);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1557||VariableClockDivider.vhd(40);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/40
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance Uart3BitClockDiv.ClkDiv[6:0] ||Filterwheel.srr(1558);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1558||VariableClockDivider.vhd(40);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/40
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.Main(architecture_main) instance StepperMotor.CurrentStep_i[15:0]  ||Filterwheel.srr(1559);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1559||FourWireStepperMotorDriver.vhd(122);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotorDriver.vhd'/linenumber/122
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance StepperMotor.StepOneShot.ClkDiv[19:0] ||Filterwheel.srr(1560);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1560||OneShot.vhd(41);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/41
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance ShootThruIxnaeOneShotBMinus.ClkDiv[16:0] ||Filterwheel.srr(1561);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1561||OneShot.vhd(41);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/41
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance ShootThruIxnaeOneShotBPlus.ClkDiv[16:0] ||Filterwheel.srr(1562);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1562||OneShot.vhd(41);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/41
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance ShootThruIxnaeOneShotAMinus.ClkDiv[16:0] ||Filterwheel.srr(1563);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1563||OneShot.vhd(41);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/41
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance ShootThruIxnaeOneShotAPlus.ClkDiv[16:0] ||Filterwheel.srr(1564);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1564||OneShot.vhd(41);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/41
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance BootupReset.ClkDiv[9:0] ||Filterwheel.srr(1565);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1565||OneShot.vhd(41);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/41
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') StepperMotor.un1_seekstep (in view: work.Main(architecture_main))||Filterwheel.srr(1566);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1566||FourWireStepperMotorDriver.vhd(133);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotorDriver.vhd'/linenumber/133
Implementation;Synthesis||MO231||@N: Found counter in view:work.SpiMasterPorts_work_main_architecture_main_1layer1(spimaster) instance ClkDiv[6:0] ||Filterwheel.srr(1567);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1567||SpiMaster.vhd(66);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/66
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_0(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Filterwheel.srr(1569);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1569||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_0(rtl) instance counter_r[10:0]  ||Filterwheel.srr(1570);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1570||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_0(rtl) instance waddr_r[9:0] ||Filterwheel.srr(1571);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1571||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_0(rtl) instance raddr_r[9:0] ||Filterwheel.srr(1572);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1572||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_0(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Filterwheel.srr(1574);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1574||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.gated_fifo_8_10_1_0(rtl) instance fifo_i.counter_r[10:0]  ||Filterwheel.srr(1576);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1576||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_0(rtl) instance fifo_i.waddr_r[9:0] ||Filterwheel.srr(1577);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1577||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_0(rtl) instance fifo_i.raddr_r[9:0] ||Filterwheel.srr(1578);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1578||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_1_1(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Filterwheel.srr(1580);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1580||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_1_1(rtl) instance counter_r[10:0]  ||Filterwheel.srr(1581);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1581||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_1(rtl) instance waddr_r[9:0] ||Filterwheel.srr(1582);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1582||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_1(rtl) instance raddr_r[9:0] ||Filterwheel.srr(1583);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1583||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_2(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Filterwheel.srr(1585);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1585||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.gated_fifo_8_10_1_2(rtl) instance fifo_i.counter_r[10:0]  ||Filterwheel.srr(1587);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1587||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_2(rtl) instance fifo_i.waddr_r[9:0] ||Filterwheel.srr(1588);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1588||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_2(rtl) instance fifo_i.raddr_r[9:0] ||Filterwheel.srr(1589);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1589||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_1_3(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Filterwheel.srr(1591);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1591||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_1_3(rtl) instance counter_r[10:0]  ||Filterwheel.srr(1592);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1592||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_3(rtl) instance waddr_r[9:0] ||Filterwheel.srr(1593);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1593||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_3(rtl) instance raddr_r[9:0] ||Filterwheel.srr(1594);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1594||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_4(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Filterwheel.srr(1596);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1596||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.gated_fifo_8_10_1_4(rtl) instance fifo_i.counter_r[10:0]  ||Filterwheel.srr(1598);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1598||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_4(rtl) instance fifo_i.waddr_r[9:0] ||Filterwheel.srr(1599);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1599||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_4(rtl) instance fifo_i.raddr_r[9:0] ||Filterwheel.srr(1600);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1600||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_1_5(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Filterwheel.srr(1602);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1602||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_1_5(rtl) instance counter_r[10:0]  ||Filterwheel.srr(1603);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1603||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_5(rtl) instance waddr_r[9:0] ||Filterwheel.srr(1604);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1604||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_5(rtl) instance raddr_r[9:0] ||Filterwheel.srr(1605);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1605||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_6(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Filterwheel.srr(1607);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1607||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.gated_fifo_8_10_1_6(rtl) instance fifo_i.counter_r[10:0]  ||Filterwheel.srr(1609);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1609||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_6(rtl) instance fifo_i.waddr_r[9:0] ||Filterwheel.srr(1610);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1610||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_6(rtl) instance fifo_i.raddr_r[9:0] ||Filterwheel.srr(1611);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1611||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.ClockDividerPorts_work_main_architecture_main_1layer1(clockdivider) instance ClkDiv[4:0] ||Filterwheel.srr(1612);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1612||ClockDivider.vhd(38);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/38
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_1_7(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Filterwheel.srr(1614);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1614||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_1_7(rtl) instance counter_r[10:0]  ||Filterwheel.srr(1615);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1615||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_7(rtl) instance waddr_r[9:0] ||Filterwheel.srr(1616);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1616||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_7(rtl) instance raddr_r[9:0] ||Filterwheel.srr(1617);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1617||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_8(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Filterwheel.srr(1619);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1619||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.gated_fifo_8_10_1_8(rtl) instance fifo_i.counter_r[10:0]  ||Filterwheel.srr(1621);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1621||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_8(rtl) instance fifo_i.waddr_r[9:0] ||Filterwheel.srr(1622);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1622||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_8(rtl) instance fifo_i.raddr_r[9:0] ||Filterwheel.srr(1623);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1623||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.ClockDividerPorts_work_main_architecture_main_2layer1(clockdivider) instance ClkDiv[8:0] ||Filterwheel.srr(1624);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1624||ClockDivider.vhd(38);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/38
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_1_9(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Filterwheel.srr(1626);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1626||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_1_9(rtl) instance counter_r[10:0]  ||Filterwheel.srr(1627);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1627||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_9(rtl) instance waddr_r[9:0] ||Filterwheel.srr(1628);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1628||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_9(rtl) instance raddr_r[9:0] ||Filterwheel.srr(1629);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1629||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_10(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Filterwheel.srr(1631);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1631||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.gated_fifo_8_10_1_10(rtl) instance fifo_i.counter_r[10:0]  ||Filterwheel.srr(1633);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1633||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_10(rtl) instance fifo_i.waddr_r[9:0] ||Filterwheel.srr(1634);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1634||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_10(rtl) instance fifo_i.raddr_r[9:0] ||Filterwheel.srr(1635);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1635||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.shot_i_arst on CLKINT  I_344 ||Filterwheel.srr(1669);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1669||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartUsbFifoReset_i_arst on CLKINT  I_345 ||Filterwheel.srr(1670);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1670||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.Uart3FifoReset_i_arst on CLKINT  I_346 ||Filterwheel.srr(1671);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1671||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartGpsFifoReset_i_arst on CLKINT  I_347 ||Filterwheel.srr(1672);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1672||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.Uart0FifoReset_i_arst on CLKINT  I_348 ||Filterwheel.srr(1673);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1673||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.Uart2FifoReset_i_arst on CLKINT  I_349 ||Filterwheel.srr(1674);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1674||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.Uart1FifoReset_i_arst on CLKINT  I_350 ||Filterwheel.srr(1675);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1675||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.ClkDac_i.SpiRst_arst on CLKINT  I_351 ||Filterwheel.srr(1676);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1676||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.PPSCountReset_arst on CLKINT  I_352 ||Filterwheel.srr(1677);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1677||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartClkGps on CLKINT  I_353 ||Filterwheel.srr(1678);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1678||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartClk3 on CLKINT  I_354 ||Filterwheel.srr(1679);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1679||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartClk1 on CLKINT  I_355 ||Filterwheel.srr(1680);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1680||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartClkUsb on CLKINT  I_356 ||Filterwheel.srr(1681);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1681||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartClk2 on CLKINT  I_357 ||Filterwheel.srr(1682);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1682||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartClk0 on CLKINT  I_358 ||Filterwheel.srr(1683);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1683||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.ads1258.SpiRst_arst on CLKINT  I_359 ||Filterwheel.srr(1684);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1684||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.ResetSteps_i_arst on CLKINT  I_360 ||Filterwheel.srr(1685);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1685||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.StepperMotor.MotorStopped on CLKINT  I_361 ||Filterwheel.srr(1686);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1686||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Filterwheel_sb_0.CORERESETP_0.sm0_areset_n_clk_base on CLKINT  I_362 ||Filterwheel.srr(1687);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1687||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.MotorBPlus_arst on CLKINT  I_363 ||Filterwheel.srr(1688);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1688||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.MotorAPlus_arst on CLKINT  I_364 ||Filterwheel.srr(1689);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1689||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.MotorAMinus_arst on CLKINT  I_365 ||Filterwheel.srr(1690);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1690||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.MotorBMinus_arst on CLKINT  I_366 ||Filterwheel.srr(1691);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1691||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Filterwheel_sb_0.CORERESETP_0.sm0_areset_n_arst on CLKINT  I_367 ||Filterwheel.srr(1692);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1692||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartTxClkUsb on CLKINT  I_368 ||Filterwheel.srr(1693);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1693||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartTxClkGps on CLKINT  I_369 ||Filterwheel.srr(1694);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1694||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartTxClk2 on CLKINT  I_370 ||Filterwheel.srr(1695);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1695||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartTxClk3 on CLKINT  I_371 ||Filterwheel.srr(1696);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1696||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartTxClk0 on CLKINT  I_372 ||Filterwheel.srr(1697);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1697||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartTxClk1 on CLKINT  I_373 ||Filterwheel.srr(1698);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1698||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Filterwheel.srr(1726);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1726||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Filterwheel.srr(1727);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1727||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Filterwheel.srr(1728);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1728||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Filterwheel.srr(1729);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1729||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Filterwheel.srr(1730);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1730||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Filterwheel.srr(1731);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1731||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Filterwheel.srr(1732);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1732||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Filterwheel.srr(1733);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1733||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Filterwheel.srr(1734);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1734||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Filterwheel.srr(1735);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1735||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Filterwheel.srr(1736);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1736||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Filterwheel.srr(1737);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1737||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Filterwheel.srr(1738);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1738||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Filterwheel.srr(1739);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1739||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Filterwheel.srr(1740);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1740||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FCCC_C0_0.FCCC_C0_0.GL1_net.||Filterwheel.srr(1751);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1751||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.UartGpsTxBitClockDiv.div_i_3.||Filterwheel.srr(1752);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1752||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.UartGpsRxBitClockDiv.div_i_6.||Filterwheel.srr(1753);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1753||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.UartUsbTxBitClockDiv.div_i_4.||Filterwheel.srr(1754);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1754||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.UartUsbRxBitClockDiv.div_i_5.||Filterwheel.srr(1755);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1755||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart3TxBitClockDiv.div_i_1.||Filterwheel.srr(1756);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1756||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart3BitClockDiv.clko_i_2.||Filterwheel.srr(1757);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1757||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart2TxBitClockDiv.div_i_2.||Filterwheel.srr(1758);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1758||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart2BitClockDiv.clko_i_0.||Filterwheel.srr(1759);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1759||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart1TxBitClockDiv.div_i.||Filterwheel.srr(1760);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1760||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart1BitClockDiv.clko_i_1.||Filterwheel.srr(1761);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1761||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart0TxBitClockDiv.div_i_0.||Filterwheel.srr(1762);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1762||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart0BitClockDiv.clko_i.||Filterwheel.srr(1763);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1763||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Filterwheel_sb_0.CCC_0.GL0_net.||Filterwheel.srr(1764);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1764||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock Filterwheel_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Filterwheel_sb_0.FABOSC_0.N_RCOSC_25_50MHZ_CLKOUT.||Filterwheel.srr(1765);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1765||null;null
Implementation;Place and Route;RootName:Filterwheel
Implementation;Place and Route||(null)||Please refer to the log file for details about 6 Warning(s) , 4 Info(s)||Filterwheel_layout_log.log;liberoaction://open_report/file/Filterwheel_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:Filterwheel
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||Filterwheel_generateBitstream.log;liberoaction://open_report/file/Filterwheel_generateBitstream.log||(null);(null)
