/*
 * Copyright (c) 2018-2020 Arm Limited
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

#ifndef __RTE_DEVICE_H
#define __RTE_DEVICE_H

#define   RTE_USART0                  1
#define   RTE_USART1                  1
#define   RTE_USART2                  1

#define   RTE_SSRAM2_MPC              1
#define   RTE_SSRAM3_MPC              1
#define   RTE_VM0_MPC                 1
#define   RTE_VM1_MPC                 1

#define   RTE_SPI1                    1

#define   RTE_PPC_SSE300_MAIN0        1
#define   RTE_PPC_SSE300_MAIN_EXP0    1
#define   RTE_PPC_SSE300_MAIN_EXP1    1
#define   RTE_PPC_SSE300_MAIN_EXP2    1
#define   RTE_PPC_SSE300_MAIN_EXP3    1
#define   RTE_PPC_SSE300_PERIPH0      1
#define   RTE_PPC_SSE300_PERIPH1      1
#define   RTE_PPC_SSE300_PERIPH_EXP0  1
#define   RTE_PPC_SSE300_PERIPH_EXP1  1
#define   RTE_PPC_SSE300_PERIPH_EXP2  1
#define   RTE_PPC_SSE300_PERIPH_EXP3  1


#endif  /* __RTE_DEVICE_H */
