Reading design: fsm.prj

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/student/Plocha/Projekt/student_test/work/fsm.vhd" in Library work.
Entity <fsm> compiled.
Entity <fsm> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <fsm> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <fsm> in library <work> (Architecture <behavioral>).
Entity <fsm> analyzed. Unit <fsm> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <fsm>.
    Related source file is "C:/Documents and Settings/student/Plocha/Projekt/student_test/work/fsm.vhd".
    Found finite state machine <FSM_0> for signal <present_state>.
    -----------------------------------------------------------------------
    | States             | 23                                             |
    | Transitions        | 84                                             |
    | Inputs             | 12                                             |
    | Outputs            | 24                                             |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RESET                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | test_both_0                                    |
    | Power Up State     | test_both_0                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <fsm> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <present_state/FSM> on signal <present_state[1:23]> with one-hot encoding.
------------------------------------------
 State         | Encoding
------------------------------------------
 test_both_0   | 00000000000000000000001
 test_both_1   | 00000000000000000000010
 test_c1_2     | 00000000000000000100000
 test_c2_2     | 00000000000000000010000
 test_c1_3     | 00000000000000001000000
 test_c2_3     | 00000000100000000000000
 test_c1_4     | 00000000000000010000000
 test_c2_4     | 00000001000000000000000
 test_c1_5     | 00000000000000100000000
 test_c2_5     | 00000010000000000000000
 test_c1_6     | 00000000000001000000000
 test_c2_6     | 00000100000000000000000
 test_c1_7     | 00000000000010000000000
 test_c2_7     | 00001000000000000000000
 test_c1_8     | 00000000000100000000000
 test_c2_8     | 00010000000000000000000
 test_c1_9     | 00000000001000000000000
 test_c2_9     | 00100000000000000000000
 test_ok       | 00000000010000000000000
 test_fail     | 00000000000000000001000
 print_success | 01000000000000000000000
 print_fail    | 00000000000000000000100
 finish        | 10000000000000000000000
------------------------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <fsm> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fsm, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 23
 Flip-Flops                                            : 23

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 23    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
RESET                              | IBUF                   | 23    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.762ns (Maximum Frequency: 147.885MHz)
   Minimum input arrival time before clock: 8.282ns
   Maximum output required time after clock: 11.590ns
   Maximum combinational path delay: 12.706ns

=========================================================================
