Parameter,Throughput_Value,Tool,Resource_Type,Resource_Value,Parameter3,FF_Value,Flow
Throughput,13513.513513513513,catapult,CLB,113,FF,434,catapult_fpga_latency
Throughput,13513.513513513513,catapult,LUT,572,FF,434,catapult_fpga_latency
Throughput,13513.513513513513,catapult,FF,434,FF,434,catapult_fpga_latency
Throughput,13513.513513513513,catapult,DSP,1,FF,434,catapult_fpga_latency
Throughput,13513.513513513513,catapult,BRAM,0,FF,434,catapult_fpga_latency
Throughput,11363.636363636364,catapult,CLB,178,FF,444,catapult_fpga_latency
Throughput,11363.636363636364,catapult,LUT,755,FF,444,catapult_fpga_latency
Throughput,11363.636363636364,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,11363.636363636364,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,11363.636363636364,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,11627.906976744185,catapult,CLB,171,FF,444,catapult_fpga_latency
Throughput,11627.906976744185,catapult,LUT,739,FF,444,catapult_fpga_latency
Throughput,11627.906976744185,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,11627.906976744185,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,11627.906976744185,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,8849.557522123894,catapult,CLB,236,FF,460,catapult_fpga_latency
Throughput,8849.557522123894,catapult,LUT,1014,FF,460,catapult_fpga_latency
Throughput,8849.557522123894,catapult,FF,460,FF,460,catapult_fpga_latency
Throughput,8849.557522123894,catapult,DSP,1,FF,460,catapult_fpga_latency
Throughput,8849.557522123894,catapult,BRAM,0,FF,460,catapult_fpga_latency
Throughput,9803.921568627451,catapult,CLB,262,FF,460,catapult_fpga_latency
Throughput,9803.921568627451,catapult,LUT,1014,FF,460,catapult_fpga_latency
Throughput,9803.921568627451,catapult,FF,460,FF,460,catapult_fpga_latency
Throughput,9803.921568627451,catapult,DSP,1,FF,460,catapult_fpga_latency
Throughput,9803.921568627451,catapult,BRAM,0,FF,460,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,110,FF,326,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,570,FF,326,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,110,FF,326,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,570,FF,326,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,151,FF,333,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,770,FF,333,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,151,FF,333,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,770,FF,333,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,24390.243902439022,catapult,CLB,199,FF,347,catapult_fpga_latency
Throughput,24390.243902439022,catapult,LUT,1054,FF,347,catapult_fpga_latency
Throughput,24390.243902439022,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,24390.243902439022,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,24390.243902439022,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,24390.243902439022,catapult,CLB,199,FF,347,catapult_fpga_latency
Throughput,24390.243902439022,catapult,LUT,1054,FF,347,catapult_fpga_latency
Throughput,24390.243902439022,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,24390.243902439022,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,24390.243902439022,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,159,FF,415,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,803,FF,415,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,415,FF,415,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,3,FF,415,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,415,catapult_fpga_latency
Throughput,27777.777777777777,catapult,CLB,164,FF,415,catapult_fpga_latency
Throughput,27777.777777777777,catapult,LUT,803,FF,415,catapult_fpga_latency
Throughput,27777.777777777777,catapult,FF,415,FF,415,catapult_fpga_latency
Throughput,27777.777777777777,catapult,DSP,3,FF,415,catapult_fpga_latency
Throughput,27777.777777777777,catapult,BRAM,0,FF,415,catapult_fpga_latency
Throughput,25641.02564102564,catapult,CLB,235,FF,422,catapult_fpga_latency
Throughput,25641.02564102564,catapult,LUT,1203,FF,422,catapult_fpga_latency
Throughput,25641.02564102564,catapult,FF,422,FF,422,catapult_fpga_latency
Throughput,25641.02564102564,catapult,DSP,3,FF,422,catapult_fpga_latency
Throughput,25641.02564102564,catapult,BRAM,0,FF,422,catapult_fpga_latency
Throughput,25641.02564102564,catapult,CLB,237,FF,422,catapult_fpga_latency
Throughput,25641.02564102564,catapult,LUT,1203,FF,422,catapult_fpga_latency
Throughput,25641.02564102564,catapult,FF,422,FF,422,catapult_fpga_latency
Throughput,25641.02564102564,catapult,DSP,3,FF,422,catapult_fpga_latency
Throughput,25641.02564102564,catapult,BRAM,0,FF,422,catapult_fpga_latency
Throughput,26315.78947368421,catapult,CLB,282,FF,436,catapult_fpga_latency
Throughput,26315.78947368421,catapult,LUT,1451,FF,436,catapult_fpga_latency
Throughput,26315.78947368421,catapult,FF,436,FF,436,catapult_fpga_latency
Throughput,26315.78947368421,catapult,DSP,3,FF,436,catapult_fpga_latency
Throughput,26315.78947368421,catapult,BRAM,0,FF,436,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,303,FF,436,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,1450,FF,436,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,436,FF,436,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,3,FF,436,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,436,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,91,FF,213,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,536,FF,213,catapult_fpga_latency
Throughput,31250.0,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,213,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,91,FF,213,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,536,FF,213,catapult_fpga_latency
Throughput,31250.0,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,213,catapult_fpga_latency
Throughput,32258.06451612903,catapult,CLB,150,FF,248,catapult_fpga_latency
Throughput,32258.06451612903,catapult,LUT,753,FF,248,catapult_fpga_latency
Throughput,32258.06451612903,catapult,FF,248,FF,248,catapult_fpga_latency
Throughput,32258.06451612903,catapult,DSP,1,FF,248,catapult_fpga_latency
Throughput,32258.06451612903,catapult,BRAM,0,FF,248,catapult_fpga_latency
Throughput,32258.06451612903,catapult,CLB,150,FF,248,catapult_fpga_latency
Throughput,32258.06451612903,catapult,LUT,753,FF,248,catapult_fpga_latency
Throughput,32258.06451612903,catapult,FF,248,FF,248,catapult_fpga_latency
Throughput,32258.06451612903,catapult,DSP,1,FF,248,catapult_fpga_latency
Throughput,32258.06451612903,catapult,BRAM,0,FF,248,catapult_fpga_latency
Throughput,25641.02564102564,catapult,CLB,222,FF,270,catapult_fpga_latency
Throughput,25641.02564102564,catapult,LUT,1187,FF,270,catapult_fpga_latency
Throughput,25641.02564102564,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,25641.02564102564,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,25641.02564102564,catapult,BRAM,0,FF,270,catapult_fpga_latency
Throughput,25641.02564102564,catapult,CLB,222,FF,270,catapult_fpga_latency
Throughput,25641.02564102564,catapult,LUT,1187,FF,270,catapult_fpga_latency
Throughput,25641.02564102564,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,25641.02564102564,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,25641.02564102564,catapult,BRAM,0,FF,270,catapult_fpga_latency
Throughput,13698.630136986301,catapult,CLB,119,FF,434,catapult_fpga_latency
Throughput,13698.630136986301,catapult,LUT,572,FF,434,catapult_fpga_latency
Throughput,13698.630136986301,catapult,FF,434,FF,434,catapult_fpga_latency
Throughput,13698.630136986301,catapult,DSP,1,FF,434,catapult_fpga_latency
Throughput,13698.630136986301,catapult,BRAM,0,FF,434,catapult_fpga_latency
Throughput,13513.513513513513,catapult,CLB,113,FF,434,catapult_fpga_latency
Throughput,13513.513513513513,catapult,LUT,572,FF,434,catapult_fpga_latency
Throughput,13513.513513513513,catapult,FF,434,FF,434,catapult_fpga_latency
Throughput,13513.513513513513,catapult,DSP,1,FF,434,catapult_fpga_latency
Throughput,13513.513513513513,catapult,BRAM,0,FF,434,catapult_fpga_latency
Throughput,11363.636363636364,catapult,CLB,178,FF,444,catapult_fpga_latency
Throughput,11363.636363636364,catapult,LUT,755,FF,444,catapult_fpga_latency
Throughput,11363.636363636364,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,11363.636363636364,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,11363.636363636364,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,11627.906976744185,catapult,CLB,171,FF,444,catapult_fpga_latency
Throughput,11627.906976744185,catapult,LUT,739,FF,444,catapult_fpga_latency
Throughput,11627.906976744185,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,11627.906976744185,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,11627.906976744185,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,8849.557522123894,catapult,CLB,236,FF,460,catapult_fpga_latency
Throughput,8849.557522123894,catapult,LUT,1014,FF,460,catapult_fpga_latency
Throughput,8849.557522123894,catapult,FF,460,FF,460,catapult_fpga_latency
Throughput,8849.557522123894,catapult,DSP,1,FF,460,catapult_fpga_latency
Throughput,8849.557522123894,catapult,BRAM,0,FF,460,catapult_fpga_latency
Throughput,9803.921568627451,catapult,CLB,262,FF,460,catapult_fpga_latency
Throughput,9803.921568627451,catapult,LUT,1014,FF,460,catapult_fpga_latency
Throughput,9803.921568627451,catapult,FF,460,FF,460,catapult_fpga_latency
Throughput,9803.921568627451,catapult,DSP,1,FF,460,catapult_fpga_latency
Throughput,9803.921568627451,catapult,BRAM,0,FF,460,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,110,FF,326,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,570,FF,326,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,110,FF,326,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,570,FF,326,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,151,FF,333,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,770,FF,333,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,151,FF,333,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,770,FF,333,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,24390.243902439022,catapult,CLB,199,FF,347,catapult_fpga_latency
Throughput,24390.243902439022,catapult,LUT,1054,FF,347,catapult_fpga_latency
Throughput,24390.243902439022,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,24390.243902439022,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,24390.243902439022,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,24390.243902439022,catapult,CLB,199,FF,347,catapult_fpga_latency
Throughput,24390.243902439022,catapult,LUT,1054,FF,347,catapult_fpga_latency
Throughput,24390.243902439022,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,24390.243902439022,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,24390.243902439022,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,27777.777777777777,catapult,CLB,164,FF,415,catapult_fpga_latency
Throughput,27777.777777777777,catapult,LUT,803,FF,415,catapult_fpga_latency
Throughput,27777.777777777777,catapult,FF,415,FF,415,catapult_fpga_latency
Throughput,27777.777777777777,catapult,DSP,3,FF,415,catapult_fpga_latency
Throughput,27777.777777777777,catapult,BRAM,0,FF,415,catapult_fpga_latency
Throughput,27777.777777777777,catapult,CLB,164,FF,415,catapult_fpga_latency
Throughput,27777.777777777777,catapult,LUT,803,FF,415,catapult_fpga_latency
Throughput,27777.777777777777,catapult,FF,415,FF,415,catapult_fpga_latency
Throughput,27777.777777777777,catapult,DSP,3,FF,415,catapult_fpga_latency
Throughput,27777.777777777777,catapult,BRAM,0,FF,415,catapult_fpga_latency
Throughput,25641.02564102564,catapult,CLB,235,FF,422,catapult_fpga_latency
Throughput,25641.02564102564,catapult,LUT,1203,FF,422,catapult_fpga_latency
Throughput,25641.02564102564,catapult,FF,422,FF,422,catapult_fpga_latency
Throughput,25641.02564102564,catapult,DSP,3,FF,422,catapult_fpga_latency
Throughput,25641.02564102564,catapult,BRAM,0,FF,422,catapult_fpga_latency
Throughput,25641.02564102564,catapult,CLB,235,FF,422,catapult_fpga_latency
Throughput,25641.02564102564,catapult,LUT,1203,FF,422,catapult_fpga_latency
Throughput,25641.02564102564,catapult,FF,422,FF,422,catapult_fpga_latency
Throughput,25641.02564102564,catapult,DSP,3,FF,422,catapult_fpga_latency
Throughput,25641.02564102564,catapult,BRAM,0,FF,422,catapult_fpga_latency
Throughput,26315.78947368421,catapult,CLB,282,FF,436,catapult_fpga_latency
Throughput,26315.78947368421,catapult,LUT,1451,FF,436,catapult_fpga_latency
Throughput,26315.78947368421,catapult,FF,436,FF,436,catapult_fpga_latency
Throughput,26315.78947368421,catapult,DSP,3,FF,436,catapult_fpga_latency
Throughput,26315.78947368421,catapult,BRAM,0,FF,436,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,303,FF,436,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,1450,FF,436,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,436,FF,436,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,3,FF,436,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,436,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,91,FF,213,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,536,FF,213,catapult_fpga_latency
Throughput,31250.0,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,213,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,91,FF,213,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,536,FF,213,catapult_fpga_latency
Throughput,31250.0,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,213,catapult_fpga_latency
Throughput,32258.06451612903,catapult,CLB,150,FF,248,catapult_fpga_latency
Throughput,32258.06451612903,catapult,LUT,753,FF,248,catapult_fpga_latency
Throughput,32258.06451612903,catapult,FF,248,FF,248,catapult_fpga_latency
Throughput,32258.06451612903,catapult,DSP,1,FF,248,catapult_fpga_latency
Throughput,32258.06451612903,catapult,BRAM,0,FF,248,catapult_fpga_latency
Throughput,32258.06451612903,catapult,CLB,150,FF,248,catapult_fpga_latency
Throughput,32258.06451612903,catapult,LUT,753,FF,248,catapult_fpga_latency
Throughput,32258.06451612903,catapult,FF,248,FF,248,catapult_fpga_latency
Throughput,32258.06451612903,catapult,DSP,1,FF,248,catapult_fpga_latency
Throughput,32258.06451612903,catapult,BRAM,0,FF,248,catapult_fpga_latency
Throughput,25641.02564102564,catapult,CLB,222,FF,270,catapult_fpga_latency
Throughput,25641.02564102564,catapult,LUT,1187,FF,270,catapult_fpga_latency
Throughput,25641.02564102564,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,25641.02564102564,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,25641.02564102564,catapult,BRAM,0,FF,270,catapult_fpga_latency
Throughput,25641.02564102564,catapult,CLB,222,FF,270,catapult_fpga_latency
Throughput,25641.02564102564,catapult,LUT,1187,FF,270,catapult_fpga_latency
Throughput,25641.02564102564,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,25641.02564102564,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,25641.02564102564,catapult,BRAM,0,FF,270,catapult_fpga_latency
Throughput,13698.630136986301,catapult,CLB,119,FF,434,catapult_fpga_latency
Throughput,13698.630136986301,catapult,LUT,572,FF,434,catapult_fpga_latency
Throughput,13698.630136986301,catapult,FF,434,FF,434,catapult_fpga_latency
Throughput,13698.630136986301,catapult,DSP,1,FF,434,catapult_fpga_latency
Throughput,13698.630136986301,catapult,BRAM,0,FF,434,catapult_fpga_latency
Throughput,13513.513513513513,catapult,CLB,113,FF,434,catapult_fpga_latency
Throughput,13513.513513513513,catapult,LUT,572,FF,434,catapult_fpga_latency
Throughput,13513.513513513513,catapult,FF,434,FF,434,catapult_fpga_latency
Throughput,13513.513513513513,catapult,DSP,1,FF,434,catapult_fpga_latency
Throughput,13513.513513513513,catapult,BRAM,0,FF,434,catapult_fpga_latency
Throughput,11363.636363636364,catapult,CLB,178,FF,444,catapult_fpga_latency
Throughput,11363.636363636364,catapult,LUT,755,FF,444,catapult_fpga_latency
Throughput,11363.636363636364,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,11363.636363636364,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,11363.636363636364,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,11627.906976744185,catapult,CLB,171,FF,444,catapult_fpga_latency
Throughput,11627.906976744185,catapult,LUT,739,FF,444,catapult_fpga_latency
Throughput,11627.906976744185,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,11627.906976744185,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,11627.906976744185,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,8849.557522123894,catapult,CLB,236,FF,460,catapult_fpga_latency
Throughput,8849.557522123894,catapult,LUT,1014,FF,460,catapult_fpga_latency
Throughput,8849.557522123894,catapult,FF,460,FF,460,catapult_fpga_latency
Throughput,8849.557522123894,catapult,DSP,1,FF,460,catapult_fpga_latency
Throughput,8849.557522123894,catapult,BRAM,0,FF,460,catapult_fpga_latency
Throughput,9803.921568627451,catapult,CLB,262,FF,460,catapult_fpga_latency
Throughput,9803.921568627451,catapult,LUT,1014,FF,460,catapult_fpga_latency
Throughput,9803.921568627451,catapult,FF,460,FF,460,catapult_fpga_latency
Throughput,9803.921568627451,catapult,DSP,1,FF,460,catapult_fpga_latency
Throughput,9803.921568627451,catapult,BRAM,0,FF,460,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,110,FF,326,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,570,FF,326,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,110,FF,326,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,570,FF,326,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,151,FF,333,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,770,FF,333,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,151,FF,333,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,770,FF,333,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,24390.243902439022,catapult,CLB,199,FF,347,catapult_fpga_latency
Throughput,24390.243902439022,catapult,LUT,1054,FF,347,catapult_fpga_latency
Throughput,24390.243902439022,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,24390.243902439022,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,24390.243902439022,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,24390.243902439022,catapult,CLB,199,FF,347,catapult_fpga_latency
Throughput,24390.243902439022,catapult,LUT,1054,FF,347,catapult_fpga_latency
Throughput,24390.243902439022,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,24390.243902439022,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,24390.243902439022,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,27777.777777777777,catapult,CLB,164,FF,415,catapult_fpga_latency
Throughput,27777.777777777777,catapult,LUT,803,FF,415,catapult_fpga_latency
Throughput,27777.777777777777,catapult,FF,415,FF,415,catapult_fpga_latency
Throughput,27777.777777777777,catapult,DSP,3,FF,415,catapult_fpga_latency
Throughput,27777.777777777777,catapult,BRAM,0,FF,415,catapult_fpga_latency
Throughput,27777.777777777777,catapult,CLB,164,FF,415,catapult_fpga_latency
Throughput,27777.777777777777,catapult,LUT,803,FF,415,catapult_fpga_latency
Throughput,27777.777777777777,catapult,FF,415,FF,415,catapult_fpga_latency
Throughput,27777.777777777777,catapult,DSP,3,FF,415,catapult_fpga_latency
Throughput,27777.777777777777,catapult,BRAM,0,FF,415,catapult_fpga_latency
Throughput,25641.02564102564,catapult,CLB,235,FF,422,catapult_fpga_latency
Throughput,25641.02564102564,catapult,LUT,1203,FF,422,catapult_fpga_latency
Throughput,25641.02564102564,catapult,FF,422,FF,422,catapult_fpga_latency
Throughput,25641.02564102564,catapult,DSP,3,FF,422,catapult_fpga_latency
Throughput,25641.02564102564,catapult,BRAM,0,FF,422,catapult_fpga_latency
Throughput,25641.02564102564,catapult,CLB,235,FF,422,catapult_fpga_latency
Throughput,25641.02564102564,catapult,LUT,1203,FF,422,catapult_fpga_latency
Throughput,25641.02564102564,catapult,FF,422,FF,422,catapult_fpga_latency
Throughput,25641.02564102564,catapult,DSP,3,FF,422,catapult_fpga_latency
Throughput,25641.02564102564,catapult,BRAM,0,FF,422,catapult_fpga_latency
Throughput,26315.78947368421,catapult,CLB,282,FF,436,catapult_fpga_latency
Throughput,26315.78947368421,catapult,LUT,1451,FF,436,catapult_fpga_latency
Throughput,26315.78947368421,catapult,FF,436,FF,436,catapult_fpga_latency
Throughput,26315.78947368421,catapult,DSP,3,FF,436,catapult_fpga_latency
Throughput,26315.78947368421,catapult,BRAM,0,FF,436,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,303,FF,436,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,1450,FF,436,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,436,FF,436,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,3,FF,436,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,436,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,91,FF,213,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,536,FF,213,catapult_fpga_latency
Throughput,31250.0,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,213,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,91,FF,213,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,536,FF,213,catapult_fpga_latency
Throughput,31250.0,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,213,catapult_fpga_latency
Throughput,32258.06451612903,catapult,CLB,150,FF,248,catapult_fpga_latency
Throughput,32258.06451612903,catapult,LUT,753,FF,248,catapult_fpga_latency
Throughput,32258.06451612903,catapult,FF,248,FF,248,catapult_fpga_latency
Throughput,32258.06451612903,catapult,DSP,1,FF,248,catapult_fpga_latency
Throughput,32258.06451612903,catapult,BRAM,0,FF,248,catapult_fpga_latency
Throughput,32258.06451612903,catapult,CLB,150,FF,248,catapult_fpga_latency
Throughput,32258.06451612903,catapult,LUT,753,FF,248,catapult_fpga_latency
Throughput,32258.06451612903,catapult,FF,248,FF,248,catapult_fpga_latency
Throughput,32258.06451612903,catapult,DSP,1,FF,248,catapult_fpga_latency
Throughput,32258.06451612903,catapult,BRAM,0,FF,248,catapult_fpga_latency
Throughput,25641.02564102564,catapult,CLB,222,FF,270,catapult_fpga_latency
Throughput,25641.02564102564,catapult,LUT,1187,FF,270,catapult_fpga_latency
Throughput,25641.02564102564,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,25641.02564102564,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,25641.02564102564,catapult,BRAM,0,FF,270,catapult_fpga_latency
Throughput,13698.630136986301,catapult,CLB,119,FF,434,catapult_fpga_latency
Throughput,13698.630136986301,catapult,LUT,572,FF,434,catapult_fpga_latency
Throughput,13698.630136986301,catapult,FF,434,FF,434,catapult_fpga_latency
Throughput,13698.630136986301,catapult,DSP,1,FF,434,catapult_fpga_latency
Throughput,13698.630136986301,catapult,BRAM,0,FF,434,catapult_fpga_latency
Throughput,13513.513513513513,catapult,CLB,113,FF,434,catapult_fpga_latency
Throughput,13513.513513513513,catapult,LUT,572,FF,434,catapult_fpga_latency
Throughput,13513.513513513513,catapult,FF,434,FF,434,catapult_fpga_latency
Throughput,13513.513513513513,catapult,DSP,1,FF,434,catapult_fpga_latency
Throughput,13513.513513513513,catapult,BRAM,0,FF,434,catapult_fpga_latency
Throughput,11363.636363636364,catapult,CLB,178,FF,444,catapult_fpga_latency
Throughput,11363.636363636364,catapult,LUT,755,FF,444,catapult_fpga_latency
Throughput,11363.636363636364,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,11363.636363636364,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,11363.636363636364,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,11627.906976744185,catapult,CLB,171,FF,444,catapult_fpga_latency
Throughput,11627.906976744185,catapult,LUT,739,FF,444,catapult_fpga_latency
Throughput,11627.906976744185,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,11627.906976744185,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,11627.906976744185,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,8849.557522123894,catapult,CLB,236,FF,460,catapult_fpga_latency
Throughput,8849.557522123894,catapult,LUT,1014,FF,460,catapult_fpga_latency
Throughput,8849.557522123894,catapult,FF,460,FF,460,catapult_fpga_latency
Throughput,8849.557522123894,catapult,DSP,1,FF,460,catapult_fpga_latency
Throughput,8849.557522123894,catapult,BRAM,0,FF,460,catapult_fpga_latency
Throughput,9803.921568627451,catapult,CLB,262,FF,460,catapult_fpga_latency
Throughput,9803.921568627451,catapult,LUT,1014,FF,460,catapult_fpga_latency
Throughput,9803.921568627451,catapult,FF,460,FF,460,catapult_fpga_latency
Throughput,9803.921568627451,catapult,DSP,1,FF,460,catapult_fpga_latency
Throughput,9803.921568627451,catapult,BRAM,0,FF,460,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,110,FF,326,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,570,FF,326,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,110,FF,326,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,570,FF,326,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,151,FF,333,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,770,FF,333,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,151,FF,333,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,770,FF,333,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,24390.243902439022,catapult,CLB,199,FF,347,catapult_fpga_latency
Throughput,24390.243902439022,catapult,LUT,1054,FF,347,catapult_fpga_latency
Throughput,24390.243902439022,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,24390.243902439022,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,24390.243902439022,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,24390.243902439022,catapult,CLB,199,FF,347,catapult_fpga_latency
Throughput,24390.243902439022,catapult,LUT,1054,FF,347,catapult_fpga_latency
Throughput,24390.243902439022,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,24390.243902439022,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,24390.243902439022,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,27777.777777777777,catapult,CLB,164,FF,415,catapult_fpga_latency
Throughput,27777.777777777777,catapult,LUT,803,FF,415,catapult_fpga_latency
Throughput,27777.777777777777,catapult,FF,415,FF,415,catapult_fpga_latency
Throughput,27777.777777777777,catapult,DSP,3,FF,415,catapult_fpga_latency
Throughput,27777.777777777777,catapult,BRAM,0,FF,415,catapult_fpga_latency
Throughput,27777.777777777777,catapult,CLB,164,FF,415,catapult_fpga_latency
Throughput,27777.777777777777,catapult,LUT,803,FF,415,catapult_fpga_latency
Throughput,27777.777777777777,catapult,FF,415,FF,415,catapult_fpga_latency
Throughput,27777.777777777777,catapult,DSP,3,FF,415,catapult_fpga_latency
Throughput,27777.777777777777,catapult,BRAM,0,FF,415,catapult_fpga_latency
Throughput,25641.02564102564,catapult,CLB,235,FF,422,catapult_fpga_latency
Throughput,25641.02564102564,catapult,LUT,1203,FF,422,catapult_fpga_latency
Throughput,25641.02564102564,catapult,FF,422,FF,422,catapult_fpga_latency
Throughput,25641.02564102564,catapult,DSP,3,FF,422,catapult_fpga_latency
Throughput,25641.02564102564,catapult,BRAM,0,FF,422,catapult_fpga_latency
Throughput,25641.02564102564,catapult,CLB,235,FF,422,catapult_fpga_latency
Throughput,25641.02564102564,catapult,LUT,1203,FF,422,catapult_fpga_latency
Throughput,25641.02564102564,catapult,FF,422,FF,422,catapult_fpga_latency
Throughput,25641.02564102564,catapult,DSP,3,FF,422,catapult_fpga_latency
Throughput,25641.02564102564,catapult,BRAM,0,FF,422,catapult_fpga_latency
Throughput,26315.78947368421,catapult,CLB,282,FF,436,catapult_fpga_latency
Throughput,26315.78947368421,catapult,LUT,1451,FF,436,catapult_fpga_latency
Throughput,26315.78947368421,catapult,FF,436,FF,436,catapult_fpga_latency
Throughput,26315.78947368421,catapult,DSP,3,FF,436,catapult_fpga_latency
Throughput,26315.78947368421,catapult,BRAM,0,FF,436,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,303,FF,436,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,1450,FF,436,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,436,FF,436,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,3,FF,436,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,436,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,91,FF,213,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,536,FF,213,catapult_fpga_latency
Throughput,31250.0,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,213,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,91,FF,213,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,536,FF,213,catapult_fpga_latency
Throughput,31250.0,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,213,catapult_fpga_latency
Throughput,32258.06451612903,catapult,CLB,150,FF,248,catapult_fpga_latency
Throughput,32258.06451612903,catapult,LUT,753,FF,248,catapult_fpga_latency
Throughput,32258.06451612903,catapult,FF,248,FF,248,catapult_fpga_latency
Throughput,32258.06451612903,catapult,DSP,1,FF,248,catapult_fpga_latency
Throughput,32258.06451612903,catapult,BRAM,0,FF,248,catapult_fpga_latency
Throughput,25641.02564102564,catapult,CLB,222,FF,270,catapult_fpga_latency
Throughput,25641.02564102564,catapult,LUT,1187,FF,270,catapult_fpga_latency
Throughput,25641.02564102564,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,25641.02564102564,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,25641.02564102564,catapult,BRAM,0,FF,270,catapult_fpga_latency
Throughput,25641.02564102564,catapult,CLB,222,FF,270,catapult_fpga_latency
Throughput,25641.02564102564,catapult,LUT,1187,FF,270,catapult_fpga_latency
Throughput,25641.02564102564,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,25641.02564102564,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,25641.02564102564,catapult,BRAM,0,FF,270,catapult_fpga_latency
Throughput,13888.888888888889,catapult,CLB,142,FF,444,catapult_fpga_latency
Throughput,13888.888888888889,catapult,LUT,751,FF,444,catapult_fpga_latency
Throughput,13888.888888888889,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,13888.888888888889,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,13888.888888888889,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,14285.714285714286,catapult,CLB,146,FF,444,catapult_fpga_latency
Throughput,14285.714285714286,catapult,LUT,731,FF,444,catapult_fpga_latency
Throughput,14285.714285714286,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,14285.714285714286,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,14285.714285714286,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,13513.513513513513,catapult,CLB,204,FF,451,catapult_fpga_latency
Throughput,13513.513513513513,catapult,LUT,886,FF,451,catapult_fpga_latency
Throughput,13513.513513513513,catapult,FF,451,FF,451,catapult_fpga_latency
Throughput,13513.513513513513,catapult,DSP,1,FF,451,catapult_fpga_latency
Throughput,13513.513513513513,catapult,BRAM,0,FF,451,catapult_fpga_latency
Throughput,14285.714285714286,catapult,CLB,201,FF,451,catapult_fpga_latency
Throughput,14285.714285714286,catapult,LUT,885,FF,451,catapult_fpga_latency
Throughput,14285.714285714286,catapult,FF,451,FF,451,catapult_fpga_latency
Throughput,14285.714285714286,catapult,DSP,1,FF,451,catapult_fpga_latency
Throughput,14285.714285714286,catapult,BRAM,0,FF,451,catapult_fpga_latency
Throughput,11764.70588235294,catapult,CLB,252,FF,468,catapult_fpga_latency
Throughput,11764.70588235294,catapult,LUT,1201,FF,468,catapult_fpga_latency
Throughput,11764.70588235294,catapult,FF,468,FF,468,catapult_fpga_latency
Throughput,11764.70588235294,catapult,DSP,1,FF,468,catapult_fpga_latency
Throughput,11764.70588235294,catapult,BRAM,0,FF,468,catapult_fpga_latency
Throughput,11904.761904761905,catapult,CLB,280,FF,467,catapult_fpga_latency
Throughput,11904.761904761905,catapult,LUT,1203,FF,467,catapult_fpga_latency
Throughput,11904.761904761905,catapult,FF,467,FF,467,catapult_fpga_latency
Throughput,11904.761904761905,catapult,DSP,1,FF,467,catapult_fpga_latency
Throughput,11904.761904761905,catapult,BRAM,0,FF,467,catapult_fpga_latency
Throughput,37037.03703703704,catapult,CLB,107,FF,357,catapult_fpga_latency
Throughput,37037.03703703704,catapult,LUT,611,FF,357,catapult_fpga_latency
Throughput,37037.03703703704,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,37037.03703703704,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,37037.03703703704,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,37037.03703703704,catapult,CLB,107,FF,357,catapult_fpga_latency
Throughput,37037.03703703704,catapult,LUT,611,FF,357,catapult_fpga_latency
Throughput,37037.03703703704,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,37037.03703703704,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,37037.03703703704,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,34482.75862068965,catapult,CLB,210,FF,362,catapult_fpga_latency
Throughput,34482.75862068965,catapult,LUT,978,FF,362,catapult_fpga_latency
Throughput,34482.75862068965,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,34482.75862068965,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,34482.75862068965,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,34482.75862068965,catapult,CLB,210,FF,362,catapult_fpga_latency
Throughput,34482.75862068965,catapult,LUT,978,FF,362,catapult_fpga_latency
Throughput,34482.75862068965,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,34482.75862068965,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,34482.75862068965,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,283,FF,378,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,1308,FF,378,catapult_fpga_latency
Throughput,31250.0,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,283,FF,378,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,1308,FF,378,catapult_fpga_latency
Throughput,31250.0,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,35714.28571428572,catapult,CLB,168,FF,483,catapult_fpga_latency
Throughput,35714.28571428572,catapult,LUT,950,FF,483,catapult_fpga_latency
Throughput,35714.28571428572,catapult,FF,483,FF,483,catapult_fpga_latency
Throughput,35714.28571428572,catapult,DSP,3,FF,483,catapult_fpga_latency
Throughput,35714.28571428572,catapult,BRAM,0,FF,483,catapult_fpga_latency
Throughput,34482.75862068965,catapult,CLB,168,FF,483,catapult_fpga_latency
Throughput,34482.75862068965,catapult,LUT,950,FF,483,catapult_fpga_latency
Throughput,34482.75862068965,catapult,FF,483,FF,483,catapult_fpga_latency
Throughput,34482.75862068965,catapult,DSP,3,FF,483,catapult_fpga_latency
Throughput,34482.75862068965,catapult,BRAM,0,FF,483,catapult_fpga_latency
Throughput,38461.53846153846,catapult,CLB,239,FF,459,catapult_fpga_latency
Throughput,38461.53846153846,catapult,LUT,1264,FF,459,catapult_fpga_latency
Throughput,38461.53846153846,catapult,FF,459,FF,459,catapult_fpga_latency
Throughput,38461.53846153846,catapult,DSP,3,FF,459,catapult_fpga_latency
Throughput,38461.53846153846,catapult,BRAM,0,FF,459,catapult_fpga_latency
Throughput,38461.53846153846,catapult,CLB,239,FF,459,catapult_fpga_latency
Throughput,38461.53846153846,catapult,LUT,1264,FF,459,catapult_fpga_latency
Throughput,38461.53846153846,catapult,FF,459,FF,459,catapult_fpga_latency
Throughput,38461.53846153846,catapult,DSP,3,FF,459,catapult_fpga_latency
Throughput,38461.53846153846,catapult,BRAM,0,FF,459,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,295,FF,473,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,1700,FF,473,catapult_fpga_latency
Throughput,31250.0,catapult,FF,473,FF,473,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,3,FF,473,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,473,catapult_fpga_latency
Throughput,28571.428571428572,catapult,CLB,400,FF,474,catapult_fpga_latency
Throughput,28571.428571428572,catapult,LUT,1699,FF,474,catapult_fpga_latency
Throughput,28571.428571428572,catapult,FF,474,FF,474,catapult_fpga_latency
Throughput,28571.428571428572,catapult,DSP,3,FF,474,catapult_fpga_latency
Throughput,28571.428571428572,catapult,BRAM,0,FF,474,catapult_fpga_latency
Throughput,34482.75862068965,catapult,CLB,147,FF,266,catapult_fpga_latency
Throughput,34482.75862068965,catapult,LUT,805,FF,266,catapult_fpga_latency
Throughput,34482.75862068965,catapult,FF,266,FF,266,catapult_fpga_latency
Throughput,34482.75862068965,catapult,DSP,1,FF,266,catapult_fpga_latency
Throughput,34482.75862068965,catapult,BRAM,0,FF,266,catapult_fpga_latency
Throughput,35714.28571428572,catapult,CLB,238,FF,298,catapult_fpga_latency
Throughput,35714.28571428572,catapult,LUT,1250,FF,298,catapult_fpga_latency
Throughput,35714.28571428572,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,35714.28571428572,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,35714.28571428572,catapult,BRAM,0,FF,298,catapult_fpga_latency
Throughput,35714.28571428572,catapult,CLB,238,FF,298,catapult_fpga_latency
Throughput,35714.28571428572,catapult,LUT,1250,FF,298,catapult_fpga_latency
Throughput,35714.28571428572,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,35714.28571428572,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,35714.28571428572,catapult,BRAM,0,FF,298,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,325,FF,314,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,1861,FF,314,catapult_fpga_latency
Throughput,31250.0,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,325,FF,314,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,1861,FF,314,catapult_fpga_latency
Throughput,31250.0,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,13888.888888888889,catapult,CLB,142,FF,444,catapult_fpga_latency
Throughput,13888.888888888889,catapult,LUT,751,FF,444,catapult_fpga_latency
Throughput,13888.888888888889,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,13888.888888888889,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,13888.888888888889,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,14285.714285714286,catapult,CLB,146,FF,444,catapult_fpga_latency
Throughput,14285.714285714286,catapult,LUT,731,FF,444,catapult_fpga_latency
Throughput,14285.714285714286,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,14285.714285714286,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,14285.714285714286,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,13513.513513513513,catapult,CLB,204,FF,451,catapult_fpga_latency
Throughput,13513.513513513513,catapult,LUT,886,FF,451,catapult_fpga_latency
Throughput,13513.513513513513,catapult,FF,451,FF,451,catapult_fpga_latency
Throughput,13513.513513513513,catapult,DSP,1,FF,451,catapult_fpga_latency
Throughput,13513.513513513513,catapult,BRAM,0,FF,451,catapult_fpga_latency
Throughput,14285.714285714286,catapult,CLB,201,FF,451,catapult_fpga_latency
Throughput,14285.714285714286,catapult,LUT,885,FF,451,catapult_fpga_latency
Throughput,14285.714285714286,catapult,FF,451,FF,451,catapult_fpga_latency
Throughput,14285.714285714286,catapult,DSP,1,FF,451,catapult_fpga_latency
Throughput,14285.714285714286,catapult,BRAM,0,FF,451,catapult_fpga_latency
Throughput,11764.70588235294,catapult,CLB,252,FF,468,catapult_fpga_latency
Throughput,11764.70588235294,catapult,LUT,1201,FF,468,catapult_fpga_latency
Throughput,11764.70588235294,catapult,FF,468,FF,468,catapult_fpga_latency
Throughput,11764.70588235294,catapult,DSP,1,FF,468,catapult_fpga_latency
Throughput,11764.70588235294,catapult,BRAM,0,FF,468,catapult_fpga_latency
Throughput,11904.761904761905,catapult,CLB,280,FF,467,catapult_fpga_latency
Throughput,11904.761904761905,catapult,LUT,1203,FF,467,catapult_fpga_latency
Throughput,11904.761904761905,catapult,FF,467,FF,467,catapult_fpga_latency
Throughput,11904.761904761905,catapult,DSP,1,FF,467,catapult_fpga_latency
Throughput,11904.761904761905,catapult,BRAM,0,FF,467,catapult_fpga_latency
Throughput,37037.03703703704,catapult,CLB,107,FF,357,catapult_fpga_latency
Throughput,37037.03703703704,catapult,LUT,611,FF,357,catapult_fpga_latency
Throughput,37037.03703703704,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,37037.03703703704,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,37037.03703703704,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,37037.03703703704,catapult,CLB,107,FF,357,catapult_fpga_latency
Throughput,37037.03703703704,catapult,LUT,611,FF,357,catapult_fpga_latency
Throughput,37037.03703703704,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,37037.03703703704,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,37037.03703703704,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,34482.75862068965,catapult,CLB,210,FF,362,catapult_fpga_latency
Throughput,34482.75862068965,catapult,LUT,978,FF,362,catapult_fpga_latency
Throughput,34482.75862068965,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,34482.75862068965,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,34482.75862068965,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,34482.75862068965,catapult,CLB,210,FF,362,catapult_fpga_latency
Throughput,34482.75862068965,catapult,LUT,978,FF,362,catapult_fpga_latency
Throughput,34482.75862068965,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,34482.75862068965,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,34482.75862068965,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,283,FF,378,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,1308,FF,378,catapult_fpga_latency
Throughput,31250.0,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,283,FF,378,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,1308,FF,378,catapult_fpga_latency
Throughput,31250.0,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,34482.75862068965,catapult,CLB,168,FF,483,catapult_fpga_latency
Throughput,34482.75862068965,catapult,LUT,950,FF,483,catapult_fpga_latency
Throughput,34482.75862068965,catapult,FF,483,FF,483,catapult_fpga_latency
Throughput,34482.75862068965,catapult,DSP,3,FF,483,catapult_fpga_latency
Throughput,34482.75862068965,catapult,BRAM,0,FF,483,catapult_fpga_latency
Throughput,34482.75862068965,catapult,CLB,168,FF,483,catapult_fpga_latency
Throughput,34482.75862068965,catapult,LUT,950,FF,483,catapult_fpga_latency
Throughput,34482.75862068965,catapult,FF,483,FF,483,catapult_fpga_latency
Throughput,34482.75862068965,catapult,DSP,3,FF,483,catapult_fpga_latency
Throughput,34482.75862068965,catapult,BRAM,0,FF,483,catapult_fpga_latency
Throughput,38461.53846153846,catapult,CLB,239,FF,459,catapult_fpga_latency
Throughput,38461.53846153846,catapult,LUT,1264,FF,459,catapult_fpga_latency
Throughput,38461.53846153846,catapult,FF,459,FF,459,catapult_fpga_latency
Throughput,38461.53846153846,catapult,DSP,3,FF,459,catapult_fpga_latency
Throughput,38461.53846153846,catapult,BRAM,0,FF,459,catapult_fpga_latency
Throughput,38461.53846153846,catapult,CLB,239,FF,459,catapult_fpga_latency
Throughput,38461.53846153846,catapult,LUT,1264,FF,459,catapult_fpga_latency
Throughput,38461.53846153846,catapult,FF,459,FF,459,catapult_fpga_latency
Throughput,38461.53846153846,catapult,DSP,3,FF,459,catapult_fpga_latency
Throughput,38461.53846153846,catapult,BRAM,0,FF,459,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,295,FF,473,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,1700,FF,473,catapult_fpga_latency
Throughput,31250.0,catapult,FF,473,FF,473,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,3,FF,473,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,473,catapult_fpga_latency
Throughput,28571.428571428572,catapult,CLB,400,FF,474,catapult_fpga_latency
Throughput,28571.428571428572,catapult,LUT,1699,FF,474,catapult_fpga_latency
Throughput,28571.428571428572,catapult,FF,474,FF,474,catapult_fpga_latency
Throughput,28571.428571428572,catapult,DSP,3,FF,474,catapult_fpga_latency
Throughput,28571.428571428572,catapult,BRAM,0,FF,474,catapult_fpga_latency
Throughput,35714.28571428572,catapult,CLB,150,FF,266,catapult_fpga_latency
Throughput,35714.28571428572,catapult,LUT,806,FF,266,catapult_fpga_latency
Throughput,35714.28571428572,catapult,FF,266,FF,266,catapult_fpga_latency
Throughput,35714.28571428572,catapult,DSP,1,FF,266,catapult_fpga_latency
Throughput,35714.28571428572,catapult,BRAM,0,FF,266,catapult_fpga_latency
Throughput,34482.75862068965,catapult,CLB,147,FF,266,catapult_fpga_latency
Throughput,34482.75862068965,catapult,LUT,805,FF,266,catapult_fpga_latency
Throughput,34482.75862068965,catapult,FF,266,FF,266,catapult_fpga_latency
Throughput,34482.75862068965,catapult,DSP,1,FF,266,catapult_fpga_latency
Throughput,34482.75862068965,catapult,BRAM,0,FF,266,catapult_fpga_latency
Throughput,35714.28571428572,catapult,CLB,238,FF,298,catapult_fpga_latency
Throughput,35714.28571428572,catapult,LUT,1250,FF,298,catapult_fpga_latency
Throughput,35714.28571428572,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,35714.28571428572,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,35714.28571428572,catapult,BRAM,0,FF,298,catapult_fpga_latency
Throughput,35714.28571428572,catapult,CLB,238,FF,298,catapult_fpga_latency
Throughput,35714.28571428572,catapult,LUT,1250,FF,298,catapult_fpga_latency
Throughput,35714.28571428572,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,35714.28571428572,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,35714.28571428572,catapult,BRAM,0,FF,298,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,325,FF,314,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,1861,FF,314,catapult_fpga_latency
Throughput,31250.0,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,325,FF,314,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,1861,FF,314,catapult_fpga_latency
Throughput,31250.0,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,13888.888888888889,catapult,CLB,142,FF,444,catapult_fpga_latency
Throughput,13888.888888888889,catapult,LUT,751,FF,444,catapult_fpga_latency
Throughput,13888.888888888889,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,13888.888888888889,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,13888.888888888889,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,14285.714285714286,catapult,CLB,146,FF,444,catapult_fpga_latency
Throughput,14285.714285714286,catapult,LUT,731,FF,444,catapult_fpga_latency
Throughput,14285.714285714286,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,14285.714285714286,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,14285.714285714286,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,13513.513513513513,catapult,CLB,204,FF,451,catapult_fpga_latency
Throughput,13513.513513513513,catapult,LUT,886,FF,451,catapult_fpga_latency
Throughput,13513.513513513513,catapult,FF,451,FF,451,catapult_fpga_latency
Throughput,13513.513513513513,catapult,DSP,1,FF,451,catapult_fpga_latency
Throughput,13513.513513513513,catapult,BRAM,0,FF,451,catapult_fpga_latency
Throughput,14285.714285714286,catapult,CLB,201,FF,451,catapult_fpga_latency
Throughput,14285.714285714286,catapult,LUT,885,FF,451,catapult_fpga_latency
Throughput,14285.714285714286,catapult,FF,451,FF,451,catapult_fpga_latency
Throughput,14285.714285714286,catapult,DSP,1,FF,451,catapult_fpga_latency
Throughput,14285.714285714286,catapult,BRAM,0,FF,451,catapult_fpga_latency
Throughput,11764.70588235294,catapult,CLB,252,FF,468,catapult_fpga_latency
Throughput,11764.70588235294,catapult,LUT,1201,FF,468,catapult_fpga_latency
Throughput,11764.70588235294,catapult,FF,468,FF,468,catapult_fpga_latency
Throughput,11764.70588235294,catapult,DSP,1,FF,468,catapult_fpga_latency
Throughput,11764.70588235294,catapult,BRAM,0,FF,468,catapult_fpga_latency
Throughput,11904.761904761905,catapult,CLB,280,FF,467,catapult_fpga_latency
Throughput,11904.761904761905,catapult,LUT,1203,FF,467,catapult_fpga_latency
Throughput,11904.761904761905,catapult,FF,467,FF,467,catapult_fpga_latency
Throughput,11904.761904761905,catapult,DSP,1,FF,467,catapult_fpga_latency
Throughput,11904.761904761905,catapult,BRAM,0,FF,467,catapult_fpga_latency
Throughput,37037.03703703704,catapult,CLB,107,FF,357,catapult_fpga_latency
Throughput,37037.03703703704,catapult,LUT,611,FF,357,catapult_fpga_latency
Throughput,37037.03703703704,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,37037.03703703704,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,37037.03703703704,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,37037.03703703704,catapult,CLB,107,FF,357,catapult_fpga_latency
Throughput,37037.03703703704,catapult,LUT,611,FF,357,catapult_fpga_latency
Throughput,37037.03703703704,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,37037.03703703704,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,37037.03703703704,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,34482.75862068965,catapult,CLB,210,FF,362,catapult_fpga_latency
Throughput,34482.75862068965,catapult,LUT,978,FF,362,catapult_fpga_latency
Throughput,34482.75862068965,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,34482.75862068965,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,34482.75862068965,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,34482.75862068965,catapult,CLB,210,FF,362,catapult_fpga_latency
Throughput,34482.75862068965,catapult,LUT,978,FF,362,catapult_fpga_latency
Throughput,34482.75862068965,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,34482.75862068965,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,34482.75862068965,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,283,FF,378,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,1308,FF,378,catapult_fpga_latency
Throughput,31250.0,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,283,FF,378,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,1308,FF,378,catapult_fpga_latency
Throughput,31250.0,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,34482.75862068965,catapult,CLB,168,FF,483,catapult_fpga_latency
Throughput,34482.75862068965,catapult,LUT,950,FF,483,catapult_fpga_latency
Throughput,34482.75862068965,catapult,FF,483,FF,483,catapult_fpga_latency
Throughput,34482.75862068965,catapult,DSP,3,FF,483,catapult_fpga_latency
Throughput,34482.75862068965,catapult,BRAM,0,FF,483,catapult_fpga_latency
Throughput,34482.75862068965,catapult,CLB,168,FF,483,catapult_fpga_latency
Throughput,34482.75862068965,catapult,LUT,950,FF,483,catapult_fpga_latency
Throughput,34482.75862068965,catapult,FF,483,FF,483,catapult_fpga_latency
Throughput,34482.75862068965,catapult,DSP,3,FF,483,catapult_fpga_latency
Throughput,34482.75862068965,catapult,BRAM,0,FF,483,catapult_fpga_latency
Throughput,38461.53846153846,catapult,CLB,239,FF,459,catapult_fpga_latency
Throughput,38461.53846153846,catapult,LUT,1264,FF,459,catapult_fpga_latency
Throughput,38461.53846153846,catapult,FF,459,FF,459,catapult_fpga_latency
Throughput,38461.53846153846,catapult,DSP,3,FF,459,catapult_fpga_latency
Throughput,38461.53846153846,catapult,BRAM,0,FF,459,catapult_fpga_latency
Throughput,38461.53846153846,catapult,CLB,239,FF,459,catapult_fpga_latency
Throughput,38461.53846153846,catapult,LUT,1264,FF,459,catapult_fpga_latency
Throughput,38461.53846153846,catapult,FF,459,FF,459,catapult_fpga_latency
Throughput,38461.53846153846,catapult,DSP,3,FF,459,catapult_fpga_latency
Throughput,38461.53846153846,catapult,BRAM,0,FF,459,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,295,FF,473,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,1700,FF,473,catapult_fpga_latency
Throughput,31250.0,catapult,FF,473,FF,473,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,3,FF,473,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,473,catapult_fpga_latency
Throughput,28571.428571428572,catapult,CLB,400,FF,474,catapult_fpga_latency
Throughput,28571.428571428572,catapult,LUT,1699,FF,474,catapult_fpga_latency
Throughput,28571.428571428572,catapult,FF,474,FF,474,catapult_fpga_latency
Throughput,28571.428571428572,catapult,DSP,3,FF,474,catapult_fpga_latency
Throughput,28571.428571428572,catapult,BRAM,0,FF,474,catapult_fpga_latency
Throughput,34482.75862068965,catapult,CLB,147,FF,266,catapult_fpga_latency
Throughput,34482.75862068965,catapult,LUT,805,FF,266,catapult_fpga_latency
Throughput,34482.75862068965,catapult,FF,266,FF,266,catapult_fpga_latency
Throughput,34482.75862068965,catapult,DSP,1,FF,266,catapult_fpga_latency
Throughput,34482.75862068965,catapult,BRAM,0,FF,266,catapult_fpga_latency
Throughput,34482.75862068965,catapult,CLB,147,FF,266,catapult_fpga_latency
Throughput,34482.75862068965,catapult,LUT,805,FF,266,catapult_fpga_latency
Throughput,34482.75862068965,catapult,FF,266,FF,266,catapult_fpga_latency
Throughput,34482.75862068965,catapult,DSP,1,FF,266,catapult_fpga_latency
Throughput,34482.75862068965,catapult,BRAM,0,FF,266,catapult_fpga_latency
Throughput,35714.28571428572,catapult,CLB,238,FF,298,catapult_fpga_latency
Throughput,35714.28571428572,catapult,LUT,1250,FF,298,catapult_fpga_latency
Throughput,35714.28571428572,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,35714.28571428572,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,35714.28571428572,catapult,BRAM,0,FF,298,catapult_fpga_latency
Throughput,35714.28571428572,catapult,CLB,238,FF,298,catapult_fpga_latency
Throughput,35714.28571428572,catapult,LUT,1250,FF,298,catapult_fpga_latency
Throughput,35714.28571428572,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,35714.28571428572,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,35714.28571428572,catapult,BRAM,0,FF,298,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,325,FF,314,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,1861,FF,314,catapult_fpga_latency
Throughput,31250.0,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,325,FF,314,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,1861,FF,314,catapult_fpga_latency
Throughput,31250.0,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,13888.888888888889,catapult,CLB,142,FF,444,catapult_fpga_latency
Throughput,13888.888888888889,catapult,LUT,751,FF,444,catapult_fpga_latency
Throughput,13888.888888888889,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,13888.888888888889,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,13888.888888888889,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,14285.714285714286,catapult,CLB,146,FF,444,catapult_fpga_latency
Throughput,14285.714285714286,catapult,LUT,731,FF,444,catapult_fpga_latency
Throughput,14285.714285714286,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,14285.714285714286,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,14285.714285714286,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,13513.513513513513,catapult,CLB,204,FF,451,catapult_fpga_latency
Throughput,13513.513513513513,catapult,LUT,886,FF,451,catapult_fpga_latency
Throughput,13513.513513513513,catapult,FF,451,FF,451,catapult_fpga_latency
Throughput,13513.513513513513,catapult,DSP,1,FF,451,catapult_fpga_latency
Throughput,13513.513513513513,catapult,BRAM,0,FF,451,catapult_fpga_latency
Throughput,14285.714285714286,catapult,CLB,201,FF,451,catapult_fpga_latency
Throughput,14285.714285714286,catapult,LUT,885,FF,451,catapult_fpga_latency
Throughput,14285.714285714286,catapult,FF,451,FF,451,catapult_fpga_latency
Throughput,14285.714285714286,catapult,DSP,1,FF,451,catapult_fpga_latency
Throughput,14285.714285714286,catapult,BRAM,0,FF,451,catapult_fpga_latency
Throughput,11764.70588235294,catapult,CLB,252,FF,468,catapult_fpga_latency
Throughput,11764.70588235294,catapult,LUT,1201,FF,468,catapult_fpga_latency
Throughput,11764.70588235294,catapult,FF,468,FF,468,catapult_fpga_latency
Throughput,11764.70588235294,catapult,DSP,1,FF,468,catapult_fpga_latency
Throughput,11764.70588235294,catapult,BRAM,0,FF,468,catapult_fpga_latency
Throughput,11904.761904761905,catapult,CLB,280,FF,467,catapult_fpga_latency
Throughput,11904.761904761905,catapult,LUT,1203,FF,467,catapult_fpga_latency
Throughput,11904.761904761905,catapult,FF,467,FF,467,catapult_fpga_latency
Throughput,11904.761904761905,catapult,DSP,1,FF,467,catapult_fpga_latency
Throughput,11904.761904761905,catapult,BRAM,0,FF,467,catapult_fpga_latency
Throughput,37037.03703703704,catapult,CLB,107,FF,357,catapult_fpga_latency
Throughput,37037.03703703704,catapult,LUT,611,FF,357,catapult_fpga_latency
Throughput,37037.03703703704,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,37037.03703703704,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,37037.03703703704,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,37037.03703703704,catapult,CLB,107,FF,357,catapult_fpga_latency
Throughput,37037.03703703704,catapult,LUT,611,FF,357,catapult_fpga_latency
Throughput,37037.03703703704,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,37037.03703703704,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,37037.03703703704,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,34482.75862068965,catapult,CLB,210,FF,362,catapult_fpga_latency
Throughput,34482.75862068965,catapult,LUT,978,FF,362,catapult_fpga_latency
Throughput,34482.75862068965,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,34482.75862068965,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,34482.75862068965,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,34482.75862068965,catapult,CLB,210,FF,362,catapult_fpga_latency
Throughput,34482.75862068965,catapult,LUT,978,FF,362,catapult_fpga_latency
Throughput,34482.75862068965,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,34482.75862068965,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,34482.75862068965,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,283,FF,378,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,1308,FF,378,catapult_fpga_latency
Throughput,31250.0,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,283,FF,378,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,1308,FF,378,catapult_fpga_latency
Throughput,31250.0,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,34482.75862068965,catapult,CLB,168,FF,483,catapult_fpga_latency
Throughput,34482.75862068965,catapult,LUT,950,FF,483,catapult_fpga_latency
Throughput,34482.75862068965,catapult,FF,483,FF,483,catapult_fpga_latency
Throughput,34482.75862068965,catapult,DSP,3,FF,483,catapult_fpga_latency
Throughput,34482.75862068965,catapult,BRAM,0,FF,483,catapult_fpga_latency
Throughput,34482.75862068965,catapult,CLB,168,FF,483,catapult_fpga_latency
Throughput,34482.75862068965,catapult,LUT,950,FF,483,catapult_fpga_latency
Throughput,34482.75862068965,catapult,FF,483,FF,483,catapult_fpga_latency
Throughput,34482.75862068965,catapult,DSP,3,FF,483,catapult_fpga_latency
Throughput,34482.75862068965,catapult,BRAM,0,FF,483,catapult_fpga_latency
Throughput,38461.53846153846,catapult,CLB,239,FF,459,catapult_fpga_latency
Throughput,38461.53846153846,catapult,LUT,1264,FF,459,catapult_fpga_latency
Throughput,38461.53846153846,catapult,FF,459,FF,459,catapult_fpga_latency
Throughput,38461.53846153846,catapult,DSP,3,FF,459,catapult_fpga_latency
Throughput,38461.53846153846,catapult,BRAM,0,FF,459,catapult_fpga_latency
Throughput,38461.53846153846,catapult,CLB,239,FF,459,catapult_fpga_latency
Throughput,38461.53846153846,catapult,LUT,1264,FF,459,catapult_fpga_latency
Throughput,38461.53846153846,catapult,FF,459,FF,459,catapult_fpga_latency
Throughput,38461.53846153846,catapult,DSP,3,FF,459,catapult_fpga_latency
Throughput,38461.53846153846,catapult,BRAM,0,FF,459,catapult_fpga_latency
Throughput,28571.428571428572,catapult,CLB,400,FF,474,catapult_fpga_latency
Throughput,28571.428571428572,catapult,LUT,1699,FF,474,catapult_fpga_latency
Throughput,28571.428571428572,catapult,FF,474,FF,474,catapult_fpga_latency
Throughput,28571.428571428572,catapult,DSP,3,FF,474,catapult_fpga_latency
Throughput,28571.428571428572,catapult,BRAM,0,FF,474,catapult_fpga_latency
Throughput,34482.75862068965,catapult,CLB,147,FF,266,catapult_fpga_latency
Throughput,34482.75862068965,catapult,LUT,805,FF,266,catapult_fpga_latency
Throughput,34482.75862068965,catapult,FF,266,FF,266,catapult_fpga_latency
Throughput,34482.75862068965,catapult,DSP,1,FF,266,catapult_fpga_latency
Throughput,34482.75862068965,catapult,BRAM,0,FF,266,catapult_fpga_latency
Throughput,34482.75862068965,catapult,CLB,147,FF,266,catapult_fpga_latency
Throughput,34482.75862068965,catapult,LUT,805,FF,266,catapult_fpga_latency
Throughput,34482.75862068965,catapult,FF,266,FF,266,catapult_fpga_latency
Throughput,34482.75862068965,catapult,DSP,1,FF,266,catapult_fpga_latency
Throughput,34482.75862068965,catapult,BRAM,0,FF,266,catapult_fpga_latency
Throughput,35714.28571428572,catapult,CLB,238,FF,298,catapult_fpga_latency
Throughput,35714.28571428572,catapult,LUT,1250,FF,298,catapult_fpga_latency
Throughput,35714.28571428572,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,35714.28571428572,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,35714.28571428572,catapult,BRAM,0,FF,298,catapult_fpga_latency
Throughput,35714.28571428572,catapult,CLB,238,FF,298,catapult_fpga_latency
Throughput,35714.28571428572,catapult,LUT,1250,FF,298,catapult_fpga_latency
Throughput,35714.28571428572,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,35714.28571428572,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,35714.28571428572,catapult,BRAM,0,FF,298,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,325,FF,314,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,1861,FF,314,catapult_fpga_latency
Throughput,31250.0,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,325,FF,314,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,1861,FF,314,catapult_fpga_latency
Throughput,31250.0,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,14925.373134328358,catapult,CLB,141,FF,466,catapult_fpga_latency
Throughput,14925.373134328358,catapult,LUT,709,FF,466,catapult_fpga_latency
Throughput,14925.373134328358,catapult,FF,466,FF,466,catapult_fpga_latency
Throughput,14925.373134328358,catapult,DSP,1,FF,466,catapult_fpga_latency
Throughput,14925.373134328358,catapult,BRAM,0,FF,466,catapult_fpga_latency
Throughput,15384.615384615387,catapult,CLB,144,FF,466,catapult_fpga_latency
Throughput,15384.615384615387,catapult,LUT,706,FF,466,catapult_fpga_latency
Throughput,15384.615384615387,catapult,FF,466,FF,466,catapult_fpga_latency
Throughput,15384.615384615387,catapult,DSP,1,FF,466,catapult_fpga_latency
Throughput,15384.615384615387,catapult,BRAM,0,FF,466,catapult_fpga_latency
Throughput,10869.565217391304,catapult,CLB,217,FF,475,catapult_fpga_latency
Throughput,10869.565217391304,catapult,LUT,999,FF,475,catapult_fpga_latency
Throughput,10869.565217391304,catapult,FF,475,FF,475,catapult_fpga_latency
Throughput,10869.565217391304,catapult,DSP,1,FF,475,catapult_fpga_latency
Throughput,10869.565217391304,catapult,BRAM,0,FF,475,catapult_fpga_latency
Throughput,11627.906976744185,catapult,CLB,205,FF,475,catapult_fpga_latency
Throughput,11627.906976744185,catapult,LUT,995,FF,475,catapult_fpga_latency
Throughput,11627.906976744185,catapult,FF,475,FF,475,catapult_fpga_latency
Throughput,11627.906976744185,catapult,DSP,1,FF,475,catapult_fpga_latency
Throughput,11627.906976744185,catapult,BRAM,0,FF,475,catapult_fpga_latency
Throughput,10989.010989010989,catapult,CLB,334,FF,488,catapult_fpga_latency
Throughput,10989.010989010989,catapult,LUT,1452,FF,488,catapult_fpga_latency
Throughput,10989.010989010989,catapult,FF,488,FF,488,catapult_fpga_latency
Throughput,10989.010989010989,catapult,DSP,1,FF,488,catapult_fpga_latency
Throughput,10989.010989010989,catapult,BRAM,0,FF,488,catapult_fpga_latency
Throughput,11764.70588235294,catapult,CLB,329,FF,488,catapult_fpga_latency
Throughput,11764.70588235294,catapult,LUT,1449,FF,488,catapult_fpga_latency
Throughput,11764.70588235294,catapult,FF,488,FF,488,catapult_fpga_latency
Throughput,11764.70588235294,catapult,DSP,1,FF,488,catapult_fpga_latency
Throughput,11764.70588235294,catapult,BRAM,0,FF,488,catapult_fpga_latency
Throughput,35714.28571428572,catapult,CLB,153,FF,383,catapult_fpga_latency
Throughput,35714.28571428572,catapult,LUT,866,FF,383,catapult_fpga_latency
Throughput,35714.28571428572,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,35714.28571428572,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,35714.28571428572,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,35714.28571428572,catapult,CLB,153,FF,383,catapult_fpga_latency
Throughput,35714.28571428572,catapult,LUT,866,FF,383,catapult_fpga_latency
Throughput,35714.28571428572,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,35714.28571428572,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,35714.28571428572,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,33333.333333333336,catapult,CLB,258,FF,390,catapult_fpga_latency
Throughput,33333.333333333336,catapult,LUT,1208,FF,390,catapult_fpga_latency
Throughput,33333.333333333336,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,33333.333333333336,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,33333.333333333336,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,33333.333333333336,catapult,CLB,258,FF,390,catapult_fpga_latency
Throughput,33333.333333333336,catapult,LUT,1208,FF,390,catapult_fpga_latency
Throughput,33333.333333333336,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,33333.333333333336,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,33333.333333333336,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,26315.78947368421,catapult,CLB,327,FF,404,catapult_fpga_latency
Throughput,26315.78947368421,catapult,LUT,1662,FF,404,catapult_fpga_latency
Throughput,26315.78947368421,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,26315.78947368421,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,26315.78947368421,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,26315.78947368421,catapult,CLB,327,FF,404,catapult_fpga_latency
Throughput,26315.78947368421,catapult,LUT,1662,FF,404,catapult_fpga_latency
Throughput,26315.78947368421,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,26315.78947368421,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,26315.78947368421,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,34482.75862068965,catapult,CLB,180,FF,481,catapult_fpga_latency
Throughput,34482.75862068965,catapult,LUT,981,FF,481,catapult_fpga_latency
Throughput,34482.75862068965,catapult,FF,481,FF,481,catapult_fpga_latency
Throughput,34482.75862068965,catapult,DSP,3,FF,481,catapult_fpga_latency
Throughput,34482.75862068965,catapult,BRAM,0,FF,481,catapult_fpga_latency
Throughput,34482.75862068965,catapult,CLB,180,FF,481,catapult_fpga_latency
Throughput,34482.75862068965,catapult,LUT,981,FF,481,catapult_fpga_latency
Throughput,34482.75862068965,catapult,FF,481,FF,481,catapult_fpga_latency
Throughput,34482.75862068965,catapult,DSP,3,FF,481,catapult_fpga_latency
Throughput,34482.75862068965,catapult,BRAM,0,FF,481,catapult_fpga_latency
Throughput,32258.06451612903,catapult,CLB,266,FF,489,catapult_fpga_latency
Throughput,32258.06451612903,catapult,LUT,1394,FF,489,catapult_fpga_latency
Throughput,32258.06451612903,catapult,FF,489,FF,489,catapult_fpga_latency
Throughput,32258.06451612903,catapult,DSP,3,FF,489,catapult_fpga_latency
Throughput,32258.06451612903,catapult,BRAM,0,FF,489,catapult_fpga_latency
Throughput,28571.428571428572,catapult,CLB,392,FF,502,catapult_fpga_latency
Throughput,28571.428571428572,catapult,LUT,1911,FF,502,catapult_fpga_latency
Throughput,28571.428571428572,catapult,FF,502,FF,502,catapult_fpga_latency
Throughput,28571.428571428572,catapult,DSP,3,FF,502,catapult_fpga_latency
Throughput,28571.428571428572,catapult,BRAM,0,FF,502,catapult_fpga_latency
Throughput,30303.0303030303,catapult,CLB,357,FF,502,catapult_fpga_latency
Throughput,30303.0303030303,catapult,LUT,1905,FF,502,catapult_fpga_latency
Throughput,30303.0303030303,catapult,FF,502,FF,502,catapult_fpga_latency
Throughput,30303.0303030303,catapult,DSP,3,FF,502,catapult_fpga_latency
Throughput,30303.0303030303,catapult,BRAM,0,FF,502,catapult_fpga_latency
Throughput,34482.75862068965,catapult,CLB,163,FF,351,catapult_fpga_latency
Throughput,34482.75862068965,catapult,LUT,879,FF,351,catapult_fpga_latency
Throughput,34482.75862068965,catapult,FF,351,FF,351,catapult_fpga_latency
Throughput,34482.75862068965,catapult,DSP,1,FF,351,catapult_fpga_latency
Throughput,34482.75862068965,catapult,BRAM,0,FF,351,catapult_fpga_latency
Throughput,34482.75862068965,catapult,CLB,163,FF,351,catapult_fpga_latency
Throughput,34482.75862068965,catapult,LUT,879,FF,351,catapult_fpga_latency
Throughput,34482.75862068965,catapult,FF,351,FF,351,catapult_fpga_latency
Throughput,34482.75862068965,catapult,DSP,1,FF,351,catapult_fpga_latency
Throughput,34482.75862068965,catapult,BRAM,0,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,CLB,251,FF,343,catapult_fpga_latency
Throughput,29411.764705882353,catapult,LUT,1331,FF,343,catapult_fpga_latency
Throughput,29411.764705882353,catapult,FF,343,FF,343,catapult_fpga_latency
Throughput,29411.764705882353,catapult,DSP,1,FF,343,catapult_fpga_latency
Throughput,29411.764705882353,catapult,BRAM,0,FF,343,catapult_fpga_latency
Throughput,29411.764705882353,catapult,CLB,251,FF,343,catapult_fpga_latency
Throughput,29411.764705882353,catapult,LUT,1331,FF,343,catapult_fpga_latency
Throughput,29411.764705882353,catapult,FF,343,FF,343,catapult_fpga_latency
Throughput,29411.764705882353,catapult,DSP,1,FF,343,catapult_fpga_latency
Throughput,29411.764705882353,catapult,BRAM,0,FF,343,catapult_fpga_latency
Throughput,30303.0303030303,catapult,CLB,390,FF,362,catapult_fpga_latency
Throughput,30303.0303030303,catapult,LUT,2086,FF,362,catapult_fpga_latency
Throughput,30303.0303030303,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,30303.0303030303,catapult,DSP,1,FF,362,catapult_fpga_latency
Throughput,30303.0303030303,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,30303.0303030303,catapult,CLB,390,FF,362,catapult_fpga_latency
Throughput,30303.0303030303,catapult,LUT,2086,FF,362,catapult_fpga_latency
Throughput,30303.0303030303,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,30303.0303030303,catapult,DSP,1,FF,362,catapult_fpga_latency
Throughput,30303.0303030303,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,14925.373134328358,catapult,CLB,141,FF,466,catapult_fpga_latency
Throughput,14925.373134328358,catapult,LUT,709,FF,466,catapult_fpga_latency
Throughput,14925.373134328358,catapult,FF,466,FF,466,catapult_fpga_latency
Throughput,14925.373134328358,catapult,DSP,1,FF,466,catapult_fpga_latency
Throughput,14925.373134328358,catapult,BRAM,0,FF,466,catapult_fpga_latency
Throughput,15384.615384615387,catapult,CLB,144,FF,466,catapult_fpga_latency
Throughput,15384.615384615387,catapult,LUT,706,FF,466,catapult_fpga_latency
Throughput,15384.615384615387,catapult,FF,466,FF,466,catapult_fpga_latency
Throughput,15384.615384615387,catapult,DSP,1,FF,466,catapult_fpga_latency
Throughput,15384.615384615387,catapult,BRAM,0,FF,466,catapult_fpga_latency
Throughput,10869.565217391304,catapult,CLB,217,FF,475,catapult_fpga_latency
Throughput,10869.565217391304,catapult,LUT,999,FF,475,catapult_fpga_latency
Throughput,10869.565217391304,catapult,FF,475,FF,475,catapult_fpga_latency
Throughput,10869.565217391304,catapult,DSP,1,FF,475,catapult_fpga_latency
Throughput,10869.565217391304,catapult,BRAM,0,FF,475,catapult_fpga_latency
Throughput,11627.906976744185,catapult,CLB,205,FF,475,catapult_fpga_latency
Throughput,11627.906976744185,catapult,LUT,995,FF,475,catapult_fpga_latency
Throughput,11627.906976744185,catapult,FF,475,FF,475,catapult_fpga_latency
Throughput,11627.906976744185,catapult,DSP,1,FF,475,catapult_fpga_latency
Throughput,11627.906976744185,catapult,BRAM,0,FF,475,catapult_fpga_latency
Throughput,10989.010989010989,catapult,CLB,334,FF,488,catapult_fpga_latency
Throughput,10989.010989010989,catapult,LUT,1452,FF,488,catapult_fpga_latency
Throughput,10989.010989010989,catapult,FF,488,FF,488,catapult_fpga_latency
Throughput,10989.010989010989,catapult,DSP,1,FF,488,catapult_fpga_latency
Throughput,10989.010989010989,catapult,BRAM,0,FF,488,catapult_fpga_latency
Throughput,11764.70588235294,catapult,CLB,329,FF,488,catapult_fpga_latency
Throughput,11764.70588235294,catapult,LUT,1449,FF,488,catapult_fpga_latency
Throughput,11764.70588235294,catapult,FF,488,FF,488,catapult_fpga_latency
Throughput,11764.70588235294,catapult,DSP,1,FF,488,catapult_fpga_latency
Throughput,11764.70588235294,catapult,BRAM,0,FF,488,catapult_fpga_latency
Throughput,35714.28571428572,catapult,CLB,153,FF,383,catapult_fpga_latency
Throughput,35714.28571428572,catapult,LUT,866,FF,383,catapult_fpga_latency
Throughput,35714.28571428572,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,35714.28571428572,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,35714.28571428572,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,35714.28571428572,catapult,CLB,153,FF,383,catapult_fpga_latency
Throughput,35714.28571428572,catapult,LUT,866,FF,383,catapult_fpga_latency
Throughput,35714.28571428572,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,35714.28571428572,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,35714.28571428572,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,33333.333333333336,catapult,CLB,258,FF,390,catapult_fpga_latency
Throughput,33333.333333333336,catapult,LUT,1208,FF,390,catapult_fpga_latency
Throughput,33333.333333333336,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,33333.333333333336,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,33333.333333333336,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,33333.333333333336,catapult,CLB,258,FF,390,catapult_fpga_latency
Throughput,33333.333333333336,catapult,LUT,1208,FF,390,catapult_fpga_latency
Throughput,33333.333333333336,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,33333.333333333336,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,33333.333333333336,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,26315.78947368421,catapult,CLB,327,FF,404,catapult_fpga_latency
Throughput,26315.78947368421,catapult,LUT,1662,FF,404,catapult_fpga_latency
Throughput,26315.78947368421,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,26315.78947368421,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,26315.78947368421,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,26315.78947368421,catapult,CLB,327,FF,404,catapult_fpga_latency
Throughput,26315.78947368421,catapult,LUT,1662,FF,404,catapult_fpga_latency
Throughput,26315.78947368421,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,26315.78947368421,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,26315.78947368421,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,34482.75862068965,catapult,CLB,180,FF,481,catapult_fpga_latency
Throughput,34482.75862068965,catapult,LUT,981,FF,481,catapult_fpga_latency
Throughput,34482.75862068965,catapult,FF,481,FF,481,catapult_fpga_latency
Throughput,34482.75862068965,catapult,DSP,3,FF,481,catapult_fpga_latency
Throughput,34482.75862068965,catapult,BRAM,0,FF,481,catapult_fpga_latency
Throughput,32258.06451612903,catapult,CLB,266,FF,489,catapult_fpga_latency
Throughput,32258.06451612903,catapult,LUT,1394,FF,489,catapult_fpga_latency
Throughput,32258.06451612903,catapult,FF,489,FF,489,catapult_fpga_latency
Throughput,32258.06451612903,catapult,DSP,3,FF,489,catapult_fpga_latency
Throughput,32258.06451612903,catapult,BRAM,0,FF,489,catapult_fpga_latency
Throughput,32258.06451612903,catapult,CLB,266,FF,489,catapult_fpga_latency
Throughput,32258.06451612903,catapult,LUT,1394,FF,489,catapult_fpga_latency
Throughput,32258.06451612903,catapult,FF,489,FF,489,catapult_fpga_latency
Throughput,32258.06451612903,catapult,DSP,3,FF,489,catapult_fpga_latency
Throughput,32258.06451612903,catapult,BRAM,0,FF,489,catapult_fpga_latency
Throughput,28571.428571428572,catapult,CLB,392,FF,502,catapult_fpga_latency
Throughput,28571.428571428572,catapult,LUT,1911,FF,502,catapult_fpga_latency
Throughput,28571.428571428572,catapult,FF,502,FF,502,catapult_fpga_latency
Throughput,28571.428571428572,catapult,DSP,3,FF,502,catapult_fpga_latency
Throughput,28571.428571428572,catapult,BRAM,0,FF,502,catapult_fpga_latency
Throughput,30303.0303030303,catapult,CLB,357,FF,502,catapult_fpga_latency
Throughput,30303.0303030303,catapult,LUT,1905,FF,502,catapult_fpga_latency
Throughput,30303.0303030303,catapult,FF,502,FF,502,catapult_fpga_latency
Throughput,30303.0303030303,catapult,DSP,3,FF,502,catapult_fpga_latency
Throughput,30303.0303030303,catapult,BRAM,0,FF,502,catapult_fpga_latency
Throughput,34482.75862068965,catapult,CLB,163,FF,351,catapult_fpga_latency
Throughput,34482.75862068965,catapult,LUT,879,FF,351,catapult_fpga_latency
Throughput,34482.75862068965,catapult,FF,351,FF,351,catapult_fpga_latency
Throughput,34482.75862068965,catapult,DSP,1,FF,351,catapult_fpga_latency
Throughput,34482.75862068965,catapult,BRAM,0,FF,351,catapult_fpga_latency
Throughput,34482.75862068965,catapult,CLB,163,FF,351,catapult_fpga_latency
Throughput,34482.75862068965,catapult,LUT,879,FF,351,catapult_fpga_latency
Throughput,34482.75862068965,catapult,FF,351,FF,351,catapult_fpga_latency
Throughput,34482.75862068965,catapult,DSP,1,FF,351,catapult_fpga_latency
Throughput,34482.75862068965,catapult,BRAM,0,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,CLB,251,FF,343,catapult_fpga_latency
Throughput,29411.764705882353,catapult,LUT,1331,FF,343,catapult_fpga_latency
Throughput,29411.764705882353,catapult,FF,343,FF,343,catapult_fpga_latency
Throughput,29411.764705882353,catapult,DSP,1,FF,343,catapult_fpga_latency
Throughput,29411.764705882353,catapult,BRAM,0,FF,343,catapult_fpga_latency
Throughput,29411.764705882353,catapult,CLB,251,FF,343,catapult_fpga_latency
Throughput,29411.764705882353,catapult,LUT,1331,FF,343,catapult_fpga_latency
Throughput,29411.764705882353,catapult,FF,343,FF,343,catapult_fpga_latency
Throughput,29411.764705882353,catapult,DSP,1,FF,343,catapult_fpga_latency
Throughput,29411.764705882353,catapult,BRAM,0,FF,343,catapult_fpga_latency
Throughput,30303.0303030303,catapult,CLB,390,FF,362,catapult_fpga_latency
Throughput,30303.0303030303,catapult,LUT,2086,FF,362,catapult_fpga_latency
Throughput,30303.0303030303,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,30303.0303030303,catapult,DSP,1,FF,362,catapult_fpga_latency
Throughput,30303.0303030303,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,30303.0303030303,catapult,CLB,390,FF,362,catapult_fpga_latency
Throughput,30303.0303030303,catapult,LUT,2086,FF,362,catapult_fpga_latency
Throughput,30303.0303030303,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,30303.0303030303,catapult,DSP,1,FF,362,catapult_fpga_latency
Throughput,30303.0303030303,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,14925.373134328358,catapult,CLB,141,FF,466,catapult_fpga_latency
Throughput,14925.373134328358,catapult,LUT,709,FF,466,catapult_fpga_latency
Throughput,14925.373134328358,catapult,FF,466,FF,466,catapult_fpga_latency
Throughput,14925.373134328358,catapult,DSP,1,FF,466,catapult_fpga_latency
Throughput,14925.373134328358,catapult,BRAM,0,FF,466,catapult_fpga_latency
Throughput,15384.615384615387,catapult,CLB,144,FF,466,catapult_fpga_latency
Throughput,15384.615384615387,catapult,LUT,706,FF,466,catapult_fpga_latency
Throughput,15384.615384615387,catapult,FF,466,FF,466,catapult_fpga_latency
Throughput,15384.615384615387,catapult,DSP,1,FF,466,catapult_fpga_latency
Throughput,15384.615384615387,catapult,BRAM,0,FF,466,catapult_fpga_latency
Throughput,10869.565217391304,catapult,CLB,217,FF,475,catapult_fpga_latency
Throughput,10869.565217391304,catapult,LUT,999,FF,475,catapult_fpga_latency
Throughput,10869.565217391304,catapult,FF,475,FF,475,catapult_fpga_latency
Throughput,10869.565217391304,catapult,DSP,1,FF,475,catapult_fpga_latency
Throughput,10869.565217391304,catapult,BRAM,0,FF,475,catapult_fpga_latency
Throughput,11627.906976744185,catapult,CLB,205,FF,475,catapult_fpga_latency
Throughput,11627.906976744185,catapult,LUT,995,FF,475,catapult_fpga_latency
Throughput,11627.906976744185,catapult,FF,475,FF,475,catapult_fpga_latency
Throughput,11627.906976744185,catapult,DSP,1,FF,475,catapult_fpga_latency
Throughput,11627.906976744185,catapult,BRAM,0,FF,475,catapult_fpga_latency
Throughput,10989.010989010989,catapult,CLB,334,FF,488,catapult_fpga_latency
Throughput,10989.010989010989,catapult,LUT,1452,FF,488,catapult_fpga_latency
Throughput,10989.010989010989,catapult,FF,488,FF,488,catapult_fpga_latency
Throughput,10989.010989010989,catapult,DSP,1,FF,488,catapult_fpga_latency
Throughput,10989.010989010989,catapult,BRAM,0,FF,488,catapult_fpga_latency
Throughput,11764.70588235294,catapult,CLB,329,FF,488,catapult_fpga_latency
Throughput,11764.70588235294,catapult,LUT,1449,FF,488,catapult_fpga_latency
Throughput,11764.70588235294,catapult,FF,488,FF,488,catapult_fpga_latency
Throughput,11764.70588235294,catapult,DSP,1,FF,488,catapult_fpga_latency
Throughput,11764.70588235294,catapult,BRAM,0,FF,488,catapult_fpga_latency
Throughput,35714.28571428572,catapult,CLB,153,FF,383,catapult_fpga_latency
Throughput,35714.28571428572,catapult,LUT,866,FF,383,catapult_fpga_latency
Throughput,35714.28571428572,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,35714.28571428572,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,35714.28571428572,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,35714.28571428572,catapult,CLB,153,FF,383,catapult_fpga_latency
Throughput,35714.28571428572,catapult,LUT,866,FF,383,catapult_fpga_latency
Throughput,35714.28571428572,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,35714.28571428572,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,35714.28571428572,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,33333.333333333336,catapult,CLB,258,FF,390,catapult_fpga_latency
Throughput,33333.333333333336,catapult,LUT,1208,FF,390,catapult_fpga_latency
Throughput,33333.333333333336,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,33333.333333333336,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,33333.333333333336,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,33333.333333333336,catapult,CLB,258,FF,390,catapult_fpga_latency
Throughput,33333.333333333336,catapult,LUT,1208,FF,390,catapult_fpga_latency
Throughput,33333.333333333336,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,33333.333333333336,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,33333.333333333336,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,26315.78947368421,catapult,CLB,327,FF,404,catapult_fpga_latency
Throughput,26315.78947368421,catapult,LUT,1662,FF,404,catapult_fpga_latency
Throughput,26315.78947368421,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,26315.78947368421,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,26315.78947368421,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,26315.78947368421,catapult,CLB,327,FF,404,catapult_fpga_latency
Throughput,26315.78947368421,catapult,LUT,1662,FF,404,catapult_fpga_latency
Throughput,26315.78947368421,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,26315.78947368421,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,26315.78947368421,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,34482.75862068965,catapult,CLB,180,FF,481,catapult_fpga_latency
Throughput,34482.75862068965,catapult,LUT,981,FF,481,catapult_fpga_latency
Throughput,34482.75862068965,catapult,FF,481,FF,481,catapult_fpga_latency
Throughput,34482.75862068965,catapult,DSP,3,FF,481,catapult_fpga_latency
Throughput,34482.75862068965,catapult,BRAM,0,FF,481,catapult_fpga_latency
Throughput,34482.75862068965,catapult,CLB,180,FF,481,catapult_fpga_latency
Throughput,34482.75862068965,catapult,LUT,981,FF,481,catapult_fpga_latency
Throughput,34482.75862068965,catapult,FF,481,FF,481,catapult_fpga_latency
Throughput,34482.75862068965,catapult,DSP,3,FF,481,catapult_fpga_latency
Throughput,34482.75862068965,catapult,BRAM,0,FF,481,catapult_fpga_latency
Throughput,32258.06451612903,catapult,CLB,264,FF,489,catapult_fpga_latency
Throughput,32258.06451612903,catapult,LUT,1394,FF,489,catapult_fpga_latency
Throughput,32258.06451612903,catapult,FF,489,FF,489,catapult_fpga_latency
Throughput,32258.06451612903,catapult,DSP,3,FF,489,catapult_fpga_latency
Throughput,32258.06451612903,catapult,BRAM,0,FF,489,catapult_fpga_latency
Throughput,32258.06451612903,catapult,CLB,266,FF,489,catapult_fpga_latency
Throughput,32258.06451612903,catapult,LUT,1394,FF,489,catapult_fpga_latency
Throughput,32258.06451612903,catapult,FF,489,FF,489,catapult_fpga_latency
Throughput,32258.06451612903,catapult,DSP,3,FF,489,catapult_fpga_latency
Throughput,32258.06451612903,catapult,BRAM,0,FF,489,catapult_fpga_latency
Throughput,28571.428571428572,catapult,CLB,392,FF,502,catapult_fpga_latency
Throughput,28571.428571428572,catapult,LUT,1911,FF,502,catapult_fpga_latency
Throughput,28571.428571428572,catapult,FF,502,FF,502,catapult_fpga_latency
Throughput,28571.428571428572,catapult,DSP,3,FF,502,catapult_fpga_latency
Throughput,28571.428571428572,catapult,BRAM,0,FF,502,catapult_fpga_latency
Throughput,30303.0303030303,catapult,CLB,357,FF,502,catapult_fpga_latency
Throughput,30303.0303030303,catapult,LUT,1905,FF,502,catapult_fpga_latency
Throughput,30303.0303030303,catapult,FF,502,FF,502,catapult_fpga_latency
Throughput,30303.0303030303,catapult,DSP,3,FF,502,catapult_fpga_latency
Throughput,30303.0303030303,catapult,BRAM,0,FF,502,catapult_fpga_latency
Throughput,34482.75862068965,catapult,CLB,163,FF,351,catapult_fpga_latency
Throughput,34482.75862068965,catapult,LUT,879,FF,351,catapult_fpga_latency
Throughput,34482.75862068965,catapult,FF,351,FF,351,catapult_fpga_latency
Throughput,34482.75862068965,catapult,DSP,1,FF,351,catapult_fpga_latency
Throughput,34482.75862068965,catapult,BRAM,0,FF,351,catapult_fpga_latency
Throughput,34482.75862068965,catapult,CLB,163,FF,351,catapult_fpga_latency
Throughput,34482.75862068965,catapult,LUT,879,FF,351,catapult_fpga_latency
Throughput,34482.75862068965,catapult,FF,351,FF,351,catapult_fpga_latency
Throughput,34482.75862068965,catapult,DSP,1,FF,351,catapult_fpga_latency
Throughput,34482.75862068965,catapult,BRAM,0,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,CLB,251,FF,343,catapult_fpga_latency
Throughput,29411.764705882353,catapult,LUT,1331,FF,343,catapult_fpga_latency
Throughput,29411.764705882353,catapult,FF,343,FF,343,catapult_fpga_latency
Throughput,29411.764705882353,catapult,DSP,1,FF,343,catapult_fpga_latency
Throughput,29411.764705882353,catapult,BRAM,0,FF,343,catapult_fpga_latency
Throughput,29411.764705882353,catapult,CLB,251,FF,343,catapult_fpga_latency
Throughput,29411.764705882353,catapult,LUT,1331,FF,343,catapult_fpga_latency
Throughput,29411.764705882353,catapult,FF,343,FF,343,catapult_fpga_latency
Throughput,29411.764705882353,catapult,DSP,1,FF,343,catapult_fpga_latency
Throughput,29411.764705882353,catapult,BRAM,0,FF,343,catapult_fpga_latency
Throughput,30303.0303030303,catapult,CLB,390,FF,362,catapult_fpga_latency
Throughput,30303.0303030303,catapult,LUT,2086,FF,362,catapult_fpga_latency
Throughput,30303.0303030303,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,30303.0303030303,catapult,DSP,1,FF,362,catapult_fpga_latency
Throughput,30303.0303030303,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,30303.0303030303,catapult,CLB,390,FF,362,catapult_fpga_latency
Throughput,30303.0303030303,catapult,LUT,2086,FF,362,catapult_fpga_latency
Throughput,30303.0303030303,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,30303.0303030303,catapult,DSP,1,FF,362,catapult_fpga_latency
Throughput,30303.0303030303,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,14925.373134328358,catapult,CLB,141,FF,466,catapult_fpga_latency
Throughput,14925.373134328358,catapult,LUT,709,FF,466,catapult_fpga_latency
Throughput,14925.373134328358,catapult,FF,466,FF,466,catapult_fpga_latency
Throughput,14925.373134328358,catapult,DSP,1,FF,466,catapult_fpga_latency
Throughput,14925.373134328358,catapult,BRAM,0,FF,466,catapult_fpga_latency
Throughput,15384.615384615387,catapult,CLB,144,FF,466,catapult_fpga_latency
Throughput,15384.615384615387,catapult,LUT,706,FF,466,catapult_fpga_latency
Throughput,15384.615384615387,catapult,FF,466,FF,466,catapult_fpga_latency
Throughput,15384.615384615387,catapult,DSP,1,FF,466,catapult_fpga_latency
Throughput,15384.615384615387,catapult,BRAM,0,FF,466,catapult_fpga_latency
Throughput,10869.565217391304,catapult,CLB,217,FF,475,catapult_fpga_latency
Throughput,10869.565217391304,catapult,LUT,999,FF,475,catapult_fpga_latency
Throughput,10869.565217391304,catapult,FF,475,FF,475,catapult_fpga_latency
Throughput,10869.565217391304,catapult,DSP,1,FF,475,catapult_fpga_latency
Throughput,10869.565217391304,catapult,BRAM,0,FF,475,catapult_fpga_latency
Throughput,11627.906976744185,catapult,CLB,205,FF,475,catapult_fpga_latency
Throughput,11627.906976744185,catapult,LUT,995,FF,475,catapult_fpga_latency
Throughput,11627.906976744185,catapult,FF,475,FF,475,catapult_fpga_latency
Throughput,11627.906976744185,catapult,DSP,1,FF,475,catapult_fpga_latency
Throughput,11627.906976744185,catapult,BRAM,0,FF,475,catapult_fpga_latency
Throughput,10989.010989010989,catapult,CLB,334,FF,488,catapult_fpga_latency
Throughput,10989.010989010989,catapult,LUT,1452,FF,488,catapult_fpga_latency
Throughput,10989.010989010989,catapult,FF,488,FF,488,catapult_fpga_latency
Throughput,10989.010989010989,catapult,DSP,1,FF,488,catapult_fpga_latency
Throughput,10989.010989010989,catapult,BRAM,0,FF,488,catapult_fpga_latency
Throughput,11764.70588235294,catapult,CLB,329,FF,488,catapult_fpga_latency
Throughput,11764.70588235294,catapult,LUT,1449,FF,488,catapult_fpga_latency
Throughput,11764.70588235294,catapult,FF,488,FF,488,catapult_fpga_latency
Throughput,11764.70588235294,catapult,DSP,1,FF,488,catapult_fpga_latency
Throughput,11764.70588235294,catapult,BRAM,0,FF,488,catapult_fpga_latency
Throughput,35714.28571428572,catapult,CLB,153,FF,383,catapult_fpga_latency
Throughput,35714.28571428572,catapult,LUT,866,FF,383,catapult_fpga_latency
Throughput,35714.28571428572,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,35714.28571428572,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,35714.28571428572,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,35714.28571428572,catapult,CLB,153,FF,383,catapult_fpga_latency
Throughput,35714.28571428572,catapult,LUT,866,FF,383,catapult_fpga_latency
Throughput,35714.28571428572,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,35714.28571428572,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,35714.28571428572,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,33333.333333333336,catapult,CLB,258,FF,390,catapult_fpga_latency
Throughput,33333.333333333336,catapult,LUT,1208,FF,390,catapult_fpga_latency
Throughput,33333.333333333336,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,33333.333333333336,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,33333.333333333336,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,33333.333333333336,catapult,CLB,258,FF,390,catapult_fpga_latency
Throughput,33333.333333333336,catapult,LUT,1208,FF,390,catapult_fpga_latency
Throughput,33333.333333333336,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,33333.333333333336,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,33333.333333333336,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,26315.78947368421,catapult,CLB,327,FF,404,catapult_fpga_latency
Throughput,26315.78947368421,catapult,LUT,1662,FF,404,catapult_fpga_latency
Throughput,26315.78947368421,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,26315.78947368421,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,26315.78947368421,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,26315.78947368421,catapult,CLB,327,FF,404,catapult_fpga_latency
Throughput,26315.78947368421,catapult,LUT,1662,FF,404,catapult_fpga_latency
Throughput,26315.78947368421,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,26315.78947368421,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,26315.78947368421,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,34482.75862068965,catapult,CLB,180,FF,481,catapult_fpga_latency
Throughput,34482.75862068965,catapult,LUT,981,FF,481,catapult_fpga_latency
Throughput,34482.75862068965,catapult,FF,481,FF,481,catapult_fpga_latency
Throughput,34482.75862068965,catapult,DSP,3,FF,481,catapult_fpga_latency
Throughput,34482.75862068965,catapult,BRAM,0,FF,481,catapult_fpga_latency
Throughput,34482.75862068965,catapult,CLB,180,FF,481,catapult_fpga_latency
Throughput,34482.75862068965,catapult,LUT,981,FF,481,catapult_fpga_latency
Throughput,34482.75862068965,catapult,FF,481,FF,481,catapult_fpga_latency
Throughput,34482.75862068965,catapult,DSP,3,FF,481,catapult_fpga_latency
Throughput,34482.75862068965,catapult,BRAM,0,FF,481,catapult_fpga_latency
Throughput,32258.06451612903,catapult,CLB,266,FF,489,catapult_fpga_latency
Throughput,32258.06451612903,catapult,LUT,1394,FF,489,catapult_fpga_latency
Throughput,32258.06451612903,catapult,FF,489,FF,489,catapult_fpga_latency
Throughput,32258.06451612903,catapult,DSP,3,FF,489,catapult_fpga_latency
Throughput,32258.06451612903,catapult,BRAM,0,FF,489,catapult_fpga_latency
Throughput,32258.06451612903,catapult,CLB,266,FF,489,catapult_fpga_latency
Throughput,32258.06451612903,catapult,LUT,1394,FF,489,catapult_fpga_latency
Throughput,32258.06451612903,catapult,FF,489,FF,489,catapult_fpga_latency
Throughput,32258.06451612903,catapult,DSP,3,FF,489,catapult_fpga_latency
Throughput,32258.06451612903,catapult,BRAM,0,FF,489,catapult_fpga_latency
Throughput,28571.428571428572,catapult,CLB,392,FF,502,catapult_fpga_latency
Throughput,28571.428571428572,catapult,LUT,1911,FF,502,catapult_fpga_latency
Throughput,28571.428571428572,catapult,FF,502,FF,502,catapult_fpga_latency
Throughput,28571.428571428572,catapult,DSP,3,FF,502,catapult_fpga_latency
Throughput,28571.428571428572,catapult,BRAM,0,FF,502,catapult_fpga_latency
Throughput,30303.0303030303,catapult,CLB,357,FF,502,catapult_fpga_latency
Throughput,30303.0303030303,catapult,LUT,1905,FF,502,catapult_fpga_latency
Throughput,30303.0303030303,catapult,FF,502,FF,502,catapult_fpga_latency
Throughput,30303.0303030303,catapult,DSP,3,FF,502,catapult_fpga_latency
Throughput,30303.0303030303,catapult,BRAM,0,FF,502,catapult_fpga_latency
Throughput,34482.75862068965,catapult,CLB,163,FF,351,catapult_fpga_latency
Throughput,34482.75862068965,catapult,LUT,879,FF,351,catapult_fpga_latency
Throughput,34482.75862068965,catapult,FF,351,FF,351,catapult_fpga_latency
Throughput,34482.75862068965,catapult,DSP,1,FF,351,catapult_fpga_latency
Throughput,34482.75862068965,catapult,BRAM,0,FF,351,catapult_fpga_latency
Throughput,34482.75862068965,catapult,CLB,163,FF,351,catapult_fpga_latency
Throughput,34482.75862068965,catapult,LUT,879,FF,351,catapult_fpga_latency
Throughput,34482.75862068965,catapult,FF,351,FF,351,catapult_fpga_latency
Throughput,34482.75862068965,catapult,DSP,1,FF,351,catapult_fpga_latency
Throughput,34482.75862068965,catapult,BRAM,0,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,CLB,251,FF,343,catapult_fpga_latency
Throughput,29411.764705882353,catapult,LUT,1331,FF,343,catapult_fpga_latency
Throughput,29411.764705882353,catapult,FF,343,FF,343,catapult_fpga_latency
Throughput,29411.764705882353,catapult,DSP,1,FF,343,catapult_fpga_latency
Throughput,29411.764705882353,catapult,BRAM,0,FF,343,catapult_fpga_latency
Throughput,29411.764705882353,catapult,CLB,251,FF,343,catapult_fpga_latency
Throughput,29411.764705882353,catapult,LUT,1331,FF,343,catapult_fpga_latency
Throughput,29411.764705882353,catapult,FF,343,FF,343,catapult_fpga_latency
Throughput,29411.764705882353,catapult,DSP,1,FF,343,catapult_fpga_latency
Throughput,29411.764705882353,catapult,BRAM,0,FF,343,catapult_fpga_latency
Throughput,30303.0303030303,catapult,CLB,390,FF,362,catapult_fpga_latency
Throughput,30303.0303030303,catapult,LUT,2086,FF,362,catapult_fpga_latency
Throughput,30303.0303030303,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,30303.0303030303,catapult,DSP,1,FF,362,catapult_fpga_latency
Throughput,30303.0303030303,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,30303.0303030303,catapult,CLB,390,FF,362,catapult_fpga_latency
Throughput,30303.0303030303,catapult,LUT,2086,FF,362,catapult_fpga_latency
Throughput,30303.0303030303,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,30303.0303030303,catapult,DSP,1,FF,362,catapult_fpga_latency
Throughput,30303.0303030303,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,6849.315068493151,catapult,CLB,119,FF,434,catapult_fpga_latency
Throughput,6849.315068493151,catapult,LUT,572,FF,434,catapult_fpga_latency
Throughput,6849.315068493151,catapult,FF,434,FF,434,catapult_fpga_latency
Throughput,6849.315068493151,catapult,DSP,1,FF,434,catapult_fpga_latency
Throughput,6849.315068493151,catapult,BRAM,0,FF,434,catapult_fpga_latency
Throughput,6802.721088435374,catapult,CLB,113,FF,434,catapult_fpga_latency
Throughput,6802.721088435374,catapult,LUT,572,FF,434,catapult_fpga_latency
Throughput,6802.721088435374,catapult,FF,434,FF,434,catapult_fpga_latency
Throughput,6802.721088435374,catapult,DSP,1,FF,434,catapult_fpga_latency
Throughput,6802.721088435374,catapult,BRAM,0,FF,434,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,93,FF,314,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,441,FF,314,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,5714.285714285715,catapult,CLB,178,FF,444,catapult_fpga_latency
Throughput,5714.285714285715,catapult,LUT,755,FF,444,catapult_fpga_latency
Throughput,5714.285714285715,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,5714.285714285715,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,5714.285714285715,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,5847.953216374269,catapult,CLB,171,FF,444,catapult_fpga_latency
Throughput,5847.953216374269,catapult,LUT,739,FF,444,catapult_fpga_latency
Throughput,5847.953216374269,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,5847.953216374269,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,5847.953216374269,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,6849.315068493151,catapult,CLB,131,FF,322,catapult_fpga_latency
Throughput,6849.315068493151,catapult,LUT,595,FF,322,catapult_fpga_latency
Throughput,6849.315068493151,catapult,FF,322,FF,322,catapult_fpga_latency
Throughput,6849.315068493151,catapult,DSP,1,FF,322,catapult_fpga_latency
Throughput,6849.315068493151,catapult,BRAM,0,FF,322,catapult_fpga_latency
Throughput,4424.778761061947,catapult,CLB,236,FF,460,catapult_fpga_latency
Throughput,4424.778761061947,catapult,LUT,1014,FF,460,catapult_fpga_latency
Throughput,4424.778761061947,catapult,FF,460,FF,460,catapult_fpga_latency
Throughput,4424.778761061947,catapult,DSP,1,FF,460,catapult_fpga_latency
Throughput,4424.778761061947,catapult,BRAM,0,FF,460,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,CLB,262,FF,460,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,LUT,1014,FF,460,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,FF,460,FF,460,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,DSP,1,FF,460,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,BRAM,0,FF,460,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,CLB,193,FF,337,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,LUT,840,FF,337,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,BRAM,0,FF,337,catapult_fpga_latency
Throughput,8000.0,catapult,CLB,110,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,LUT,570,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,CLB,110,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,LUT,570,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,8130.081300813007,catapult,CLB,125,FF,326,catapult_fpga_latency
Throughput,8130.081300813007,catapult,LUT,586,FF,326,catapult_fpga_latency
Throughput,8130.081300813007,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,8130.081300813007,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,8130.081300813007,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,CLB,151,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,LUT,770,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,CLB,151,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,LUT,770,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,7407.407407407407,catapult,CLB,166,FF,333,catapult_fpga_latency
Throughput,7407.407407407407,catapult,LUT,733,FF,333,catapult_fpga_latency
Throughput,7407.407407407407,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,7407.407407407407,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,7407.407407407407,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,7246.376811594203,catapult,CLB,199,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,LUT,1054,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,CLB,199,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,LUT,1054,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,CLB,202,FF,347,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,LUT,1033,FF,347,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,6666.666666666667,catapult,CLB,164,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,LUT,803,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,FF,415,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,DSP,3,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,BRAM,0,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,CLB,164,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,LUT,803,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,FF,415,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,DSP,3,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,BRAM,0,FF,415,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,CLB,128,FF,313,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,LUT,695,FF,313,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,DSP,3,FF,313,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,6024.096385542169,catapult,CLB,235,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,LUT,1203,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,FF,422,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,DSP,3,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,BRAM,0,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,CLB,235,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,LUT,1203,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,FF,422,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,DSP,3,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,BRAM,0,FF,422,catapult_fpga_latency
Throughput,6369.426751592357,catapult,CLB,213,FF,320,catapult_fpga_latency
Throughput,6369.426751592357,catapult,LUT,1019,FF,320,catapult_fpga_latency
Throughput,6369.426751592357,catapult,FF,320,FF,320,catapult_fpga_latency
Throughput,6369.426751592357,catapult,DSP,3,FF,320,catapult_fpga_latency
Throughput,6369.426751592357,catapult,BRAM,0,FF,320,catapult_fpga_latency
Throughput,6211.180124223602,catapult,CLB,282,FF,436,catapult_fpga_latency
Throughput,6211.180124223602,catapult,LUT,1451,FF,436,catapult_fpga_latency
Throughput,6211.180124223602,catapult,FF,436,FF,436,catapult_fpga_latency
Throughput,6211.180124223602,catapult,DSP,3,FF,436,catapult_fpga_latency
Throughput,6211.180124223602,catapult,BRAM,0,FF,436,catapult_fpga_latency
Throughput,5952.380952380952,catapult,CLB,303,FF,436,catapult_fpga_latency
Throughput,5952.380952380952,catapult,LUT,1450,FF,436,catapult_fpga_latency
Throughput,5952.380952380952,catapult,FF,436,FF,436,catapult_fpga_latency
Throughput,5952.380952380952,catapult,DSP,3,FF,436,catapult_fpga_latency
Throughput,5952.380952380952,catapult,BRAM,0,FF,436,catapult_fpga_latency
Throughput,5747.126436781609,catapult,CLB,284,FF,334,catapult_fpga_latency
Throughput,5747.126436781609,catapult,LUT,1360,FF,334,catapult_fpga_latency
Throughput,5747.126436781609,catapult,FF,334,FF,334,catapult_fpga_latency
Throughput,5747.126436781609,catapult,DSP,3,FF,334,catapult_fpga_latency
Throughput,5747.126436781609,catapult,BRAM,0,FF,334,catapult_fpga_latency
Throughput,25641.02564102564,catapult,CLB,91,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,LUT,536,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,BRAM,0,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,CLB,91,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,LUT,536,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,BRAM,0,FF,213,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,117,FF,274,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,684,FF,274,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,274,FF,274,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,2,FF,274,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,274,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,150,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,753,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,248,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,1,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,150,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,753,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,248,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,1,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,catapult_fpga_latency
Throughput,25641.02564102564,catapult,CLB,207,FF,293,catapult_fpga_latency
Throughput,25641.02564102564,catapult,LUT,999,FF,293,catapult_fpga_latency
Throughput,25641.02564102564,catapult,FF,293,FF,293,catapult_fpga_latency
Throughput,25641.02564102564,catapult,DSP,2,FF,293,catapult_fpga_latency
Throughput,25641.02564102564,catapult,BRAM,0,FF,293,catapult_fpga_latency
Throughput,21739.130434782608,catapult,CLB,222,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,catapult_fpga_latency
Throughput,22222.222222222223,catapult,CLB,226,FF,313,catapult_fpga_latency
Throughput,22222.222222222223,catapult,LUT,1321,FF,313,catapult_fpga_latency
Throughput,22222.222222222223,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,22222.222222222223,catapult,DSP,2,FF,313,catapult_fpga_latency
Throughput,22222.222222222223,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,6849.315068493151,catapult,CLB,119,FF,434,catapult_fpga_latency
Throughput,6849.315068493151,catapult,LUT,572,FF,434,catapult_fpga_latency
Throughput,6849.315068493151,catapult,FF,434,FF,434,catapult_fpga_latency
Throughput,6849.315068493151,catapult,DSP,1,FF,434,catapult_fpga_latency
Throughput,6849.315068493151,catapult,BRAM,0,FF,434,catapult_fpga_latency
Throughput,6802.721088435374,catapult,CLB,113,FF,434,catapult_fpga_latency
Throughput,6802.721088435374,catapult,LUT,572,FF,434,catapult_fpga_latency
Throughput,6802.721088435374,catapult,FF,434,FF,434,catapult_fpga_latency
Throughput,6802.721088435374,catapult,DSP,1,FF,434,catapult_fpga_latency
Throughput,6802.721088435374,catapult,BRAM,0,FF,434,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,93,FF,314,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,441,FF,314,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,5714.285714285715,catapult,CLB,178,FF,444,catapult_fpga_latency
Throughput,5714.285714285715,catapult,LUT,755,FF,444,catapult_fpga_latency
Throughput,5714.285714285715,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,5714.285714285715,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,5714.285714285715,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,5847.953216374269,catapult,CLB,171,FF,444,catapult_fpga_latency
Throughput,5847.953216374269,catapult,LUT,739,FF,444,catapult_fpga_latency
Throughput,5847.953216374269,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,5847.953216374269,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,5847.953216374269,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,6849.315068493151,catapult,CLB,131,FF,322,catapult_fpga_latency
Throughput,6849.315068493151,catapult,LUT,595,FF,322,catapult_fpga_latency
Throughput,6849.315068493151,catapult,FF,322,FF,322,catapult_fpga_latency
Throughput,6849.315068493151,catapult,DSP,1,FF,322,catapult_fpga_latency
Throughput,6849.315068493151,catapult,BRAM,0,FF,322,catapult_fpga_latency
Throughput,4424.778761061947,catapult,CLB,236,FF,460,catapult_fpga_latency
Throughput,4424.778761061947,catapult,LUT,1014,FF,460,catapult_fpga_latency
Throughput,4424.778761061947,catapult,FF,460,FF,460,catapult_fpga_latency
Throughput,4424.778761061947,catapult,DSP,1,FF,460,catapult_fpga_latency
Throughput,4424.778761061947,catapult,BRAM,0,FF,460,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,CLB,262,FF,460,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,LUT,1014,FF,460,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,FF,460,FF,460,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,DSP,1,FF,460,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,BRAM,0,FF,460,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,CLB,193,FF,337,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,LUT,840,FF,337,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,BRAM,0,FF,337,catapult_fpga_latency
Throughput,8000.0,catapult,CLB,110,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,LUT,570,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,CLB,110,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,LUT,570,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,8130.081300813007,catapult,CLB,125,FF,326,catapult_fpga_latency
Throughput,8130.081300813007,catapult,LUT,586,FF,326,catapult_fpga_latency
Throughput,8130.081300813007,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,8130.081300813007,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,8130.081300813007,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,CLB,151,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,LUT,770,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,CLB,151,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,LUT,770,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,7407.407407407407,catapult,CLB,166,FF,333,catapult_fpga_latency
Throughput,7407.407407407407,catapult,LUT,733,FF,333,catapult_fpga_latency
Throughput,7407.407407407407,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,7407.407407407407,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,7407.407407407407,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,7246.376811594203,catapult,CLB,199,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,LUT,1054,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,CLB,199,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,LUT,1054,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,CLB,202,FF,347,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,LUT,1033,FF,347,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,6666.666666666667,catapult,CLB,164,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,LUT,803,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,FF,415,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,DSP,3,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,BRAM,0,FF,415,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,CLB,128,FF,313,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,LUT,695,FF,313,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,DSP,3,FF,313,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,6024.096385542169,catapult,CLB,235,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,LUT,1203,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,FF,422,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,DSP,3,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,BRAM,0,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,CLB,235,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,LUT,1203,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,FF,422,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,DSP,3,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,BRAM,0,FF,422,catapult_fpga_latency
Throughput,6369.426751592357,catapult,CLB,213,FF,320,catapult_fpga_latency
Throughput,6369.426751592357,catapult,LUT,1019,FF,320,catapult_fpga_latency
Throughput,6369.426751592357,catapult,FF,320,FF,320,catapult_fpga_latency
Throughput,6369.426751592357,catapult,DSP,3,FF,320,catapult_fpga_latency
Throughput,6369.426751592357,catapult,BRAM,0,FF,320,catapult_fpga_latency
Throughput,6211.180124223602,catapult,CLB,282,FF,436,catapult_fpga_latency
Throughput,6211.180124223602,catapult,LUT,1451,FF,436,catapult_fpga_latency
Throughput,6211.180124223602,catapult,FF,436,FF,436,catapult_fpga_latency
Throughput,6211.180124223602,catapult,DSP,3,FF,436,catapult_fpga_latency
Throughput,6211.180124223602,catapult,BRAM,0,FF,436,catapult_fpga_latency
Throughput,5952.380952380952,catapult,CLB,303,FF,436,catapult_fpga_latency
Throughput,5952.380952380952,catapult,LUT,1450,FF,436,catapult_fpga_latency
Throughput,5952.380952380952,catapult,FF,436,FF,436,catapult_fpga_latency
Throughput,5952.380952380952,catapult,DSP,3,FF,436,catapult_fpga_latency
Throughput,5952.380952380952,catapult,BRAM,0,FF,436,catapult_fpga_latency
Throughput,5747.126436781609,catapult,CLB,284,FF,334,catapult_fpga_latency
Throughput,5747.126436781609,catapult,LUT,1360,FF,334,catapult_fpga_latency
Throughput,5747.126436781609,catapult,FF,334,FF,334,catapult_fpga_latency
Throughput,5747.126436781609,catapult,DSP,3,FF,334,catapult_fpga_latency
Throughput,5747.126436781609,catapult,BRAM,0,FF,334,catapult_fpga_latency
Throughput,25641.02564102564,catapult,CLB,91,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,LUT,536,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,BRAM,0,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,CLB,91,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,LUT,536,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,BRAM,0,FF,213,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,117,FF,274,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,684,FF,274,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,274,FF,274,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,2,FF,274,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,274,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,150,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,753,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,248,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,1,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,150,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,753,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,248,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,1,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,catapult_fpga_latency
Throughput,25641.02564102564,catapult,CLB,207,FF,293,catapult_fpga_latency
Throughput,25641.02564102564,catapult,LUT,999,FF,293,catapult_fpga_latency
Throughput,25641.02564102564,catapult,FF,293,FF,293,catapult_fpga_latency
Throughput,25641.02564102564,catapult,DSP,2,FF,293,catapult_fpga_latency
Throughput,25641.02564102564,catapult,BRAM,0,FF,293,catapult_fpga_latency
Throughput,21739.130434782608,catapult,CLB,222,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,CLB,222,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,catapult_fpga_latency
Throughput,22222.222222222223,catapult,CLB,226,FF,313,catapult_fpga_latency
Throughput,22222.222222222223,catapult,LUT,1321,FF,313,catapult_fpga_latency
Throughput,22222.222222222223,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,22222.222222222223,catapult,DSP,2,FF,313,catapult_fpga_latency
Throughput,22222.222222222223,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,6849.315068493151,catapult,CLB,119,FF,434,catapult_fpga_latency
Throughput,6849.315068493151,catapult,LUT,572,FF,434,catapult_fpga_latency
Throughput,6849.315068493151,catapult,FF,434,FF,434,catapult_fpga_latency
Throughput,6849.315068493151,catapult,DSP,1,FF,434,catapult_fpga_latency
Throughput,6849.315068493151,catapult,BRAM,0,FF,434,catapult_fpga_latency
Throughput,6802.721088435374,catapult,CLB,113,FF,434,catapult_fpga_latency
Throughput,6802.721088435374,catapult,LUT,572,FF,434,catapult_fpga_latency
Throughput,6802.721088435374,catapult,FF,434,FF,434,catapult_fpga_latency
Throughput,6802.721088435374,catapult,DSP,1,FF,434,catapult_fpga_latency
Throughput,6802.721088435374,catapult,BRAM,0,FF,434,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,93,FF,314,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,441,FF,314,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,5714.285714285715,catapult,CLB,178,FF,444,catapult_fpga_latency
Throughput,5714.285714285715,catapult,LUT,755,FF,444,catapult_fpga_latency
Throughput,5714.285714285715,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,5714.285714285715,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,5714.285714285715,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,5847.953216374269,catapult,CLB,171,FF,444,catapult_fpga_latency
Throughput,5847.953216374269,catapult,LUT,739,FF,444,catapult_fpga_latency
Throughput,5847.953216374269,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,5847.953216374269,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,5847.953216374269,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,6849.315068493151,catapult,CLB,131,FF,322,catapult_fpga_latency
Throughput,6849.315068493151,catapult,LUT,595,FF,322,catapult_fpga_latency
Throughput,6849.315068493151,catapult,FF,322,FF,322,catapult_fpga_latency
Throughput,6849.315068493151,catapult,DSP,1,FF,322,catapult_fpga_latency
Throughput,6849.315068493151,catapult,BRAM,0,FF,322,catapult_fpga_latency
Throughput,4424.778761061947,catapult,CLB,236,FF,460,catapult_fpga_latency
Throughput,4424.778761061947,catapult,LUT,1014,FF,460,catapult_fpga_latency
Throughput,4424.778761061947,catapult,FF,460,FF,460,catapult_fpga_latency
Throughput,4424.778761061947,catapult,DSP,1,FF,460,catapult_fpga_latency
Throughput,4424.778761061947,catapult,BRAM,0,FF,460,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,CLB,262,FF,460,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,LUT,1014,FF,460,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,FF,460,FF,460,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,DSP,1,FF,460,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,BRAM,0,FF,460,catapult_fpga_latency
Throughput,8000.0,catapult,CLB,110,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,LUT,570,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,CLB,110,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,LUT,570,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,8130.081300813007,catapult,CLB,125,FF,326,catapult_fpga_latency
Throughput,8130.081300813007,catapult,LUT,586,FF,326,catapult_fpga_latency
Throughput,8130.081300813007,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,8130.081300813007,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,8130.081300813007,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,CLB,151,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,LUT,770,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,CLB,151,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,LUT,770,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,7407.407407407407,catapult,CLB,166,FF,333,catapult_fpga_latency
Throughput,7407.407407407407,catapult,LUT,733,FF,333,catapult_fpga_latency
Throughput,7407.407407407407,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,7407.407407407407,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,7407.407407407407,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,7246.376811594203,catapult,CLB,199,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,LUT,1054,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,CLB,199,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,LUT,1054,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,CLB,202,FF,347,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,LUT,1033,FF,347,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,6666.666666666667,catapult,CLB,164,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,LUT,803,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,FF,415,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,DSP,3,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,BRAM,0,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,CLB,164,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,LUT,803,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,FF,415,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,DSP,3,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,BRAM,0,FF,415,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,CLB,128,FF,313,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,LUT,695,FF,313,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,DSP,3,FF,313,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,6024.096385542169,catapult,CLB,235,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,LUT,1203,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,FF,422,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,DSP,3,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,BRAM,0,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,CLB,235,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,LUT,1203,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,FF,422,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,DSP,3,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,BRAM,0,FF,422,catapult_fpga_latency
Throughput,6369.426751592357,catapult,CLB,213,FF,320,catapult_fpga_latency
Throughput,6369.426751592357,catapult,LUT,1019,FF,320,catapult_fpga_latency
Throughput,6369.426751592357,catapult,FF,320,FF,320,catapult_fpga_latency
Throughput,6369.426751592357,catapult,DSP,3,FF,320,catapult_fpga_latency
Throughput,6369.426751592357,catapult,BRAM,0,FF,320,catapult_fpga_latency
Throughput,6211.180124223602,catapult,CLB,282,FF,436,catapult_fpga_latency
Throughput,6211.180124223602,catapult,LUT,1451,FF,436,catapult_fpga_latency
Throughput,6211.180124223602,catapult,FF,436,FF,436,catapult_fpga_latency
Throughput,6211.180124223602,catapult,DSP,3,FF,436,catapult_fpga_latency
Throughput,6211.180124223602,catapult,BRAM,0,FF,436,catapult_fpga_latency
Throughput,5952.380952380952,catapult,CLB,303,FF,436,catapult_fpga_latency
Throughput,5952.380952380952,catapult,LUT,1450,FF,436,catapult_fpga_latency
Throughput,5952.380952380952,catapult,FF,436,FF,436,catapult_fpga_latency
Throughput,5952.380952380952,catapult,DSP,3,FF,436,catapult_fpga_latency
Throughput,5952.380952380952,catapult,BRAM,0,FF,436,catapult_fpga_latency
Throughput,5747.126436781609,catapult,CLB,284,FF,334,catapult_fpga_latency
Throughput,5747.126436781609,catapult,LUT,1360,FF,334,catapult_fpga_latency
Throughput,5747.126436781609,catapult,FF,334,FF,334,catapult_fpga_latency
Throughput,5747.126436781609,catapult,DSP,3,FF,334,catapult_fpga_latency
Throughput,5747.126436781609,catapult,BRAM,0,FF,334,catapult_fpga_latency
Throughput,25641.02564102564,catapult,CLB,91,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,LUT,536,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,BRAM,0,FF,213,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,117,FF,274,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,684,FF,274,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,274,FF,274,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,2,FF,274,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,274,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,150,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,753,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,248,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,1,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,150,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,753,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,248,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,1,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,catapult_fpga_latency
Throughput,25641.02564102564,catapult,CLB,207,FF,293,catapult_fpga_latency
Throughput,25641.02564102564,catapult,LUT,999,FF,293,catapult_fpga_latency
Throughput,25641.02564102564,catapult,FF,293,FF,293,catapult_fpga_latency
Throughput,25641.02564102564,catapult,DSP,2,FF,293,catapult_fpga_latency
Throughput,25641.02564102564,catapult,BRAM,0,FF,293,catapult_fpga_latency
Throughput,21739.130434782608,catapult,CLB,222,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,CLB,222,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,catapult_fpga_latency
Throughput,23809.52380952381,catapult,CLB,226,FF,313,catapult_fpga_latency
Throughput,23809.52380952381,catapult,LUT,1324,FF,313,catapult_fpga_latency
Throughput,23809.52380952381,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,23809.52380952381,catapult,DSP,2,FF,313,catapult_fpga_latency
Throughput,23809.52380952381,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,6849.315068493151,catapult,CLB,119,FF,434,catapult_fpga_latency
Throughput,6849.315068493151,catapult,LUT,572,FF,434,catapult_fpga_latency
Throughput,6849.315068493151,catapult,FF,434,FF,434,catapult_fpga_latency
Throughput,6849.315068493151,catapult,DSP,1,FF,434,catapult_fpga_latency
Throughput,6849.315068493151,catapult,BRAM,0,FF,434,catapult_fpga_latency
Throughput,6802.721088435374,catapult,CLB,113,FF,434,catapult_fpga_latency
Throughput,6802.721088435374,catapult,LUT,572,FF,434,catapult_fpga_latency
Throughput,6802.721088435374,catapult,FF,434,FF,434,catapult_fpga_latency
Throughput,6802.721088435374,catapult,DSP,1,FF,434,catapult_fpga_latency
Throughput,6802.721088435374,catapult,BRAM,0,FF,434,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,93,FF,314,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,441,FF,314,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,5714.285714285715,catapult,CLB,178,FF,444,catapult_fpga_latency
Throughput,5714.285714285715,catapult,LUT,755,FF,444,catapult_fpga_latency
Throughput,5714.285714285715,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,5714.285714285715,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,5714.285714285715,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,5847.953216374269,catapult,CLB,171,FF,444,catapult_fpga_latency
Throughput,5847.953216374269,catapult,LUT,739,FF,444,catapult_fpga_latency
Throughput,5847.953216374269,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,5847.953216374269,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,5847.953216374269,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,6849.315068493151,catapult,CLB,131,FF,322,catapult_fpga_latency
Throughput,6849.315068493151,catapult,LUT,595,FF,322,catapult_fpga_latency
Throughput,6849.315068493151,catapult,FF,322,FF,322,catapult_fpga_latency
Throughput,6849.315068493151,catapult,DSP,1,FF,322,catapult_fpga_latency
Throughput,6849.315068493151,catapult,BRAM,0,FF,322,catapult_fpga_latency
Throughput,4424.778761061947,catapult,CLB,236,FF,460,catapult_fpga_latency
Throughput,4424.778761061947,catapult,LUT,1014,FF,460,catapult_fpga_latency
Throughput,4424.778761061947,catapult,FF,460,FF,460,catapult_fpga_latency
Throughput,4424.778761061947,catapult,DSP,1,FF,460,catapult_fpga_latency
Throughput,4424.778761061947,catapult,BRAM,0,FF,460,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,CLB,262,FF,460,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,LUT,1014,FF,460,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,FF,460,FF,460,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,DSP,1,FF,460,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,BRAM,0,FF,460,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,CLB,193,FF,337,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,LUT,840,FF,337,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,BRAM,0,FF,337,catapult_fpga_latency
Throughput,8000.0,catapult,CLB,110,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,LUT,570,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,CLB,110,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,LUT,570,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,8130.081300813007,catapult,CLB,125,FF,326,catapult_fpga_latency
Throughput,8130.081300813007,catapult,LUT,586,FF,326,catapult_fpga_latency
Throughput,8130.081300813007,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,8130.081300813007,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,8130.081300813007,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,CLB,151,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,LUT,770,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,CLB,151,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,LUT,770,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,7407.407407407407,catapult,CLB,166,FF,333,catapult_fpga_latency
Throughput,7407.407407407407,catapult,LUT,733,FF,333,catapult_fpga_latency
Throughput,7407.407407407407,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,7407.407407407407,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,7407.407407407407,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,7246.376811594203,catapult,CLB,199,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,LUT,1054,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,CLB,199,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,LUT,1054,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,CLB,202,FF,347,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,LUT,1033,FF,347,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,6666.666666666667,catapult,CLB,164,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,LUT,803,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,FF,415,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,DSP,3,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,BRAM,0,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,CLB,164,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,LUT,803,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,FF,415,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,DSP,3,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,BRAM,0,FF,415,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,CLB,128,FF,313,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,LUT,695,FF,313,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,DSP,3,FF,313,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,6024.096385542169,catapult,CLB,235,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,LUT,1203,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,FF,422,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,DSP,3,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,BRAM,0,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,CLB,235,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,LUT,1203,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,FF,422,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,DSP,3,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,BRAM,0,FF,422,catapult_fpga_latency
Throughput,6369.426751592357,catapult,CLB,213,FF,320,catapult_fpga_latency
Throughput,6369.426751592357,catapult,LUT,1019,FF,320,catapult_fpga_latency
Throughput,6369.426751592357,catapult,FF,320,FF,320,catapult_fpga_latency
Throughput,6369.426751592357,catapult,DSP,3,FF,320,catapult_fpga_latency
Throughput,6369.426751592357,catapult,BRAM,0,FF,320,catapult_fpga_latency
Throughput,6211.180124223602,catapult,CLB,282,FF,436,catapult_fpga_latency
Throughput,6211.180124223602,catapult,LUT,1451,FF,436,catapult_fpga_latency
Throughput,6211.180124223602,catapult,FF,436,FF,436,catapult_fpga_latency
Throughput,6211.180124223602,catapult,DSP,3,FF,436,catapult_fpga_latency
Throughput,6211.180124223602,catapult,BRAM,0,FF,436,catapult_fpga_latency
Throughput,5952.380952380952,catapult,CLB,303,FF,436,catapult_fpga_latency
Throughput,5952.380952380952,catapult,LUT,1450,FF,436,catapult_fpga_latency
Throughput,5952.380952380952,catapult,FF,436,FF,436,catapult_fpga_latency
Throughput,5952.380952380952,catapult,DSP,3,FF,436,catapult_fpga_latency
Throughput,5952.380952380952,catapult,BRAM,0,FF,436,catapult_fpga_latency
Throughput,5747.126436781609,catapult,CLB,284,FF,334,catapult_fpga_latency
Throughput,5747.126436781609,catapult,LUT,1360,FF,334,catapult_fpga_latency
Throughput,5747.126436781609,catapult,FF,334,FF,334,catapult_fpga_latency
Throughput,5747.126436781609,catapult,DSP,3,FF,334,catapult_fpga_latency
Throughput,5747.126436781609,catapult,BRAM,0,FF,334,catapult_fpga_latency
Throughput,25641.02564102564,catapult,CLB,91,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,LUT,536,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,BRAM,0,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,CLB,91,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,LUT,536,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,BRAM,0,FF,213,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,117,FF,274,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,684,FF,274,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,274,FF,274,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,2,FF,274,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,274,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,150,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,753,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,248,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,1,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,150,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,753,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,248,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,1,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,catapult_fpga_latency
Throughput,25641.02564102564,catapult,CLB,207,FF,293,catapult_fpga_latency
Throughput,25641.02564102564,catapult,LUT,999,FF,293,catapult_fpga_latency
Throughput,25641.02564102564,catapult,FF,293,FF,293,catapult_fpga_latency
Throughput,25641.02564102564,catapult,DSP,2,FF,293,catapult_fpga_latency
Throughput,25641.02564102564,catapult,BRAM,0,FF,293,catapult_fpga_latency
Throughput,21739.130434782608,catapult,CLB,222,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,CLB,222,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,catapult_fpga_latency
Throughput,22222.222222222223,catapult,CLB,226,FF,313,catapult_fpga_latency
Throughput,22222.222222222223,catapult,LUT,1321,FF,313,catapult_fpga_latency
Throughput,22222.222222222223,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,22222.222222222223,catapult,DSP,2,FF,313,catapult_fpga_latency
Throughput,22222.222222222223,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,6756.756756756757,catapult,CLB,142,FF,444,catapult_fpga_latency
Throughput,6756.756756756757,catapult,LUT,751,FF,444,catapult_fpga_latency
Throughput,6756.756756756757,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,6756.756756756757,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,6756.756756756757,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,6944.444444444444,catapult,CLB,146,FF,444,catapult_fpga_latency
Throughput,6944.444444444444,catapult,LUT,731,FF,444,catapult_fpga_latency
Throughput,6944.444444444444,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,6944.444444444444,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,6944.444444444444,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,204,FF,451,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,886,FF,451,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,451,FF,451,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,FF,451,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,FF,451,catapult_fpga_latency
Throughput,6896.551724137931,catapult,CLB,201,FF,451,catapult_fpga_latency
Throughput,6896.551724137931,catapult,LUT,885,FF,451,catapult_fpga_latency
Throughput,6896.551724137931,catapult,FF,451,FF,451,catapult_fpga_latency
Throughput,6896.551724137931,catapult,DSP,1,FF,451,catapult_fpga_latency
Throughput,6896.551724137931,catapult,BRAM,0,FF,451,catapult_fpga_latency
Throughput,7299.270072992701,catapult,CLB,137,FF,329,catapult_fpga_latency
Throughput,7299.270072992701,catapult,LUT,722,FF,329,catapult_fpga_latency
Throughput,7299.270072992701,catapult,FF,329,FF,329,catapult_fpga_latency
Throughput,7299.270072992701,catapult,DSP,1,FF,329,catapult_fpga_latency
Throughput,7299.270072992701,catapult,BRAM,0,FF,329,catapult_fpga_latency
Throughput,5681.818181818182,catapult,CLB,252,FF,468,catapult_fpga_latency
Throughput,5681.818181818182,catapult,LUT,1201,FF,468,catapult_fpga_latency
Throughput,5681.818181818182,catapult,FF,468,FF,468,catapult_fpga_latency
Throughput,5681.818181818182,catapult,DSP,1,FF,468,catapult_fpga_latency
Throughput,5681.818181818182,catapult,BRAM,0,FF,468,catapult_fpga_latency
Throughput,5747.126436781609,catapult,CLB,280,FF,467,catapult_fpga_latency
Throughput,5747.126436781609,catapult,LUT,1203,FF,467,catapult_fpga_latency
Throughput,5747.126436781609,catapult,FF,467,FF,467,catapult_fpga_latency
Throughput,5747.126436781609,catapult,DSP,1,FF,467,catapult_fpga_latency
Throughput,5747.126436781609,catapult,BRAM,0,FF,467,catapult_fpga_latency
Throughput,6329.113924050634,catapult,CLB,233,FF,345,catapult_fpga_latency
Throughput,6329.113924050634,catapult,LUT,1052,FF,345,catapult_fpga_latency
Throughput,6329.113924050634,catapult,FF,345,FF,345,catapult_fpga_latency
Throughput,6329.113924050634,catapult,DSP,1,FF,345,catapult_fpga_latency
Throughput,6329.113924050634,catapult,BRAM,0,FF,345,catapult_fpga_latency
Throughput,8620.689655172413,catapult,CLB,107,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,LUT,611,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,CLB,107,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,LUT,611,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,8474.57627118644,catapult,CLB,112,FF,357,catapult_fpga_latency
Throughput,8474.57627118644,catapult,LUT,633,FF,357,catapult_fpga_latency
Throughput,8474.57627118644,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,8474.57627118644,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,8474.57627118644,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,8064.516129032258,catapult,CLB,210,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,LUT,978,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,CLB,210,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,LUT,978,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,7751.937984496125,catapult,CLB,200,FF,362,catapult_fpga_latency
Throughput,7751.937984496125,catapult,LUT,896,FF,362,catapult_fpga_latency
Throughput,7751.937984496125,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,7751.937984496125,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,7751.937984496125,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,7092.198581560283,catapult,CLB,283,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,LUT,1308,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,CLB,283,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,LUT,1308,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,6756.756756756757,catapult,CLB,311,FF,378,catapult_fpga_latency
Throughput,6756.756756756757,catapult,LUT,1302,FF,378,catapult_fpga_latency
Throughput,6756.756756756757,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,6756.756756756757,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,6756.756756756757,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,6410.25641025641,catapult,CLB,168,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,LUT,950,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,FF,483,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,DSP,3,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,BRAM,0,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,CLB,168,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,LUT,950,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,FF,483,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,DSP,3,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,BRAM,0,FF,483,catapult_fpga_latency
Throughput,6711.4093959731545,catapult,CLB,134,FF,341,catapult_fpga_latency
Throughput,6711.4093959731545,catapult,LUT,777,FF,341,catapult_fpga_latency
Throughput,6711.4093959731545,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,6711.4093959731545,catapult,DSP,3,FF,341,catapult_fpga_latency
Throughput,6711.4093959731545,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,CLB,239,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,LUT,1264,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,FF,459,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,DSP,3,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,BRAM,0,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,CLB,239,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,LUT,1264,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,FF,459,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,DSP,3,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,BRAM,0,FF,459,catapult_fpga_latency
Throughput,6666.666666666667,catapult,CLB,213,FF,355,catapult_fpga_latency
Throughput,6666.666666666667,catapult,LUT,1076,FF,355,catapult_fpga_latency
Throughput,6666.666666666667,catapult,FF,355,FF,355,catapult_fpga_latency
Throughput,6666.666666666667,catapult,DSP,3,FF,355,catapult_fpga_latency
Throughput,6666.666666666667,catapult,BRAM,0,FF,355,catapult_fpga_latency
Throughput,5747.126436781609,catapult,CLB,295,FF,473,catapult_fpga_latency
Throughput,5747.126436781609,catapult,LUT,1700,FF,473,catapult_fpga_latency
Throughput,5747.126436781609,catapult,FF,473,FF,473,catapult_fpga_latency
Throughput,5747.126436781609,catapult,DSP,3,FF,473,catapult_fpga_latency
Throughput,5747.126436781609,catapult,BRAM,0,FF,473,catapult_fpga_latency
Throughput,5291.005291005291,catapult,CLB,400,FF,474,catapult_fpga_latency
Throughput,5291.005291005291,catapult,LUT,1699,FF,474,catapult_fpga_latency
Throughput,5291.005291005291,catapult,FF,474,FF,474,catapult_fpga_latency
Throughput,5291.005291005291,catapult,DSP,3,FF,474,catapult_fpga_latency
Throughput,5291.005291005291,catapult,BRAM,0,FF,474,catapult_fpga_latency
Throughput,5780.346820809248,catapult,CLB,348,FF,368,catapult_fpga_latency
Throughput,5780.346820809248,catapult,LUT,1554,FF,368,catapult_fpga_latency
Throughput,5780.346820809248,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,5780.346820809248,catapult,DSP,3,FF,368,catapult_fpga_latency
Throughput,5780.346820809248,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,147,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,805,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,266,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,1,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,147,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,805,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,266,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,1,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,266,catapult_fpga_latency
Throughput,33333.333333333336,catapult,CLB,176,FF,325,catapult_fpga_latency
Throughput,33333.333333333336,catapult,LUT,920,FF,325,catapult_fpga_latency
Throughput,33333.333333333336,catapult,FF,325,FF,325,catapult_fpga_latency
Throughput,33333.333333333336,catapult,DSP,2,FF,325,catapult_fpga_latency
Throughput,33333.333333333336,catapult,BRAM,0,FF,325,catapult_fpga_latency
Throughput,27777.777777777777,catapult,CLB,238,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,CLB,238,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,CLB,255,FF,341,catapult_fpga_latency
Throughput,27777.777777777777,catapult,LUT,1382,FF,341,catapult_fpga_latency
Throughput,27777.777777777777,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,27777.777777777777,catapult,DSP,2,FF,341,catapult_fpga_latency
Throughput,27777.777777777777,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,325,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,325,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,24390.243902439022,catapult,CLB,352,FF,356,catapult_fpga_latency
Throughput,24390.243902439022,catapult,LUT,2091,FF,356,catapult_fpga_latency
Throughput,24390.243902439022,catapult,FF,356,FF,356,catapult_fpga_latency
Throughput,24390.243902439022,catapult,DSP,2,FF,356,catapult_fpga_latency
Throughput,24390.243902439022,catapult,BRAM,0,FF,356,catapult_fpga_latency
Throughput,6756.756756756757,catapult,CLB,142,FF,444,catapult_fpga_latency
Throughput,6756.756756756757,catapult,LUT,751,FF,444,catapult_fpga_latency
Throughput,6756.756756756757,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,6756.756756756757,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,6756.756756756757,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,6944.444444444444,catapult,CLB,146,FF,444,catapult_fpga_latency
Throughput,6944.444444444444,catapult,LUT,731,FF,444,catapult_fpga_latency
Throughput,6944.444444444444,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,6944.444444444444,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,6944.444444444444,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,6329.113924050634,catapult,CLB,118,FF,324,catapult_fpga_latency
Throughput,6329.113924050634,catapult,LUT,623,FF,324,catapult_fpga_latency
Throughput,6329.113924050634,catapult,FF,324,FF,324,catapult_fpga_latency
Throughput,6329.113924050634,catapult,DSP,1,FF,324,catapult_fpga_latency
Throughput,6329.113924050634,catapult,BRAM,0,FF,324,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,204,FF,451,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,886,FF,451,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,451,FF,451,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,FF,451,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,FF,451,catapult_fpga_latency
Throughput,6896.551724137931,catapult,CLB,201,FF,451,catapult_fpga_latency
Throughput,6896.551724137931,catapult,LUT,885,FF,451,catapult_fpga_latency
Throughput,6896.551724137931,catapult,FF,451,FF,451,catapult_fpga_latency
Throughput,6896.551724137931,catapult,DSP,1,FF,451,catapult_fpga_latency
Throughput,6896.551724137931,catapult,BRAM,0,FF,451,catapult_fpga_latency
Throughput,7299.270072992701,catapult,CLB,137,FF,329,catapult_fpga_latency
Throughput,7299.270072992701,catapult,LUT,722,FF,329,catapult_fpga_latency
Throughput,7299.270072992701,catapult,FF,329,FF,329,catapult_fpga_latency
Throughput,7299.270072992701,catapult,DSP,1,FF,329,catapult_fpga_latency
Throughput,7299.270072992701,catapult,BRAM,0,FF,329,catapult_fpga_latency
Throughput,5681.818181818182,catapult,CLB,252,FF,468,catapult_fpga_latency
Throughput,5681.818181818182,catapult,LUT,1201,FF,468,catapult_fpga_latency
Throughput,5681.818181818182,catapult,FF,468,FF,468,catapult_fpga_latency
Throughput,5681.818181818182,catapult,DSP,1,FF,468,catapult_fpga_latency
Throughput,5681.818181818182,catapult,BRAM,0,FF,468,catapult_fpga_latency
Throughput,5747.126436781609,catapult,CLB,280,FF,467,catapult_fpga_latency
Throughput,5747.126436781609,catapult,LUT,1203,FF,467,catapult_fpga_latency
Throughput,5747.126436781609,catapult,FF,467,FF,467,catapult_fpga_latency
Throughput,5747.126436781609,catapult,DSP,1,FF,467,catapult_fpga_latency
Throughput,5747.126436781609,catapult,BRAM,0,FF,467,catapult_fpga_latency
Throughput,6329.113924050634,catapult,CLB,233,FF,345,catapult_fpga_latency
Throughput,6329.113924050634,catapult,LUT,1052,FF,345,catapult_fpga_latency
Throughput,6329.113924050634,catapult,FF,345,FF,345,catapult_fpga_latency
Throughput,6329.113924050634,catapult,DSP,1,FF,345,catapult_fpga_latency
Throughput,6329.113924050634,catapult,BRAM,0,FF,345,catapult_fpga_latency
Throughput,8620.689655172413,catapult,CLB,107,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,LUT,611,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,CLB,107,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,LUT,611,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,8474.57627118644,catapult,CLB,112,FF,357,catapult_fpga_latency
Throughput,8474.57627118644,catapult,LUT,633,FF,357,catapult_fpga_latency
Throughput,8474.57627118644,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,8474.57627118644,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,8474.57627118644,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,8064.516129032258,catapult,CLB,210,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,LUT,978,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,7751.937984496125,catapult,CLB,200,FF,362,catapult_fpga_latency
Throughput,7751.937984496125,catapult,LUT,896,FF,362,catapult_fpga_latency
Throughput,7751.937984496125,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,7751.937984496125,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,7751.937984496125,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,7092.198581560283,catapult,CLB,283,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,LUT,1308,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,CLB,283,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,LUT,1308,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,6756.756756756757,catapult,CLB,311,FF,378,catapult_fpga_latency
Throughput,6756.756756756757,catapult,LUT,1302,FF,378,catapult_fpga_latency
Throughput,6756.756756756757,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,6756.756756756757,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,6756.756756756757,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,6410.25641025641,catapult,CLB,168,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,LUT,950,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,FF,483,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,DSP,3,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,BRAM,0,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,CLB,168,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,LUT,950,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,FF,483,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,DSP,3,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,BRAM,0,FF,483,catapult_fpga_latency
Throughput,6711.4093959731545,catapult,CLB,134,FF,341,catapult_fpga_latency
Throughput,6711.4093959731545,catapult,LUT,777,FF,341,catapult_fpga_latency
Throughput,6711.4093959731545,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,6711.4093959731545,catapult,DSP,3,FF,341,catapult_fpga_latency
Throughput,6711.4093959731545,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,CLB,239,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,LUT,1264,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,FF,459,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,DSP,3,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,BRAM,0,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,CLB,239,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,LUT,1264,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,FF,459,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,DSP,3,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,BRAM,0,FF,459,catapult_fpga_latency
Throughput,6666.666666666667,catapult,CLB,213,FF,355,catapult_fpga_latency
Throughput,6666.666666666667,catapult,LUT,1076,FF,355,catapult_fpga_latency
Throughput,6666.666666666667,catapult,FF,355,FF,355,catapult_fpga_latency
Throughput,6666.666666666667,catapult,DSP,3,FF,355,catapult_fpga_latency
Throughput,6666.666666666667,catapult,BRAM,0,FF,355,catapult_fpga_latency
Throughput,5747.126436781609,catapult,CLB,295,FF,473,catapult_fpga_latency
Throughput,5747.126436781609,catapult,LUT,1700,FF,473,catapult_fpga_latency
Throughput,5747.126436781609,catapult,FF,473,FF,473,catapult_fpga_latency
Throughput,5747.126436781609,catapult,DSP,3,FF,473,catapult_fpga_latency
Throughput,5747.126436781609,catapult,BRAM,0,FF,473,catapult_fpga_latency
Throughput,5291.005291005291,catapult,CLB,400,FF,474,catapult_fpga_latency
Throughput,5291.005291005291,catapult,LUT,1699,FF,474,catapult_fpga_latency
Throughput,5291.005291005291,catapult,FF,474,FF,474,catapult_fpga_latency
Throughput,5291.005291005291,catapult,DSP,3,FF,474,catapult_fpga_latency
Throughput,5291.005291005291,catapult,BRAM,0,FF,474,catapult_fpga_latency
Throughput,5780.346820809248,catapult,CLB,348,FF,368,catapult_fpga_latency
Throughput,5780.346820809248,catapult,LUT,1554,FF,368,catapult_fpga_latency
Throughput,5780.346820809248,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,5780.346820809248,catapult,DSP,3,FF,368,catapult_fpga_latency
Throughput,5780.346820809248,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,147,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,805,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,266,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,1,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,147,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,805,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,266,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,1,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,266,catapult_fpga_latency
Throughput,33333.333333333336,catapult,CLB,176,FF,325,catapult_fpga_latency
Throughput,33333.333333333336,catapult,LUT,920,FF,325,catapult_fpga_latency
Throughput,33333.333333333336,catapult,FF,325,FF,325,catapult_fpga_latency
Throughput,33333.333333333336,catapult,DSP,2,FF,325,catapult_fpga_latency
Throughput,33333.333333333336,catapult,BRAM,0,FF,325,catapult_fpga_latency
Throughput,27777.777777777777,catapult,CLB,238,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,CLB,238,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,CLB,255,FF,341,catapult_fpga_latency
Throughput,27777.777777777777,catapult,LUT,1382,FF,341,catapult_fpga_latency
Throughput,27777.777777777777,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,27777.777777777777,catapult,DSP,2,FF,341,catapult_fpga_latency
Throughput,27777.777777777777,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,325,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,325,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,24390.243902439022,catapult,CLB,352,FF,356,catapult_fpga_latency
Throughput,24390.243902439022,catapult,LUT,2091,FF,356,catapult_fpga_latency
Throughput,24390.243902439022,catapult,FF,356,FF,356,catapult_fpga_latency
Throughput,24390.243902439022,catapult,DSP,2,FF,356,catapult_fpga_latency
Throughput,24390.243902439022,catapult,BRAM,0,FF,356,catapult_fpga_latency
Throughput,6756.756756756757,catapult,CLB,142,FF,444,catapult_fpga_latency
Throughput,6756.756756756757,catapult,LUT,751,FF,444,catapult_fpga_latency
Throughput,6756.756756756757,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,6756.756756756757,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,6756.756756756757,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,6944.444444444444,catapult,CLB,146,FF,444,catapult_fpga_latency
Throughput,6944.444444444444,catapult,LUT,731,FF,444,catapult_fpga_latency
Throughput,6944.444444444444,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,6944.444444444444,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,6944.444444444444,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,6329.113924050634,catapult,CLB,118,FF,324,catapult_fpga_latency
Throughput,6329.113924050634,catapult,LUT,623,FF,324,catapult_fpga_latency
Throughput,6329.113924050634,catapult,FF,324,FF,324,catapult_fpga_latency
Throughput,6329.113924050634,catapult,DSP,1,FF,324,catapult_fpga_latency
Throughput,6329.113924050634,catapult,BRAM,0,FF,324,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,204,FF,451,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,886,FF,451,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,451,FF,451,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,FF,451,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,FF,451,catapult_fpga_latency
Throughput,6896.551724137931,catapult,CLB,201,FF,451,catapult_fpga_latency
Throughput,6896.551724137931,catapult,LUT,885,FF,451,catapult_fpga_latency
Throughput,6896.551724137931,catapult,FF,451,FF,451,catapult_fpga_latency
Throughput,6896.551724137931,catapult,DSP,1,FF,451,catapult_fpga_latency
Throughput,6896.551724137931,catapult,BRAM,0,FF,451,catapult_fpga_latency
Throughput,7299.270072992701,catapult,CLB,137,FF,329,catapult_fpga_latency
Throughput,7299.270072992701,catapult,LUT,722,FF,329,catapult_fpga_latency
Throughput,7299.270072992701,catapult,FF,329,FF,329,catapult_fpga_latency
Throughput,7299.270072992701,catapult,DSP,1,FF,329,catapult_fpga_latency
Throughput,7299.270072992701,catapult,BRAM,0,FF,329,catapult_fpga_latency
Throughput,5681.818181818182,catapult,CLB,252,FF,468,catapult_fpga_latency
Throughput,5681.818181818182,catapult,LUT,1201,FF,468,catapult_fpga_latency
Throughput,5681.818181818182,catapult,FF,468,FF,468,catapult_fpga_latency
Throughput,5681.818181818182,catapult,DSP,1,FF,468,catapult_fpga_latency
Throughput,5681.818181818182,catapult,BRAM,0,FF,468,catapult_fpga_latency
Throughput,5747.126436781609,catapult,CLB,280,FF,467,catapult_fpga_latency
Throughput,5747.126436781609,catapult,LUT,1203,FF,467,catapult_fpga_latency
Throughput,5747.126436781609,catapult,FF,467,FF,467,catapult_fpga_latency
Throughput,5747.126436781609,catapult,DSP,1,FF,467,catapult_fpga_latency
Throughput,5747.126436781609,catapult,BRAM,0,FF,467,catapult_fpga_latency
Throughput,6329.113924050634,catapult,CLB,233,FF,345,catapult_fpga_latency
Throughput,6329.113924050634,catapult,LUT,1052,FF,345,catapult_fpga_latency
Throughput,6329.113924050634,catapult,FF,345,FF,345,catapult_fpga_latency
Throughput,6329.113924050634,catapult,DSP,1,FF,345,catapult_fpga_latency
Throughput,6329.113924050634,catapult,BRAM,0,FF,345,catapult_fpga_latency
Throughput,8620.689655172413,catapult,CLB,107,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,LUT,611,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,CLB,107,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,LUT,611,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,8474.57627118644,catapult,CLB,112,FF,357,catapult_fpga_latency
Throughput,8474.57627118644,catapult,LUT,633,FF,357,catapult_fpga_latency
Throughput,8474.57627118644,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,8474.57627118644,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,8474.57627118644,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,8064.516129032258,catapult,CLB,210,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,LUT,978,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,CLB,210,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,LUT,978,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,7751.937984496125,catapult,CLB,200,FF,362,catapult_fpga_latency
Throughput,7751.937984496125,catapult,LUT,896,FF,362,catapult_fpga_latency
Throughput,7751.937984496125,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,7751.937984496125,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,7751.937984496125,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,7092.198581560283,catapult,CLB,283,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,LUT,1308,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,CLB,283,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,LUT,1308,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,6756.756756756757,catapult,CLB,311,FF,378,catapult_fpga_latency
Throughput,6756.756756756757,catapult,LUT,1302,FF,378,catapult_fpga_latency
Throughput,6756.756756756757,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,6756.756756756757,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,6756.756756756757,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,6410.25641025641,catapult,CLB,168,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,LUT,950,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,FF,483,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,DSP,3,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,BRAM,0,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,CLB,168,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,LUT,950,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,FF,483,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,DSP,3,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,BRAM,0,FF,483,catapult_fpga_latency
Throughput,6711.4093959731545,catapult,CLB,134,FF,341,catapult_fpga_latency
Throughput,6711.4093959731545,catapult,LUT,777,FF,341,catapult_fpga_latency
Throughput,6711.4093959731545,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,6711.4093959731545,catapult,DSP,3,FF,341,catapult_fpga_latency
Throughput,6711.4093959731545,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,CLB,239,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,LUT,1264,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,FF,459,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,DSP,3,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,BRAM,0,FF,459,catapult_fpga_latency
Throughput,6666.666666666667,catapult,CLB,213,FF,355,catapult_fpga_latency
Throughput,6666.666666666667,catapult,LUT,1076,FF,355,catapult_fpga_latency
Throughput,6666.666666666667,catapult,FF,355,FF,355,catapult_fpga_latency
Throughput,6666.666666666667,catapult,DSP,3,FF,355,catapult_fpga_latency
Throughput,6666.666666666667,catapult,BRAM,0,FF,355,catapult_fpga_latency
Throughput,5747.126436781609,catapult,CLB,295,FF,473,catapult_fpga_latency
Throughput,5747.126436781609,catapult,LUT,1700,FF,473,catapult_fpga_latency
Throughput,5747.126436781609,catapult,FF,473,FF,473,catapult_fpga_latency
Throughput,5747.126436781609,catapult,DSP,3,FF,473,catapult_fpga_latency
Throughput,5747.126436781609,catapult,BRAM,0,FF,473,catapult_fpga_latency
Throughput,5291.005291005291,catapult,CLB,400,FF,474,catapult_fpga_latency
Throughput,5291.005291005291,catapult,LUT,1699,FF,474,catapult_fpga_latency
Throughput,5291.005291005291,catapult,FF,474,FF,474,catapult_fpga_latency
Throughput,5291.005291005291,catapult,DSP,3,FF,474,catapult_fpga_latency
Throughput,5291.005291005291,catapult,BRAM,0,FF,474,catapult_fpga_latency
Throughput,5780.346820809248,catapult,CLB,348,FF,368,catapult_fpga_latency
Throughput,5780.346820809248,catapult,LUT,1554,FF,368,catapult_fpga_latency
Throughput,5780.346820809248,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,5780.346820809248,catapult,DSP,3,FF,368,catapult_fpga_latency
Throughput,5780.346820809248,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,147,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,805,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,266,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,1,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,147,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,805,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,266,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,1,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,266,catapult_fpga_latency
Throughput,33333.333333333336,catapult,CLB,176,FF,325,catapult_fpga_latency
Throughput,33333.333333333336,catapult,LUT,920,FF,325,catapult_fpga_latency
Throughput,33333.333333333336,catapult,FF,325,FF,325,catapult_fpga_latency
Throughput,33333.333333333336,catapult,DSP,2,FF,325,catapult_fpga_latency
Throughput,33333.333333333336,catapult,BRAM,0,FF,325,catapult_fpga_latency
Throughput,27777.777777777777,catapult,CLB,238,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,CLB,238,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,CLB,255,FF,341,catapult_fpga_latency
Throughput,27777.777777777777,catapult,LUT,1382,FF,341,catapult_fpga_latency
Throughput,27777.777777777777,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,27777.777777777777,catapult,DSP,2,FF,341,catapult_fpga_latency
Throughput,27777.777777777777,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,325,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,325,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,24390.243902439022,catapult,CLB,352,FF,356,catapult_fpga_latency
Throughput,24390.243902439022,catapult,LUT,2091,FF,356,catapult_fpga_latency
Throughput,24390.243902439022,catapult,FF,356,FF,356,catapult_fpga_latency
Throughput,24390.243902439022,catapult,DSP,2,FF,356,catapult_fpga_latency
Throughput,24390.243902439022,catapult,BRAM,0,FF,356,catapult_fpga_latency
Throughput,6756.756756756757,catapult,CLB,142,FF,444,catapult_fpga_latency
Throughput,6756.756756756757,catapult,LUT,751,FF,444,catapult_fpga_latency
Throughput,6756.756756756757,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,6756.756756756757,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,6756.756756756757,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,6944.444444444444,catapult,CLB,146,FF,444,catapult_fpga_latency
Throughput,6944.444444444444,catapult,LUT,731,FF,444,catapult_fpga_latency
Throughput,6944.444444444444,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,6944.444444444444,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,6944.444444444444,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,6329.113924050634,catapult,CLB,118,FF,324,catapult_fpga_latency
Throughput,6329.113924050634,catapult,LUT,623,FF,324,catapult_fpga_latency
Throughput,6329.113924050634,catapult,FF,324,FF,324,catapult_fpga_latency
Throughput,6329.113924050634,catapult,DSP,1,FF,324,catapult_fpga_latency
Throughput,6329.113924050634,catapult,BRAM,0,FF,324,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,204,FF,451,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,886,FF,451,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,451,FF,451,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,FF,451,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,FF,451,catapult_fpga_latency
Throughput,6896.551724137931,catapult,CLB,201,FF,451,catapult_fpga_latency
Throughput,6896.551724137931,catapult,LUT,885,FF,451,catapult_fpga_latency
Throughput,6896.551724137931,catapult,FF,451,FF,451,catapult_fpga_latency
Throughput,6896.551724137931,catapult,DSP,1,FF,451,catapult_fpga_latency
Throughput,6896.551724137931,catapult,BRAM,0,FF,451,catapult_fpga_latency
Throughput,7299.270072992701,catapult,CLB,137,FF,329,catapult_fpga_latency
Throughput,7299.270072992701,catapult,LUT,722,FF,329,catapult_fpga_latency
Throughput,7299.270072992701,catapult,FF,329,FF,329,catapult_fpga_latency
Throughput,7299.270072992701,catapult,DSP,1,FF,329,catapult_fpga_latency
Throughput,7299.270072992701,catapult,BRAM,0,FF,329,catapult_fpga_latency
Throughput,5681.818181818182,catapult,CLB,252,FF,468,catapult_fpga_latency
Throughput,5681.818181818182,catapult,LUT,1201,FF,468,catapult_fpga_latency
Throughput,5681.818181818182,catapult,FF,468,FF,468,catapult_fpga_latency
Throughput,5681.818181818182,catapult,DSP,1,FF,468,catapult_fpga_latency
Throughput,5681.818181818182,catapult,BRAM,0,FF,468,catapult_fpga_latency
Throughput,5747.126436781609,catapult,CLB,280,FF,467,catapult_fpga_latency
Throughput,5747.126436781609,catapult,LUT,1203,FF,467,catapult_fpga_latency
Throughput,5747.126436781609,catapult,FF,467,FF,467,catapult_fpga_latency
Throughput,5747.126436781609,catapult,DSP,1,FF,467,catapult_fpga_latency
Throughput,5747.126436781609,catapult,BRAM,0,FF,467,catapult_fpga_latency
Throughput,6329.113924050634,catapult,CLB,233,FF,345,catapult_fpga_latency
Throughput,6329.113924050634,catapult,LUT,1052,FF,345,catapult_fpga_latency
Throughput,6329.113924050634,catapult,FF,345,FF,345,catapult_fpga_latency
Throughput,6329.113924050634,catapult,DSP,1,FF,345,catapult_fpga_latency
Throughput,6329.113924050634,catapult,BRAM,0,FF,345,catapult_fpga_latency
Throughput,8620.689655172413,catapult,CLB,107,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,LUT,611,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,8695.652173913044,catapult,CLB,110,FF,357,catapult_fpga_latency
Throughput,8695.652173913044,catapult,LUT,611,FF,357,catapult_fpga_latency
Throughput,8695.652173913044,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,8695.652173913044,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,8695.652173913044,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,8474.57627118644,catapult,CLB,112,FF,357,catapult_fpga_latency
Throughput,8474.57627118644,catapult,LUT,633,FF,357,catapult_fpga_latency
Throughput,8474.57627118644,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,8474.57627118644,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,8474.57627118644,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,8064.516129032258,catapult,CLB,210,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,LUT,978,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,CLB,210,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,LUT,978,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,7751.937984496125,catapult,CLB,200,FF,362,catapult_fpga_latency
Throughput,7751.937984496125,catapult,LUT,896,FF,362,catapult_fpga_latency
Throughput,7751.937984496125,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,7751.937984496125,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,7751.937984496125,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,7092.198581560283,catapult,CLB,283,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,LUT,1308,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,CLB,283,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,LUT,1308,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,6756.756756756757,catapult,CLB,311,FF,378,catapult_fpga_latency
Throughput,6756.756756756757,catapult,LUT,1302,FF,378,catapult_fpga_latency
Throughput,6756.756756756757,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,6756.756756756757,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,6756.756756756757,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,6410.25641025641,catapult,CLB,168,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,LUT,950,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,FF,483,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,DSP,3,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,BRAM,0,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,CLB,168,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,LUT,950,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,FF,483,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,DSP,3,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,BRAM,0,FF,483,catapult_fpga_latency
Throughput,6711.4093959731545,catapult,CLB,134,FF,341,catapult_fpga_latency
Throughput,6711.4093959731545,catapult,LUT,777,FF,341,catapult_fpga_latency
Throughput,6711.4093959731545,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,6711.4093959731545,catapult,DSP,3,FF,341,catapult_fpga_latency
Throughput,6711.4093959731545,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,CLB,239,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,LUT,1264,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,FF,459,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,DSP,3,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,BRAM,0,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,CLB,239,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,LUT,1264,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,FF,459,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,DSP,3,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,BRAM,0,FF,459,catapult_fpga_latency
Throughput,6666.666666666667,catapult,CLB,213,FF,355,catapult_fpga_latency
Throughput,6666.666666666667,catapult,LUT,1076,FF,355,catapult_fpga_latency
Throughput,6666.666666666667,catapult,FF,355,FF,355,catapult_fpga_latency
Throughput,6666.666666666667,catapult,DSP,3,FF,355,catapult_fpga_latency
Throughput,6666.666666666667,catapult,BRAM,0,FF,355,catapult_fpga_latency
Throughput,5747.126436781609,catapult,CLB,295,FF,473,catapult_fpga_latency
Throughput,5747.126436781609,catapult,LUT,1700,FF,473,catapult_fpga_latency
Throughput,5747.126436781609,catapult,FF,473,FF,473,catapult_fpga_latency
Throughput,5747.126436781609,catapult,DSP,3,FF,473,catapult_fpga_latency
Throughput,5747.126436781609,catapult,BRAM,0,FF,473,catapult_fpga_latency
Throughput,5291.005291005291,catapult,CLB,400,FF,474,catapult_fpga_latency
Throughput,5291.005291005291,catapult,LUT,1699,FF,474,catapult_fpga_latency
Throughput,5291.005291005291,catapult,FF,474,FF,474,catapult_fpga_latency
Throughput,5291.005291005291,catapult,DSP,3,FF,474,catapult_fpga_latency
Throughput,5291.005291005291,catapult,BRAM,0,FF,474,catapult_fpga_latency
Throughput,5780.346820809248,catapult,CLB,348,FF,368,catapult_fpga_latency
Throughput,5780.346820809248,catapult,LUT,1554,FF,368,catapult_fpga_latency
Throughput,5780.346820809248,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,5780.346820809248,catapult,DSP,3,FF,368,catapult_fpga_latency
Throughput,5780.346820809248,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,147,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,805,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,266,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,1,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,147,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,805,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,266,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,1,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,266,catapult_fpga_latency
Throughput,33333.333333333336,catapult,CLB,176,FF,325,catapult_fpga_latency
Throughput,33333.333333333336,catapult,LUT,920,FF,325,catapult_fpga_latency
Throughput,33333.333333333336,catapult,FF,325,FF,325,catapult_fpga_latency
Throughput,33333.333333333336,catapult,DSP,2,FF,325,catapult_fpga_latency
Throughput,33333.333333333336,catapult,BRAM,0,FF,325,catapult_fpga_latency
Throughput,27777.777777777777,catapult,CLB,238,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,CLB,238,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,325,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,325,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,24390.243902439022,catapult,CLB,352,FF,356,catapult_fpga_latency
Throughput,24390.243902439022,catapult,LUT,2091,FF,356,catapult_fpga_latency
Throughput,24390.243902439022,catapult,FF,356,FF,356,catapult_fpga_latency
Throughput,24390.243902439022,catapult,DSP,2,FF,356,catapult_fpga_latency
Throughput,24390.243902439022,catapult,BRAM,0,FF,356,catapult_fpga_latency
Throughput,7194.244604316547,catapult,CLB,141,FF,466,catapult_fpga_latency
Throughput,7194.244604316547,catapult,LUT,709,FF,466,catapult_fpga_latency
Throughput,7194.244604316547,catapult,FF,466,FF,466,catapult_fpga_latency
Throughput,7194.244604316547,catapult,DSP,1,FF,466,catapult_fpga_latency
Throughput,7194.244604316547,catapult,BRAM,0,FF,466,catapult_fpga_latency
Throughput,7407.407407407407,catapult,CLB,144,FF,466,catapult_fpga_latency
Throughput,7407.407407407407,catapult,LUT,706,FF,466,catapult_fpga_latency
Throughput,7407.407407407407,catapult,FF,466,FF,466,catapult_fpga_latency
Throughput,7407.407407407407,catapult,DSP,1,FF,466,catapult_fpga_latency
Throughput,7407.407407407407,catapult,BRAM,0,FF,466,catapult_fpga_latency
Throughput,6849.315068493151,catapult,CLB,115,FF,346,catapult_fpga_latency
Throughput,6849.315068493151,catapult,LUT,622,FF,346,catapult_fpga_latency
Throughput,6849.315068493151,catapult,FF,346,FF,346,catapult_fpga_latency
Throughput,6849.315068493151,catapult,DSP,1,FF,346,catapult_fpga_latency
Throughput,6849.315068493151,catapult,BRAM,0,FF,346,catapult_fpga_latency
Throughput,5263.157894736842,catapult,CLB,217,FF,475,catapult_fpga_latency
Throughput,5263.157894736842,catapult,LUT,999,FF,475,catapult_fpga_latency
Throughput,5263.157894736842,catapult,FF,475,FF,475,catapult_fpga_latency
Throughput,5263.157894736842,catapult,DSP,1,FF,475,catapult_fpga_latency
Throughput,5263.157894736842,catapult,BRAM,0,FF,475,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,CLB,205,FF,475,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,LUT,995,FF,475,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,FF,475,FF,475,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,DSP,1,FF,475,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,BRAM,0,FF,475,catapult_fpga_latency
Throughput,5434.782608695652,catapult,CLB,203,FF,353,catapult_fpga_latency
Throughput,5434.782608695652,catapult,LUT,837,FF,353,catapult_fpga_latency
Throughput,5434.782608695652,catapult,FF,353,FF,353,catapult_fpga_latency
Throughput,5434.782608695652,catapult,DSP,1,FF,353,catapult_fpga_latency
Throughput,5434.782608695652,catapult,BRAM,0,FF,353,catapult_fpga_latency
Throughput,5319.148936170213,catapult,CLB,334,FF,488,catapult_fpga_latency
Throughput,5319.148936170213,catapult,LUT,1452,FF,488,catapult_fpga_latency
Throughput,5319.148936170213,catapult,FF,488,FF,488,catapult_fpga_latency
Throughput,5319.148936170213,catapult,DSP,1,FF,488,catapult_fpga_latency
Throughput,5319.148936170213,catapult,BRAM,0,FF,488,catapult_fpga_latency
Throughput,5681.818181818182,catapult,CLB,329,FF,488,catapult_fpga_latency
Throughput,5681.818181818182,catapult,LUT,1449,FF,488,catapult_fpga_latency
Throughput,5681.818181818182,catapult,FF,488,FF,488,catapult_fpga_latency
Throughput,5681.818181818182,catapult,DSP,1,FF,488,catapult_fpga_latency
Throughput,5681.818181818182,catapult,BRAM,0,FF,488,catapult_fpga_latency
Throughput,4608.294930875576,catapult,CLB,288,FF,368,catapult_fpga_latency
Throughput,4608.294930875576,catapult,LUT,1382,FF,368,catapult_fpga_latency
Throughput,4608.294930875576,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,4608.294930875576,catapult,DSP,1,FF,368,catapult_fpga_latency
Throughput,4608.294930875576,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,8333.333333333334,catapult,CLB,153,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,LUT,866,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,CLB,153,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,LUT,866,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,132,FF,383,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,756,FF,383,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,258,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,1208,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,258,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,1208,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,7692.307692307693,catapult,CLB,228,FF,390,catapult_fpga_latency
Throughput,7692.307692307693,catapult,LUT,1051,FF,390,catapult_fpga_latency
Throughput,7692.307692307693,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,7692.307692307693,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,7692.307692307693,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,327,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,1662,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,327,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,1662,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,7462.686567164179,catapult,CLB,316,FF,404,catapult_fpga_latency
Throughput,7462.686567164179,catapult,LUT,1577,FF,404,catapult_fpga_latency
Throughput,7462.686567164179,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,7462.686567164179,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,7462.686567164179,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,6451.612903225807,catapult,CLB,180,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,LUT,981,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,FF,481,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,DSP,3,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,BRAM,0,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,CLB,180,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,LUT,981,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,FF,481,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,DSP,3,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,BRAM,0,FF,481,catapult_fpga_latency
Throughput,6944.444444444444,catapult,CLB,157,FF,379,catapult_fpga_latency
Throughput,6944.444444444444,catapult,LUT,851,FF,379,catapult_fpga_latency
Throughput,6944.444444444444,catapult,FF,379,FF,379,catapult_fpga_latency
Throughput,6944.444444444444,catapult,DSP,3,FF,379,catapult_fpga_latency
Throughput,6944.444444444444,catapult,BRAM,0,FF,379,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,CLB,266,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,LUT,1394,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,FF,489,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,DSP,3,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,BRAM,0,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,CLB,266,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,LUT,1394,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,FF,489,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,DSP,3,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,BRAM,0,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,CLB,246,FF,386,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,LUT,1259,FF,386,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,FF,386,FF,386,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,DSP,3,FF,386,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,BRAM,0,FF,386,catapult_fpga_latency
Throughput,5291.005291005291,catapult,CLB,387,FF,502,catapult_fpga_latency
Throughput,5291.005291005291,catapult,LUT,1911,FF,502,catapult_fpga_latency
Throughput,5291.005291005291,catapult,FF,502,FF,502,catapult_fpga_latency
Throughput,5291.005291005291,catapult,DSP,3,FF,502,catapult_fpga_latency
Throughput,5291.005291005291,catapult,BRAM,0,FF,502,catapult_fpga_latency
Throughput,5780.346820809248,catapult,CLB,357,FF,502,catapult_fpga_latency
Throughput,5780.346820809248,catapult,LUT,1905,FF,502,catapult_fpga_latency
Throughput,5780.346820809248,catapult,FF,502,FF,502,catapult_fpga_latency
Throughput,5780.346820809248,catapult,DSP,3,FF,502,catapult_fpga_latency
Throughput,5780.346820809248,catapult,BRAM,0,FF,502,catapult_fpga_latency
Throughput,5847.953216374269,catapult,CLB,357,FF,400,catapult_fpga_latency
Throughput,5847.953216374269,catapult,LUT,1813,FF,400,catapult_fpga_latency
Throughput,5847.953216374269,catapult,FF,400,FF,400,catapult_fpga_latency
Throughput,5847.953216374269,catapult,DSP,3,FF,400,catapult_fpga_latency
Throughput,5847.953216374269,catapult,BRAM,0,FF,400,catapult_fpga_latency
Throughput,29411.764705882353,catapult,CLB,163,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,LUT,879,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,FF,351,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,DSP,1,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,CLB,163,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,LUT,879,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,FF,351,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,DSP,1,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,catapult_fpga_latency
Throughput,24390.243902439022,catapult,CLB,192,FF,389,catapult_fpga_latency
Throughput,24390.243902439022,catapult,LUT,1163,FF,389,catapult_fpga_latency
Throughput,24390.243902439022,catapult,FF,389,FF,389,catapult_fpga_latency
Throughput,24390.243902439022,catapult,DSP,2,FF,389,catapult_fpga_latency
Throughput,24390.243902439022,catapult,BRAM,0,FF,389,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,251,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,1331,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,343,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,1,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,251,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,1331,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,343,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,1,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,309,FF,408,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,1670,FF,408,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,408,FF,408,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,2,FF,408,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,408,catapult_fpga_latency
Throughput,26315.78947368421,catapult,CLB,390,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,DSP,1,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,CLB,390,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,DSP,1,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,24390.243902439022,catapult,CLB,457,FF,423,catapult_fpga_latency
Throughput,24390.243902439022,catapult,LUT,2389,FF,423,catapult_fpga_latency
Throughput,24390.243902439022,catapult,FF,423,FF,423,catapult_fpga_latency
Throughput,24390.243902439022,catapult,DSP,2,FF,423,catapult_fpga_latency
Throughput,24390.243902439022,catapult,BRAM,0,FF,423,catapult_fpga_latency
Throughput,7194.244604316547,catapult,CLB,141,FF,466,catapult_fpga_latency
Throughput,7194.244604316547,catapult,LUT,709,FF,466,catapult_fpga_latency
Throughput,7194.244604316547,catapult,FF,466,FF,466,catapult_fpga_latency
Throughput,7194.244604316547,catapult,DSP,1,FF,466,catapult_fpga_latency
Throughput,7194.244604316547,catapult,BRAM,0,FF,466,catapult_fpga_latency
Throughput,7407.407407407407,catapult,CLB,144,FF,466,catapult_fpga_latency
Throughput,7407.407407407407,catapult,LUT,706,FF,466,catapult_fpga_latency
Throughput,7407.407407407407,catapult,FF,466,FF,466,catapult_fpga_latency
Throughput,7407.407407407407,catapult,DSP,1,FF,466,catapult_fpga_latency
Throughput,7407.407407407407,catapult,BRAM,0,FF,466,catapult_fpga_latency
Throughput,6849.315068493151,catapult,CLB,115,FF,346,catapult_fpga_latency
Throughput,6849.315068493151,catapult,LUT,622,FF,346,catapult_fpga_latency
Throughput,6849.315068493151,catapult,FF,346,FF,346,catapult_fpga_latency
Throughput,6849.315068493151,catapult,DSP,1,FF,346,catapult_fpga_latency
Throughput,6849.315068493151,catapult,BRAM,0,FF,346,catapult_fpga_latency
Throughput,5263.157894736842,catapult,CLB,217,FF,475,catapult_fpga_latency
Throughput,5263.157894736842,catapult,LUT,999,FF,475,catapult_fpga_latency
Throughput,5263.157894736842,catapult,FF,475,FF,475,catapult_fpga_latency
Throughput,5263.157894736842,catapult,DSP,1,FF,475,catapult_fpga_latency
Throughput,5263.157894736842,catapult,BRAM,0,FF,475,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,CLB,205,FF,475,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,LUT,995,FF,475,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,FF,475,FF,475,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,DSP,1,FF,475,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,BRAM,0,FF,475,catapult_fpga_latency
Throughput,5434.782608695652,catapult,CLB,203,FF,353,catapult_fpga_latency
Throughput,5434.782608695652,catapult,LUT,837,FF,353,catapult_fpga_latency
Throughput,5434.782608695652,catapult,FF,353,FF,353,catapult_fpga_latency
Throughput,5434.782608695652,catapult,DSP,1,FF,353,catapult_fpga_latency
Throughput,5434.782608695652,catapult,BRAM,0,FF,353,catapult_fpga_latency
Throughput,5681.818181818182,catapult,CLB,329,FF,488,catapult_fpga_latency
Throughput,5681.818181818182,catapult,LUT,1449,FF,488,catapult_fpga_latency
Throughput,5681.818181818182,catapult,FF,488,FF,488,catapult_fpga_latency
Throughput,5681.818181818182,catapult,DSP,1,FF,488,catapult_fpga_latency
Throughput,5681.818181818182,catapult,BRAM,0,FF,488,catapult_fpga_latency
Throughput,4587.155963302752,catapult,CLB,279,FF,368,catapult_fpga_latency
Throughput,4587.155963302752,catapult,LUT,1382,FF,368,catapult_fpga_latency
Throughput,4587.155963302752,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,4587.155963302752,catapult,DSP,1,FF,368,catapult_fpga_latency
Throughput,4587.155963302752,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,8333.333333333334,catapult,CLB,153,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,LUT,866,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,CLB,153,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,LUT,866,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,132,FF,383,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,756,FF,383,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,258,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,1208,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,258,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,1208,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,7692.307692307693,catapult,CLB,228,FF,390,catapult_fpga_latency
Throughput,7692.307692307693,catapult,LUT,1051,FF,390,catapult_fpga_latency
Throughput,7692.307692307693,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,7692.307692307693,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,7692.307692307693,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,327,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,1662,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,327,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,1662,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,7462.686567164179,catapult,CLB,316,FF,404,catapult_fpga_latency
Throughput,7462.686567164179,catapult,LUT,1577,FF,404,catapult_fpga_latency
Throughput,7462.686567164179,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,7462.686567164179,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,7462.686567164179,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,6451.612903225807,catapult,CLB,180,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,LUT,981,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,FF,481,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,DSP,3,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,BRAM,0,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,CLB,180,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,LUT,981,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,FF,481,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,DSP,3,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,BRAM,0,FF,481,catapult_fpga_latency
Throughput,6944.444444444444,catapult,CLB,157,FF,379,catapult_fpga_latency
Throughput,6944.444444444444,catapult,LUT,851,FF,379,catapult_fpga_latency
Throughput,6944.444444444444,catapult,FF,379,FF,379,catapult_fpga_latency
Throughput,6944.444444444444,catapult,DSP,3,FF,379,catapult_fpga_latency
Throughput,6944.444444444444,catapult,BRAM,0,FF,379,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,CLB,266,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,LUT,1394,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,FF,489,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,DSP,3,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,BRAM,0,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,CLB,266,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,LUT,1394,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,FF,489,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,DSP,3,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,BRAM,0,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,CLB,246,FF,386,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,LUT,1259,FF,386,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,FF,386,FF,386,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,DSP,3,FF,386,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,BRAM,0,FF,386,catapult_fpga_latency
Throughput,5405.405405405406,catapult,CLB,392,FF,502,catapult_fpga_latency
Throughput,5405.405405405406,catapult,LUT,1911,FF,502,catapult_fpga_latency
Throughput,5405.405405405406,catapult,FF,502,FF,502,catapult_fpga_latency
Throughput,5405.405405405406,catapult,DSP,3,FF,502,catapult_fpga_latency
Throughput,5405.405405405406,catapult,BRAM,0,FF,502,catapult_fpga_latency
Throughput,5780.346820809248,catapult,CLB,357,FF,502,catapult_fpga_latency
Throughput,5780.346820809248,catapult,LUT,1905,FF,502,catapult_fpga_latency
Throughput,5780.346820809248,catapult,FF,502,FF,502,catapult_fpga_latency
Throughput,5780.346820809248,catapult,DSP,3,FF,502,catapult_fpga_latency
Throughput,5780.346820809248,catapult,BRAM,0,FF,502,catapult_fpga_latency
Throughput,5847.953216374269,catapult,CLB,357,FF,400,catapult_fpga_latency
Throughput,5847.953216374269,catapult,LUT,1813,FF,400,catapult_fpga_latency
Throughput,5847.953216374269,catapult,FF,400,FF,400,catapult_fpga_latency
Throughput,5847.953216374269,catapult,DSP,3,FF,400,catapult_fpga_latency
Throughput,5847.953216374269,catapult,BRAM,0,FF,400,catapult_fpga_latency
Throughput,29411.764705882353,catapult,CLB,163,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,LUT,879,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,FF,351,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,DSP,1,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,CLB,163,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,LUT,879,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,FF,351,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,DSP,1,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,catapult_fpga_latency
Throughput,24390.243902439022,catapult,CLB,192,FF,389,catapult_fpga_latency
Throughput,24390.243902439022,catapult,LUT,1163,FF,389,catapult_fpga_latency
Throughput,24390.243902439022,catapult,FF,389,FF,389,catapult_fpga_latency
Throughput,24390.243902439022,catapult,DSP,2,FF,389,catapult_fpga_latency
Throughput,24390.243902439022,catapult,BRAM,0,FF,389,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,251,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,1331,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,343,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,1,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,251,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,1331,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,343,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,1,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,309,FF,408,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,1670,FF,408,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,408,FF,408,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,2,FF,408,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,408,catapult_fpga_latency
Throughput,26315.78947368421,catapult,CLB,390,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,DSP,1,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,CLB,390,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,DSP,1,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,24390.243902439022,catapult,CLB,457,FF,423,catapult_fpga_latency
Throughput,24390.243902439022,catapult,LUT,2389,FF,423,catapult_fpga_latency
Throughput,24390.243902439022,catapult,FF,423,FF,423,catapult_fpga_latency
Throughput,24390.243902439022,catapult,DSP,2,FF,423,catapult_fpga_latency
Throughput,24390.243902439022,catapult,BRAM,0,FF,423,catapult_fpga_latency
Throughput,7194.244604316547,catapult,CLB,141,FF,466,catapult_fpga_latency
Throughput,7194.244604316547,catapult,LUT,709,FF,466,catapult_fpga_latency
Throughput,7194.244604316547,catapult,FF,466,FF,466,catapult_fpga_latency
Throughput,7194.244604316547,catapult,DSP,1,FF,466,catapult_fpga_latency
Throughput,7194.244604316547,catapult,BRAM,0,FF,466,catapult_fpga_latency
Throughput,7407.407407407407,catapult,CLB,144,FF,466,catapult_fpga_latency
Throughput,7407.407407407407,catapult,LUT,706,FF,466,catapult_fpga_latency
Throughput,7407.407407407407,catapult,FF,466,FF,466,catapult_fpga_latency
Throughput,7407.407407407407,catapult,DSP,1,FF,466,catapult_fpga_latency
Throughput,7407.407407407407,catapult,BRAM,0,FF,466,catapult_fpga_latency
Throughput,6849.315068493151,catapult,CLB,115,FF,346,catapult_fpga_latency
Throughput,6849.315068493151,catapult,LUT,622,FF,346,catapult_fpga_latency
Throughput,6849.315068493151,catapult,FF,346,FF,346,catapult_fpga_latency
Throughput,6849.315068493151,catapult,DSP,1,FF,346,catapult_fpga_latency
Throughput,6849.315068493151,catapult,BRAM,0,FF,346,catapult_fpga_latency
Throughput,5263.157894736842,catapult,CLB,217,FF,475,catapult_fpga_latency
Throughput,5263.157894736842,catapult,LUT,999,FF,475,catapult_fpga_latency
Throughput,5263.157894736842,catapult,FF,475,FF,475,catapult_fpga_latency
Throughput,5263.157894736842,catapult,DSP,1,FF,475,catapult_fpga_latency
Throughput,5263.157894736842,catapult,BRAM,0,FF,475,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,CLB,205,FF,475,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,LUT,995,FF,475,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,FF,475,FF,475,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,DSP,1,FF,475,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,BRAM,0,FF,475,catapult_fpga_latency
Throughput,5434.782608695652,catapult,CLB,203,FF,353,catapult_fpga_latency
Throughput,5434.782608695652,catapult,LUT,837,FF,353,catapult_fpga_latency
Throughput,5434.782608695652,catapult,FF,353,FF,353,catapult_fpga_latency
Throughput,5434.782608695652,catapult,DSP,1,FF,353,catapult_fpga_latency
Throughput,5434.782608695652,catapult,BRAM,0,FF,353,catapult_fpga_latency
Throughput,5319.148936170213,catapult,CLB,334,FF,488,catapult_fpga_latency
Throughput,5319.148936170213,catapult,LUT,1452,FF,488,catapult_fpga_latency
Throughput,5319.148936170213,catapult,FF,488,FF,488,catapult_fpga_latency
Throughput,5319.148936170213,catapult,DSP,1,FF,488,catapult_fpga_latency
Throughput,5319.148936170213,catapult,BRAM,0,FF,488,catapult_fpga_latency
Throughput,5681.818181818182,catapult,CLB,329,FF,488,catapult_fpga_latency
Throughput,5681.818181818182,catapult,LUT,1449,FF,488,catapult_fpga_latency
Throughput,5681.818181818182,catapult,FF,488,FF,488,catapult_fpga_latency
Throughput,5681.818181818182,catapult,DSP,1,FF,488,catapult_fpga_latency
Throughput,5681.818181818182,catapult,BRAM,0,FF,488,catapult_fpga_latency
Throughput,4608.294930875576,catapult,CLB,288,FF,368,catapult_fpga_latency
Throughput,4608.294930875576,catapult,LUT,1382,FF,368,catapult_fpga_latency
Throughput,4608.294930875576,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,4608.294930875576,catapult,DSP,1,FF,368,catapult_fpga_latency
Throughput,4608.294930875576,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,8333.333333333334,catapult,CLB,153,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,LUT,866,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,CLB,153,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,LUT,866,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,132,FF,383,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,756,FF,383,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,258,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,1208,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,258,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,1208,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,7692.307692307693,catapult,CLB,228,FF,390,catapult_fpga_latency
Throughput,7692.307692307693,catapult,LUT,1051,FF,390,catapult_fpga_latency
Throughput,7692.307692307693,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,7692.307692307693,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,7692.307692307693,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,327,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,1662,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,327,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,1662,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,7462.686567164179,catapult,CLB,316,FF,404,catapult_fpga_latency
Throughput,7462.686567164179,catapult,LUT,1577,FF,404,catapult_fpga_latency
Throughput,7462.686567164179,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,7462.686567164179,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,7462.686567164179,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,6451.612903225807,catapult,CLB,180,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,LUT,981,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,FF,481,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,DSP,3,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,BRAM,0,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,CLB,180,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,LUT,981,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,FF,481,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,DSP,3,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,BRAM,0,FF,481,catapult_fpga_latency
Throughput,6944.444444444444,catapult,CLB,157,FF,379,catapult_fpga_latency
Throughput,6944.444444444444,catapult,LUT,851,FF,379,catapult_fpga_latency
Throughput,6944.444444444444,catapult,FF,379,FF,379,catapult_fpga_latency
Throughput,6944.444444444444,catapult,DSP,3,FF,379,catapult_fpga_latency
Throughput,6944.444444444444,catapult,BRAM,0,FF,379,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,CLB,266,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,LUT,1394,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,FF,489,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,DSP,3,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,BRAM,0,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,CLB,266,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,LUT,1394,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,FF,489,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,DSP,3,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,BRAM,0,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,CLB,246,FF,386,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,LUT,1259,FF,386,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,FF,386,FF,386,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,DSP,3,FF,386,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,BRAM,0,FF,386,catapult_fpga_latency
Throughput,5405.405405405406,catapult,CLB,392,FF,502,catapult_fpga_latency
Throughput,5405.405405405406,catapult,LUT,1911,FF,502,catapult_fpga_latency
Throughput,5405.405405405406,catapult,FF,502,FF,502,catapult_fpga_latency
Throughput,5405.405405405406,catapult,DSP,3,FF,502,catapult_fpga_latency
Throughput,5405.405405405406,catapult,BRAM,0,FF,502,catapult_fpga_latency
Throughput,5780.346820809248,catapult,CLB,357,FF,502,catapult_fpga_latency
Throughput,5780.346820809248,catapult,LUT,1905,FF,502,catapult_fpga_latency
Throughput,5780.346820809248,catapult,FF,502,FF,502,catapult_fpga_latency
Throughput,5780.346820809248,catapult,DSP,3,FF,502,catapult_fpga_latency
Throughput,5780.346820809248,catapult,BRAM,0,FF,502,catapult_fpga_latency
Throughput,5847.953216374269,catapult,CLB,357,FF,400,catapult_fpga_latency
Throughput,5847.953216374269,catapult,LUT,1813,FF,400,catapult_fpga_latency
Throughput,5847.953216374269,catapult,FF,400,FF,400,catapult_fpga_latency
Throughput,5847.953216374269,catapult,DSP,3,FF,400,catapult_fpga_latency
Throughput,5847.953216374269,catapult,BRAM,0,FF,400,catapult_fpga_latency
Throughput,29411.764705882353,catapult,CLB,163,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,LUT,879,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,FF,351,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,DSP,1,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,CLB,163,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,LUT,879,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,FF,351,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,DSP,1,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,catapult_fpga_latency
Throughput,24390.243902439022,catapult,CLB,192,FF,389,catapult_fpga_latency
Throughput,24390.243902439022,catapult,LUT,1163,FF,389,catapult_fpga_latency
Throughput,24390.243902439022,catapult,FF,389,FF,389,catapult_fpga_latency
Throughput,24390.243902439022,catapult,DSP,2,FF,389,catapult_fpga_latency
Throughput,24390.243902439022,catapult,BRAM,0,FF,389,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,251,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,1331,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,343,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,1,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,251,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,1331,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,343,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,1,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,309,FF,408,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,1670,FF,408,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,408,FF,408,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,2,FF,408,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,408,catapult_fpga_latency
Throughput,26315.78947368421,catapult,CLB,390,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,DSP,1,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,CLB,390,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,DSP,1,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,24390.243902439022,catapult,CLB,457,FF,423,catapult_fpga_latency
Throughput,24390.243902439022,catapult,LUT,2389,FF,423,catapult_fpga_latency
Throughput,24390.243902439022,catapult,FF,423,FF,423,catapult_fpga_latency
Throughput,24390.243902439022,catapult,DSP,2,FF,423,catapult_fpga_latency
Throughput,24390.243902439022,catapult,BRAM,0,FF,423,catapult_fpga_latency
Throughput,7352.941176470588,catapult,CLB,152,FF,466,catapult_fpga_latency
Throughput,7352.941176470588,catapult,LUT,706,FF,466,catapult_fpga_latency
Throughput,7352.941176470588,catapult,FF,466,FF,466,catapult_fpga_latency
Throughput,7352.941176470588,catapult,DSP,1,FF,466,catapult_fpga_latency
Throughput,7352.941176470588,catapult,BRAM,0,FF,466,catapult_fpga_latency
Throughput,6849.315068493151,catapult,CLB,115,FF,346,catapult_fpga_latency
Throughput,6849.315068493151,catapult,LUT,622,FF,346,catapult_fpga_latency
Throughput,6849.315068493151,catapult,FF,346,FF,346,catapult_fpga_latency
Throughput,6849.315068493151,catapult,DSP,1,FF,346,catapult_fpga_latency
Throughput,6849.315068493151,catapult,BRAM,0,FF,346,catapult_fpga_latency
Throughput,5263.157894736842,catapult,CLB,217,FF,475,catapult_fpga_latency
Throughput,5263.157894736842,catapult,LUT,999,FF,475,catapult_fpga_latency
Throughput,5263.157894736842,catapult,FF,475,FF,475,catapult_fpga_latency
Throughput,5263.157894736842,catapult,DSP,1,FF,475,catapult_fpga_latency
Throughput,5263.157894736842,catapult,BRAM,0,FF,475,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,CLB,205,FF,475,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,LUT,995,FF,475,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,FF,475,FF,475,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,DSP,1,FF,475,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,BRAM,0,FF,475,catapult_fpga_latency
Throughput,5434.782608695652,catapult,CLB,203,FF,353,catapult_fpga_latency
Throughput,5434.782608695652,catapult,LUT,837,FF,353,catapult_fpga_latency
Throughput,5434.782608695652,catapult,FF,353,FF,353,catapult_fpga_latency
Throughput,5434.782608695652,catapult,DSP,1,FF,353,catapult_fpga_latency
Throughput,5434.782608695652,catapult,BRAM,0,FF,353,catapult_fpga_latency
Throughput,5319.148936170213,catapult,CLB,334,FF,488,catapult_fpga_latency
Throughput,5319.148936170213,catapult,LUT,1452,FF,488,catapult_fpga_latency
Throughput,5319.148936170213,catapult,FF,488,FF,488,catapult_fpga_latency
Throughput,5319.148936170213,catapult,DSP,1,FF,488,catapult_fpga_latency
Throughput,5319.148936170213,catapult,BRAM,0,FF,488,catapult_fpga_latency
Throughput,5681.818181818182,catapult,CLB,329,FF,488,catapult_fpga_latency
Throughput,5681.818181818182,catapult,LUT,1449,FF,488,catapult_fpga_latency
Throughput,5681.818181818182,catapult,FF,488,FF,488,catapult_fpga_latency
Throughput,5681.818181818182,catapult,DSP,1,FF,488,catapult_fpga_latency
Throughput,5681.818181818182,catapult,BRAM,0,FF,488,catapult_fpga_latency
Throughput,4608.294930875576,catapult,CLB,288,FF,368,catapult_fpga_latency
Throughput,4608.294930875576,catapult,LUT,1382,FF,368,catapult_fpga_latency
Throughput,4608.294930875576,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,4608.294930875576,catapult,DSP,1,FF,368,catapult_fpga_latency
Throughput,4608.294930875576,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,8333.333333333334,catapult,CLB,153,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,LUT,866,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,CLB,153,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,LUT,866,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,132,FF,383,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,756,FF,383,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,258,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,1208,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,258,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,1208,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,7692.307692307693,catapult,CLB,228,FF,390,catapult_fpga_latency
Throughput,7692.307692307693,catapult,LUT,1051,FF,390,catapult_fpga_latency
Throughput,7692.307692307693,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,7692.307692307693,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,7692.307692307693,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,327,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,1662,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,327,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,1662,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,7462.686567164179,catapult,CLB,316,FF,404,catapult_fpga_latency
Throughput,7462.686567164179,catapult,LUT,1577,FF,404,catapult_fpga_latency
Throughput,7462.686567164179,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,7462.686567164179,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,7462.686567164179,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,6451.612903225807,catapult,CLB,180,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,LUT,981,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,FF,481,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,DSP,3,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,BRAM,0,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,CLB,180,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,LUT,981,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,FF,481,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,DSP,3,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,BRAM,0,FF,481,catapult_fpga_latency
Throughput,6944.444444444444,catapult,CLB,157,FF,379,catapult_fpga_latency
Throughput,6944.444444444444,catapult,LUT,851,FF,379,catapult_fpga_latency
Throughput,6944.444444444444,catapult,FF,379,FF,379,catapult_fpga_latency
Throughput,6944.444444444444,catapult,DSP,3,FF,379,catapult_fpga_latency
Throughput,6944.444444444444,catapult,BRAM,0,FF,379,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,CLB,266,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,LUT,1394,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,FF,489,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,DSP,3,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,BRAM,0,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,CLB,266,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,LUT,1394,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,FF,489,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,DSP,3,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,BRAM,0,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,CLB,246,FF,386,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,LUT,1259,FF,386,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,FF,386,FF,386,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,DSP,3,FF,386,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,BRAM,0,FF,386,catapult_fpga_latency
Throughput,5405.405405405406,catapult,CLB,392,FF,502,catapult_fpga_latency
Throughput,5405.405405405406,catapult,LUT,1911,FF,502,catapult_fpga_latency
Throughput,5405.405405405406,catapult,FF,502,FF,502,catapult_fpga_latency
Throughput,5405.405405405406,catapult,DSP,3,FF,502,catapult_fpga_latency
Throughput,5405.405405405406,catapult,BRAM,0,FF,502,catapult_fpga_latency
Throughput,5780.346820809248,catapult,CLB,357,FF,502,catapult_fpga_latency
Throughput,5780.346820809248,catapult,LUT,1905,FF,502,catapult_fpga_latency
Throughput,5780.346820809248,catapult,FF,502,FF,502,catapult_fpga_latency
Throughput,5780.346820809248,catapult,DSP,3,FF,502,catapult_fpga_latency
Throughput,5780.346820809248,catapult,BRAM,0,FF,502,catapult_fpga_latency
Throughput,5847.953216374269,catapult,CLB,357,FF,400,catapult_fpga_latency
Throughput,5847.953216374269,catapult,LUT,1813,FF,400,catapult_fpga_latency
Throughput,5847.953216374269,catapult,FF,400,FF,400,catapult_fpga_latency
Throughput,5847.953216374269,catapult,DSP,3,FF,400,catapult_fpga_latency
Throughput,5847.953216374269,catapult,BRAM,0,FF,400,catapult_fpga_latency
Throughput,29411.764705882353,catapult,CLB,163,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,LUT,879,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,FF,351,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,DSP,1,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,CLB,163,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,LUT,879,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,FF,351,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,DSP,1,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,catapult_fpga_latency
Throughput,24390.243902439022,catapult,CLB,192,FF,389,catapult_fpga_latency
Throughput,24390.243902439022,catapult,LUT,1163,FF,389,catapult_fpga_latency
Throughput,24390.243902439022,catapult,FF,389,FF,389,catapult_fpga_latency
Throughput,24390.243902439022,catapult,DSP,2,FF,389,catapult_fpga_latency
Throughput,24390.243902439022,catapult,BRAM,0,FF,389,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,251,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,1331,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,343,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,1,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,251,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,1331,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,343,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,1,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,309,FF,408,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,1670,FF,408,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,408,FF,408,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,2,FF,408,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,408,catapult_fpga_latency
Throughput,26315.78947368421,catapult,CLB,390,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,DSP,1,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,CLB,390,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,DSP,1,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,24390.243902439022,catapult,CLB,457,FF,423,catapult_fpga_latency
Throughput,24390.243902439022,catapult,LUT,2389,FF,423,catapult_fpga_latency
Throughput,24390.243902439022,catapult,FF,423,FF,423,catapult_fpga_latency
Throughput,24390.243902439022,catapult,DSP,2,FF,423,catapult_fpga_latency
Throughput,24390.243902439022,catapult,BRAM,0,FF,423,catapult_fpga_latency
Throughput,2732.24043715847,catapult,CLB,119,FF,434,catapult_fpga_latency
Throughput,2732.24043715847,catapult,LUT,572,FF,434,catapult_fpga_latency
Throughput,2732.24043715847,catapult,FF,434,FF,434,catapult_fpga_latency
Throughput,2732.24043715847,catapult,DSP,1,FF,434,catapult_fpga_latency
Throughput,2732.24043715847,catapult,BRAM,0,FF,434,catapult_fpga_latency
Throughput,2717.391304347826,catapult,CLB,113,FF,434,catapult_fpga_latency
Throughput,2717.391304347826,catapult,LUT,572,FF,434,catapult_fpga_latency
Throughput,2717.391304347826,catapult,FF,434,FF,434,catapult_fpga_latency
Throughput,2717.391304347826,catapult,DSP,1,FF,434,catapult_fpga_latency
Throughput,2717.391304347826,catapult,BRAM,0,FF,434,catapult_fpga_latency
Throughput,2610.9660574412533,catapult,CLB,93,FF,314,catapult_fpga_latency
Throughput,2610.9660574412533,catapult,LUT,441,FF,314,catapult_fpga_latency
Throughput,2610.9660574412533,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,2610.9660574412533,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,2610.9660574412533,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,2610.9660574412533,catapult,CLB,93,FF,314,catapult_fpga_latency
Throughput,2610.9660574412533,catapult,LUT,441,FF,314,catapult_fpga_latency
Throughput,2610.9660574412533,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,2610.9660574412533,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,2610.9660574412533,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,2283.10502283105,catapult,CLB,178,FF,444,catapult_fpga_latency
Throughput,2283.10502283105,catapult,LUT,755,FF,444,catapult_fpga_latency
Throughput,2283.10502283105,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,2283.10502283105,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,2283.10502283105,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,2336.448598130841,catapult,CLB,171,FF,444,catapult_fpga_latency
Throughput,2336.448598130841,catapult,LUT,739,FF,444,catapult_fpga_latency
Throughput,2336.448598130841,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,2336.448598130841,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,2336.448598130841,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,2747.252747252747,catapult,CLB,131,FF,322,catapult_fpga_latency
Throughput,2747.252747252747,catapult,LUT,595,FF,322,catapult_fpga_latency
Throughput,2747.252747252747,catapult,FF,322,FF,322,catapult_fpga_latency
Throughput,2747.252747252747,catapult,DSP,1,FF,322,catapult_fpga_latency
Throughput,2747.252747252747,catapult,BRAM,0,FF,322,catapult_fpga_latency
Throughput,2747.252747252747,catapult,CLB,131,FF,322,catapult_fpga_latency
Throughput,2747.252747252747,catapult,LUT,595,FF,322,catapult_fpga_latency
Throughput,2747.252747252747,catapult,FF,322,FF,322,catapult_fpga_latency
Throughput,2747.252747252747,catapult,DSP,1,FF,322,catapult_fpga_latency
Throughput,2747.252747252747,catapult,BRAM,0,FF,322,catapult_fpga_latency
Throughput,1773.0496453900707,catapult,CLB,236,FF,460,catapult_fpga_latency
Throughput,1773.0496453900707,catapult,LUT,1014,FF,460,catapult_fpga_latency
Throughput,1773.0496453900707,catapult,FF,460,FF,460,catapult_fpga_latency
Throughput,1773.0496453900707,catapult,DSP,1,FF,460,catapult_fpga_latency
Throughput,1773.0496453900707,catapult,BRAM,0,FF,460,catapult_fpga_latency
Throughput,1960.7843137254902,catapult,CLB,262,FF,460,catapult_fpga_latency
Throughput,1960.7843137254902,catapult,LUT,1014,FF,460,catapult_fpga_latency
Throughput,1960.7843137254902,catapult,FF,460,FF,460,catapult_fpga_latency
Throughput,1960.7843137254902,catapult,DSP,1,FF,460,catapult_fpga_latency
Throughput,1960.7843137254902,catapult,BRAM,0,FF,460,catapult_fpga_latency
Throughput,1964.6365422396857,catapult,CLB,193,FF,337,catapult_fpga_latency
Throughput,1964.6365422396857,catapult,LUT,840,FF,337,catapult_fpga_latency
Throughput,1964.6365422396857,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,1964.6365422396857,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,1964.6365422396857,catapult,BRAM,0,FF,337,catapult_fpga_latency
Throughput,1964.6365422396857,catapult,CLB,193,FF,337,catapult_fpga_latency
Throughput,1964.6365422396857,catapult,LUT,840,FF,337,catapult_fpga_latency
Throughput,1964.6365422396857,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,1964.6365422396857,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,1964.6365422396857,catapult,BRAM,0,FF,337,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,CLB,110,FF,326,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,LUT,570,FF,326,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,CLB,110,FF,326,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,LUT,570,FF,326,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,3636.363636363636,catapult,CLB,125,FF,326,catapult_fpga_latency
Throughput,3636.363636363636,catapult,LUT,586,FF,326,catapult_fpga_latency
Throughput,3636.363636363636,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,3636.363636363636,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,3636.363636363636,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,3636.363636363636,catapult,CLB,125,FF,326,catapult_fpga_latency
Throughput,3636.363636363636,catapult,LUT,586,FF,326,catapult_fpga_latency
Throughput,3636.363636363636,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,3636.363636363636,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,3636.363636363636,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,CLB,151,FF,333,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,LUT,770,FF,333,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,CLB,151,FF,333,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,LUT,770,FF,333,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,3311.258278145695,catapult,CLB,166,FF,333,catapult_fpga_latency
Throughput,3311.258278145695,catapult,LUT,733,FF,333,catapult_fpga_latency
Throughput,3311.258278145695,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,3311.258278145695,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,3311.258278145695,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,3311.258278145695,catapult,CLB,166,FF,333,catapult_fpga_latency
Throughput,3311.258278145695,catapult,LUT,733,FF,333,catapult_fpga_latency
Throughput,3311.258278145695,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,3311.258278145695,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,3311.258278145695,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,3236.245954692557,catapult,CLB,199,FF,347,catapult_fpga_latency
Throughput,3236.245954692557,catapult,LUT,1054,FF,347,catapult_fpga_latency
Throughput,3236.245954692557,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,3236.245954692557,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,3236.245954692557,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,3236.245954692557,catapult,CLB,199,FF,347,catapult_fpga_latency
Throughput,3236.245954692557,catapult,LUT,1054,FF,347,catapult_fpga_latency
Throughput,3236.245954692557,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,3236.245954692557,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,3236.245954692557,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,2941.176470588235,catapult,CLB,202,FF,347,catapult_fpga_latency
Throughput,2941.176470588235,catapult,LUT,1033,FF,347,catapult_fpga_latency
Throughput,2941.176470588235,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,2941.176470588235,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,2941.176470588235,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,2941.176470588235,catapult,CLB,202,FF,347,catapult_fpga_latency
Throughput,2941.176470588235,catapult,LUT,1033,FF,347,catapult_fpga_latency
Throughput,2941.176470588235,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,2941.176470588235,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,2941.176470588235,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,CLB,164,FF,415,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,LUT,803,FF,415,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,FF,415,FF,415,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,DSP,3,FF,415,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,BRAM,0,FF,415,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,CLB,164,FF,415,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,LUT,803,FF,415,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,FF,415,FF,415,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,DSP,3,FF,415,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,BRAM,0,FF,415,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,CLB,128,FF,313,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,LUT,695,FF,313,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,DSP,3,FF,313,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,CLB,128,FF,313,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,LUT,695,FF,313,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,DSP,3,FF,313,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,CLB,235,FF,422,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,LUT,1203,FF,422,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,FF,422,FF,422,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,DSP,3,FF,422,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,BRAM,0,FF,422,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,CLB,235,FF,422,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,LUT,1203,FF,422,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,FF,422,FF,422,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,DSP,3,FF,422,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,BRAM,0,FF,422,catapult_fpga_latency
Throughput,3759.398496240601,catapult,CLB,213,FF,320,catapult_fpga_latency
Throughput,3759.398496240601,catapult,LUT,1019,FF,320,catapult_fpga_latency
Throughput,3759.398496240601,catapult,FF,320,FF,320,catapult_fpga_latency
Throughput,3759.398496240601,catapult,DSP,3,FF,320,catapult_fpga_latency
Throughput,3759.398496240601,catapult,BRAM,0,FF,320,catapult_fpga_latency
Throughput,3759.398496240601,catapult,CLB,213,FF,320,catapult_fpga_latency
Throughput,3759.398496240601,catapult,LUT,1019,FF,320,catapult_fpga_latency
Throughput,3759.398496240601,catapult,FF,320,FF,320,catapult_fpga_latency
Throughput,3759.398496240601,catapult,DSP,3,FF,320,catapult_fpga_latency
Throughput,3759.398496240601,catapult,BRAM,0,FF,320,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,CLB,282,FF,436,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,LUT,1451,FF,436,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,FF,436,FF,436,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,DSP,3,FF,436,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,BRAM,0,FF,436,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,CLB,303,FF,436,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,LUT,1450,FF,436,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,FF,436,FF,436,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,DSP,3,FF,436,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,BRAM,0,FF,436,catapult_fpga_latency
Throughput,3401.360544217687,catapult,CLB,284,FF,334,catapult_fpga_latency
Throughput,3401.360544217687,catapult,LUT,1360,FF,334,catapult_fpga_latency
Throughput,3401.360544217687,catapult,FF,334,FF,334,catapult_fpga_latency
Throughput,3401.360544217687,catapult,DSP,3,FF,334,catapult_fpga_latency
Throughput,3401.360544217687,catapult,BRAM,0,FF,334,catapult_fpga_latency
Throughput,3401.360544217687,catapult,CLB,284,FF,334,catapult_fpga_latency
Throughput,3401.360544217687,catapult,LUT,1360,FF,334,catapult_fpga_latency
Throughput,3401.360544217687,catapult,FF,334,FF,334,catapult_fpga_latency
Throughput,3401.360544217687,catapult,DSP,3,FF,334,catapult_fpga_latency
Throughput,3401.360544217687,catapult,BRAM,0,FF,334,catapult_fpga_latency
Throughput,5747.126436781609,catapult,CLB,91,FF,213,catapult_fpga_latency
Throughput,5747.126436781609,catapult,LUT,536,FF,213,catapult_fpga_latency
Throughput,5747.126436781609,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,5747.126436781609,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,5747.126436781609,catapult,BRAM,0,FF,213,catapult_fpga_latency
Throughput,5747.126436781609,catapult,CLB,91,FF,213,catapult_fpga_latency
Throughput,5747.126436781609,catapult,LUT,536,FF,213,catapult_fpga_latency
Throughput,5747.126436781609,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,5747.126436781609,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,5747.126436781609,catapult,BRAM,0,FF,213,catapult_fpga_latency
Throughput,5952.380952380952,catapult,CLB,117,FF,274,catapult_fpga_latency
Throughput,5952.380952380952,catapult,LUT,684,FF,274,catapult_fpga_latency
Throughput,5952.380952380952,catapult,FF,274,FF,274,catapult_fpga_latency
Throughput,5952.380952380952,catapult,DSP,2,FF,274,catapult_fpga_latency
Throughput,5952.380952380952,catapult,BRAM,0,FF,274,catapult_fpga_latency
Throughput,5952.380952380952,catapult,CLB,117,FF,274,catapult_fpga_latency
Throughput,5952.380952380952,catapult,LUT,684,FF,274,catapult_fpga_latency
Throughput,5952.380952380952,catapult,FF,274,FF,274,catapult_fpga_latency
Throughput,5952.380952380952,catapult,DSP,2,FF,274,catapult_fpga_latency
Throughput,5952.380952380952,catapult,BRAM,0,FF,274,catapult_fpga_latency
Throughput,5952.380952380952,catapult,CLB,150,FF,248,catapult_fpga_latency
Throughput,5952.380952380952,catapult,LUT,753,FF,248,catapult_fpga_latency
Throughput,5952.380952380952,catapult,FF,248,FF,248,catapult_fpga_latency
Throughput,5952.380952380952,catapult,DSP,1,FF,248,catapult_fpga_latency
Throughput,5952.380952380952,catapult,BRAM,0,FF,248,catapult_fpga_latency
Throughput,5952.380952380952,catapult,CLB,150,FF,248,catapult_fpga_latency
Throughput,5952.380952380952,catapult,LUT,753,FF,248,catapult_fpga_latency
Throughput,5952.380952380952,catapult,FF,248,FF,248,catapult_fpga_latency
Throughput,5952.380952380952,catapult,DSP,1,FF,248,catapult_fpga_latency
Throughput,5952.380952380952,catapult,BRAM,0,FF,248,catapult_fpga_latency
Throughput,5649.717514124294,catapult,CLB,207,FF,293,catapult_fpga_latency
Throughput,5649.717514124294,catapult,LUT,999,FF,293,catapult_fpga_latency
Throughput,5649.717514124294,catapult,FF,293,FF,293,catapult_fpga_latency
Throughput,5649.717514124294,catapult,DSP,2,FF,293,catapult_fpga_latency
Throughput,5649.717514124294,catapult,BRAM,0,FF,293,catapult_fpga_latency
Throughput,5649.717514124294,catapult,CLB,207,FF,293,catapult_fpga_latency
Throughput,5649.717514124294,catapult,LUT,999,FF,293,catapult_fpga_latency
Throughput,5649.717514124294,catapult,FF,293,FF,293,catapult_fpga_latency
Throughput,5649.717514124294,catapult,DSP,2,FF,293,catapult_fpga_latency
Throughput,5649.717514124294,catapult,BRAM,0,FF,293,catapult_fpga_latency
Throughput,4784.688995215311,catapult,CLB,222,FF,270,catapult_fpga_latency
Throughput,4784.688995215311,catapult,LUT,1187,FF,270,catapult_fpga_latency
Throughput,4784.688995215311,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,4784.688995215311,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,4784.688995215311,catapult,BRAM,0,FF,270,catapult_fpga_latency
Throughput,4784.688995215311,catapult,CLB,222,FF,270,catapult_fpga_latency
Throughput,4784.688995215311,catapult,LUT,1187,FF,270,catapult_fpga_latency
Throughput,4784.688995215311,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,4784.688995215311,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,4784.688995215311,catapult,BRAM,0,FF,270,catapult_fpga_latency
Throughput,5000.0,catapult,CLB,226,FF,313,catapult_fpga_latency
Throughput,5000.0,catapult,LUT,1321,FF,313,catapult_fpga_latency
Throughput,5000.0,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,5000.0,catapult,DSP,2,FF,313,catapult_fpga_latency
Throughput,5000.0,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,5000.0,catapult,CLB,226,FF,313,catapult_fpga_latency
Throughput,5000.0,catapult,LUT,1321,FF,313,catapult_fpga_latency
Throughput,5000.0,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,5000.0,catapult,DSP,2,FF,313,catapult_fpga_latency
Throughput,5000.0,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,2732.24043715847,catapult,CLB,119,FF,434,catapult_fpga_latency
Throughput,2732.24043715847,catapult,LUT,572,FF,434,catapult_fpga_latency
Throughput,2732.24043715847,catapult,FF,434,FF,434,catapult_fpga_latency
Throughput,2732.24043715847,catapult,DSP,1,FF,434,catapult_fpga_latency
Throughput,2732.24043715847,catapult,BRAM,0,FF,434,catapult_fpga_latency
Throughput,2717.391304347826,catapult,CLB,113,FF,434,catapult_fpga_latency
Throughput,2717.391304347826,catapult,LUT,572,FF,434,catapult_fpga_latency
Throughput,2717.391304347826,catapult,FF,434,FF,434,catapult_fpga_latency
Throughput,2717.391304347826,catapult,DSP,1,FF,434,catapult_fpga_latency
Throughput,2717.391304347826,catapult,BRAM,0,FF,434,catapult_fpga_latency
Throughput,2610.9660574412533,catapult,CLB,93,FF,314,catapult_fpga_latency
Throughput,2610.9660574412533,catapult,LUT,441,FF,314,catapult_fpga_latency
Throughput,2610.9660574412533,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,2610.9660574412533,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,2610.9660574412533,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,2610.9660574412533,catapult,CLB,93,FF,314,catapult_fpga_latency
Throughput,2610.9660574412533,catapult,LUT,441,FF,314,catapult_fpga_latency
Throughput,2610.9660574412533,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,2610.9660574412533,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,2610.9660574412533,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,2283.10502283105,catapult,CLB,178,FF,444,catapult_fpga_latency
Throughput,2283.10502283105,catapult,LUT,755,FF,444,catapult_fpga_latency
Throughput,2283.10502283105,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,2283.10502283105,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,2283.10502283105,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,2336.448598130841,catapult,CLB,171,FF,444,catapult_fpga_latency
Throughput,2336.448598130841,catapult,LUT,739,FF,444,catapult_fpga_latency
Throughput,2336.448598130841,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,2336.448598130841,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,2336.448598130841,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,2747.252747252747,catapult,CLB,131,FF,322,catapult_fpga_latency
Throughput,2747.252747252747,catapult,LUT,595,FF,322,catapult_fpga_latency
Throughput,2747.252747252747,catapult,FF,322,FF,322,catapult_fpga_latency
Throughput,2747.252747252747,catapult,DSP,1,FF,322,catapult_fpga_latency
Throughput,2747.252747252747,catapult,BRAM,0,FF,322,catapult_fpga_latency
Throughput,2747.252747252747,catapult,CLB,131,FF,322,catapult_fpga_latency
Throughput,2747.252747252747,catapult,LUT,595,FF,322,catapult_fpga_latency
Throughput,2747.252747252747,catapult,FF,322,FF,322,catapult_fpga_latency
Throughput,2747.252747252747,catapult,DSP,1,FF,322,catapult_fpga_latency
Throughput,2747.252747252747,catapult,BRAM,0,FF,322,catapult_fpga_latency
Throughput,1773.0496453900707,catapult,CLB,236,FF,460,catapult_fpga_latency
Throughput,1773.0496453900707,catapult,LUT,1014,FF,460,catapult_fpga_latency
Throughput,1773.0496453900707,catapult,FF,460,FF,460,catapult_fpga_latency
Throughput,1773.0496453900707,catapult,DSP,1,FF,460,catapult_fpga_latency
Throughput,1773.0496453900707,catapult,BRAM,0,FF,460,catapult_fpga_latency
Throughput,1960.7843137254902,catapult,CLB,262,FF,460,catapult_fpga_latency
Throughput,1960.7843137254902,catapult,LUT,1014,FF,460,catapult_fpga_latency
Throughput,1960.7843137254902,catapult,FF,460,FF,460,catapult_fpga_latency
Throughput,1960.7843137254902,catapult,DSP,1,FF,460,catapult_fpga_latency
Throughput,1960.7843137254902,catapult,BRAM,0,FF,460,catapult_fpga_latency
Throughput,1964.6365422396857,catapult,CLB,193,FF,337,catapult_fpga_latency
Throughput,1964.6365422396857,catapult,LUT,840,FF,337,catapult_fpga_latency
Throughput,1964.6365422396857,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,1964.6365422396857,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,1964.6365422396857,catapult,BRAM,0,FF,337,catapult_fpga_latency
Throughput,1964.6365422396857,catapult,CLB,193,FF,337,catapult_fpga_latency
Throughput,1964.6365422396857,catapult,LUT,840,FF,337,catapult_fpga_latency
Throughput,1964.6365422396857,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,1964.6365422396857,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,1964.6365422396857,catapult,BRAM,0,FF,337,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,CLB,110,FF,326,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,LUT,570,FF,326,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,CLB,110,FF,326,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,LUT,570,FF,326,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,3636.363636363636,catapult,CLB,125,FF,326,catapult_fpga_latency
Throughput,3636.363636363636,catapult,LUT,586,FF,326,catapult_fpga_latency
Throughput,3636.363636363636,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,3636.363636363636,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,3636.363636363636,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,3636.363636363636,catapult,CLB,125,FF,326,catapult_fpga_latency
Throughput,3636.363636363636,catapult,LUT,586,FF,326,catapult_fpga_latency
Throughput,3636.363636363636,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,3636.363636363636,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,3636.363636363636,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,CLB,155,FF,333,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,LUT,770,FF,333,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,CLB,151,FF,333,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,LUT,770,FF,333,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,3311.258278145695,catapult,CLB,166,FF,333,catapult_fpga_latency
Throughput,3311.258278145695,catapult,LUT,733,FF,333,catapult_fpga_latency
Throughput,3311.258278145695,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,3311.258278145695,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,3311.258278145695,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,3311.258278145695,catapult,CLB,166,FF,333,catapult_fpga_latency
Throughput,3311.258278145695,catapult,LUT,733,FF,333,catapult_fpga_latency
Throughput,3311.258278145695,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,3311.258278145695,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,3311.258278145695,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,3236.245954692557,catapult,CLB,199,FF,347,catapult_fpga_latency
Throughput,3236.245954692557,catapult,LUT,1054,FF,347,catapult_fpga_latency
Throughput,3236.245954692557,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,3236.245954692557,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,3236.245954692557,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,3236.245954692557,catapult,CLB,199,FF,347,catapult_fpga_latency
Throughput,3236.245954692557,catapult,LUT,1054,FF,347,catapult_fpga_latency
Throughput,3236.245954692557,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,3236.245954692557,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,3236.245954692557,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,2941.176470588235,catapult,CLB,202,FF,347,catapult_fpga_latency
Throughput,2941.176470588235,catapult,LUT,1033,FF,347,catapult_fpga_latency
Throughput,2941.176470588235,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,2941.176470588235,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,2941.176470588235,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,2941.176470588235,catapult,CLB,202,FF,347,catapult_fpga_latency
Throughput,2941.176470588235,catapult,LUT,1033,FF,347,catapult_fpga_latency
Throughput,2941.176470588235,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,2941.176470588235,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,2941.176470588235,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,CLB,164,FF,415,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,LUT,803,FF,415,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,FF,415,FF,415,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,DSP,3,FF,415,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,BRAM,0,FF,415,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,CLB,164,FF,415,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,LUT,803,FF,415,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,FF,415,FF,415,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,DSP,3,FF,415,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,BRAM,0,FF,415,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,CLB,128,FF,313,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,LUT,695,FF,313,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,DSP,3,FF,313,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,CLB,128,FF,313,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,LUT,695,FF,313,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,DSP,3,FF,313,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,CLB,235,FF,422,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,LUT,1203,FF,422,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,FF,422,FF,422,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,DSP,3,FF,422,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,BRAM,0,FF,422,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,CLB,235,FF,422,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,LUT,1203,FF,422,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,FF,422,FF,422,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,DSP,3,FF,422,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,BRAM,0,FF,422,catapult_fpga_latency
Throughput,3759.398496240601,catapult,CLB,213,FF,320,catapult_fpga_latency
Throughput,3759.398496240601,catapult,LUT,1019,FF,320,catapult_fpga_latency
Throughput,3759.398496240601,catapult,FF,320,FF,320,catapult_fpga_latency
Throughput,3759.398496240601,catapult,DSP,3,FF,320,catapult_fpga_latency
Throughput,3759.398496240601,catapult,BRAM,0,FF,320,catapult_fpga_latency
Throughput,3759.398496240601,catapult,CLB,213,FF,320,catapult_fpga_latency
Throughput,3759.398496240601,catapult,LUT,1019,FF,320,catapult_fpga_latency
Throughput,3759.398496240601,catapult,FF,320,FF,320,catapult_fpga_latency
Throughput,3759.398496240601,catapult,DSP,3,FF,320,catapult_fpga_latency
Throughput,3759.398496240601,catapult,BRAM,0,FF,320,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,CLB,282,FF,436,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,LUT,1451,FF,436,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,FF,436,FF,436,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,DSP,3,FF,436,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,BRAM,0,FF,436,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,CLB,303,FF,436,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,LUT,1450,FF,436,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,FF,436,FF,436,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,DSP,3,FF,436,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,BRAM,0,FF,436,catapult_fpga_latency
Throughput,3401.360544217687,catapult,CLB,284,FF,334,catapult_fpga_latency
Throughput,3401.360544217687,catapult,LUT,1360,FF,334,catapult_fpga_latency
Throughput,3401.360544217687,catapult,FF,334,FF,334,catapult_fpga_latency
Throughput,3401.360544217687,catapult,DSP,3,FF,334,catapult_fpga_latency
Throughput,3401.360544217687,catapult,BRAM,0,FF,334,catapult_fpga_latency
Throughput,3401.360544217687,catapult,CLB,284,FF,334,catapult_fpga_latency
Throughput,3401.360544217687,catapult,LUT,1360,FF,334,catapult_fpga_latency
Throughput,3401.360544217687,catapult,FF,334,FF,334,catapult_fpga_latency
Throughput,3401.360544217687,catapult,DSP,3,FF,334,catapult_fpga_latency
Throughput,3401.360544217687,catapult,BRAM,0,FF,334,catapult_fpga_latency
Throughput,5747.126436781609,catapult,CLB,91,FF,213,catapult_fpga_latency
Throughput,5747.126436781609,catapult,LUT,536,FF,213,catapult_fpga_latency
Throughput,5747.126436781609,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,5747.126436781609,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,5747.126436781609,catapult,BRAM,0,FF,213,catapult_fpga_latency
Throughput,5747.126436781609,catapult,CLB,91,FF,213,catapult_fpga_latency
Throughput,5747.126436781609,catapult,LUT,536,FF,213,catapult_fpga_latency
Throughput,5747.126436781609,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,5747.126436781609,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,5747.126436781609,catapult,BRAM,0,FF,213,catapult_fpga_latency
Throughput,5952.380952380952,catapult,CLB,117,FF,274,catapult_fpga_latency
Throughput,5952.380952380952,catapult,LUT,684,FF,274,catapult_fpga_latency
Throughput,5952.380952380952,catapult,FF,274,FF,274,catapult_fpga_latency
Throughput,5952.380952380952,catapult,DSP,2,FF,274,catapult_fpga_latency
Throughput,5952.380952380952,catapult,BRAM,0,FF,274,catapult_fpga_latency
Throughput,5952.380952380952,catapult,CLB,117,FF,274,catapult_fpga_latency
Throughput,5952.380952380952,catapult,LUT,684,FF,274,catapult_fpga_latency
Throughput,5952.380952380952,catapult,FF,274,FF,274,catapult_fpga_latency
Throughput,5952.380952380952,catapult,DSP,2,FF,274,catapult_fpga_latency
Throughput,5952.380952380952,catapult,BRAM,0,FF,274,catapult_fpga_latency
Throughput,5813.953488372093,catapult,CLB,154,FF,248,catapult_fpga_latency
Throughput,5813.953488372093,catapult,LUT,755,FF,248,catapult_fpga_latency
Throughput,5813.953488372093,catapult,FF,248,FF,248,catapult_fpga_latency
Throughput,5813.953488372093,catapult,DSP,1,FF,248,catapult_fpga_latency
Throughput,5813.953488372093,catapult,BRAM,0,FF,248,catapult_fpga_latency
Throughput,5952.380952380952,catapult,CLB,150,FF,248,catapult_fpga_latency
Throughput,5952.380952380952,catapult,LUT,753,FF,248,catapult_fpga_latency
Throughput,5952.380952380952,catapult,FF,248,FF,248,catapult_fpga_latency
Throughput,5952.380952380952,catapult,DSP,1,FF,248,catapult_fpga_latency
Throughput,5952.380952380952,catapult,BRAM,0,FF,248,catapult_fpga_latency
Throughput,5649.717514124294,catapult,CLB,207,FF,293,catapult_fpga_latency
Throughput,5649.717514124294,catapult,LUT,999,FF,293,catapult_fpga_latency
Throughput,5649.717514124294,catapult,FF,293,FF,293,catapult_fpga_latency
Throughput,5649.717514124294,catapult,DSP,2,FF,293,catapult_fpga_latency
Throughput,5649.717514124294,catapult,BRAM,0,FF,293,catapult_fpga_latency
Throughput,5649.717514124294,catapult,CLB,207,FF,293,catapult_fpga_latency
Throughput,5649.717514124294,catapult,LUT,999,FF,293,catapult_fpga_latency
Throughput,5649.717514124294,catapult,FF,293,FF,293,catapult_fpga_latency
Throughput,5649.717514124294,catapult,DSP,2,FF,293,catapult_fpga_latency
Throughput,5649.717514124294,catapult,BRAM,0,FF,293,catapult_fpga_latency
Throughput,4784.688995215311,catapult,CLB,222,FF,270,catapult_fpga_latency
Throughput,4784.688995215311,catapult,LUT,1187,FF,270,catapult_fpga_latency
Throughput,4784.688995215311,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,4784.688995215311,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,4784.688995215311,catapult,BRAM,0,FF,270,catapult_fpga_latency
Throughput,4784.688995215311,catapult,CLB,222,FF,270,catapult_fpga_latency
Throughput,4784.688995215311,catapult,LUT,1187,FF,270,catapult_fpga_latency
Throughput,4784.688995215311,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,4784.688995215311,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,4784.688995215311,catapult,BRAM,0,FF,270,catapult_fpga_latency
Throughput,5000.0,catapult,CLB,226,FF,313,catapult_fpga_latency
Throughput,5000.0,catapult,LUT,1321,FF,313,catapult_fpga_latency
Throughput,5000.0,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,5000.0,catapult,DSP,2,FF,313,catapult_fpga_latency
Throughput,5000.0,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,5000.0,catapult,CLB,226,FF,313,catapult_fpga_latency
Throughput,5000.0,catapult,LUT,1321,FF,313,catapult_fpga_latency
Throughput,5000.0,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,5000.0,catapult,DSP,2,FF,313,catapult_fpga_latency
Throughput,5000.0,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,2732.24043715847,catapult,CLB,119,FF,434,catapult_fpga_latency
Throughput,2732.24043715847,catapult,LUT,572,FF,434,catapult_fpga_latency
Throughput,2732.24043715847,catapult,FF,434,FF,434,catapult_fpga_latency
Throughput,2732.24043715847,catapult,DSP,1,FF,434,catapult_fpga_latency
Throughput,2732.24043715847,catapult,BRAM,0,FF,434,catapult_fpga_latency
Throughput,2717.391304347826,catapult,CLB,113,FF,434,catapult_fpga_latency
Throughput,2717.391304347826,catapult,LUT,572,FF,434,catapult_fpga_latency
Throughput,2717.391304347826,catapult,FF,434,FF,434,catapult_fpga_latency
Throughput,2717.391304347826,catapult,DSP,1,FF,434,catapult_fpga_latency
Throughput,2717.391304347826,catapult,BRAM,0,FF,434,catapult_fpga_latency
Throughput,2610.9660574412533,catapult,CLB,93,FF,314,catapult_fpga_latency
Throughput,2610.9660574412533,catapult,LUT,441,FF,314,catapult_fpga_latency
Throughput,2610.9660574412533,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,2610.9660574412533,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,2610.9660574412533,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,2610.9660574412533,catapult,CLB,93,FF,314,catapult_fpga_latency
Throughput,2610.9660574412533,catapult,LUT,441,FF,314,catapult_fpga_latency
Throughput,2610.9660574412533,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,2610.9660574412533,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,2610.9660574412533,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,2283.10502283105,catapult,CLB,178,FF,444,catapult_fpga_latency
Throughput,2283.10502283105,catapult,LUT,755,FF,444,catapult_fpga_latency
Throughput,2283.10502283105,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,2283.10502283105,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,2283.10502283105,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,2336.448598130841,catapult,CLB,171,FF,444,catapult_fpga_latency
Throughput,2336.448598130841,catapult,LUT,739,FF,444,catapult_fpga_latency
Throughput,2336.448598130841,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,2336.448598130841,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,2336.448598130841,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,2747.252747252747,catapult,CLB,131,FF,322,catapult_fpga_latency
Throughput,2747.252747252747,catapult,LUT,595,FF,322,catapult_fpga_latency
Throughput,2747.252747252747,catapult,FF,322,FF,322,catapult_fpga_latency
Throughput,2747.252747252747,catapult,DSP,1,FF,322,catapult_fpga_latency
Throughput,2747.252747252747,catapult,BRAM,0,FF,322,catapult_fpga_latency
Throughput,2747.252747252747,catapult,CLB,131,FF,322,catapult_fpga_latency
Throughput,2747.252747252747,catapult,LUT,595,FF,322,catapult_fpga_latency
Throughput,2747.252747252747,catapult,FF,322,FF,322,catapult_fpga_latency
Throughput,2747.252747252747,catapult,DSP,1,FF,322,catapult_fpga_latency
Throughput,2747.252747252747,catapult,BRAM,0,FF,322,catapult_fpga_latency
Throughput,1773.0496453900707,catapult,CLB,236,FF,460,catapult_fpga_latency
Throughput,1773.0496453900707,catapult,LUT,1014,FF,460,catapult_fpga_latency
Throughput,1773.0496453900707,catapult,FF,460,FF,460,catapult_fpga_latency
Throughput,1773.0496453900707,catapult,DSP,1,FF,460,catapult_fpga_latency
Throughput,1773.0496453900707,catapult,BRAM,0,FF,460,catapult_fpga_latency
Throughput,1960.7843137254902,catapult,CLB,262,FF,460,catapult_fpga_latency
Throughput,1960.7843137254902,catapult,LUT,1014,FF,460,catapult_fpga_latency
Throughput,1960.7843137254902,catapult,FF,460,FF,460,catapult_fpga_latency
Throughput,1960.7843137254902,catapult,DSP,1,FF,460,catapult_fpga_latency
Throughput,1960.7843137254902,catapult,BRAM,0,FF,460,catapult_fpga_latency
Throughput,1964.6365422396857,catapult,CLB,193,FF,337,catapult_fpga_latency
Throughput,1964.6365422396857,catapult,LUT,840,FF,337,catapult_fpga_latency
Throughput,1964.6365422396857,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,1964.6365422396857,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,1964.6365422396857,catapult,BRAM,0,FF,337,catapult_fpga_latency
Throughput,1964.6365422396857,catapult,CLB,193,FF,337,catapult_fpga_latency
Throughput,1964.6365422396857,catapult,LUT,840,FF,337,catapult_fpga_latency
Throughput,1964.6365422396857,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,1964.6365422396857,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,1964.6365422396857,catapult,BRAM,0,FF,337,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,CLB,110,FF,326,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,LUT,570,FF,326,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,CLB,110,FF,326,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,LUT,570,FF,326,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,3636.363636363636,catapult,CLB,125,FF,326,catapult_fpga_latency
Throughput,3636.363636363636,catapult,LUT,586,FF,326,catapult_fpga_latency
Throughput,3636.363636363636,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,3636.363636363636,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,3636.363636363636,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,3636.363636363636,catapult,CLB,125,FF,326,catapult_fpga_latency
Throughput,3636.363636363636,catapult,LUT,586,FF,326,catapult_fpga_latency
Throughput,3636.363636363636,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,3636.363636363636,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,3636.363636363636,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,CLB,151,FF,333,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,LUT,770,FF,333,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,CLB,151,FF,333,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,LUT,770,FF,333,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,3311.258278145695,catapult,CLB,166,FF,333,catapult_fpga_latency
Throughput,3311.258278145695,catapult,LUT,733,FF,333,catapult_fpga_latency
Throughput,3311.258278145695,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,3311.258278145695,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,3311.258278145695,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,3311.258278145695,catapult,CLB,166,FF,333,catapult_fpga_latency
Throughput,3311.258278145695,catapult,LUT,733,FF,333,catapult_fpga_latency
Throughput,3311.258278145695,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,3311.258278145695,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,3311.258278145695,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,3236.245954692557,catapult,CLB,199,FF,347,catapult_fpga_latency
Throughput,3236.245954692557,catapult,LUT,1054,FF,347,catapult_fpga_latency
Throughput,3236.245954692557,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,3236.245954692557,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,3236.245954692557,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,3236.245954692557,catapult,CLB,199,FF,347,catapult_fpga_latency
Throughput,3236.245954692557,catapult,LUT,1054,FF,347,catapult_fpga_latency
Throughput,3236.245954692557,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,3236.245954692557,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,3236.245954692557,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,2941.176470588235,catapult,CLB,202,FF,347,catapult_fpga_latency
Throughput,2941.176470588235,catapult,LUT,1033,FF,347,catapult_fpga_latency
Throughput,2941.176470588235,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,2941.176470588235,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,2941.176470588235,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,2941.176470588235,catapult,CLB,202,FF,347,catapult_fpga_latency
Throughput,2941.176470588235,catapult,LUT,1033,FF,347,catapult_fpga_latency
Throughput,2941.176470588235,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,2941.176470588235,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,2941.176470588235,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,CLB,164,FF,415,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,LUT,803,FF,415,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,FF,415,FF,415,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,DSP,3,FF,415,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,BRAM,0,FF,415,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,CLB,164,FF,415,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,LUT,803,FF,415,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,FF,415,FF,415,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,DSP,3,FF,415,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,BRAM,0,FF,415,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,CLB,128,FF,313,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,LUT,695,FF,313,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,DSP,3,FF,313,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,CLB,128,FF,313,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,LUT,695,FF,313,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,DSP,3,FF,313,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,CLB,235,FF,422,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,LUT,1203,FF,422,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,FF,422,FF,422,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,DSP,3,FF,422,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,BRAM,0,FF,422,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,CLB,235,FF,422,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,LUT,1203,FF,422,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,FF,422,FF,422,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,DSP,3,FF,422,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,BRAM,0,FF,422,catapult_fpga_latency
Throughput,3759.398496240601,catapult,CLB,213,FF,320,catapult_fpga_latency
Throughput,3759.398496240601,catapult,LUT,1019,FF,320,catapult_fpga_latency
Throughput,3759.398496240601,catapult,FF,320,FF,320,catapult_fpga_latency
Throughput,3759.398496240601,catapult,DSP,3,FF,320,catapult_fpga_latency
Throughput,3759.398496240601,catapult,BRAM,0,FF,320,catapult_fpga_latency
Throughput,3759.398496240601,catapult,CLB,213,FF,320,catapult_fpga_latency
Throughput,3759.398496240601,catapult,LUT,1019,FF,320,catapult_fpga_latency
Throughput,3759.398496240601,catapult,FF,320,FF,320,catapult_fpga_latency
Throughput,3759.398496240601,catapult,DSP,3,FF,320,catapult_fpga_latency
Throughput,3759.398496240601,catapult,BRAM,0,FF,320,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,CLB,282,FF,436,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,LUT,1451,FF,436,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,FF,436,FF,436,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,DSP,3,FF,436,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,BRAM,0,FF,436,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,CLB,303,FF,436,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,LUT,1450,FF,436,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,FF,436,FF,436,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,DSP,3,FF,436,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,BRAM,0,FF,436,catapult_fpga_latency
Throughput,3401.360544217687,catapult,CLB,284,FF,334,catapult_fpga_latency
Throughput,3401.360544217687,catapult,LUT,1360,FF,334,catapult_fpga_latency
Throughput,3401.360544217687,catapult,FF,334,FF,334,catapult_fpga_latency
Throughput,3401.360544217687,catapult,DSP,3,FF,334,catapult_fpga_latency
Throughput,3401.360544217687,catapult,BRAM,0,FF,334,catapult_fpga_latency
Throughput,3401.360544217687,catapult,CLB,284,FF,334,catapult_fpga_latency
Throughput,3401.360544217687,catapult,LUT,1360,FF,334,catapult_fpga_latency
Throughput,3401.360544217687,catapult,FF,334,FF,334,catapult_fpga_latency
Throughput,3401.360544217687,catapult,DSP,3,FF,334,catapult_fpga_latency
Throughput,3401.360544217687,catapult,BRAM,0,FF,334,catapult_fpga_latency
Throughput,5747.126436781609,catapult,CLB,91,FF,213,catapult_fpga_latency
Throughput,5747.126436781609,catapult,LUT,536,FF,213,catapult_fpga_latency
Throughput,5747.126436781609,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,5747.126436781609,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,5747.126436781609,catapult,BRAM,0,FF,213,catapult_fpga_latency
Throughput,5747.126436781609,catapult,CLB,91,FF,213,catapult_fpga_latency
Throughput,5747.126436781609,catapult,LUT,536,FF,213,catapult_fpga_latency
Throughput,5747.126436781609,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,5747.126436781609,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,5747.126436781609,catapult,BRAM,0,FF,213,catapult_fpga_latency
Throughput,5952.380952380952,catapult,CLB,117,FF,274,catapult_fpga_latency
Throughput,5952.380952380952,catapult,LUT,684,FF,274,catapult_fpga_latency
Throughput,5952.380952380952,catapult,FF,274,FF,274,catapult_fpga_latency
Throughput,5952.380952380952,catapult,DSP,2,FF,274,catapult_fpga_latency
Throughput,5952.380952380952,catapult,BRAM,0,FF,274,catapult_fpga_latency
Throughput,5952.380952380952,catapult,CLB,117,FF,274,catapult_fpga_latency
Throughput,5952.380952380952,catapult,LUT,684,FF,274,catapult_fpga_latency
Throughput,5952.380952380952,catapult,FF,274,FF,274,catapult_fpga_latency
Throughput,5952.380952380952,catapult,DSP,2,FF,274,catapult_fpga_latency
Throughput,5952.380952380952,catapult,BRAM,0,FF,274,catapult_fpga_latency
Throughput,5952.380952380952,catapult,CLB,150,FF,248,catapult_fpga_latency
Throughput,5952.380952380952,catapult,LUT,753,FF,248,catapult_fpga_latency
Throughput,5952.380952380952,catapult,FF,248,FF,248,catapult_fpga_latency
Throughput,5952.380952380952,catapult,DSP,1,FF,248,catapult_fpga_latency
Throughput,5952.380952380952,catapult,BRAM,0,FF,248,catapult_fpga_latency
Throughput,5952.380952380952,catapult,CLB,150,FF,248,catapult_fpga_latency
Throughput,5952.380952380952,catapult,LUT,753,FF,248,catapult_fpga_latency
Throughput,5952.380952380952,catapult,FF,248,FF,248,catapult_fpga_latency
Throughput,5952.380952380952,catapult,DSP,1,FF,248,catapult_fpga_latency
Throughput,5952.380952380952,catapult,BRAM,0,FF,248,catapult_fpga_latency
Throughput,5649.717514124294,catapult,CLB,207,FF,293,catapult_fpga_latency
Throughput,5649.717514124294,catapult,LUT,999,FF,293,catapult_fpga_latency
Throughput,5649.717514124294,catapult,FF,293,FF,293,catapult_fpga_latency
Throughput,5649.717514124294,catapult,DSP,2,FF,293,catapult_fpga_latency
Throughput,5649.717514124294,catapult,BRAM,0,FF,293,catapult_fpga_latency
Throughput,5649.717514124294,catapult,CLB,207,FF,293,catapult_fpga_latency
Throughput,5649.717514124294,catapult,LUT,999,FF,293,catapult_fpga_latency
Throughput,5649.717514124294,catapult,FF,293,FF,293,catapult_fpga_latency
Throughput,5649.717514124294,catapult,DSP,2,FF,293,catapult_fpga_latency
Throughput,5649.717514124294,catapult,BRAM,0,FF,293,catapult_fpga_latency
Throughput,4784.688995215311,catapult,CLB,222,FF,270,catapult_fpga_latency
Throughput,4784.688995215311,catapult,LUT,1187,FF,270,catapult_fpga_latency
Throughput,4784.688995215311,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,4784.688995215311,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,4784.688995215311,catapult,BRAM,0,FF,270,catapult_fpga_latency
Throughput,4784.688995215311,catapult,CLB,222,FF,270,catapult_fpga_latency
Throughput,4784.688995215311,catapult,LUT,1187,FF,270,catapult_fpga_latency
Throughput,4784.688995215311,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,4784.688995215311,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,4784.688995215311,catapult,BRAM,0,FF,270,catapult_fpga_latency
Throughput,5000.0,catapult,CLB,226,FF,313,catapult_fpga_latency
Throughput,5000.0,catapult,LUT,1321,FF,313,catapult_fpga_latency
Throughput,5000.0,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,5000.0,catapult,DSP,2,FF,313,catapult_fpga_latency
Throughput,5000.0,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,5000.0,catapult,CLB,226,FF,313,catapult_fpga_latency
Throughput,5000.0,catapult,LUT,1321,FF,313,catapult_fpga_latency
Throughput,5000.0,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,5000.0,catapult,DSP,2,FF,313,catapult_fpga_latency
Throughput,5000.0,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,2732.24043715847,catapult,CLB,119,FF,434,catapult_fpga_latency
Throughput,2732.24043715847,catapult,LUT,572,FF,434,catapult_fpga_latency
Throughput,2732.24043715847,catapult,FF,434,FF,434,catapult_fpga_latency
Throughput,2732.24043715847,catapult,DSP,1,FF,434,catapult_fpga_latency
Throughput,2732.24043715847,catapult,BRAM,0,FF,434,catapult_fpga_latency
Throughput,2717.391304347826,catapult,CLB,113,FF,434,catapult_fpga_latency
Throughput,2717.391304347826,catapult,LUT,572,FF,434,catapult_fpga_latency
Throughput,2717.391304347826,catapult,FF,434,FF,434,catapult_fpga_latency
Throughput,2717.391304347826,catapult,DSP,1,FF,434,catapult_fpga_latency
Throughput,2717.391304347826,catapult,BRAM,0,FF,434,catapult_fpga_latency
Throughput,2801.1204481792715,catapult,CLB,92,FF,314,catapult_fpga_latency
Throughput,2801.1204481792715,catapult,LUT,441,FF,314,catapult_fpga_latency
Throughput,2801.1204481792715,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,2801.1204481792715,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,2801.1204481792715,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,2610.9660574412533,catapult,CLB,93,FF,314,catapult_fpga_latency
Throughput,2610.9660574412533,catapult,LUT,441,FF,314,catapult_fpga_latency
Throughput,2610.9660574412533,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,2610.9660574412533,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,2610.9660574412533,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,2283.10502283105,catapult,CLB,178,FF,444,catapult_fpga_latency
Throughput,2283.10502283105,catapult,LUT,755,FF,444,catapult_fpga_latency
Throughput,2283.10502283105,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,2283.10502283105,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,2283.10502283105,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,2336.448598130841,catapult,CLB,171,FF,444,catapult_fpga_latency
Throughput,2336.448598130841,catapult,LUT,739,FF,444,catapult_fpga_latency
Throughput,2336.448598130841,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,2336.448598130841,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,2336.448598130841,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,2747.252747252747,catapult,CLB,131,FF,322,catapult_fpga_latency
Throughput,2747.252747252747,catapult,LUT,595,FF,322,catapult_fpga_latency
Throughput,2747.252747252747,catapult,FF,322,FF,322,catapult_fpga_latency
Throughput,2747.252747252747,catapult,DSP,1,FF,322,catapult_fpga_latency
Throughput,2747.252747252747,catapult,BRAM,0,FF,322,catapult_fpga_latency
Throughput,2747.252747252747,catapult,CLB,131,FF,322,catapult_fpga_latency
Throughput,2747.252747252747,catapult,LUT,595,FF,322,catapult_fpga_latency
Throughput,2747.252747252747,catapult,FF,322,FF,322,catapult_fpga_latency
Throughput,2747.252747252747,catapult,DSP,1,FF,322,catapult_fpga_latency
Throughput,2747.252747252747,catapult,BRAM,0,FF,322,catapult_fpga_latency
Throughput,1773.0496453900707,catapult,CLB,236,FF,460,catapult_fpga_latency
Throughput,1773.0496453900707,catapult,LUT,1014,FF,460,catapult_fpga_latency
Throughput,1773.0496453900707,catapult,FF,460,FF,460,catapult_fpga_latency
Throughput,1773.0496453900707,catapult,DSP,1,FF,460,catapult_fpga_latency
Throughput,1773.0496453900707,catapult,BRAM,0,FF,460,catapult_fpga_latency
Throughput,1960.7843137254902,catapult,CLB,262,FF,460,catapult_fpga_latency
Throughput,1960.7843137254902,catapult,LUT,1014,FF,460,catapult_fpga_latency
Throughput,1960.7843137254902,catapult,FF,460,FF,460,catapult_fpga_latency
Throughput,1960.7843137254902,catapult,DSP,1,FF,460,catapult_fpga_latency
Throughput,1960.7843137254902,catapult,BRAM,0,FF,460,catapult_fpga_latency
Throughput,1964.6365422396857,catapult,CLB,193,FF,337,catapult_fpga_latency
Throughput,1964.6365422396857,catapult,LUT,840,FF,337,catapult_fpga_latency
Throughput,1964.6365422396857,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,1964.6365422396857,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,1964.6365422396857,catapult,BRAM,0,FF,337,catapult_fpga_latency
Throughput,1964.6365422396857,catapult,CLB,193,FF,337,catapult_fpga_latency
Throughput,1964.6365422396857,catapult,LUT,840,FF,337,catapult_fpga_latency
Throughput,1964.6365422396857,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,1964.6365422396857,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,1964.6365422396857,catapult,BRAM,0,FF,337,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,CLB,110,FF,326,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,LUT,570,FF,326,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,CLB,110,FF,326,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,LUT,570,FF,326,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,3636.363636363636,catapult,CLB,125,FF,326,catapult_fpga_latency
Throughput,3636.363636363636,catapult,LUT,586,FF,326,catapult_fpga_latency
Throughput,3636.363636363636,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,3636.363636363636,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,3636.363636363636,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,3636.363636363636,catapult,CLB,125,FF,326,catapult_fpga_latency
Throughput,3636.363636363636,catapult,LUT,586,FF,326,catapult_fpga_latency
Throughput,3636.363636363636,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,3636.363636363636,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,3636.363636363636,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,CLB,151,FF,333,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,LUT,770,FF,333,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,CLB,151,FF,333,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,LUT,770,FF,333,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,3311.258278145695,catapult,CLB,166,FF,333,catapult_fpga_latency
Throughput,3311.258278145695,catapult,LUT,733,FF,333,catapult_fpga_latency
Throughput,3311.258278145695,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,3311.258278145695,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,3311.258278145695,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,3311.258278145695,catapult,CLB,166,FF,333,catapult_fpga_latency
Throughput,3311.258278145695,catapult,LUT,733,FF,333,catapult_fpga_latency
Throughput,3311.258278145695,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,3311.258278145695,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,3311.258278145695,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,3236.245954692557,catapult,CLB,199,FF,347,catapult_fpga_latency
Throughput,3236.245954692557,catapult,LUT,1054,FF,347,catapult_fpga_latency
Throughput,3236.245954692557,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,3236.245954692557,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,3236.245954692557,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,3236.245954692557,catapult,CLB,199,FF,347,catapult_fpga_latency
Throughput,3236.245954692557,catapult,LUT,1054,FF,347,catapult_fpga_latency
Throughput,3236.245954692557,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,3236.245954692557,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,3236.245954692557,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,2941.176470588235,catapult,CLB,202,FF,347,catapult_fpga_latency
Throughput,2941.176470588235,catapult,LUT,1033,FF,347,catapult_fpga_latency
Throughput,2941.176470588235,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,2941.176470588235,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,2941.176470588235,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,2941.176470588235,catapult,CLB,202,FF,347,catapult_fpga_latency
Throughput,2941.176470588235,catapult,LUT,1033,FF,347,catapult_fpga_latency
Throughput,2941.176470588235,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,2941.176470588235,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,2941.176470588235,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,CLB,164,FF,415,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,LUT,803,FF,415,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,FF,415,FF,415,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,DSP,3,FF,415,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,BRAM,0,FF,415,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,CLB,164,FF,415,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,LUT,803,FF,415,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,FF,415,FF,415,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,DSP,3,FF,415,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,BRAM,0,FF,415,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,CLB,128,FF,313,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,LUT,695,FF,313,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,DSP,3,FF,313,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,CLB,128,FF,313,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,LUT,695,FF,313,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,DSP,3,FF,313,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,CLB,235,FF,422,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,LUT,1203,FF,422,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,FF,422,FF,422,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,DSP,3,FF,422,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,BRAM,0,FF,422,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,CLB,235,FF,422,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,LUT,1203,FF,422,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,FF,422,FF,422,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,DSP,3,FF,422,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,BRAM,0,FF,422,catapult_fpga_latency
Throughput,3759.398496240601,catapult,CLB,213,FF,320,catapult_fpga_latency
Throughput,3759.398496240601,catapult,LUT,1019,FF,320,catapult_fpga_latency
Throughput,3759.398496240601,catapult,FF,320,FF,320,catapult_fpga_latency
Throughput,3759.398496240601,catapult,DSP,3,FF,320,catapult_fpga_latency
Throughput,3759.398496240601,catapult,BRAM,0,FF,320,catapult_fpga_latency
Throughput,3759.398496240601,catapult,CLB,213,FF,320,catapult_fpga_latency
Throughput,3759.398496240601,catapult,LUT,1019,FF,320,catapult_fpga_latency
Throughput,3759.398496240601,catapult,FF,320,FF,320,catapult_fpga_latency
Throughput,3759.398496240601,catapult,DSP,3,FF,320,catapult_fpga_latency
Throughput,3759.398496240601,catapult,BRAM,0,FF,320,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,CLB,282,FF,436,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,LUT,1451,FF,436,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,FF,436,FF,436,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,DSP,3,FF,436,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,BRAM,0,FF,436,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,CLB,303,FF,436,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,LUT,1450,FF,436,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,FF,436,FF,436,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,DSP,3,FF,436,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,BRAM,0,FF,436,catapult_fpga_latency
Throughput,3401.360544217687,catapult,CLB,284,FF,334,catapult_fpga_latency
Throughput,3401.360544217687,catapult,LUT,1360,FF,334,catapult_fpga_latency
Throughput,3401.360544217687,catapult,FF,334,FF,334,catapult_fpga_latency
Throughput,3401.360544217687,catapult,DSP,3,FF,334,catapult_fpga_latency
Throughput,3401.360544217687,catapult,BRAM,0,FF,334,catapult_fpga_latency
Throughput,3401.360544217687,catapult,CLB,284,FF,334,catapult_fpga_latency
Throughput,3401.360544217687,catapult,LUT,1360,FF,334,catapult_fpga_latency
Throughput,3401.360544217687,catapult,FF,334,FF,334,catapult_fpga_latency
Throughput,3401.360544217687,catapult,DSP,3,FF,334,catapult_fpga_latency
Throughput,3401.360544217687,catapult,BRAM,0,FF,334,catapult_fpga_latency
Throughput,5747.126436781609,catapult,CLB,91,FF,213,catapult_fpga_latency
Throughput,5747.126436781609,catapult,LUT,536,FF,213,catapult_fpga_latency
Throughput,5747.126436781609,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,5747.126436781609,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,5747.126436781609,catapult,BRAM,0,FF,213,catapult_fpga_latency
Throughput,5747.126436781609,catapult,CLB,91,FF,213,catapult_fpga_latency
Throughput,5747.126436781609,catapult,LUT,536,FF,213,catapult_fpga_latency
Throughput,5747.126436781609,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,5747.126436781609,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,5747.126436781609,catapult,BRAM,0,FF,213,catapult_fpga_latency
Throughput,5952.380952380952,catapult,CLB,117,FF,274,catapult_fpga_latency
Throughput,5952.380952380952,catapult,LUT,684,FF,274,catapult_fpga_latency
Throughput,5952.380952380952,catapult,FF,274,FF,274,catapult_fpga_latency
Throughput,5952.380952380952,catapult,DSP,2,FF,274,catapult_fpga_latency
Throughput,5952.380952380952,catapult,BRAM,0,FF,274,catapult_fpga_latency
Throughput,5952.380952380952,catapult,CLB,117,FF,274,catapult_fpga_latency
Throughput,5952.380952380952,catapult,LUT,684,FF,274,catapult_fpga_latency
Throughput,5952.380952380952,catapult,FF,274,FF,274,catapult_fpga_latency
Throughput,5952.380952380952,catapult,DSP,2,FF,274,catapult_fpga_latency
Throughput,5952.380952380952,catapult,BRAM,0,FF,274,catapult_fpga_latency
Throughput,5952.380952380952,catapult,CLB,150,FF,248,catapult_fpga_latency
Throughput,5952.380952380952,catapult,LUT,753,FF,248,catapult_fpga_latency
Throughput,5952.380952380952,catapult,FF,248,FF,248,catapult_fpga_latency
Throughput,5952.380952380952,catapult,DSP,1,FF,248,catapult_fpga_latency
Throughput,5952.380952380952,catapult,BRAM,0,FF,248,catapult_fpga_latency
Throughput,5952.380952380952,catapult,CLB,150,FF,248,catapult_fpga_latency
Throughput,5952.380952380952,catapult,LUT,753,FF,248,catapult_fpga_latency
Throughput,5952.380952380952,catapult,FF,248,FF,248,catapult_fpga_latency
Throughput,5952.380952380952,catapult,DSP,1,FF,248,catapult_fpga_latency
Throughput,5952.380952380952,catapult,BRAM,0,FF,248,catapult_fpga_latency
Throughput,5649.717514124294,catapult,CLB,207,FF,293,catapult_fpga_latency
Throughput,5649.717514124294,catapult,LUT,999,FF,293,catapult_fpga_latency
Throughput,5649.717514124294,catapult,FF,293,FF,293,catapult_fpga_latency
Throughput,5649.717514124294,catapult,DSP,2,FF,293,catapult_fpga_latency
Throughput,5649.717514124294,catapult,BRAM,0,FF,293,catapult_fpga_latency
Throughput,5649.717514124294,catapult,CLB,207,FF,293,catapult_fpga_latency
Throughput,5649.717514124294,catapult,LUT,999,FF,293,catapult_fpga_latency
Throughput,5649.717514124294,catapult,FF,293,FF,293,catapult_fpga_latency
Throughput,5649.717514124294,catapult,DSP,2,FF,293,catapult_fpga_latency
Throughput,5649.717514124294,catapult,BRAM,0,FF,293,catapult_fpga_latency
Throughput,4784.688995215311,catapult,CLB,222,FF,270,catapult_fpga_latency
Throughput,4784.688995215311,catapult,LUT,1187,FF,270,catapult_fpga_latency
Throughput,4784.688995215311,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,4784.688995215311,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,4784.688995215311,catapult,BRAM,0,FF,270,catapult_fpga_latency
Throughput,4784.688995215311,catapult,CLB,222,FF,270,catapult_fpga_latency
Throughput,4784.688995215311,catapult,LUT,1187,FF,270,catapult_fpga_latency
Throughput,4784.688995215311,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,4784.688995215311,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,4784.688995215311,catapult,BRAM,0,FF,270,catapult_fpga_latency
Throughput,5000.0,catapult,CLB,226,FF,313,catapult_fpga_latency
Throughput,5000.0,catapult,LUT,1321,FF,313,catapult_fpga_latency
Throughput,5000.0,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,5000.0,catapult,DSP,2,FF,313,catapult_fpga_latency
Throughput,5000.0,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,5000.0,catapult,CLB,226,FF,313,catapult_fpga_latency
Throughput,5000.0,catapult,LUT,1321,FF,313,catapult_fpga_latency
Throughput,5000.0,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,5000.0,catapult,DSP,2,FF,313,catapult_fpga_latency
Throughput,5000.0,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,2645.5026455026455,catapult,CLB,142,FF,444,catapult_fpga_latency
Throughput,2645.5026455026455,catapult,LUT,751,FF,444,catapult_fpga_latency
Throughput,2645.5026455026455,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,2645.5026455026455,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,2645.5026455026455,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,2724.7956403269754,catapult,CLB,146,FF,444,catapult_fpga_latency
Throughput,2724.7956403269754,catapult,LUT,731,FF,444,catapult_fpga_latency
Throughput,2724.7956403269754,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,2724.7956403269754,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,2724.7956403269754,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,2487.5621890547263,catapult,CLB,118,FF,324,catapult_fpga_latency
Throughput,2487.5621890547263,catapult,LUT,623,FF,324,catapult_fpga_latency
Throughput,2487.5621890547263,catapult,FF,324,FF,324,catapult_fpga_latency
Throughput,2487.5621890547263,catapult,DSP,1,FF,324,catapult_fpga_latency
Throughput,2487.5621890547263,catapult,BRAM,0,FF,324,catapult_fpga_latency
Throughput,2487.5621890547263,catapult,CLB,118,FF,324,catapult_fpga_latency
Throughput,2487.5621890547263,catapult,LUT,623,FF,324,catapult_fpga_latency
Throughput,2487.5621890547263,catapult,FF,324,FF,324,catapult_fpga_latency
Throughput,2487.5621890547263,catapult,DSP,1,FF,324,catapult_fpga_latency
Throughput,2487.5621890547263,catapult,BRAM,0,FF,324,catapult_fpga_latency
Throughput,2564.102564102564,catapult,CLB,204,FF,451,catapult_fpga_latency
Throughput,2564.102564102564,catapult,LUT,886,FF,451,catapult_fpga_latency
Throughput,2564.102564102564,catapult,FF,451,FF,451,catapult_fpga_latency
Throughput,2564.102564102564,catapult,DSP,1,FF,451,catapult_fpga_latency
Throughput,2564.102564102564,catapult,BRAM,0,FF,451,catapult_fpga_latency
Throughput,2702.702702702703,catapult,CLB,201,FF,451,catapult_fpga_latency
Throughput,2702.702702702703,catapult,LUT,885,FF,451,catapult_fpga_latency
Throughput,2702.702702702703,catapult,FF,451,FF,451,catapult_fpga_latency
Throughput,2702.702702702703,catapult,DSP,1,FF,451,catapult_fpga_latency
Throughput,2702.702702702703,catapult,BRAM,0,FF,451,catapult_fpga_latency
Throughput,2865.3295128939826,catapult,CLB,137,FF,329,catapult_fpga_latency
Throughput,2865.3295128939826,catapult,LUT,722,FF,329,catapult_fpga_latency
Throughput,2865.3295128939826,catapult,FF,329,FF,329,catapult_fpga_latency
Throughput,2865.3295128939826,catapult,DSP,1,FF,329,catapult_fpga_latency
Throughput,2865.3295128939826,catapult,BRAM,0,FF,329,catapult_fpga_latency
Throughput,2865.3295128939826,catapult,CLB,137,FF,329,catapult_fpga_latency
Throughput,2865.3295128939826,catapult,LUT,722,FF,329,catapult_fpga_latency
Throughput,2865.3295128939826,catapult,FF,329,FF,329,catapult_fpga_latency
Throughput,2865.3295128939826,catapult,DSP,1,FF,329,catapult_fpga_latency
Throughput,2865.3295128939826,catapult,BRAM,0,FF,329,catapult_fpga_latency
Throughput,2237.1364653243845,catapult,CLB,252,FF,468,catapult_fpga_latency
Throughput,2237.1364653243845,catapult,LUT,1201,FF,468,catapult_fpga_latency
Throughput,2237.1364653243845,catapult,FF,468,FF,468,catapult_fpga_latency
Throughput,2237.1364653243845,catapult,DSP,1,FF,468,catapult_fpga_latency
Throughput,2237.1364653243845,catapult,BRAM,0,FF,468,catapult_fpga_latency
Throughput,2257.3363431151242,catapult,CLB,280,FF,467,catapult_fpga_latency
Throughput,2257.3363431151242,catapult,LUT,1203,FF,467,catapult_fpga_latency
Throughput,2257.3363431151242,catapult,FF,467,FF,467,catapult_fpga_latency
Throughput,2257.3363431151242,catapult,DSP,1,FF,467,catapult_fpga_latency
Throughput,2257.3363431151242,catapult,BRAM,0,FF,467,catapult_fpga_latency
Throughput,2481.3895781637716,catapult,CLB,233,FF,345,catapult_fpga_latency
Throughput,2481.3895781637716,catapult,LUT,1052,FF,345,catapult_fpga_latency
Throughput,2481.3895781637716,catapult,FF,345,FF,345,catapult_fpga_latency
Throughput,2481.3895781637716,catapult,DSP,1,FF,345,catapult_fpga_latency
Throughput,2481.3895781637716,catapult,BRAM,0,FF,345,catapult_fpga_latency
Throughput,2481.3895781637716,catapult,CLB,233,FF,345,catapult_fpga_latency
Throughput,2481.3895781637716,catapult,LUT,1052,FF,345,catapult_fpga_latency
Throughput,2481.3895781637716,catapult,FF,345,FF,345,catapult_fpga_latency
Throughput,2481.3895781637716,catapult,DSP,1,FF,345,catapult_fpga_latency
Throughput,2481.3895781637716,catapult,BRAM,0,FF,345,catapult_fpga_latency
Throughput,3759.398496240601,catapult,CLB,107,FF,357,catapult_fpga_latency
Throughput,3759.398496240601,catapult,LUT,611,FF,357,catapult_fpga_latency
Throughput,3759.398496240601,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,3759.398496240601,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,3759.398496240601,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,3759.398496240601,catapult,CLB,107,FF,357,catapult_fpga_latency
Throughput,3759.398496240601,catapult,LUT,611,FF,357,catapult_fpga_latency
Throughput,3759.398496240601,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,3759.398496240601,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,3759.398496240601,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,3690.036900369004,catapult,CLB,112,FF,357,catapult_fpga_latency
Throughput,3690.036900369004,catapult,LUT,633,FF,357,catapult_fpga_latency
Throughput,3690.036900369004,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,3690.036900369004,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,3690.036900369004,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,3690.036900369004,catapult,CLB,112,FF,357,catapult_fpga_latency
Throughput,3690.036900369004,catapult,LUT,633,FF,357,catapult_fpga_latency
Throughput,3690.036900369004,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,3690.036900369004,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,3690.036900369004,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,CLB,210,FF,362,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,LUT,978,FF,362,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,CLB,210,FF,362,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,LUT,978,FF,362,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,3389.830508474576,catapult,CLB,200,FF,362,catapult_fpga_latency
Throughput,3389.830508474576,catapult,LUT,896,FF,362,catapult_fpga_latency
Throughput,3389.830508474576,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,3389.830508474576,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,3389.830508474576,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,3389.830508474576,catapult,CLB,200,FF,362,catapult_fpga_latency
Throughput,3389.830508474576,catapult,LUT,896,FF,362,catapult_fpga_latency
Throughput,3389.830508474576,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,3389.830508474576,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,3389.830508474576,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,3105.590062111801,catapult,CLB,283,FF,378,catapult_fpga_latency
Throughput,3105.590062111801,catapult,LUT,1308,FF,378,catapult_fpga_latency
Throughput,3105.590062111801,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,3105.590062111801,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,3105.590062111801,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,3105.590062111801,catapult,CLB,283,FF,378,catapult_fpga_latency
Throughput,3105.590062111801,catapult,LUT,1308,FF,378,catapult_fpga_latency
Throughput,3105.590062111801,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,3105.590062111801,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,3105.590062111801,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,2941.176470588235,catapult,CLB,311,FF,378,catapult_fpga_latency
Throughput,2941.176470588235,catapult,LUT,1302,FF,378,catapult_fpga_latency
Throughput,2941.176470588235,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,2941.176470588235,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,2941.176470588235,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,2941.176470588235,catapult,CLB,311,FF,378,catapult_fpga_latency
Throughput,2941.176470588235,catapult,LUT,1302,FF,378,catapult_fpga_latency
Throughput,2941.176470588235,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,2941.176470588235,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,2941.176470588235,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,3745.3183520599255,catapult,CLB,168,FF,483,catapult_fpga_latency
Throughput,3745.3183520599255,catapult,LUT,950,FF,483,catapult_fpga_latency
Throughput,3745.3183520599255,catapult,FF,483,FF,483,catapult_fpga_latency
Throughput,3745.3183520599255,catapult,DSP,3,FF,483,catapult_fpga_latency
Throughput,3745.3183520599255,catapult,BRAM,0,FF,483,catapult_fpga_latency
Throughput,3745.3183520599255,catapult,CLB,168,FF,483,catapult_fpga_latency
Throughput,3745.3183520599255,catapult,LUT,950,FF,483,catapult_fpga_latency
Throughput,3745.3183520599255,catapult,FF,483,FF,483,catapult_fpga_latency
Throughput,3745.3183520599255,catapult,DSP,3,FF,483,catapult_fpga_latency
Throughput,3745.3183520599255,catapult,BRAM,0,FF,483,catapult_fpga_latency
Throughput,3921.5686274509803,catapult,CLB,134,FF,341,catapult_fpga_latency
Throughput,3921.5686274509803,catapult,LUT,777,FF,341,catapult_fpga_latency
Throughput,3921.5686274509803,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,3921.5686274509803,catapult,DSP,3,FF,341,catapult_fpga_latency
Throughput,3921.5686274509803,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,3921.5686274509803,catapult,CLB,134,FF,341,catapult_fpga_latency
Throughput,3921.5686274509803,catapult,LUT,777,FF,341,catapult_fpga_latency
Throughput,3921.5686274509803,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,3921.5686274509803,catapult,DSP,3,FF,341,catapult_fpga_latency
Throughput,3921.5686274509803,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,4098.360655737705,catapult,CLB,239,FF,459,catapult_fpga_latency
Throughput,4098.360655737705,catapult,LUT,1264,FF,459,catapult_fpga_latency
Throughput,4098.360655737705,catapult,FF,459,FF,459,catapult_fpga_latency
Throughput,4098.360655737705,catapult,DSP,3,FF,459,catapult_fpga_latency
Throughput,4098.360655737705,catapult,BRAM,0,FF,459,catapult_fpga_latency
Throughput,4098.360655737705,catapult,CLB,239,FF,459,catapult_fpga_latency
Throughput,4098.360655737705,catapult,LUT,1264,FF,459,catapult_fpga_latency
Throughput,4098.360655737705,catapult,FF,459,FF,459,catapult_fpga_latency
Throughput,4098.360655737705,catapult,DSP,3,FF,459,catapult_fpga_latency
Throughput,4098.360655737705,catapult,BRAM,0,FF,459,catapult_fpga_latency
Throughput,3891.050583657587,catapult,CLB,213,FF,355,catapult_fpga_latency
Throughput,3891.050583657587,catapult,LUT,1076,FF,355,catapult_fpga_latency
Throughput,3891.050583657587,catapult,FF,355,FF,355,catapult_fpga_latency
Throughput,3891.050583657587,catapult,DSP,3,FF,355,catapult_fpga_latency
Throughput,3891.050583657587,catapult,BRAM,0,FF,355,catapult_fpga_latency
Throughput,3891.050583657587,catapult,CLB,213,FF,355,catapult_fpga_latency
Throughput,3891.050583657587,catapult,LUT,1076,FF,355,catapult_fpga_latency
Throughput,3891.050583657587,catapult,FF,355,FF,355,catapult_fpga_latency
Throughput,3891.050583657587,catapult,DSP,3,FF,355,catapult_fpga_latency
Throughput,3891.050583657587,catapult,BRAM,0,FF,355,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,CLB,295,FF,473,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,LUT,1700,FF,473,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,FF,473,FF,473,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,DSP,3,FF,473,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,BRAM,0,FF,473,catapult_fpga_latency
Throughput,3086.4197530864194,catapult,CLB,400,FF,474,catapult_fpga_latency
Throughput,3086.4197530864194,catapult,LUT,1699,FF,474,catapult_fpga_latency
Throughput,3086.4197530864194,catapult,FF,474,FF,474,catapult_fpga_latency
Throughput,3086.4197530864194,catapult,DSP,3,FF,474,catapult_fpga_latency
Throughput,3086.4197530864194,catapult,BRAM,0,FF,474,catapult_fpga_latency
Throughput,3378.3783783783783,catapult,CLB,348,FF,368,catapult_fpga_latency
Throughput,3378.3783783783783,catapult,LUT,1554,FF,368,catapult_fpga_latency
Throughput,3378.3783783783783,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,3378.3783783783783,catapult,DSP,3,FF,368,catapult_fpga_latency
Throughput,3378.3783783783783,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,3378.3783783783783,catapult,CLB,348,FF,368,catapult_fpga_latency
Throughput,3378.3783783783783,catapult,LUT,1554,FF,368,catapult_fpga_latency
Throughput,3378.3783783783783,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,3378.3783783783783,catapult,DSP,3,FF,368,catapult_fpga_latency
Throughput,3378.3783783783783,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,CLB,147,FF,266,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,LUT,805,FF,266,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,FF,266,FF,266,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,DSP,1,FF,266,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,BRAM,0,FF,266,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,CLB,147,FF,266,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,LUT,805,FF,266,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,FF,266,FF,266,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,DSP,1,FF,266,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,BRAM,0,FF,266,catapult_fpga_latency
Throughput,6024.096385542169,catapult,CLB,176,FF,325,catapult_fpga_latency
Throughput,6024.096385542169,catapult,LUT,920,FF,325,catapult_fpga_latency
Throughput,6024.096385542169,catapult,FF,325,FF,325,catapult_fpga_latency
Throughput,6024.096385542169,catapult,DSP,2,FF,325,catapult_fpga_latency
Throughput,6024.096385542169,catapult,BRAM,0,FF,325,catapult_fpga_latency
Throughput,6024.096385542169,catapult,CLB,176,FF,325,catapult_fpga_latency
Throughput,6024.096385542169,catapult,LUT,920,FF,325,catapult_fpga_latency
Throughput,6024.096385542169,catapult,FF,325,FF,325,catapult_fpga_latency
Throughput,6024.096385542169,catapult,DSP,2,FF,325,catapult_fpga_latency
Throughput,6024.096385542169,catapult,BRAM,0,FF,325,catapult_fpga_latency
Throughput,5076.1421319796955,catapult,CLB,238,FF,298,catapult_fpga_latency
Throughput,5076.1421319796955,catapult,LUT,1250,FF,298,catapult_fpga_latency
Throughput,5076.1421319796955,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,5076.1421319796955,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,5076.1421319796955,catapult,BRAM,0,FF,298,catapult_fpga_latency
Throughput,5076.1421319796955,catapult,CLB,238,FF,298,catapult_fpga_latency
Throughput,5076.1421319796955,catapult,LUT,1250,FF,298,catapult_fpga_latency
Throughput,5076.1421319796955,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,5076.1421319796955,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,5076.1421319796955,catapult,BRAM,0,FF,298,catapult_fpga_latency
Throughput,5025.125628140703,catapult,CLB,255,FF,341,catapult_fpga_latency
Throughput,5025.125628140703,catapult,LUT,1382,FF,341,catapult_fpga_latency
Throughput,5025.125628140703,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,5025.125628140703,catapult,DSP,2,FF,341,catapult_fpga_latency
Throughput,5025.125628140703,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,5025.125628140703,catapult,CLB,255,FF,341,catapult_fpga_latency
Throughput,5025.125628140703,catapult,LUT,1382,FF,341,catapult_fpga_latency
Throughput,5025.125628140703,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,5025.125628140703,catapult,DSP,2,FF,341,catapult_fpga_latency
Throughput,5025.125628140703,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,4464.285714285715,catapult,CLB,325,FF,314,catapult_fpga_latency
Throughput,4464.285714285715,catapult,LUT,1861,FF,314,catapult_fpga_latency
Throughput,4464.285714285715,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,4464.285714285715,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,4464.285714285715,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,4464.285714285715,catapult,CLB,325,FF,314,catapult_fpga_latency
Throughput,4464.285714285715,catapult,LUT,1861,FF,314,catapult_fpga_latency
Throughput,4464.285714285715,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,4464.285714285715,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,4464.285714285715,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,4464.285714285715,catapult,CLB,352,FF,356,catapult_fpga_latency
Throughput,4464.285714285715,catapult,LUT,2091,FF,356,catapult_fpga_latency
Throughput,4464.285714285715,catapult,FF,356,FF,356,catapult_fpga_latency
Throughput,4464.285714285715,catapult,DSP,2,FF,356,catapult_fpga_latency
Throughput,4464.285714285715,catapult,BRAM,0,FF,356,catapult_fpga_latency
Throughput,4464.285714285715,catapult,CLB,352,FF,356,catapult_fpga_latency
Throughput,4464.285714285715,catapult,LUT,2091,FF,356,catapult_fpga_latency
Throughput,4464.285714285715,catapult,FF,356,FF,356,catapult_fpga_latency
Throughput,4464.285714285715,catapult,DSP,2,FF,356,catapult_fpga_latency
Throughput,4464.285714285715,catapult,BRAM,0,FF,356,catapult_fpga_latency
Throughput,2645.5026455026455,catapult,CLB,142,FF,444,catapult_fpga_latency
Throughput,2645.5026455026455,catapult,LUT,751,FF,444,catapult_fpga_latency
Throughput,2645.5026455026455,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,2645.5026455026455,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,2645.5026455026455,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,2724.7956403269754,catapult,CLB,146,FF,444,catapult_fpga_latency
Throughput,2724.7956403269754,catapult,LUT,731,FF,444,catapult_fpga_latency
Throughput,2724.7956403269754,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,2724.7956403269754,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,2724.7956403269754,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,2487.5621890547263,catapult,CLB,118,FF,324,catapult_fpga_latency
Throughput,2487.5621890547263,catapult,LUT,623,FF,324,catapult_fpga_latency
Throughput,2487.5621890547263,catapult,FF,324,FF,324,catapult_fpga_latency
Throughput,2487.5621890547263,catapult,DSP,1,FF,324,catapult_fpga_latency
Throughput,2487.5621890547263,catapult,BRAM,0,FF,324,catapult_fpga_latency
Throughput,2487.5621890547263,catapult,CLB,118,FF,324,catapult_fpga_latency
Throughput,2487.5621890547263,catapult,LUT,623,FF,324,catapult_fpga_latency
Throughput,2487.5621890547263,catapult,FF,324,FF,324,catapult_fpga_latency
Throughput,2487.5621890547263,catapult,DSP,1,FF,324,catapult_fpga_latency
Throughput,2487.5621890547263,catapult,BRAM,0,FF,324,catapult_fpga_latency
Throughput,2564.102564102564,catapult,CLB,204,FF,451,catapult_fpga_latency
Throughput,2564.102564102564,catapult,LUT,886,FF,451,catapult_fpga_latency
Throughput,2564.102564102564,catapult,FF,451,FF,451,catapult_fpga_latency
Throughput,2564.102564102564,catapult,DSP,1,FF,451,catapult_fpga_latency
Throughput,2564.102564102564,catapult,BRAM,0,FF,451,catapult_fpga_latency
Throughput,2624.6719160104985,catapult,CLB,197,FF,451,catapult_fpga_latency
Throughput,2624.6719160104985,catapult,LUT,884,FF,451,catapult_fpga_latency
Throughput,2624.6719160104985,catapult,FF,451,FF,451,catapult_fpga_latency
Throughput,2624.6719160104985,catapult,DSP,1,FF,451,catapult_fpga_latency
Throughput,2624.6719160104985,catapult,BRAM,0,FF,451,catapult_fpga_latency
Throughput,2865.3295128939826,catapult,CLB,137,FF,329,catapult_fpga_latency
Throughput,2865.3295128939826,catapult,LUT,722,FF,329,catapult_fpga_latency
Throughput,2865.3295128939826,catapult,FF,329,FF,329,catapult_fpga_latency
Throughput,2865.3295128939826,catapult,DSP,1,FF,329,catapult_fpga_latency
Throughput,2865.3295128939826,catapult,BRAM,0,FF,329,catapult_fpga_latency
Throughput,2865.3295128939826,catapult,CLB,137,FF,329,catapult_fpga_latency
Throughput,2865.3295128939826,catapult,LUT,722,FF,329,catapult_fpga_latency
Throughput,2865.3295128939826,catapult,FF,329,FF,329,catapult_fpga_latency
Throughput,2865.3295128939826,catapult,DSP,1,FF,329,catapult_fpga_latency
Throughput,2865.3295128939826,catapult,BRAM,0,FF,329,catapult_fpga_latency
Throughput,2237.1364653243845,catapult,CLB,252,FF,468,catapult_fpga_latency
Throughput,2237.1364653243845,catapult,LUT,1201,FF,468,catapult_fpga_latency
Throughput,2237.1364653243845,catapult,FF,468,FF,468,catapult_fpga_latency
Throughput,2237.1364653243845,catapult,DSP,1,FF,468,catapult_fpga_latency
Throughput,2237.1364653243845,catapult,BRAM,0,FF,468,catapult_fpga_latency
Throughput,2257.3363431151242,catapult,CLB,280,FF,467,catapult_fpga_latency
Throughput,2257.3363431151242,catapult,LUT,1203,FF,467,catapult_fpga_latency
Throughput,2257.3363431151242,catapult,FF,467,FF,467,catapult_fpga_latency
Throughput,2257.3363431151242,catapult,DSP,1,FF,467,catapult_fpga_latency
Throughput,2257.3363431151242,catapult,BRAM,0,FF,467,catapult_fpga_latency
Throughput,2481.3895781637716,catapult,CLB,233,FF,345,catapult_fpga_latency
Throughput,2481.3895781637716,catapult,LUT,1052,FF,345,catapult_fpga_latency
Throughput,2481.3895781637716,catapult,FF,345,FF,345,catapult_fpga_latency
Throughput,2481.3895781637716,catapult,DSP,1,FF,345,catapult_fpga_latency
Throughput,2481.3895781637716,catapult,BRAM,0,FF,345,catapult_fpga_latency
Throughput,2481.3895781637716,catapult,CLB,233,FF,345,catapult_fpga_latency
Throughput,2481.3895781637716,catapult,LUT,1052,FF,345,catapult_fpga_latency
Throughput,2481.3895781637716,catapult,FF,345,FF,345,catapult_fpga_latency
Throughput,2481.3895781637716,catapult,DSP,1,FF,345,catapult_fpga_latency
Throughput,2481.3895781637716,catapult,BRAM,0,FF,345,catapult_fpga_latency
Throughput,3759.398496240601,catapult,CLB,107,FF,357,catapult_fpga_latency
Throughput,3759.398496240601,catapult,LUT,611,FF,357,catapult_fpga_latency
Throughput,3759.398496240601,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,3759.398496240601,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,3759.398496240601,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,3787.8787878787875,catapult,CLB,110,FF,357,catapult_fpga_latency
Throughput,3787.8787878787875,catapult,LUT,611,FF,357,catapult_fpga_latency
Throughput,3787.8787878787875,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,3787.8787878787875,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,3787.8787878787875,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,3690.036900369004,catapult,CLB,112,FF,357,catapult_fpga_latency
Throughput,3690.036900369004,catapult,LUT,633,FF,357,catapult_fpga_latency
Throughput,3690.036900369004,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,3690.036900369004,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,3690.036900369004,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,3690.036900369004,catapult,CLB,112,FF,357,catapult_fpga_latency
Throughput,3690.036900369004,catapult,LUT,633,FF,357,catapult_fpga_latency
Throughput,3690.036900369004,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,3690.036900369004,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,3690.036900369004,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,CLB,210,FF,362,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,LUT,978,FF,362,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,CLB,210,FF,362,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,LUT,978,FF,362,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,3389.830508474576,catapult,CLB,200,FF,362,catapult_fpga_latency
Throughput,3389.830508474576,catapult,LUT,896,FF,362,catapult_fpga_latency
Throughput,3389.830508474576,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,3389.830508474576,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,3389.830508474576,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,3389.830508474576,catapult,CLB,200,FF,362,catapult_fpga_latency
Throughput,3389.830508474576,catapult,LUT,896,FF,362,catapult_fpga_latency
Throughput,3389.830508474576,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,3389.830508474576,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,3389.830508474576,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,3105.590062111801,catapult,CLB,283,FF,378,catapult_fpga_latency
Throughput,3105.590062111801,catapult,LUT,1308,FF,378,catapult_fpga_latency
Throughput,3105.590062111801,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,3105.590062111801,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,3105.590062111801,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,3105.590062111801,catapult,CLB,283,FF,378,catapult_fpga_latency
Throughput,3105.590062111801,catapult,LUT,1308,FF,378,catapult_fpga_latency
Throughput,3105.590062111801,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,3105.590062111801,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,3105.590062111801,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,2941.176470588235,catapult,CLB,311,FF,378,catapult_fpga_latency
Throughput,2941.176470588235,catapult,LUT,1302,FF,378,catapult_fpga_latency
Throughput,2941.176470588235,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,2941.176470588235,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,2941.176470588235,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,2941.176470588235,catapult,CLB,311,FF,378,catapult_fpga_latency
Throughput,2941.176470588235,catapult,LUT,1302,FF,378,catapult_fpga_latency
Throughput,2941.176470588235,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,2941.176470588235,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,2941.176470588235,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,3787.8787878787875,catapult,CLB,168,FF,483,catapult_fpga_latency
Throughput,3787.8787878787875,catapult,LUT,950,FF,483,catapult_fpga_latency
Throughput,3787.8787878787875,catapult,FF,483,FF,483,catapult_fpga_latency
Throughput,3787.8787878787875,catapult,DSP,3,FF,483,catapult_fpga_latency
Throughput,3787.8787878787875,catapult,BRAM,0,FF,483,catapult_fpga_latency
Throughput,3745.3183520599255,catapult,CLB,168,FF,483,catapult_fpga_latency
Throughput,3745.3183520599255,catapult,LUT,950,FF,483,catapult_fpga_latency
Throughput,3745.3183520599255,catapult,FF,483,FF,483,catapult_fpga_latency
Throughput,3745.3183520599255,catapult,DSP,3,FF,483,catapult_fpga_latency
Throughput,3745.3183520599255,catapult,BRAM,0,FF,483,catapult_fpga_latency
Throughput,3921.5686274509803,catapult,CLB,134,FF,341,catapult_fpga_latency
Throughput,3921.5686274509803,catapult,LUT,777,FF,341,catapult_fpga_latency
Throughput,3921.5686274509803,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,3921.5686274509803,catapult,DSP,3,FF,341,catapult_fpga_latency
Throughput,3921.5686274509803,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,3921.5686274509803,catapult,CLB,134,FF,341,catapult_fpga_latency
Throughput,3921.5686274509803,catapult,LUT,777,FF,341,catapult_fpga_latency
Throughput,3921.5686274509803,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,3921.5686274509803,catapult,DSP,3,FF,341,catapult_fpga_latency
Throughput,3921.5686274509803,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,4098.360655737705,catapult,CLB,239,FF,459,catapult_fpga_latency
Throughput,4098.360655737705,catapult,LUT,1264,FF,459,catapult_fpga_latency
Throughput,4098.360655737705,catapult,FF,459,FF,459,catapult_fpga_latency
Throughput,4098.360655737705,catapult,DSP,3,FF,459,catapult_fpga_latency
Throughput,4098.360655737705,catapult,BRAM,0,FF,459,catapult_fpga_latency
Throughput,4098.360655737705,catapult,CLB,239,FF,459,catapult_fpga_latency
Throughput,4098.360655737705,catapult,LUT,1264,FF,459,catapult_fpga_latency
Throughput,4098.360655737705,catapult,FF,459,FF,459,catapult_fpga_latency
Throughput,4098.360655737705,catapult,DSP,3,FF,459,catapult_fpga_latency
Throughput,4098.360655737705,catapult,BRAM,0,FF,459,catapult_fpga_latency
Throughput,3891.050583657587,catapult,CLB,213,FF,355,catapult_fpga_latency
Throughput,3891.050583657587,catapult,LUT,1076,FF,355,catapult_fpga_latency
Throughput,3891.050583657587,catapult,FF,355,FF,355,catapult_fpga_latency
Throughput,3891.050583657587,catapult,DSP,3,FF,355,catapult_fpga_latency
Throughput,3891.050583657587,catapult,BRAM,0,FF,355,catapult_fpga_latency
Throughput,3891.050583657587,catapult,CLB,213,FF,355,catapult_fpga_latency
Throughput,3891.050583657587,catapult,LUT,1076,FF,355,catapult_fpga_latency
Throughput,3891.050583657587,catapult,FF,355,FF,355,catapult_fpga_latency
Throughput,3891.050583657587,catapult,DSP,3,FF,355,catapult_fpga_latency
Throughput,3891.050583657587,catapult,BRAM,0,FF,355,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,CLB,295,FF,473,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,LUT,1700,FF,473,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,FF,473,FF,473,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,DSP,3,FF,473,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,BRAM,0,FF,473,catapult_fpga_latency
Throughput,3086.4197530864194,catapult,CLB,400,FF,474,catapult_fpga_latency
Throughput,3086.4197530864194,catapult,LUT,1699,FF,474,catapult_fpga_latency
Throughput,3086.4197530864194,catapult,FF,474,FF,474,catapult_fpga_latency
Throughput,3086.4197530864194,catapult,DSP,3,FF,474,catapult_fpga_latency
Throughput,3086.4197530864194,catapult,BRAM,0,FF,474,catapult_fpga_latency
Throughput,3378.3783783783783,catapult,CLB,348,FF,368,catapult_fpga_latency
Throughput,3378.3783783783783,catapult,LUT,1554,FF,368,catapult_fpga_latency
Throughput,3378.3783783783783,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,3378.3783783783783,catapult,DSP,3,FF,368,catapult_fpga_latency
Throughput,3378.3783783783783,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,3378.3783783783783,catapult,CLB,348,FF,368,catapult_fpga_latency
Throughput,3378.3783783783783,catapult,LUT,1554,FF,368,catapult_fpga_latency
Throughput,3378.3783783783783,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,3378.3783783783783,catapult,DSP,3,FF,368,catapult_fpga_latency
Throughput,3378.3783783783783,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,CLB,147,FF,266,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,LUT,805,FF,266,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,FF,266,FF,266,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,DSP,1,FF,266,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,BRAM,0,FF,266,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,CLB,147,FF,266,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,LUT,805,FF,266,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,FF,266,FF,266,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,DSP,1,FF,266,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,BRAM,0,FF,266,catapult_fpga_latency
Throughput,6024.096385542169,catapult,CLB,176,FF,325,catapult_fpga_latency
Throughput,6024.096385542169,catapult,LUT,920,FF,325,catapult_fpga_latency
Throughput,6024.096385542169,catapult,FF,325,FF,325,catapult_fpga_latency
Throughput,6024.096385542169,catapult,DSP,2,FF,325,catapult_fpga_latency
Throughput,6024.096385542169,catapult,BRAM,0,FF,325,catapult_fpga_latency
Throughput,6024.096385542169,catapult,CLB,176,FF,325,catapult_fpga_latency
Throughput,6024.096385542169,catapult,LUT,920,FF,325,catapult_fpga_latency
Throughput,6024.096385542169,catapult,FF,325,FF,325,catapult_fpga_latency
Throughput,6024.096385542169,catapult,DSP,2,FF,325,catapult_fpga_latency
Throughput,6024.096385542169,catapult,BRAM,0,FF,325,catapult_fpga_latency
Throughput,5076.1421319796955,catapult,CLB,238,FF,298,catapult_fpga_latency
Throughput,5076.1421319796955,catapult,LUT,1250,FF,298,catapult_fpga_latency
Throughput,5076.1421319796955,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,5076.1421319796955,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,5076.1421319796955,catapult,BRAM,0,FF,298,catapult_fpga_latency
Throughput,5076.1421319796955,catapult,CLB,238,FF,298,catapult_fpga_latency
Throughput,5076.1421319796955,catapult,LUT,1250,FF,298,catapult_fpga_latency
Throughput,5076.1421319796955,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,5076.1421319796955,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,5076.1421319796955,catapult,BRAM,0,FF,298,catapult_fpga_latency
Throughput,5025.125628140703,catapult,CLB,255,FF,341,catapult_fpga_latency
Throughput,5025.125628140703,catapult,LUT,1382,FF,341,catapult_fpga_latency
Throughput,5025.125628140703,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,5025.125628140703,catapult,DSP,2,FF,341,catapult_fpga_latency
Throughput,5025.125628140703,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,5025.125628140703,catapult,CLB,255,FF,341,catapult_fpga_latency
Throughput,5025.125628140703,catapult,LUT,1382,FF,341,catapult_fpga_latency
Throughput,5025.125628140703,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,5025.125628140703,catapult,DSP,2,FF,341,catapult_fpga_latency
Throughput,5025.125628140703,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,4464.285714285715,catapult,CLB,325,FF,314,catapult_fpga_latency
Throughput,4464.285714285715,catapult,LUT,1861,FF,314,catapult_fpga_latency
Throughput,4464.285714285715,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,4464.285714285715,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,4464.285714285715,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,4464.285714285715,catapult,CLB,325,FF,314,catapult_fpga_latency
Throughput,4464.285714285715,catapult,LUT,1861,FF,314,catapult_fpga_latency
Throughput,4464.285714285715,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,4464.285714285715,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,4464.285714285715,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,4464.285714285715,catapult,CLB,352,FF,356,catapult_fpga_latency
Throughput,4464.285714285715,catapult,LUT,2091,FF,356,catapult_fpga_latency
Throughput,4464.285714285715,catapult,FF,356,FF,356,catapult_fpga_latency
Throughput,4464.285714285715,catapult,DSP,2,FF,356,catapult_fpga_latency
Throughput,4464.285714285715,catapult,BRAM,0,FF,356,catapult_fpga_latency
Throughput,4464.285714285715,catapult,CLB,352,FF,356,catapult_fpga_latency
Throughput,4464.285714285715,catapult,LUT,2091,FF,356,catapult_fpga_latency
Throughput,4464.285714285715,catapult,FF,356,FF,356,catapult_fpga_latency
Throughput,4464.285714285715,catapult,DSP,2,FF,356,catapult_fpga_latency
Throughput,4464.285714285715,catapult,BRAM,0,FF,356,catapult_fpga_latency
Throughput,2645.5026455026455,catapult,CLB,142,FF,444,catapult_fpga_latency
Throughput,2645.5026455026455,catapult,LUT,751,FF,444,catapult_fpga_latency
Throughput,2645.5026455026455,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,2645.5026455026455,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,2645.5026455026455,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,2724.7956403269754,catapult,CLB,146,FF,444,catapult_fpga_latency
Throughput,2724.7956403269754,catapult,LUT,731,FF,444,catapult_fpga_latency
Throughput,2724.7956403269754,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,2724.7956403269754,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,2724.7956403269754,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,2487.5621890547263,catapult,CLB,118,FF,324,catapult_fpga_latency
Throughput,2487.5621890547263,catapult,LUT,623,FF,324,catapult_fpga_latency
Throughput,2487.5621890547263,catapult,FF,324,FF,324,catapult_fpga_latency
Throughput,2487.5621890547263,catapult,DSP,1,FF,324,catapult_fpga_latency
Throughput,2487.5621890547263,catapult,BRAM,0,FF,324,catapult_fpga_latency
Throughput,2487.5621890547263,catapult,CLB,118,FF,324,catapult_fpga_latency
Throughput,2487.5621890547263,catapult,LUT,623,FF,324,catapult_fpga_latency
Throughput,2487.5621890547263,catapult,FF,324,FF,324,catapult_fpga_latency
Throughput,2487.5621890547263,catapult,DSP,1,FF,324,catapult_fpga_latency
Throughput,2487.5621890547263,catapult,BRAM,0,FF,324,catapult_fpga_latency
Throughput,2564.102564102564,catapult,CLB,204,FF,451,catapult_fpga_latency
Throughput,2564.102564102564,catapult,LUT,886,FF,451,catapult_fpga_latency
Throughput,2564.102564102564,catapult,FF,451,FF,451,catapult_fpga_latency
Throughput,2564.102564102564,catapult,DSP,1,FF,451,catapult_fpga_latency
Throughput,2564.102564102564,catapult,BRAM,0,FF,451,catapult_fpga_latency
Throughput,2702.702702702703,catapult,CLB,201,FF,451,catapult_fpga_latency
Throughput,2702.702702702703,catapult,LUT,885,FF,451,catapult_fpga_latency
Throughput,2702.702702702703,catapult,FF,451,FF,451,catapult_fpga_latency
Throughput,2702.702702702703,catapult,DSP,1,FF,451,catapult_fpga_latency
Throughput,2702.702702702703,catapult,BRAM,0,FF,451,catapult_fpga_latency
Throughput,2865.3295128939826,catapult,CLB,137,FF,329,catapult_fpga_latency
Throughput,2865.3295128939826,catapult,LUT,722,FF,329,catapult_fpga_latency
Throughput,2865.3295128939826,catapult,FF,329,FF,329,catapult_fpga_latency
Throughput,2865.3295128939826,catapult,DSP,1,FF,329,catapult_fpga_latency
Throughput,2865.3295128939826,catapult,BRAM,0,FF,329,catapult_fpga_latency
Throughput,2865.3295128939826,catapult,CLB,137,FF,329,catapult_fpga_latency
Throughput,2865.3295128939826,catapult,LUT,722,FF,329,catapult_fpga_latency
Throughput,2865.3295128939826,catapult,FF,329,FF,329,catapult_fpga_latency
Throughput,2865.3295128939826,catapult,DSP,1,FF,329,catapult_fpga_latency
Throughput,2865.3295128939826,catapult,BRAM,0,FF,329,catapult_fpga_latency
Throughput,2237.1364653243845,catapult,CLB,252,FF,468,catapult_fpga_latency
Throughput,2237.1364653243845,catapult,LUT,1201,FF,468,catapult_fpga_latency
Throughput,2237.1364653243845,catapult,FF,468,FF,468,catapult_fpga_latency
Throughput,2237.1364653243845,catapult,DSP,1,FF,468,catapult_fpga_latency
Throughput,2237.1364653243845,catapult,BRAM,0,FF,468,catapult_fpga_latency
Throughput,2257.3363431151242,catapult,CLB,280,FF,467,catapult_fpga_latency
Throughput,2257.3363431151242,catapult,LUT,1203,FF,467,catapult_fpga_latency
Throughput,2257.3363431151242,catapult,FF,467,FF,467,catapult_fpga_latency
Throughput,2257.3363431151242,catapult,DSP,1,FF,467,catapult_fpga_latency
Throughput,2257.3363431151242,catapult,BRAM,0,FF,467,catapult_fpga_latency
Throughput,2481.3895781637716,catapult,CLB,233,FF,345,catapult_fpga_latency
Throughput,2481.3895781637716,catapult,LUT,1052,FF,345,catapult_fpga_latency
Throughput,2481.3895781637716,catapult,FF,345,FF,345,catapult_fpga_latency
Throughput,2481.3895781637716,catapult,DSP,1,FF,345,catapult_fpga_latency
Throughput,2481.3895781637716,catapult,BRAM,0,FF,345,catapult_fpga_latency
Throughput,2481.3895781637716,catapult,CLB,233,FF,345,catapult_fpga_latency
Throughput,2481.3895781637716,catapult,LUT,1052,FF,345,catapult_fpga_latency
Throughput,2481.3895781637716,catapult,FF,345,FF,345,catapult_fpga_latency
Throughput,2481.3895781637716,catapult,DSP,1,FF,345,catapult_fpga_latency
Throughput,2481.3895781637716,catapult,BRAM,0,FF,345,catapult_fpga_latency
Throughput,3759.398496240601,catapult,CLB,107,FF,357,catapult_fpga_latency
Throughput,3759.398496240601,catapult,LUT,611,FF,357,catapult_fpga_latency
Throughput,3759.398496240601,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,3759.398496240601,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,3759.398496240601,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,3759.398496240601,catapult,CLB,107,FF,357,catapult_fpga_latency
Throughput,3759.398496240601,catapult,LUT,611,FF,357,catapult_fpga_latency
Throughput,3759.398496240601,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,3759.398496240601,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,3759.398496240601,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,CLB,111,FF,357,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,LUT,634,FF,357,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,3690.036900369004,catapult,CLB,112,FF,357,catapult_fpga_latency
Throughput,3690.036900369004,catapult,LUT,633,FF,357,catapult_fpga_latency
Throughput,3690.036900369004,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,3690.036900369004,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,3690.036900369004,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,CLB,210,FF,362,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,LUT,978,FF,362,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,CLB,210,FF,362,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,LUT,978,FF,362,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,3389.830508474576,catapult,CLB,200,FF,362,catapult_fpga_latency
Throughput,3389.830508474576,catapult,LUT,896,FF,362,catapult_fpga_latency
Throughput,3389.830508474576,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,3389.830508474576,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,3389.830508474576,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,3389.830508474576,catapult,CLB,200,FF,362,catapult_fpga_latency
Throughput,3389.830508474576,catapult,LUT,896,FF,362,catapult_fpga_latency
Throughput,3389.830508474576,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,3389.830508474576,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,3389.830508474576,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,3105.590062111801,catapult,CLB,283,FF,378,catapult_fpga_latency
Throughput,3105.590062111801,catapult,LUT,1308,FF,378,catapult_fpga_latency
Throughput,3105.590062111801,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,3105.590062111801,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,3105.590062111801,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,3105.590062111801,catapult,CLB,283,FF,378,catapult_fpga_latency
Throughput,3105.590062111801,catapult,LUT,1308,FF,378,catapult_fpga_latency
Throughput,3105.590062111801,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,3105.590062111801,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,3105.590062111801,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,2941.176470588235,catapult,CLB,311,FF,378,catapult_fpga_latency
Throughput,2941.176470588235,catapult,LUT,1302,FF,378,catapult_fpga_latency
Throughput,2941.176470588235,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,2941.176470588235,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,2941.176470588235,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,2941.176470588235,catapult,CLB,311,FF,378,catapult_fpga_latency
Throughput,2941.176470588235,catapult,LUT,1302,FF,378,catapult_fpga_latency
Throughput,2941.176470588235,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,2941.176470588235,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,2941.176470588235,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,3745.3183520599255,catapult,CLB,168,FF,483,catapult_fpga_latency
Throughput,3745.3183520599255,catapult,LUT,950,FF,483,catapult_fpga_latency
Throughput,3745.3183520599255,catapult,FF,483,FF,483,catapult_fpga_latency
Throughput,3745.3183520599255,catapult,DSP,3,FF,483,catapult_fpga_latency
Throughput,3745.3183520599255,catapult,BRAM,0,FF,483,catapult_fpga_latency
Throughput,3745.3183520599255,catapult,CLB,168,FF,483,catapult_fpga_latency
Throughput,3745.3183520599255,catapult,LUT,950,FF,483,catapult_fpga_latency
Throughput,3745.3183520599255,catapult,FF,483,FF,483,catapult_fpga_latency
Throughput,3745.3183520599255,catapult,DSP,3,FF,483,catapult_fpga_latency
Throughput,3745.3183520599255,catapult,BRAM,0,FF,483,catapult_fpga_latency
Throughput,3921.5686274509803,catapult,CLB,134,FF,341,catapult_fpga_latency
Throughput,3921.5686274509803,catapult,LUT,777,FF,341,catapult_fpga_latency
Throughput,3921.5686274509803,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,3921.5686274509803,catapult,DSP,3,FF,341,catapult_fpga_latency
Throughput,3921.5686274509803,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,3921.5686274509803,catapult,CLB,134,FF,341,catapult_fpga_latency
Throughput,3921.5686274509803,catapult,LUT,777,FF,341,catapult_fpga_latency
Throughput,3921.5686274509803,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,3921.5686274509803,catapult,DSP,3,FF,341,catapult_fpga_latency
Throughput,3921.5686274509803,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,4098.360655737705,catapult,CLB,239,FF,459,catapult_fpga_latency
Throughput,4098.360655737705,catapult,LUT,1264,FF,459,catapult_fpga_latency
Throughput,4098.360655737705,catapult,FF,459,FF,459,catapult_fpga_latency
Throughput,4098.360655737705,catapult,DSP,3,FF,459,catapult_fpga_latency
Throughput,4098.360655737705,catapult,BRAM,0,FF,459,catapult_fpga_latency
Throughput,4098.360655737705,catapult,CLB,239,FF,459,catapult_fpga_latency
Throughput,4098.360655737705,catapult,LUT,1264,FF,459,catapult_fpga_latency
Throughput,4098.360655737705,catapult,FF,459,FF,459,catapult_fpga_latency
Throughput,4098.360655737705,catapult,DSP,3,FF,459,catapult_fpga_latency
Throughput,4098.360655737705,catapult,BRAM,0,FF,459,catapult_fpga_latency
Throughput,3891.050583657587,catapult,CLB,213,FF,355,catapult_fpga_latency
Throughput,3891.050583657587,catapult,LUT,1076,FF,355,catapult_fpga_latency
Throughput,3891.050583657587,catapult,FF,355,FF,355,catapult_fpga_latency
Throughput,3891.050583657587,catapult,DSP,3,FF,355,catapult_fpga_latency
Throughput,3891.050583657587,catapult,BRAM,0,FF,355,catapult_fpga_latency
Throughput,3891.050583657587,catapult,CLB,213,FF,355,catapult_fpga_latency
Throughput,3891.050583657587,catapult,LUT,1076,FF,355,catapult_fpga_latency
Throughput,3891.050583657587,catapult,FF,355,FF,355,catapult_fpga_latency
Throughput,3891.050583657587,catapult,DSP,3,FF,355,catapult_fpga_latency
Throughput,3891.050583657587,catapult,BRAM,0,FF,355,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,CLB,295,FF,473,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,LUT,1700,FF,473,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,FF,473,FF,473,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,DSP,3,FF,473,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,BRAM,0,FF,473,catapult_fpga_latency
Throughput,3086.4197530864194,catapult,CLB,400,FF,474,catapult_fpga_latency
Throughput,3086.4197530864194,catapult,LUT,1699,FF,474,catapult_fpga_latency
Throughput,3086.4197530864194,catapult,FF,474,FF,474,catapult_fpga_latency
Throughput,3086.4197530864194,catapult,DSP,3,FF,474,catapult_fpga_latency
Throughput,3086.4197530864194,catapult,BRAM,0,FF,474,catapult_fpga_latency
Throughput,3378.3783783783783,catapult,CLB,348,FF,368,catapult_fpga_latency
Throughput,3378.3783783783783,catapult,LUT,1554,FF,368,catapult_fpga_latency
Throughput,3378.3783783783783,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,3378.3783783783783,catapult,DSP,3,FF,368,catapult_fpga_latency
Throughput,3378.3783783783783,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,3378.3783783783783,catapult,CLB,348,FF,368,catapult_fpga_latency
Throughput,3378.3783783783783,catapult,LUT,1554,FF,368,catapult_fpga_latency
Throughput,3378.3783783783783,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,3378.3783783783783,catapult,DSP,3,FF,368,catapult_fpga_latency
Throughput,3378.3783783783783,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,CLB,147,FF,266,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,LUT,805,FF,266,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,FF,266,FF,266,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,DSP,1,FF,266,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,BRAM,0,FF,266,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,CLB,147,FF,266,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,LUT,805,FF,266,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,FF,266,FF,266,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,DSP,1,FF,266,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,BRAM,0,FF,266,catapult_fpga_latency
Throughput,6024.096385542169,catapult,CLB,176,FF,325,catapult_fpga_latency
Throughput,6024.096385542169,catapult,LUT,920,FF,325,catapult_fpga_latency
Throughput,6024.096385542169,catapult,FF,325,FF,325,catapult_fpga_latency
Throughput,6024.096385542169,catapult,DSP,2,FF,325,catapult_fpga_latency
Throughput,6024.096385542169,catapult,BRAM,0,FF,325,catapult_fpga_latency
Throughput,6024.096385542169,catapult,CLB,176,FF,325,catapult_fpga_latency
Throughput,6024.096385542169,catapult,LUT,920,FF,325,catapult_fpga_latency
Throughput,6024.096385542169,catapult,FF,325,FF,325,catapult_fpga_latency
Throughput,6024.096385542169,catapult,DSP,2,FF,325,catapult_fpga_latency
Throughput,6024.096385542169,catapult,BRAM,0,FF,325,catapult_fpga_latency
Throughput,5076.1421319796955,catapult,CLB,238,FF,298,catapult_fpga_latency
Throughput,5076.1421319796955,catapult,LUT,1250,FF,298,catapult_fpga_latency
Throughput,5076.1421319796955,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,5076.1421319796955,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,5076.1421319796955,catapult,BRAM,0,FF,298,catapult_fpga_latency
Throughput,5076.1421319796955,catapult,CLB,238,FF,298,catapult_fpga_latency
Throughput,5076.1421319796955,catapult,LUT,1250,FF,298,catapult_fpga_latency
Throughput,5076.1421319796955,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,5076.1421319796955,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,5076.1421319796955,catapult,BRAM,0,FF,298,catapult_fpga_latency
Throughput,5025.125628140703,catapult,CLB,255,FF,341,catapult_fpga_latency
Throughput,5025.125628140703,catapult,LUT,1382,FF,341,catapult_fpga_latency
Throughput,5025.125628140703,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,5025.125628140703,catapult,DSP,2,FF,341,catapult_fpga_latency
Throughput,5025.125628140703,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,5128.205128205128,catapult,CLB,248,FF,341,catapult_fpga_latency
Throughput,5128.205128205128,catapult,LUT,1381,FF,341,catapult_fpga_latency
Throughput,5128.205128205128,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,5128.205128205128,catapult,DSP,2,FF,341,catapult_fpga_latency
Throughput,5128.205128205128,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,4464.285714285715,catapult,CLB,325,FF,314,catapult_fpga_latency
Throughput,4464.285714285715,catapult,LUT,1861,FF,314,catapult_fpga_latency
Throughput,4464.285714285715,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,4464.285714285715,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,4464.285714285715,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,4464.285714285715,catapult,CLB,325,FF,314,catapult_fpga_latency
Throughput,4464.285714285715,catapult,LUT,1861,FF,314,catapult_fpga_latency
Throughput,4464.285714285715,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,4464.285714285715,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,4464.285714285715,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,4464.285714285715,catapult,CLB,352,FF,356,catapult_fpga_latency
Throughput,4464.285714285715,catapult,LUT,2091,FF,356,catapult_fpga_latency
Throughput,4464.285714285715,catapult,FF,356,FF,356,catapult_fpga_latency
Throughput,4464.285714285715,catapult,DSP,2,FF,356,catapult_fpga_latency
Throughput,4464.285714285715,catapult,BRAM,0,FF,356,catapult_fpga_latency
Throughput,4464.285714285715,catapult,CLB,352,FF,356,catapult_fpga_latency
Throughput,4464.285714285715,catapult,LUT,2091,FF,356,catapult_fpga_latency
Throughput,4464.285714285715,catapult,FF,356,FF,356,catapult_fpga_latency
Throughput,4464.285714285715,catapult,DSP,2,FF,356,catapult_fpga_latency
Throughput,4464.285714285715,catapult,BRAM,0,FF,356,catapult_fpga_latency
Throughput,2645.5026455026455,catapult,CLB,142,FF,444,catapult_fpga_latency
Throughput,2645.5026455026455,catapult,LUT,751,FF,444,catapult_fpga_latency
Throughput,2645.5026455026455,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,2645.5026455026455,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,2645.5026455026455,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,2724.7956403269754,catapult,CLB,146,FF,444,catapult_fpga_latency
Throughput,2724.7956403269754,catapult,LUT,731,FF,444,catapult_fpga_latency
Throughput,2724.7956403269754,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,2724.7956403269754,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,2724.7956403269754,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,2487.5621890547263,catapult,CLB,118,FF,324,catapult_fpga_latency
Throughput,2487.5621890547263,catapult,LUT,623,FF,324,catapult_fpga_latency
Throughput,2487.5621890547263,catapult,FF,324,FF,324,catapult_fpga_latency
Throughput,2487.5621890547263,catapult,DSP,1,FF,324,catapult_fpga_latency
Throughput,2487.5621890547263,catapult,BRAM,0,FF,324,catapult_fpga_latency
Throughput,2487.5621890547263,catapult,CLB,118,FF,324,catapult_fpga_latency
Throughput,2487.5621890547263,catapult,LUT,623,FF,324,catapult_fpga_latency
Throughput,2487.5621890547263,catapult,FF,324,FF,324,catapult_fpga_latency
Throughput,2487.5621890547263,catapult,DSP,1,FF,324,catapult_fpga_latency
Throughput,2487.5621890547263,catapult,BRAM,0,FF,324,catapult_fpga_latency
Throughput,2564.102564102564,catapult,CLB,204,FF,451,catapult_fpga_latency
Throughput,2564.102564102564,catapult,LUT,886,FF,451,catapult_fpga_latency
Throughput,2564.102564102564,catapult,FF,451,FF,451,catapult_fpga_latency
Throughput,2564.102564102564,catapult,DSP,1,FF,451,catapult_fpga_latency
Throughput,2564.102564102564,catapult,BRAM,0,FF,451,catapult_fpga_latency
Throughput,2702.702702702703,catapult,CLB,201,FF,451,catapult_fpga_latency
Throughput,2702.702702702703,catapult,LUT,885,FF,451,catapult_fpga_latency
Throughput,2702.702702702703,catapult,FF,451,FF,451,catapult_fpga_latency
Throughput,2702.702702702703,catapult,DSP,1,FF,451,catapult_fpga_latency
Throughput,2702.702702702703,catapult,BRAM,0,FF,451,catapult_fpga_latency
Throughput,2865.3295128939826,catapult,CLB,137,FF,329,catapult_fpga_latency
Throughput,2865.3295128939826,catapult,LUT,722,FF,329,catapult_fpga_latency
Throughput,2865.3295128939826,catapult,FF,329,FF,329,catapult_fpga_latency
Throughput,2865.3295128939826,catapult,DSP,1,FF,329,catapult_fpga_latency
Throughput,2865.3295128939826,catapult,BRAM,0,FF,329,catapult_fpga_latency
Throughput,2865.3295128939826,catapult,CLB,137,FF,329,catapult_fpga_latency
Throughput,2865.3295128939826,catapult,LUT,722,FF,329,catapult_fpga_latency
Throughput,2865.3295128939826,catapult,FF,329,FF,329,catapult_fpga_latency
Throughput,2865.3295128939826,catapult,DSP,1,FF,329,catapult_fpga_latency
Throughput,2865.3295128939826,catapult,BRAM,0,FF,329,catapult_fpga_latency
Throughput,2237.1364653243845,catapult,CLB,252,FF,468,catapult_fpga_latency
Throughput,2237.1364653243845,catapult,LUT,1201,FF,468,catapult_fpga_latency
Throughput,2237.1364653243845,catapult,FF,468,FF,468,catapult_fpga_latency
Throughput,2237.1364653243845,catapult,DSP,1,FF,468,catapult_fpga_latency
Throughput,2237.1364653243845,catapult,BRAM,0,FF,468,catapult_fpga_latency
Throughput,2257.3363431151242,catapult,CLB,280,FF,467,catapult_fpga_latency
Throughput,2257.3363431151242,catapult,LUT,1203,FF,467,catapult_fpga_latency
Throughput,2257.3363431151242,catapult,FF,467,FF,467,catapult_fpga_latency
Throughput,2257.3363431151242,catapult,DSP,1,FF,467,catapult_fpga_latency
Throughput,2257.3363431151242,catapult,BRAM,0,FF,467,catapult_fpga_latency
Throughput,2481.3895781637716,catapult,CLB,233,FF,345,catapult_fpga_latency
Throughput,2481.3895781637716,catapult,LUT,1052,FF,345,catapult_fpga_latency
Throughput,2481.3895781637716,catapult,FF,345,FF,345,catapult_fpga_latency
Throughput,2481.3895781637716,catapult,DSP,1,FF,345,catapult_fpga_latency
Throughput,2481.3895781637716,catapult,BRAM,0,FF,345,catapult_fpga_latency
Throughput,2481.3895781637716,catapult,CLB,233,FF,345,catapult_fpga_latency
Throughput,2481.3895781637716,catapult,LUT,1052,FF,345,catapult_fpga_latency
Throughput,2481.3895781637716,catapult,FF,345,FF,345,catapult_fpga_latency
Throughput,2481.3895781637716,catapult,DSP,1,FF,345,catapult_fpga_latency
Throughput,2481.3895781637716,catapult,BRAM,0,FF,345,catapult_fpga_latency
Throughput,3759.398496240601,catapult,CLB,107,FF,357,catapult_fpga_latency
Throughput,3759.398496240601,catapult,LUT,611,FF,357,catapult_fpga_latency
Throughput,3759.398496240601,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,3759.398496240601,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,3759.398496240601,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,3759.398496240601,catapult,CLB,107,FF,357,catapult_fpga_latency
Throughput,3759.398496240601,catapult,LUT,611,FF,357,catapult_fpga_latency
Throughput,3759.398496240601,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,3759.398496240601,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,3759.398496240601,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,3690.036900369004,catapult,CLB,112,FF,357,catapult_fpga_latency
Throughput,3690.036900369004,catapult,LUT,633,FF,357,catapult_fpga_latency
Throughput,3690.036900369004,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,3690.036900369004,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,3690.036900369004,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,3690.036900369004,catapult,CLB,112,FF,357,catapult_fpga_latency
Throughput,3690.036900369004,catapult,LUT,633,FF,357,catapult_fpga_latency
Throughput,3690.036900369004,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,3690.036900369004,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,3690.036900369004,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,CLB,210,FF,362,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,LUT,978,FF,362,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,CLB,210,FF,362,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,LUT,978,FF,362,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,3389.830508474576,catapult,CLB,200,FF,362,catapult_fpga_latency
Throughput,3389.830508474576,catapult,LUT,896,FF,362,catapult_fpga_latency
Throughput,3389.830508474576,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,3389.830508474576,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,3389.830508474576,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,3389.830508474576,catapult,CLB,200,FF,362,catapult_fpga_latency
Throughput,3389.830508474576,catapult,LUT,896,FF,362,catapult_fpga_latency
Throughput,3389.830508474576,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,3389.830508474576,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,3389.830508474576,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,3105.590062111801,catapult,CLB,283,FF,378,catapult_fpga_latency
Throughput,3105.590062111801,catapult,LUT,1308,FF,378,catapult_fpga_latency
Throughput,3105.590062111801,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,3105.590062111801,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,3105.590062111801,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,3105.590062111801,catapult,CLB,283,FF,378,catapult_fpga_latency
Throughput,3105.590062111801,catapult,LUT,1308,FF,378,catapult_fpga_latency
Throughput,3105.590062111801,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,3105.590062111801,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,3105.590062111801,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,2941.176470588235,catapult,CLB,311,FF,378,catapult_fpga_latency
Throughput,2941.176470588235,catapult,LUT,1302,FF,378,catapult_fpga_latency
Throughput,2941.176470588235,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,2941.176470588235,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,2941.176470588235,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,2941.176470588235,catapult,CLB,311,FF,378,catapult_fpga_latency
Throughput,2941.176470588235,catapult,LUT,1302,FF,378,catapult_fpga_latency
Throughput,2941.176470588235,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,2941.176470588235,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,2941.176470588235,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,3745.3183520599255,catapult,CLB,168,FF,483,catapult_fpga_latency
Throughput,3745.3183520599255,catapult,LUT,950,FF,483,catapult_fpga_latency
Throughput,3745.3183520599255,catapult,FF,483,FF,483,catapult_fpga_latency
Throughput,3745.3183520599255,catapult,DSP,3,FF,483,catapult_fpga_latency
Throughput,3745.3183520599255,catapult,BRAM,0,FF,483,catapult_fpga_latency
Throughput,3745.3183520599255,catapult,CLB,168,FF,483,catapult_fpga_latency
Throughput,3745.3183520599255,catapult,LUT,950,FF,483,catapult_fpga_latency
Throughput,3745.3183520599255,catapult,FF,483,FF,483,catapult_fpga_latency
Throughput,3745.3183520599255,catapult,DSP,3,FF,483,catapult_fpga_latency
Throughput,3745.3183520599255,catapult,BRAM,0,FF,483,catapult_fpga_latency
Throughput,3921.5686274509803,catapult,CLB,134,FF,341,catapult_fpga_latency
Throughput,3921.5686274509803,catapult,LUT,777,FF,341,catapult_fpga_latency
Throughput,3921.5686274509803,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,3921.5686274509803,catapult,DSP,3,FF,341,catapult_fpga_latency
Throughput,3921.5686274509803,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,3921.5686274509803,catapult,CLB,134,FF,341,catapult_fpga_latency
Throughput,3921.5686274509803,catapult,LUT,777,FF,341,catapult_fpga_latency
Throughput,3921.5686274509803,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,3921.5686274509803,catapult,DSP,3,FF,341,catapult_fpga_latency
Throughput,3921.5686274509803,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,4098.360655737705,catapult,CLB,239,FF,459,catapult_fpga_latency
Throughput,4098.360655737705,catapult,LUT,1264,FF,459,catapult_fpga_latency
Throughput,4098.360655737705,catapult,FF,459,FF,459,catapult_fpga_latency
Throughput,4098.360655737705,catapult,DSP,3,FF,459,catapult_fpga_latency
Throughput,4098.360655737705,catapult,BRAM,0,FF,459,catapult_fpga_latency
Throughput,4098.360655737705,catapult,CLB,239,FF,459,catapult_fpga_latency
Throughput,4098.360655737705,catapult,LUT,1264,FF,459,catapult_fpga_latency
Throughput,4098.360655737705,catapult,FF,459,FF,459,catapult_fpga_latency
Throughput,4098.360655737705,catapult,DSP,3,FF,459,catapult_fpga_latency
Throughput,4098.360655737705,catapult,BRAM,0,FF,459,catapult_fpga_latency
Throughput,3891.050583657587,catapult,CLB,213,FF,355,catapult_fpga_latency
Throughput,3891.050583657587,catapult,LUT,1076,FF,355,catapult_fpga_latency
Throughput,3891.050583657587,catapult,FF,355,FF,355,catapult_fpga_latency
Throughput,3891.050583657587,catapult,DSP,3,FF,355,catapult_fpga_latency
Throughput,3891.050583657587,catapult,BRAM,0,FF,355,catapult_fpga_latency
Throughput,3891.050583657587,catapult,CLB,213,FF,355,catapult_fpga_latency
Throughput,3891.050583657587,catapult,LUT,1076,FF,355,catapult_fpga_latency
Throughput,3891.050583657587,catapult,FF,355,FF,355,catapult_fpga_latency
Throughput,3891.050583657587,catapult,DSP,3,FF,355,catapult_fpga_latency
Throughput,3891.050583657587,catapult,BRAM,0,FF,355,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,CLB,297,FF,473,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,LUT,1701,FF,473,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,FF,473,FF,473,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,DSP,3,FF,473,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,BRAM,0,FF,473,catapult_fpga_latency
Throughput,3086.4197530864194,catapult,CLB,400,FF,474,catapult_fpga_latency
Throughput,3086.4197530864194,catapult,LUT,1699,FF,474,catapult_fpga_latency
Throughput,3086.4197530864194,catapult,FF,474,FF,474,catapult_fpga_latency
Throughput,3086.4197530864194,catapult,DSP,3,FF,474,catapult_fpga_latency
Throughput,3086.4197530864194,catapult,BRAM,0,FF,474,catapult_fpga_latency
Throughput,3378.3783783783783,catapult,CLB,348,FF,368,catapult_fpga_latency
Throughput,3378.3783783783783,catapult,LUT,1554,FF,368,catapult_fpga_latency
Throughput,3378.3783783783783,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,3378.3783783783783,catapult,DSP,3,FF,368,catapult_fpga_latency
Throughput,3378.3783783783783,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,3378.3783783783783,catapult,CLB,348,FF,368,catapult_fpga_latency
Throughput,3378.3783783783783,catapult,LUT,1554,FF,368,catapult_fpga_latency
Throughput,3378.3783783783783,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,3378.3783783783783,catapult,DSP,3,FF,368,catapult_fpga_latency
Throughput,3378.3783783783783,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,CLB,147,FF,266,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,LUT,805,FF,266,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,FF,266,FF,266,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,DSP,1,FF,266,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,BRAM,0,FF,266,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,CLB,147,FF,266,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,LUT,805,FF,266,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,FF,266,FF,266,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,DSP,1,FF,266,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,BRAM,0,FF,266,catapult_fpga_latency
Throughput,6024.096385542169,catapult,CLB,176,FF,325,catapult_fpga_latency
Throughput,6024.096385542169,catapult,LUT,920,FF,325,catapult_fpga_latency
Throughput,6024.096385542169,catapult,FF,325,FF,325,catapult_fpga_latency
Throughput,6024.096385542169,catapult,DSP,2,FF,325,catapult_fpga_latency
Throughput,6024.096385542169,catapult,BRAM,0,FF,325,catapult_fpga_latency
Throughput,6024.096385542169,catapult,CLB,176,FF,325,catapult_fpga_latency
Throughput,6024.096385542169,catapult,LUT,920,FF,325,catapult_fpga_latency
Throughput,6024.096385542169,catapult,FF,325,FF,325,catapult_fpga_latency
Throughput,6024.096385542169,catapult,DSP,2,FF,325,catapult_fpga_latency
Throughput,6024.096385542169,catapult,BRAM,0,FF,325,catapult_fpga_latency
Throughput,5076.1421319796955,catapult,CLB,238,FF,298,catapult_fpga_latency
Throughput,5076.1421319796955,catapult,LUT,1250,FF,298,catapult_fpga_latency
Throughput,5076.1421319796955,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,5076.1421319796955,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,5076.1421319796955,catapult,BRAM,0,FF,298,catapult_fpga_latency
Throughput,5076.1421319796955,catapult,CLB,238,FF,298,catapult_fpga_latency
Throughput,5076.1421319796955,catapult,LUT,1250,FF,298,catapult_fpga_latency
Throughput,5076.1421319796955,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,5076.1421319796955,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,5076.1421319796955,catapult,BRAM,0,FF,298,catapult_fpga_latency
Throughput,5025.125628140703,catapult,CLB,255,FF,341,catapult_fpga_latency
Throughput,5025.125628140703,catapult,LUT,1382,FF,341,catapult_fpga_latency
Throughput,5025.125628140703,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,5025.125628140703,catapult,DSP,2,FF,341,catapult_fpga_latency
Throughput,5025.125628140703,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,5025.125628140703,catapult,CLB,255,FF,341,catapult_fpga_latency
Throughput,5025.125628140703,catapult,LUT,1382,FF,341,catapult_fpga_latency
Throughput,5025.125628140703,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,5025.125628140703,catapult,DSP,2,FF,341,catapult_fpga_latency
Throughput,5025.125628140703,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,4464.285714285715,catapult,CLB,325,FF,314,catapult_fpga_latency
Throughput,4464.285714285715,catapult,LUT,1861,FF,314,catapult_fpga_latency
Throughput,4464.285714285715,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,4464.285714285715,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,4464.285714285715,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,4464.285714285715,catapult,CLB,325,FF,314,catapult_fpga_latency
Throughput,4464.285714285715,catapult,LUT,1861,FF,314,catapult_fpga_latency
Throughput,4464.285714285715,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,4464.285714285715,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,4464.285714285715,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,4464.285714285715,catapult,CLB,352,FF,356,catapult_fpga_latency
Throughput,4464.285714285715,catapult,LUT,2091,FF,356,catapult_fpga_latency
Throughput,4464.285714285715,catapult,FF,356,FF,356,catapult_fpga_latency
Throughput,4464.285714285715,catapult,DSP,2,FF,356,catapult_fpga_latency
Throughput,4464.285714285715,catapult,BRAM,0,FF,356,catapult_fpga_latency
Throughput,4464.285714285715,catapult,CLB,352,FF,356,catapult_fpga_latency
Throughput,4464.285714285715,catapult,LUT,2091,FF,356,catapult_fpga_latency
Throughput,4464.285714285715,catapult,FF,356,FF,356,catapult_fpga_latency
Throughput,4464.285714285715,catapult,DSP,2,FF,356,catapult_fpga_latency
Throughput,4464.285714285715,catapult,BRAM,0,FF,356,catapult_fpga_latency
Throughput,2824.858757062147,catapult,CLB,141,FF,466,catapult_fpga_latency
Throughput,2824.858757062147,catapult,LUT,709,FF,466,catapult_fpga_latency
Throughput,2824.858757062147,catapult,FF,466,FF,466,catapult_fpga_latency
Throughput,2824.858757062147,catapult,DSP,1,FF,466,catapult_fpga_latency
Throughput,2824.858757062147,catapult,BRAM,0,FF,466,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,CLB,144,FF,466,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,LUT,706,FF,466,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,FF,466,FF,466,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,DSP,1,FF,466,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,BRAM,0,FF,466,catapult_fpga_latency
Throughput,2688.172043010753,catapult,CLB,115,FF,346,catapult_fpga_latency
Throughput,2688.172043010753,catapult,LUT,622,FF,346,catapult_fpga_latency
Throughput,2688.172043010753,catapult,FF,346,FF,346,catapult_fpga_latency
Throughput,2688.172043010753,catapult,DSP,1,FF,346,catapult_fpga_latency
Throughput,2688.172043010753,catapult,BRAM,0,FF,346,catapult_fpga_latency
Throughput,2688.172043010753,catapult,CLB,115,FF,346,catapult_fpga_latency
Throughput,2688.172043010753,catapult,LUT,622,FF,346,catapult_fpga_latency
Throughput,2688.172043010753,catapult,FF,346,FF,346,catapult_fpga_latency
Throughput,2688.172043010753,catapult,DSP,1,FF,346,catapult_fpga_latency
Throughput,2688.172043010753,catapult,BRAM,0,FF,346,catapult_fpga_latency
Throughput,2057.61316872428,catapult,CLB,217,FF,475,catapult_fpga_latency
Throughput,2057.61316872428,catapult,LUT,999,FF,475,catapult_fpga_latency
Throughput,2057.61316872428,catapult,FF,475,FF,475,catapult_fpga_latency
Throughput,2057.61316872428,catapult,DSP,1,FF,475,catapult_fpga_latency
Throughput,2057.61316872428,catapult,BRAM,0,FF,475,catapult_fpga_latency
Throughput,2197.802197802198,catapult,CLB,205,FF,475,catapult_fpga_latency
Throughput,2197.802197802198,catapult,LUT,995,FF,475,catapult_fpga_latency
Throughput,2197.802197802198,catapult,FF,475,FF,475,catapult_fpga_latency
Throughput,2197.802197802198,catapult,DSP,1,FF,475,catapult_fpga_latency
Throughput,2197.802197802198,catapult,BRAM,0,FF,475,catapult_fpga_latency
Throughput,2127.6595744680853,catapult,CLB,203,FF,353,catapult_fpga_latency
Throughput,2127.6595744680853,catapult,LUT,837,FF,353,catapult_fpga_latency
Throughput,2127.6595744680853,catapult,FF,353,FF,353,catapult_fpga_latency
Throughput,2127.6595744680853,catapult,DSP,1,FF,353,catapult_fpga_latency
Throughput,2127.6595744680853,catapult,BRAM,0,FF,353,catapult_fpga_latency
Throughput,2127.6595744680853,catapult,CLB,203,FF,353,catapult_fpga_latency
Throughput,2127.6595744680853,catapult,LUT,837,FF,353,catapult_fpga_latency
Throughput,2127.6595744680853,catapult,FF,353,FF,353,catapult_fpga_latency
Throughput,2127.6595744680853,catapult,DSP,1,FF,353,catapult_fpga_latency
Throughput,2127.6595744680853,catapult,BRAM,0,FF,353,catapult_fpga_latency
Throughput,2083.3333333333335,catapult,CLB,334,FF,488,catapult_fpga_latency
Throughput,2083.3333333333335,catapult,LUT,1452,FF,488,catapult_fpga_latency
Throughput,2083.3333333333335,catapult,FF,488,FF,488,catapult_fpga_latency
Throughput,2083.3333333333335,catapult,DSP,1,FF,488,catapult_fpga_latency
Throughput,2083.3333333333335,catapult,BRAM,0,FF,488,catapult_fpga_latency
Throughput,2222.222222222222,catapult,CLB,329,FF,488,catapult_fpga_latency
Throughput,2222.222222222222,catapult,LUT,1449,FF,488,catapult_fpga_latency
Throughput,2222.222222222222,catapult,FF,488,FF,488,catapult_fpga_latency
Throughput,2222.222222222222,catapult,DSP,1,FF,488,catapult_fpga_latency
Throughput,2222.222222222222,catapult,BRAM,0,FF,488,catapult_fpga_latency
Throughput,1805.0541516245487,catapult,CLB,288,FF,368,catapult_fpga_latency
Throughput,1805.0541516245487,catapult,LUT,1382,FF,368,catapult_fpga_latency
Throughput,1805.0541516245487,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,1805.0541516245487,catapult,DSP,1,FF,368,catapult_fpga_latency
Throughput,1805.0541516245487,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,1805.0541516245487,catapult,CLB,288,FF,368,catapult_fpga_latency
Throughput,1805.0541516245487,catapult,LUT,1382,FF,368,catapult_fpga_latency
Throughput,1805.0541516245487,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,1805.0541516245487,catapult,DSP,1,FF,368,catapult_fpga_latency
Throughput,1805.0541516245487,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,CLB,153,FF,383,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,LUT,866,FF,383,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,CLB,153,FF,383,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,LUT,866,FF,383,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,CLB,132,FF,383,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,LUT,756,FF,383,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,CLB,132,FF,383,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,LUT,756,FF,383,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,3401.360544217687,catapult,CLB,258,FF,390,catapult_fpga_latency
Throughput,3401.360544217687,catapult,LUT,1208,FF,390,catapult_fpga_latency
Throughput,3401.360544217687,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,3401.360544217687,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,3401.360544217687,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,3401.360544217687,catapult,CLB,258,FF,390,catapult_fpga_latency
Throughput,3401.360544217687,catapult,LUT,1208,FF,390,catapult_fpga_latency
Throughput,3401.360544217687,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,3401.360544217687,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,3401.360544217687,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,CLB,228,FF,390,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,LUT,1051,FF,390,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,CLB,228,FF,390,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,LUT,1051,FF,390,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,2747.252747252747,catapult,CLB,327,FF,404,catapult_fpga_latency
Throughput,2747.252747252747,catapult,LUT,1662,FF,404,catapult_fpga_latency
Throughput,2747.252747252747,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,2747.252747252747,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,2747.252747252747,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,2747.252747252747,catapult,CLB,327,FF,404,catapult_fpga_latency
Throughput,2747.252747252747,catapult,LUT,1662,FF,404,catapult_fpga_latency
Throughput,2747.252747252747,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,2747.252747252747,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,2747.252747252747,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,3246.753246753247,catapult,CLB,316,FF,404,catapult_fpga_latency
Throughput,3246.753246753247,catapult,LUT,1577,FF,404,catapult_fpga_latency
Throughput,3246.753246753247,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,3246.753246753247,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,3246.753246753247,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,3246.753246753247,catapult,CLB,316,FF,404,catapult_fpga_latency
Throughput,3246.753246753247,catapult,LUT,1577,FF,404,catapult_fpga_latency
Throughput,3246.753246753247,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,3246.753246753247,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,3246.753246753247,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,3759.398496240601,catapult,CLB,180,FF,481,catapult_fpga_latency
Throughput,3759.398496240601,catapult,LUT,981,FF,481,catapult_fpga_latency
Throughput,3759.398496240601,catapult,FF,481,FF,481,catapult_fpga_latency
Throughput,3759.398496240601,catapult,DSP,3,FF,481,catapult_fpga_latency
Throughput,3759.398496240601,catapult,BRAM,0,FF,481,catapult_fpga_latency
Throughput,3759.398496240601,catapult,CLB,180,FF,481,catapult_fpga_latency
Throughput,3759.398496240601,catapult,LUT,981,FF,481,catapult_fpga_latency
Throughput,3759.398496240601,catapult,FF,481,FF,481,catapult_fpga_latency
Throughput,3759.398496240601,catapult,DSP,3,FF,481,catapult_fpga_latency
Throughput,3759.398496240601,catapult,BRAM,0,FF,481,catapult_fpga_latency
Throughput,4032.258064516129,catapult,CLB,157,FF,379,catapult_fpga_latency
Throughput,4032.258064516129,catapult,LUT,851,FF,379,catapult_fpga_latency
Throughput,4032.258064516129,catapult,FF,379,FF,379,catapult_fpga_latency
Throughput,4032.258064516129,catapult,DSP,3,FF,379,catapult_fpga_latency
Throughput,4032.258064516129,catapult,BRAM,0,FF,379,catapult_fpga_latency
Throughput,4032.258064516129,catapult,CLB,157,FF,379,catapult_fpga_latency
Throughput,4032.258064516129,catapult,LUT,851,FF,379,catapult_fpga_latency
Throughput,4032.258064516129,catapult,FF,379,FF,379,catapult_fpga_latency
Throughput,4032.258064516129,catapult,DSP,3,FF,379,catapult_fpga_latency
Throughput,4032.258064516129,catapult,BRAM,0,FF,379,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,CLB,266,FF,489,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,LUT,1394,FF,489,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,FF,489,FF,489,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,DSP,3,FF,489,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,BRAM,0,FF,489,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,CLB,266,FF,489,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,LUT,1394,FF,489,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,FF,489,FF,489,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,DSP,3,FF,489,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,BRAM,0,FF,489,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,CLB,246,FF,386,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,LUT,1259,FF,386,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,FF,386,FF,386,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,DSP,3,FF,386,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,BRAM,0,FF,386,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,CLB,246,FF,386,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,LUT,1259,FF,386,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,FF,386,FF,386,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,DSP,3,FF,386,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,BRAM,0,FF,386,catapult_fpga_latency
Throughput,3144.654088050315,catapult,CLB,392,FF,502,catapult_fpga_latency
Throughput,3144.654088050315,catapult,LUT,1911,FF,502,catapult_fpga_latency
Throughput,3144.654088050315,catapult,FF,502,FF,502,catapult_fpga_latency
Throughput,3144.654088050315,catapult,DSP,3,FF,502,catapult_fpga_latency
Throughput,3144.654088050315,catapult,BRAM,0,FF,502,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,CLB,357,FF,502,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,LUT,1905,FF,502,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,FF,502,FF,502,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,DSP,3,FF,502,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,BRAM,0,FF,502,catapult_fpga_latency
Throughput,3412.9692832764504,catapult,CLB,357,FF,400,catapult_fpga_latency
Throughput,3412.9692832764504,catapult,LUT,1813,FF,400,catapult_fpga_latency
Throughput,3412.9692832764504,catapult,FF,400,FF,400,catapult_fpga_latency
Throughput,3412.9692832764504,catapult,DSP,3,FF,400,catapult_fpga_latency
Throughput,3412.9692832764504,catapult,BRAM,0,FF,400,catapult_fpga_latency
Throughput,3412.9692832764504,catapult,CLB,357,FF,400,catapult_fpga_latency
Throughput,3412.9692832764504,catapult,LUT,1813,FF,400,catapult_fpga_latency
Throughput,3412.9692832764504,catapult,FF,400,FF,400,catapult_fpga_latency
Throughput,3412.9692832764504,catapult,DSP,3,FF,400,catapult_fpga_latency
Throughput,3412.9692832764504,catapult,BRAM,0,FF,400,catapult_fpga_latency
Throughput,5000.0,catapult,CLB,163,FF,351,catapult_fpga_latency
Throughput,5000.0,catapult,LUT,879,FF,351,catapult_fpga_latency
Throughput,5000.0,catapult,FF,351,FF,351,catapult_fpga_latency
Throughput,5000.0,catapult,DSP,1,FF,351,catapult_fpga_latency
Throughput,5000.0,catapult,BRAM,0,FF,351,catapult_fpga_latency
Throughput,5000.0,catapult,CLB,163,FF,351,catapult_fpga_latency
Throughput,5000.0,catapult,LUT,879,FF,351,catapult_fpga_latency
Throughput,5000.0,catapult,FF,351,FF,351,catapult_fpga_latency
Throughput,5000.0,catapult,DSP,1,FF,351,catapult_fpga_latency
Throughput,5000.0,catapult,BRAM,0,FF,351,catapult_fpga_latency
Throughput,4201.680672268907,catapult,CLB,192,FF,389,catapult_fpga_latency
Throughput,4201.680672268907,catapult,LUT,1163,FF,389,catapult_fpga_latency
Throughput,4201.680672268907,catapult,FF,389,FF,389,catapult_fpga_latency
Throughput,4201.680672268907,catapult,DSP,2,FF,389,catapult_fpga_latency
Throughput,4201.680672268907,catapult,BRAM,0,FF,389,catapult_fpga_latency
Throughput,4291.845493562232,catapult,CLB,193,FF,389,catapult_fpga_latency
Throughput,4291.845493562232,catapult,LUT,1163,FF,389,catapult_fpga_latency
Throughput,4291.845493562232,catapult,FF,389,FF,389,catapult_fpga_latency
Throughput,4291.845493562232,catapult,DSP,2,FF,389,catapult_fpga_latency
Throughput,4291.845493562232,catapult,BRAM,0,FF,389,catapult_fpga_latency
Throughput,4347.826086956522,catapult,CLB,251,FF,343,catapult_fpga_latency
Throughput,4347.826086956522,catapult,LUT,1331,FF,343,catapult_fpga_latency
Throughput,4347.826086956522,catapult,FF,343,FF,343,catapult_fpga_latency
Throughput,4347.826086956522,catapult,DSP,1,FF,343,catapult_fpga_latency
Throughput,4347.826086956522,catapult,BRAM,0,FF,343,catapult_fpga_latency
Throughput,4347.826086956522,catapult,CLB,251,FF,343,catapult_fpga_latency
Throughput,4347.826086956522,catapult,LUT,1331,FF,343,catapult_fpga_latency
Throughput,4347.826086956522,catapult,FF,343,FF,343,catapult_fpga_latency
Throughput,4347.826086956522,catapult,DSP,1,FF,343,catapult_fpga_latency
Throughput,4347.826086956522,catapult,BRAM,0,FF,343,catapult_fpga_latency
Throughput,4273.504273504273,catapult,CLB,309,FF,408,catapult_fpga_latency
Throughput,4273.504273504273,catapult,LUT,1670,FF,408,catapult_fpga_latency
Throughput,4273.504273504273,catapult,FF,408,FF,408,catapult_fpga_latency
Throughput,4273.504273504273,catapult,DSP,2,FF,408,catapult_fpga_latency
Throughput,4273.504273504273,catapult,BRAM,0,FF,408,catapult_fpga_latency
Throughput,4273.504273504273,catapult,CLB,309,FF,408,catapult_fpga_latency
Throughput,4273.504273504273,catapult,LUT,1670,FF,408,catapult_fpga_latency
Throughput,4273.504273504273,catapult,FF,408,FF,408,catapult_fpga_latency
Throughput,4273.504273504273,catapult,DSP,2,FF,408,catapult_fpga_latency
Throughput,4273.504273504273,catapult,BRAM,0,FF,408,catapult_fpga_latency
Throughput,4484.304932735426,catapult,CLB,390,FF,362,catapult_fpga_latency
Throughput,4484.304932735426,catapult,LUT,2086,FF,362,catapult_fpga_latency
Throughput,4484.304932735426,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,4484.304932735426,catapult,DSP,1,FF,362,catapult_fpga_latency
Throughput,4484.304932735426,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,4484.304932735426,catapult,CLB,390,FF,362,catapult_fpga_latency
Throughput,4484.304932735426,catapult,LUT,2086,FF,362,catapult_fpga_latency
Throughput,4484.304932735426,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,4484.304932735426,catapult,DSP,1,FF,362,catapult_fpga_latency
Throughput,4484.304932735426,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,4219.409282700422,catapult,CLB,457,FF,423,catapult_fpga_latency
Throughput,4219.409282700422,catapult,LUT,2389,FF,423,catapult_fpga_latency
Throughput,4219.409282700422,catapult,FF,423,FF,423,catapult_fpga_latency
Throughput,4219.409282700422,catapult,DSP,2,FF,423,catapult_fpga_latency
Throughput,4219.409282700422,catapult,BRAM,0,FF,423,catapult_fpga_latency
Throughput,4219.409282700422,catapult,CLB,457,FF,423,catapult_fpga_latency
Throughput,4219.409282700422,catapult,LUT,2389,FF,423,catapult_fpga_latency
Throughput,4219.409282700422,catapult,FF,423,FF,423,catapult_fpga_latency
Throughput,4219.409282700422,catapult,DSP,2,FF,423,catapult_fpga_latency
Throughput,4219.409282700422,catapult,BRAM,0,FF,423,catapult_fpga_latency
Throughput,2824.858757062147,catapult,CLB,141,FF,466,catapult_fpga_latency
Throughput,2824.858757062147,catapult,LUT,709,FF,466,catapult_fpga_latency
Throughput,2824.858757062147,catapult,FF,466,FF,466,catapult_fpga_latency
Throughput,2824.858757062147,catapult,DSP,1,FF,466,catapult_fpga_latency
Throughput,2824.858757062147,catapult,BRAM,0,FF,466,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,CLB,144,FF,466,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,LUT,706,FF,466,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,FF,466,FF,466,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,DSP,1,FF,466,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,BRAM,0,FF,466,catapult_fpga_latency
Throughput,2688.172043010753,catapult,CLB,115,FF,346,catapult_fpga_latency
Throughput,2688.172043010753,catapult,LUT,622,FF,346,catapult_fpga_latency
Throughput,2688.172043010753,catapult,FF,346,FF,346,catapult_fpga_latency
Throughput,2688.172043010753,catapult,DSP,1,FF,346,catapult_fpga_latency
Throughput,2688.172043010753,catapult,BRAM,0,FF,346,catapult_fpga_latency
Throughput,2688.172043010753,catapult,CLB,115,FF,346,catapult_fpga_latency
Throughput,2688.172043010753,catapult,LUT,622,FF,346,catapult_fpga_latency
Throughput,2688.172043010753,catapult,FF,346,FF,346,catapult_fpga_latency
Throughput,2688.172043010753,catapult,DSP,1,FF,346,catapult_fpga_latency
Throughput,2688.172043010753,catapult,BRAM,0,FF,346,catapult_fpga_latency
Throughput,2057.61316872428,catapult,CLB,217,FF,475,catapult_fpga_latency
Throughput,2057.61316872428,catapult,LUT,999,FF,475,catapult_fpga_latency
Throughput,2057.61316872428,catapult,FF,475,FF,475,catapult_fpga_latency
Throughput,2057.61316872428,catapult,DSP,1,FF,475,catapult_fpga_latency
Throughput,2057.61316872428,catapult,BRAM,0,FF,475,catapult_fpga_latency
Throughput,2197.802197802198,catapult,CLB,205,FF,475,catapult_fpga_latency
Throughput,2197.802197802198,catapult,LUT,995,FF,475,catapult_fpga_latency
Throughput,2197.802197802198,catapult,FF,475,FF,475,catapult_fpga_latency
Throughput,2197.802197802198,catapult,DSP,1,FF,475,catapult_fpga_latency
Throughput,2197.802197802198,catapult,BRAM,0,FF,475,catapult_fpga_latency
Throughput,2127.6595744680853,catapult,CLB,203,FF,353,catapult_fpga_latency
Throughput,2127.6595744680853,catapult,LUT,837,FF,353,catapult_fpga_latency
Throughput,2127.6595744680853,catapult,FF,353,FF,353,catapult_fpga_latency
Throughput,2127.6595744680853,catapult,DSP,1,FF,353,catapult_fpga_latency
Throughput,2127.6595744680853,catapult,BRAM,0,FF,353,catapult_fpga_latency
Throughput,2127.6595744680853,catapult,CLB,203,FF,353,catapult_fpga_latency
Throughput,2127.6595744680853,catapult,LUT,837,FF,353,catapult_fpga_latency
Throughput,2127.6595744680853,catapult,FF,353,FF,353,catapult_fpga_latency
Throughput,2127.6595744680853,catapult,DSP,1,FF,353,catapult_fpga_latency
Throughput,2127.6595744680853,catapult,BRAM,0,FF,353,catapult_fpga_latency
Throughput,2083.3333333333335,catapult,CLB,334,FF,488,catapult_fpga_latency
Throughput,2083.3333333333335,catapult,LUT,1452,FF,488,catapult_fpga_latency
Throughput,2083.3333333333335,catapult,FF,488,FF,488,catapult_fpga_latency
Throughput,2083.3333333333335,catapult,DSP,1,FF,488,catapult_fpga_latency
Throughput,2083.3333333333335,catapult,BRAM,0,FF,488,catapult_fpga_latency
Throughput,2222.222222222222,catapult,CLB,329,FF,488,catapult_fpga_latency
Throughput,2222.222222222222,catapult,LUT,1449,FF,488,catapult_fpga_latency
Throughput,2222.222222222222,catapult,FF,488,FF,488,catapult_fpga_latency
Throughput,2222.222222222222,catapult,DSP,1,FF,488,catapult_fpga_latency
Throughput,2222.222222222222,catapult,BRAM,0,FF,488,catapult_fpga_latency
Throughput,1805.0541516245487,catapult,CLB,288,FF,368,catapult_fpga_latency
Throughput,1805.0541516245487,catapult,LUT,1382,FF,368,catapult_fpga_latency
Throughput,1805.0541516245487,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,1805.0541516245487,catapult,DSP,1,FF,368,catapult_fpga_latency
Throughput,1805.0541516245487,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,1805.0541516245487,catapult,CLB,288,FF,368,catapult_fpga_latency
Throughput,1805.0541516245487,catapult,LUT,1382,FF,368,catapult_fpga_latency
Throughput,1805.0541516245487,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,1805.0541516245487,catapult,DSP,1,FF,368,catapult_fpga_latency
Throughput,1805.0541516245487,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,CLB,153,FF,383,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,LUT,866,FF,383,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,CLB,153,FF,383,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,LUT,866,FF,383,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,CLB,132,FF,383,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,LUT,756,FF,383,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,CLB,132,FF,383,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,LUT,756,FF,383,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,3401.360544217687,catapult,CLB,258,FF,390,catapult_fpga_latency
Throughput,3401.360544217687,catapult,LUT,1208,FF,390,catapult_fpga_latency
Throughput,3401.360544217687,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,3401.360544217687,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,3401.360544217687,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,3401.360544217687,catapult,CLB,258,FF,390,catapult_fpga_latency
Throughput,3401.360544217687,catapult,LUT,1208,FF,390,catapult_fpga_latency
Throughput,3401.360544217687,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,3401.360544217687,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,3401.360544217687,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,CLB,228,FF,390,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,LUT,1051,FF,390,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,CLB,228,FF,390,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,LUT,1051,FF,390,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,2747.252747252747,catapult,CLB,327,FF,404,catapult_fpga_latency
Throughput,2747.252747252747,catapult,LUT,1662,FF,404,catapult_fpga_latency
Throughput,2747.252747252747,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,2747.252747252747,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,2747.252747252747,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,2747.252747252747,catapult,CLB,327,FF,404,catapult_fpga_latency
Throughput,2747.252747252747,catapult,LUT,1662,FF,404,catapult_fpga_latency
Throughput,2747.252747252747,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,2747.252747252747,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,2747.252747252747,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,3246.753246753247,catapult,CLB,316,FF,404,catapult_fpga_latency
Throughput,3246.753246753247,catapult,LUT,1577,FF,404,catapult_fpga_latency
Throughput,3246.753246753247,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,3246.753246753247,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,3246.753246753247,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,3246.753246753247,catapult,CLB,316,FF,404,catapult_fpga_latency
Throughput,3246.753246753247,catapult,LUT,1577,FF,404,catapult_fpga_latency
Throughput,3246.753246753247,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,3246.753246753247,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,3246.753246753247,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,3759.398496240601,catapult,CLB,180,FF,481,catapult_fpga_latency
Throughput,3759.398496240601,catapult,LUT,981,FF,481,catapult_fpga_latency
Throughput,3759.398496240601,catapult,FF,481,FF,481,catapult_fpga_latency
Throughput,3759.398496240601,catapult,DSP,3,FF,481,catapult_fpga_latency
Throughput,3759.398496240601,catapult,BRAM,0,FF,481,catapult_fpga_latency
Throughput,3759.398496240601,catapult,CLB,180,FF,481,catapult_fpga_latency
Throughput,3759.398496240601,catapult,LUT,981,FF,481,catapult_fpga_latency
Throughput,3759.398496240601,catapult,FF,481,FF,481,catapult_fpga_latency
Throughput,3759.398496240601,catapult,DSP,3,FF,481,catapult_fpga_latency
Throughput,3759.398496240601,catapult,BRAM,0,FF,481,catapult_fpga_latency
Throughput,4032.258064516129,catapult,CLB,157,FF,379,catapult_fpga_latency
Throughput,4032.258064516129,catapult,LUT,851,FF,379,catapult_fpga_latency
Throughput,4032.258064516129,catapult,FF,379,FF,379,catapult_fpga_latency
Throughput,4032.258064516129,catapult,DSP,3,FF,379,catapult_fpga_latency
Throughput,4032.258064516129,catapult,BRAM,0,FF,379,catapult_fpga_latency
Throughput,4032.258064516129,catapult,CLB,157,FF,379,catapult_fpga_latency
Throughput,4032.258064516129,catapult,LUT,851,FF,379,catapult_fpga_latency
Throughput,4032.258064516129,catapult,FF,379,FF,379,catapult_fpga_latency
Throughput,4032.258064516129,catapult,DSP,3,FF,379,catapult_fpga_latency
Throughput,4032.258064516129,catapult,BRAM,0,FF,379,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,CLB,266,FF,489,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,LUT,1394,FF,489,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,FF,489,FF,489,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,DSP,3,FF,489,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,BRAM,0,FF,489,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,CLB,266,FF,489,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,LUT,1394,FF,489,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,FF,489,FF,489,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,DSP,3,FF,489,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,BRAM,0,FF,489,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,CLB,246,FF,386,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,LUT,1259,FF,386,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,FF,386,FF,386,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,DSP,3,FF,386,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,BRAM,0,FF,386,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,CLB,246,FF,386,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,LUT,1259,FF,386,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,FF,386,FF,386,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,DSP,3,FF,386,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,BRAM,0,FF,386,catapult_fpga_latency
Throughput,3144.654088050315,catapult,CLB,392,FF,502,catapult_fpga_latency
Throughput,3144.654088050315,catapult,LUT,1911,FF,502,catapult_fpga_latency
Throughput,3144.654088050315,catapult,FF,502,FF,502,catapult_fpga_latency
Throughput,3144.654088050315,catapult,DSP,3,FF,502,catapult_fpga_latency
Throughput,3144.654088050315,catapult,BRAM,0,FF,502,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,CLB,357,FF,502,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,LUT,1905,FF,502,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,FF,502,FF,502,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,DSP,3,FF,502,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,BRAM,0,FF,502,catapult_fpga_latency
Throughput,3412.9692832764504,catapult,CLB,357,FF,400,catapult_fpga_latency
Throughput,3412.9692832764504,catapult,LUT,1813,FF,400,catapult_fpga_latency
Throughput,3412.9692832764504,catapult,FF,400,FF,400,catapult_fpga_latency
Throughput,3412.9692832764504,catapult,DSP,3,FF,400,catapult_fpga_latency
Throughput,3412.9692832764504,catapult,BRAM,0,FF,400,catapult_fpga_latency
Throughput,3412.9692832764504,catapult,CLB,357,FF,400,catapult_fpga_latency
Throughput,3412.9692832764504,catapult,LUT,1813,FF,400,catapult_fpga_latency
Throughput,3412.9692832764504,catapult,FF,400,FF,400,catapult_fpga_latency
Throughput,3412.9692832764504,catapult,DSP,3,FF,400,catapult_fpga_latency
Throughput,3412.9692832764504,catapult,BRAM,0,FF,400,catapult_fpga_latency
Throughput,5000.0,catapult,CLB,163,FF,351,catapult_fpga_latency
Throughput,5000.0,catapult,LUT,879,FF,351,catapult_fpga_latency
Throughput,5000.0,catapult,FF,351,FF,351,catapult_fpga_latency
Throughput,5000.0,catapult,DSP,1,FF,351,catapult_fpga_latency
Throughput,5000.0,catapult,BRAM,0,FF,351,catapult_fpga_latency
Throughput,5000.0,catapult,CLB,163,FF,351,catapult_fpga_latency
Throughput,5000.0,catapult,LUT,879,FF,351,catapult_fpga_latency
Throughput,5000.0,catapult,FF,351,FF,351,catapult_fpga_latency
Throughput,5000.0,catapult,DSP,1,FF,351,catapult_fpga_latency
Throughput,5000.0,catapult,BRAM,0,FF,351,catapult_fpga_latency
Throughput,4201.680672268907,catapult,CLB,192,FF,389,catapult_fpga_latency
Throughput,4201.680672268907,catapult,LUT,1163,FF,389,catapult_fpga_latency
Throughput,4201.680672268907,catapult,FF,389,FF,389,catapult_fpga_latency
Throughput,4201.680672268907,catapult,DSP,2,FF,389,catapult_fpga_latency
Throughput,4201.680672268907,catapult,BRAM,0,FF,389,catapult_fpga_latency
Throughput,4201.680672268907,catapult,CLB,192,FF,389,catapult_fpga_latency
Throughput,4201.680672268907,catapult,LUT,1163,FF,389,catapult_fpga_latency
Throughput,4201.680672268907,catapult,FF,389,FF,389,catapult_fpga_latency
Throughput,4201.680672268907,catapult,DSP,2,FF,389,catapult_fpga_latency
Throughput,4201.680672268907,catapult,BRAM,0,FF,389,catapult_fpga_latency
Throughput,4347.826086956522,catapult,CLB,251,FF,343,catapult_fpga_latency
Throughput,4347.826086956522,catapult,LUT,1331,FF,343,catapult_fpga_latency
Throughput,4347.826086956522,catapult,FF,343,FF,343,catapult_fpga_latency
Throughput,4347.826086956522,catapult,DSP,1,FF,343,catapult_fpga_latency
Throughput,4347.826086956522,catapult,BRAM,0,FF,343,catapult_fpga_latency
Throughput,4347.826086956522,catapult,CLB,251,FF,343,catapult_fpga_latency
Throughput,4347.826086956522,catapult,LUT,1331,FF,343,catapult_fpga_latency
Throughput,4347.826086956522,catapult,FF,343,FF,343,catapult_fpga_latency
Throughput,4347.826086956522,catapult,DSP,1,FF,343,catapult_fpga_latency
Throughput,4347.826086956522,catapult,BRAM,0,FF,343,catapult_fpga_latency
Throughput,4273.504273504273,catapult,CLB,309,FF,408,catapult_fpga_latency
Throughput,4273.504273504273,catapult,LUT,1670,FF,408,catapult_fpga_latency
Throughput,4273.504273504273,catapult,FF,408,FF,408,catapult_fpga_latency
Throughput,4273.504273504273,catapult,DSP,2,FF,408,catapult_fpga_latency
Throughput,4273.504273504273,catapult,BRAM,0,FF,408,catapult_fpga_latency
Throughput,4273.504273504273,catapult,CLB,309,FF,408,catapult_fpga_latency
Throughput,4273.504273504273,catapult,LUT,1670,FF,408,catapult_fpga_latency
Throughput,4273.504273504273,catapult,FF,408,FF,408,catapult_fpga_latency
Throughput,4273.504273504273,catapult,DSP,2,FF,408,catapult_fpga_latency
Throughput,4273.504273504273,catapult,BRAM,0,FF,408,catapult_fpga_latency
Throughput,4484.304932735426,catapult,CLB,390,FF,362,catapult_fpga_latency
Throughput,4484.304932735426,catapult,LUT,2086,FF,362,catapult_fpga_latency
Throughput,4484.304932735426,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,4484.304932735426,catapult,DSP,1,FF,362,catapult_fpga_latency
Throughput,4484.304932735426,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,4484.304932735426,catapult,CLB,390,FF,362,catapult_fpga_latency
Throughput,4484.304932735426,catapult,LUT,2086,FF,362,catapult_fpga_latency
Throughput,4484.304932735426,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,4484.304932735426,catapult,DSP,1,FF,362,catapult_fpga_latency
Throughput,4484.304932735426,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,4219.409282700422,catapult,CLB,457,FF,423,catapult_fpga_latency
Throughput,4219.409282700422,catapult,LUT,2389,FF,423,catapult_fpga_latency
Throughput,4219.409282700422,catapult,FF,423,FF,423,catapult_fpga_latency
Throughput,4219.409282700422,catapult,DSP,2,FF,423,catapult_fpga_latency
Throughput,4219.409282700422,catapult,BRAM,0,FF,423,catapult_fpga_latency
Throughput,4219.409282700422,catapult,CLB,457,FF,423,catapult_fpga_latency
Throughput,4219.409282700422,catapult,LUT,2389,FF,423,catapult_fpga_latency
Throughput,4219.409282700422,catapult,FF,423,FF,423,catapult_fpga_latency
Throughput,4219.409282700422,catapult,DSP,2,FF,423,catapult_fpga_latency
Throughput,4219.409282700422,catapult,BRAM,0,FF,423,catapult_fpga_latency
Throughput,2824.858757062147,catapult,CLB,141,FF,466,catapult_fpga_latency
Throughput,2824.858757062147,catapult,LUT,709,FF,466,catapult_fpga_latency
Throughput,2824.858757062147,catapult,FF,466,FF,466,catapult_fpga_latency
Throughput,2824.858757062147,catapult,DSP,1,FF,466,catapult_fpga_latency
Throughput,2824.858757062147,catapult,BRAM,0,FF,466,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,CLB,144,FF,466,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,LUT,706,FF,466,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,FF,466,FF,466,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,DSP,1,FF,466,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,BRAM,0,FF,466,catapult_fpga_latency
Throughput,2688.172043010753,catapult,CLB,115,FF,346,catapult_fpga_latency
Throughput,2688.172043010753,catapult,LUT,622,FF,346,catapult_fpga_latency
Throughput,2688.172043010753,catapult,FF,346,FF,346,catapult_fpga_latency
Throughput,2688.172043010753,catapult,DSP,1,FF,346,catapult_fpga_latency
Throughput,2688.172043010753,catapult,BRAM,0,FF,346,catapult_fpga_latency
Throughput,2688.172043010753,catapult,CLB,115,FF,346,catapult_fpga_latency
Throughput,2688.172043010753,catapult,LUT,622,FF,346,catapult_fpga_latency
Throughput,2688.172043010753,catapult,FF,346,FF,346,catapult_fpga_latency
Throughput,2688.172043010753,catapult,DSP,1,FF,346,catapult_fpga_latency
Throughput,2688.172043010753,catapult,BRAM,0,FF,346,catapult_fpga_latency
Throughput,2057.61316872428,catapult,CLB,217,FF,475,catapult_fpga_latency
Throughput,2057.61316872428,catapult,LUT,999,FF,475,catapult_fpga_latency
Throughput,2057.61316872428,catapult,FF,475,FF,475,catapult_fpga_latency
Throughput,2057.61316872428,catapult,DSP,1,FF,475,catapult_fpga_latency
Throughput,2057.61316872428,catapult,BRAM,0,FF,475,catapult_fpga_latency
Throughput,2197.802197802198,catapult,CLB,205,FF,475,catapult_fpga_latency
Throughput,2197.802197802198,catapult,LUT,995,FF,475,catapult_fpga_latency
Throughput,2197.802197802198,catapult,FF,475,FF,475,catapult_fpga_latency
Throughput,2197.802197802198,catapult,DSP,1,FF,475,catapult_fpga_latency
Throughput,2197.802197802198,catapult,BRAM,0,FF,475,catapult_fpga_latency
Throughput,2127.6595744680853,catapult,CLB,203,FF,353,catapult_fpga_latency
Throughput,2127.6595744680853,catapult,LUT,837,FF,353,catapult_fpga_latency
Throughput,2127.6595744680853,catapult,FF,353,FF,353,catapult_fpga_latency
Throughput,2127.6595744680853,catapult,DSP,1,FF,353,catapult_fpga_latency
Throughput,2127.6595744680853,catapult,BRAM,0,FF,353,catapult_fpga_latency
Throughput,2127.6595744680853,catapult,CLB,203,FF,353,catapult_fpga_latency
Throughput,2127.6595744680853,catapult,LUT,837,FF,353,catapult_fpga_latency
Throughput,2127.6595744680853,catapult,FF,353,FF,353,catapult_fpga_latency
Throughput,2127.6595744680853,catapult,DSP,1,FF,353,catapult_fpga_latency
Throughput,2127.6595744680853,catapult,BRAM,0,FF,353,catapult_fpga_latency
Throughput,2083.3333333333335,catapult,CLB,334,FF,488,catapult_fpga_latency
Throughput,2083.3333333333335,catapult,LUT,1452,FF,488,catapult_fpga_latency
Throughput,2083.3333333333335,catapult,FF,488,FF,488,catapult_fpga_latency
Throughput,2083.3333333333335,catapult,DSP,1,FF,488,catapult_fpga_latency
Throughput,2083.3333333333335,catapult,BRAM,0,FF,488,catapult_fpga_latency
Throughput,2222.222222222222,catapult,CLB,329,FF,488,catapult_fpga_latency
Throughput,2222.222222222222,catapult,LUT,1449,FF,488,catapult_fpga_latency
Throughput,2222.222222222222,catapult,FF,488,FF,488,catapult_fpga_latency
Throughput,2222.222222222222,catapult,DSP,1,FF,488,catapult_fpga_latency
Throughput,2222.222222222222,catapult,BRAM,0,FF,488,catapult_fpga_latency
Throughput,1805.0541516245487,catapult,CLB,288,FF,368,catapult_fpga_latency
Throughput,1805.0541516245487,catapult,LUT,1382,FF,368,catapult_fpga_latency
Throughput,1805.0541516245487,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,1805.0541516245487,catapult,DSP,1,FF,368,catapult_fpga_latency
Throughput,1805.0541516245487,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,1805.0541516245487,catapult,CLB,288,FF,368,catapult_fpga_latency
Throughput,1805.0541516245487,catapult,LUT,1382,FF,368,catapult_fpga_latency
Throughput,1805.0541516245487,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,1805.0541516245487,catapult,DSP,1,FF,368,catapult_fpga_latency
Throughput,1805.0541516245487,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,CLB,153,FF,383,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,LUT,866,FF,383,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,CLB,153,FF,383,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,LUT,866,FF,383,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,CLB,132,FF,383,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,LUT,756,FF,383,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,CLB,132,FF,383,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,LUT,756,FF,383,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,3401.360544217687,catapult,CLB,258,FF,390,catapult_fpga_latency
Throughput,3401.360544217687,catapult,LUT,1208,FF,390,catapult_fpga_latency
Throughput,3401.360544217687,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,3401.360544217687,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,3401.360544217687,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,CLB,252,FF,390,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,LUT,1208,FF,390,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,CLB,228,FF,390,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,LUT,1051,FF,390,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,CLB,228,FF,390,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,LUT,1051,FF,390,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,2747.252747252747,catapult,CLB,327,FF,404,catapult_fpga_latency
Throughput,2747.252747252747,catapult,LUT,1662,FF,404,catapult_fpga_latency
Throughput,2747.252747252747,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,2747.252747252747,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,2747.252747252747,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,2747.252747252747,catapult,CLB,327,FF,404,catapult_fpga_latency
Throughput,2747.252747252747,catapult,LUT,1662,FF,404,catapult_fpga_latency
Throughput,2747.252747252747,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,2747.252747252747,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,2747.252747252747,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,3246.753246753247,catapult,CLB,316,FF,404,catapult_fpga_latency
Throughput,3246.753246753247,catapult,LUT,1577,FF,404,catapult_fpga_latency
Throughput,3246.753246753247,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,3246.753246753247,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,3246.753246753247,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,3246.753246753247,catapult,CLB,316,FF,404,catapult_fpga_latency
Throughput,3246.753246753247,catapult,LUT,1577,FF,404,catapult_fpga_latency
Throughput,3246.753246753247,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,3246.753246753247,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,3246.753246753247,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,3759.398496240601,catapult,CLB,180,FF,481,catapult_fpga_latency
Throughput,3759.398496240601,catapult,LUT,981,FF,481,catapult_fpga_latency
Throughput,3759.398496240601,catapult,FF,481,FF,481,catapult_fpga_latency
Throughput,3759.398496240601,catapult,DSP,3,FF,481,catapult_fpga_latency
Throughput,3759.398496240601,catapult,BRAM,0,FF,481,catapult_fpga_latency
Throughput,3759.398496240601,catapult,CLB,180,FF,481,catapult_fpga_latency
Throughput,3759.398496240601,catapult,LUT,981,FF,481,catapult_fpga_latency
Throughput,3759.398496240601,catapult,FF,481,FF,481,catapult_fpga_latency
Throughput,3759.398496240601,catapult,DSP,3,FF,481,catapult_fpga_latency
Throughput,3759.398496240601,catapult,BRAM,0,FF,481,catapult_fpga_latency
Throughput,4032.258064516129,catapult,CLB,157,FF,379,catapult_fpga_latency
Throughput,4032.258064516129,catapult,LUT,851,FF,379,catapult_fpga_latency
Throughput,4032.258064516129,catapult,FF,379,FF,379,catapult_fpga_latency
Throughput,4032.258064516129,catapult,DSP,3,FF,379,catapult_fpga_latency
Throughput,4032.258064516129,catapult,BRAM,0,FF,379,catapult_fpga_latency
Throughput,4032.258064516129,catapult,CLB,157,FF,379,catapult_fpga_latency
Throughput,4032.258064516129,catapult,LUT,851,FF,379,catapult_fpga_latency
Throughput,4032.258064516129,catapult,FF,379,FF,379,catapult_fpga_latency
Throughput,4032.258064516129,catapult,DSP,3,FF,379,catapult_fpga_latency
Throughput,4032.258064516129,catapult,BRAM,0,FF,379,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,CLB,266,FF,489,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,LUT,1394,FF,489,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,FF,489,FF,489,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,DSP,3,FF,489,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,BRAM,0,FF,489,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,CLB,266,FF,489,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,LUT,1394,FF,489,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,FF,489,FF,489,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,DSP,3,FF,489,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,BRAM,0,FF,489,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,CLB,242,FF,386,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,LUT,1260,FF,386,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,FF,386,FF,386,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,DSP,3,FF,386,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,BRAM,0,FF,386,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,CLB,246,FF,386,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,LUT,1259,FF,386,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,FF,386,FF,386,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,DSP,3,FF,386,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,BRAM,0,FF,386,catapult_fpga_latency
Throughput,3144.654088050315,catapult,CLB,392,FF,502,catapult_fpga_latency
Throughput,3144.654088050315,catapult,LUT,1911,FF,502,catapult_fpga_latency
Throughput,3144.654088050315,catapult,FF,502,FF,502,catapult_fpga_latency
Throughput,3144.654088050315,catapult,DSP,3,FF,502,catapult_fpga_latency
Throughput,3144.654088050315,catapult,BRAM,0,FF,502,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,CLB,357,FF,502,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,LUT,1905,FF,502,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,FF,502,FF,502,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,DSP,3,FF,502,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,BRAM,0,FF,502,catapult_fpga_latency
Throughput,3412.9692832764504,catapult,CLB,357,FF,400,catapult_fpga_latency
Throughput,3412.9692832764504,catapult,LUT,1813,FF,400,catapult_fpga_latency
Throughput,3412.9692832764504,catapult,FF,400,FF,400,catapult_fpga_latency
Throughput,3412.9692832764504,catapult,DSP,3,FF,400,catapult_fpga_latency
Throughput,3412.9692832764504,catapult,BRAM,0,FF,400,catapult_fpga_latency
Throughput,3412.9692832764504,catapult,CLB,357,FF,400,catapult_fpga_latency
Throughput,3412.9692832764504,catapult,LUT,1813,FF,400,catapult_fpga_latency
Throughput,3412.9692832764504,catapult,FF,400,FF,400,catapult_fpga_latency
Throughput,3412.9692832764504,catapult,DSP,3,FF,400,catapult_fpga_latency
Throughput,3412.9692832764504,catapult,BRAM,0,FF,400,catapult_fpga_latency
Throughput,5102.040816326531,catapult,CLB,159,FF,351,catapult_fpga_latency
Throughput,5102.040816326531,catapult,LUT,879,FF,351,catapult_fpga_latency
Throughput,5102.040816326531,catapult,FF,351,FF,351,catapult_fpga_latency
Throughput,5102.040816326531,catapult,DSP,1,FF,351,catapult_fpga_latency
Throughput,5102.040816326531,catapult,BRAM,0,FF,351,catapult_fpga_latency
Throughput,5000.0,catapult,CLB,163,FF,351,catapult_fpga_latency
Throughput,5000.0,catapult,LUT,879,FF,351,catapult_fpga_latency
Throughput,5000.0,catapult,FF,351,FF,351,catapult_fpga_latency
Throughput,5000.0,catapult,DSP,1,FF,351,catapult_fpga_latency
Throughput,5000.0,catapult,BRAM,0,FF,351,catapult_fpga_latency
Throughput,4201.680672268907,catapult,CLB,192,FF,389,catapult_fpga_latency
Throughput,4201.680672268907,catapult,LUT,1163,FF,389,catapult_fpga_latency
Throughput,4201.680672268907,catapult,FF,389,FF,389,catapult_fpga_latency
Throughput,4201.680672268907,catapult,DSP,2,FF,389,catapult_fpga_latency
Throughput,4201.680672268907,catapult,BRAM,0,FF,389,catapult_fpga_latency
Throughput,4201.680672268907,catapult,CLB,192,FF,389,catapult_fpga_latency
Throughput,4201.680672268907,catapult,LUT,1163,FF,389,catapult_fpga_latency
Throughput,4201.680672268907,catapult,FF,389,FF,389,catapult_fpga_latency
Throughput,4201.680672268907,catapult,DSP,2,FF,389,catapult_fpga_latency
Throughput,4201.680672268907,catapult,BRAM,0,FF,389,catapult_fpga_latency
Throughput,4347.826086956522,catapult,CLB,251,FF,343,catapult_fpga_latency
Throughput,4347.826086956522,catapult,LUT,1331,FF,343,catapult_fpga_latency
Throughput,4347.826086956522,catapult,FF,343,FF,343,catapult_fpga_latency
Throughput,4347.826086956522,catapult,DSP,1,FF,343,catapult_fpga_latency
Throughput,4347.826086956522,catapult,BRAM,0,FF,343,catapult_fpga_latency
Throughput,4347.826086956522,catapult,CLB,251,FF,343,catapult_fpga_latency
Throughput,4347.826086956522,catapult,LUT,1331,FF,343,catapult_fpga_latency
Throughput,4347.826086956522,catapult,FF,343,FF,343,catapult_fpga_latency
Throughput,4347.826086956522,catapult,DSP,1,FF,343,catapult_fpga_latency
Throughput,4347.826086956522,catapult,BRAM,0,FF,343,catapult_fpga_latency
Throughput,4273.504273504273,catapult,CLB,309,FF,408,catapult_fpga_latency
Throughput,4273.504273504273,catapult,LUT,1670,FF,408,catapult_fpga_latency
Throughput,4273.504273504273,catapult,FF,408,FF,408,catapult_fpga_latency
Throughput,4273.504273504273,catapult,DSP,2,FF,408,catapult_fpga_latency
Throughput,4273.504273504273,catapult,BRAM,0,FF,408,catapult_fpga_latency
Throughput,4273.504273504273,catapult,CLB,309,FF,408,catapult_fpga_latency
Throughput,4273.504273504273,catapult,LUT,1670,FF,408,catapult_fpga_latency
Throughput,4273.504273504273,catapult,FF,408,FF,408,catapult_fpga_latency
Throughput,4273.504273504273,catapult,DSP,2,FF,408,catapult_fpga_latency
Throughput,4273.504273504273,catapult,BRAM,0,FF,408,catapult_fpga_latency
Throughput,4484.304932735426,catapult,CLB,390,FF,362,catapult_fpga_latency
Throughput,4484.304932735426,catapult,LUT,2086,FF,362,catapult_fpga_latency
Throughput,4484.304932735426,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,4484.304932735426,catapult,DSP,1,FF,362,catapult_fpga_latency
Throughput,4484.304932735426,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,4484.304932735426,catapult,CLB,390,FF,362,catapult_fpga_latency
Throughput,4484.304932735426,catapult,LUT,2086,FF,362,catapult_fpga_latency
Throughput,4484.304932735426,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,4484.304932735426,catapult,DSP,1,FF,362,catapult_fpga_latency
Throughput,4484.304932735426,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,4219.409282700422,catapult,CLB,457,FF,423,catapult_fpga_latency
Throughput,4219.409282700422,catapult,LUT,2389,FF,423,catapult_fpga_latency
Throughput,4219.409282700422,catapult,FF,423,FF,423,catapult_fpga_latency
Throughput,4219.409282700422,catapult,DSP,2,FF,423,catapult_fpga_latency
Throughput,4219.409282700422,catapult,BRAM,0,FF,423,catapult_fpga_latency
Throughput,4219.409282700422,catapult,CLB,457,FF,423,catapult_fpga_latency
Throughput,4219.409282700422,catapult,LUT,2389,FF,423,catapult_fpga_latency
Throughput,4219.409282700422,catapult,FF,423,FF,423,catapult_fpga_latency
Throughput,4219.409282700422,catapult,DSP,2,FF,423,catapult_fpga_latency
Throughput,4219.409282700422,catapult,BRAM,0,FF,423,catapult_fpga_latency
Throughput,2824.858757062147,catapult,CLB,141,FF,466,catapult_fpga_latency
Throughput,2824.858757062147,catapult,LUT,709,FF,466,catapult_fpga_latency
Throughput,2824.858757062147,catapult,FF,466,FF,466,catapult_fpga_latency
Throughput,2824.858757062147,catapult,DSP,1,FF,466,catapult_fpga_latency
Throughput,2824.858757062147,catapult,BRAM,0,FF,466,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,CLB,144,FF,466,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,LUT,706,FF,466,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,FF,466,FF,466,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,DSP,1,FF,466,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,BRAM,0,FF,466,catapult_fpga_latency
Throughput,2688.172043010753,catapult,CLB,115,FF,346,catapult_fpga_latency
Throughput,2688.172043010753,catapult,LUT,622,FF,346,catapult_fpga_latency
Throughput,2688.172043010753,catapult,FF,346,FF,346,catapult_fpga_latency
Throughput,2688.172043010753,catapult,DSP,1,FF,346,catapult_fpga_latency
Throughput,2688.172043010753,catapult,BRAM,0,FF,346,catapult_fpga_latency
Throughput,2688.172043010753,catapult,CLB,115,FF,346,catapult_fpga_latency
Throughput,2688.172043010753,catapult,LUT,622,FF,346,catapult_fpga_latency
Throughput,2688.172043010753,catapult,FF,346,FF,346,catapult_fpga_latency
Throughput,2688.172043010753,catapult,DSP,1,FF,346,catapult_fpga_latency
Throughput,2688.172043010753,catapult,BRAM,0,FF,346,catapult_fpga_latency
Throughput,2057.61316872428,catapult,CLB,217,FF,475,catapult_fpga_latency
Throughput,2057.61316872428,catapult,LUT,999,FF,475,catapult_fpga_latency
Throughput,2057.61316872428,catapult,FF,475,FF,475,catapult_fpga_latency
Throughput,2057.61316872428,catapult,DSP,1,FF,475,catapult_fpga_latency
Throughput,2057.61316872428,catapult,BRAM,0,FF,475,catapult_fpga_latency
Throughput,2197.802197802198,catapult,CLB,205,FF,475,catapult_fpga_latency
Throughput,2197.802197802198,catapult,LUT,995,FF,475,catapult_fpga_latency
Throughput,2197.802197802198,catapult,FF,475,FF,475,catapult_fpga_latency
Throughput,2197.802197802198,catapult,DSP,1,FF,475,catapult_fpga_latency
Throughput,2197.802197802198,catapult,BRAM,0,FF,475,catapult_fpga_latency
Throughput,2127.6595744680853,catapult,CLB,203,FF,353,catapult_fpga_latency
Throughput,2127.6595744680853,catapult,LUT,837,FF,353,catapult_fpga_latency
Throughput,2127.6595744680853,catapult,FF,353,FF,353,catapult_fpga_latency
Throughput,2127.6595744680853,catapult,DSP,1,FF,353,catapult_fpga_latency
Throughput,2127.6595744680853,catapult,BRAM,0,FF,353,catapult_fpga_latency
Throughput,2127.6595744680853,catapult,CLB,203,FF,353,catapult_fpga_latency
Throughput,2127.6595744680853,catapult,LUT,837,FF,353,catapult_fpga_latency
Throughput,2127.6595744680853,catapult,FF,353,FF,353,catapult_fpga_latency
Throughput,2127.6595744680853,catapult,DSP,1,FF,353,catapult_fpga_latency
Throughput,2127.6595744680853,catapult,BRAM,0,FF,353,catapult_fpga_latency
Throughput,2083.3333333333335,catapult,CLB,334,FF,488,catapult_fpga_latency
Throughput,2083.3333333333335,catapult,LUT,1452,FF,488,catapult_fpga_latency
Throughput,2083.3333333333335,catapult,FF,488,FF,488,catapult_fpga_latency
Throughput,2083.3333333333335,catapult,DSP,1,FF,488,catapult_fpga_latency
Throughput,2083.3333333333335,catapult,BRAM,0,FF,488,catapult_fpga_latency
Throughput,2222.222222222222,catapult,CLB,329,FF,488,catapult_fpga_latency
Throughput,2222.222222222222,catapult,LUT,1449,FF,488,catapult_fpga_latency
Throughput,2222.222222222222,catapult,FF,488,FF,488,catapult_fpga_latency
Throughput,2222.222222222222,catapult,DSP,1,FF,488,catapult_fpga_latency
Throughput,2222.222222222222,catapult,BRAM,0,FF,488,catapult_fpga_latency
Throughput,1805.0541516245487,catapult,CLB,288,FF,368,catapult_fpga_latency
Throughput,1805.0541516245487,catapult,LUT,1382,FF,368,catapult_fpga_latency
Throughput,1805.0541516245487,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,1805.0541516245487,catapult,DSP,1,FF,368,catapult_fpga_latency
Throughput,1805.0541516245487,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,1805.0541516245487,catapult,CLB,288,FF,368,catapult_fpga_latency
Throughput,1805.0541516245487,catapult,LUT,1382,FF,368,catapult_fpga_latency
Throughput,1805.0541516245487,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,1805.0541516245487,catapult,DSP,1,FF,368,catapult_fpga_latency
Throughput,1805.0541516245487,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,CLB,153,FF,383,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,LUT,866,FF,383,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,CLB,153,FF,383,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,LUT,866,FF,383,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,CLB,132,FF,383,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,LUT,756,FF,383,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,CLB,132,FF,383,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,LUT,756,FF,383,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,3401.360544217687,catapult,CLB,258,FF,390,catapult_fpga_latency
Throughput,3401.360544217687,catapult,LUT,1208,FF,390,catapult_fpga_latency
Throughput,3401.360544217687,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,3401.360544217687,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,3401.360544217687,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,3401.360544217687,catapult,CLB,258,FF,390,catapult_fpga_latency
Throughput,3401.360544217687,catapult,LUT,1208,FF,390,catapult_fpga_latency
Throughput,3401.360544217687,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,3401.360544217687,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,3401.360544217687,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,CLB,228,FF,390,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,LUT,1051,FF,390,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,CLB,228,FF,390,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,LUT,1051,FF,390,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,2747.252747252747,catapult,CLB,327,FF,404,catapult_fpga_latency
Throughput,2747.252747252747,catapult,LUT,1662,FF,404,catapult_fpga_latency
Throughput,2747.252747252747,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,2747.252747252747,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,2747.252747252747,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,2747.252747252747,catapult,CLB,327,FF,404,catapult_fpga_latency
Throughput,2747.252747252747,catapult,LUT,1662,FF,404,catapult_fpga_latency
Throughput,2747.252747252747,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,2747.252747252747,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,2747.252747252747,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,3246.753246753247,catapult,CLB,316,FF,404,catapult_fpga_latency
Throughput,3246.753246753247,catapult,LUT,1577,FF,404,catapult_fpga_latency
Throughput,3246.753246753247,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,3246.753246753247,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,3246.753246753247,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,3246.753246753247,catapult,CLB,316,FF,404,catapult_fpga_latency
Throughput,3246.753246753247,catapult,LUT,1577,FF,404,catapult_fpga_latency
Throughput,3246.753246753247,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,3246.753246753247,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,3246.753246753247,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,3759.398496240601,catapult,CLB,180,FF,481,catapult_fpga_latency
Throughput,3759.398496240601,catapult,LUT,981,FF,481,catapult_fpga_latency
Throughput,3759.398496240601,catapult,FF,481,FF,481,catapult_fpga_latency
Throughput,3759.398496240601,catapult,DSP,3,FF,481,catapult_fpga_latency
Throughput,3759.398496240601,catapult,BRAM,0,FF,481,catapult_fpga_latency
Throughput,3759.398496240601,catapult,CLB,180,FF,481,catapult_fpga_latency
Throughput,3759.398496240601,catapult,LUT,981,FF,481,catapult_fpga_latency
Throughput,3759.398496240601,catapult,FF,481,FF,481,catapult_fpga_latency
Throughput,3759.398496240601,catapult,DSP,3,FF,481,catapult_fpga_latency
Throughput,3759.398496240601,catapult,BRAM,0,FF,481,catapult_fpga_latency
Throughput,4032.258064516129,catapult,CLB,157,FF,379,catapult_fpga_latency
Throughput,4032.258064516129,catapult,LUT,851,FF,379,catapult_fpga_latency
Throughput,4032.258064516129,catapult,FF,379,FF,379,catapult_fpga_latency
Throughput,4032.258064516129,catapult,DSP,3,FF,379,catapult_fpga_latency
Throughput,4032.258064516129,catapult,BRAM,0,FF,379,catapult_fpga_latency
Throughput,4032.258064516129,catapult,CLB,157,FF,379,catapult_fpga_latency
Throughput,4032.258064516129,catapult,LUT,851,FF,379,catapult_fpga_latency
Throughput,4032.258064516129,catapult,FF,379,FF,379,catapult_fpga_latency
Throughput,4032.258064516129,catapult,DSP,3,FF,379,catapult_fpga_latency
Throughput,4032.258064516129,catapult,BRAM,0,FF,379,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,CLB,266,FF,489,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,LUT,1394,FF,489,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,FF,489,FF,489,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,DSP,3,FF,489,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,BRAM,0,FF,489,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,CLB,266,FF,489,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,LUT,1394,FF,489,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,FF,489,FF,489,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,DSP,3,FF,489,catapult_fpga_latency
Throughput,3571.4285714285716,catapult,BRAM,0,FF,489,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,CLB,246,FF,386,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,LUT,1259,FF,386,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,FF,386,FF,386,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,DSP,3,FF,386,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,BRAM,0,FF,386,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,CLB,246,FF,386,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,LUT,1259,FF,386,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,FF,386,FF,386,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,DSP,3,FF,386,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,BRAM,0,FF,386,catapult_fpga_latency
Throughput,3144.654088050315,catapult,CLB,392,FF,502,catapult_fpga_latency
Throughput,3144.654088050315,catapult,LUT,1911,FF,502,catapult_fpga_latency
Throughput,3144.654088050315,catapult,FF,502,FF,502,catapult_fpga_latency
Throughput,3144.654088050315,catapult,DSP,3,FF,502,catapult_fpga_latency
Throughput,3144.654088050315,catapult,BRAM,0,FF,502,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,CLB,357,FF,502,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,LUT,1905,FF,502,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,FF,502,FF,502,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,DSP,3,FF,502,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,BRAM,0,FF,502,catapult_fpga_latency
Throughput,3412.9692832764504,catapult,CLB,357,FF,400,catapult_fpga_latency
Throughput,3412.9692832764504,catapult,LUT,1813,FF,400,catapult_fpga_latency
Throughput,3412.9692832764504,catapult,FF,400,FF,400,catapult_fpga_latency
Throughput,3412.9692832764504,catapult,DSP,3,FF,400,catapult_fpga_latency
Throughput,3412.9692832764504,catapult,BRAM,0,FF,400,catapult_fpga_latency
Throughput,3412.9692832764504,catapult,CLB,357,FF,400,catapult_fpga_latency
Throughput,3412.9692832764504,catapult,LUT,1813,FF,400,catapult_fpga_latency
Throughput,3412.9692832764504,catapult,FF,400,FF,400,catapult_fpga_latency
Throughput,3412.9692832764504,catapult,DSP,3,FF,400,catapult_fpga_latency
Throughput,3412.9692832764504,catapult,BRAM,0,FF,400,catapult_fpga_latency
Throughput,5000.0,catapult,CLB,163,FF,351,catapult_fpga_latency
Throughput,5000.0,catapult,LUT,879,FF,351,catapult_fpga_latency
Throughput,5000.0,catapult,FF,351,FF,351,catapult_fpga_latency
Throughput,5000.0,catapult,DSP,1,FF,351,catapult_fpga_latency
Throughput,5000.0,catapult,BRAM,0,FF,351,catapult_fpga_latency
Throughput,5000.0,catapult,CLB,163,FF,351,catapult_fpga_latency
Throughput,5000.0,catapult,LUT,879,FF,351,catapult_fpga_latency
Throughput,5000.0,catapult,FF,351,FF,351,catapult_fpga_latency
Throughput,5000.0,catapult,DSP,1,FF,351,catapult_fpga_latency
Throughput,5000.0,catapult,BRAM,0,FF,351,catapult_fpga_latency
Throughput,4201.680672268907,catapult,CLB,192,FF,389,catapult_fpga_latency
Throughput,4201.680672268907,catapult,LUT,1163,FF,389,catapult_fpga_latency
Throughput,4201.680672268907,catapult,FF,389,FF,389,catapult_fpga_latency
Throughput,4201.680672268907,catapult,DSP,2,FF,389,catapult_fpga_latency
Throughput,4201.680672268907,catapult,BRAM,0,FF,389,catapult_fpga_latency
Throughput,4201.680672268907,catapult,CLB,192,FF,389,catapult_fpga_latency
Throughput,4201.680672268907,catapult,LUT,1163,FF,389,catapult_fpga_latency
Throughput,4201.680672268907,catapult,FF,389,FF,389,catapult_fpga_latency
Throughput,4201.680672268907,catapult,DSP,2,FF,389,catapult_fpga_latency
Throughput,4201.680672268907,catapult,BRAM,0,FF,389,catapult_fpga_latency
Throughput,4347.826086956522,catapult,CLB,251,FF,343,catapult_fpga_latency
Throughput,4347.826086956522,catapult,LUT,1331,FF,343,catapult_fpga_latency
Throughput,4347.826086956522,catapult,FF,343,FF,343,catapult_fpga_latency
Throughput,4347.826086956522,catapult,DSP,1,FF,343,catapult_fpga_latency
Throughput,4347.826086956522,catapult,BRAM,0,FF,343,catapult_fpga_latency
Throughput,4347.826086956522,catapult,CLB,251,FF,343,catapult_fpga_latency
Throughput,4347.826086956522,catapult,LUT,1331,FF,343,catapult_fpga_latency
Throughput,4347.826086956522,catapult,FF,343,FF,343,catapult_fpga_latency
Throughput,4347.826086956522,catapult,DSP,1,FF,343,catapult_fpga_latency
Throughput,4347.826086956522,catapult,BRAM,0,FF,343,catapult_fpga_latency
Throughput,4273.504273504273,catapult,CLB,309,FF,408,catapult_fpga_latency
Throughput,4273.504273504273,catapult,LUT,1670,FF,408,catapult_fpga_latency
Throughput,4273.504273504273,catapult,FF,408,FF,408,catapult_fpga_latency
Throughput,4273.504273504273,catapult,DSP,2,FF,408,catapult_fpga_latency
Throughput,4273.504273504273,catapult,BRAM,0,FF,408,catapult_fpga_latency
Throughput,4273.504273504273,catapult,CLB,309,FF,408,catapult_fpga_latency
Throughput,4273.504273504273,catapult,LUT,1670,FF,408,catapult_fpga_latency
Throughput,4273.504273504273,catapult,FF,408,FF,408,catapult_fpga_latency
Throughput,4273.504273504273,catapult,DSP,2,FF,408,catapult_fpga_latency
Throughput,4273.504273504273,catapult,BRAM,0,FF,408,catapult_fpga_latency
Throughput,4484.304932735426,catapult,CLB,390,FF,362,catapult_fpga_latency
Throughput,4484.304932735426,catapult,LUT,2086,FF,362,catapult_fpga_latency
Throughput,4484.304932735426,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,4484.304932735426,catapult,DSP,1,FF,362,catapult_fpga_latency
Throughput,4484.304932735426,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,4484.304932735426,catapult,CLB,390,FF,362,catapult_fpga_latency
Throughput,4484.304932735426,catapult,LUT,2086,FF,362,catapult_fpga_latency
Throughput,4484.304932735426,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,4484.304932735426,catapult,DSP,1,FF,362,catapult_fpga_latency
Throughput,4484.304932735426,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,4219.409282700422,catapult,CLB,457,FF,423,catapult_fpga_latency
Throughput,4219.409282700422,catapult,LUT,2389,FF,423,catapult_fpga_latency
Throughput,4219.409282700422,catapult,FF,423,FF,423,catapult_fpga_latency
Throughput,4219.409282700422,catapult,DSP,2,FF,423,catapult_fpga_latency
Throughput,4219.409282700422,catapult,BRAM,0,FF,423,catapult_fpga_latency
Throughput,4219.409282700422,catapult,CLB,457,FF,423,catapult_fpga_latency
Throughput,4219.409282700422,catapult,LUT,2389,FF,423,catapult_fpga_latency
Throughput,4219.409282700422,catapult,FF,423,FF,423,catapult_fpga_latency
Throughput,4219.409282700422,catapult,DSP,2,FF,423,catapult_fpga_latency
Throughput,4219.409282700422,catapult,BRAM,0,FF,423,catapult_fpga_latency
Throughput,910.7468123861566,catapult,CLB,119,FF,434,catapult_fpga_latency
Throughput,910.7468123861566,catapult,LUT,572,FF,434,catapult_fpga_latency
Throughput,910.7468123861566,catapult,FF,434,FF,434,catapult_fpga_latency
Throughput,910.7468123861566,catapult,DSP,1,FF,434,catapult_fpga_latency
Throughput,910.7468123861566,catapult,BRAM,0,FF,434,catapult_fpga_latency
Throughput,904.9773755656108,catapult,CLB,113,FF,434,catapult_fpga_latency
Throughput,904.9773755656108,catapult,LUT,572,FF,434,catapult_fpga_latency
Throughput,904.9773755656108,catapult,FF,434,FF,434,catapult_fpga_latency
Throughput,904.9773755656108,catapult,DSP,1,FF,434,catapult_fpga_latency
Throughput,904.9773755656108,catapult,BRAM,0,FF,434,catapult_fpga_latency
Throughput,932.8358208955224,catapult,CLB,92,FF,314,catapult_fpga_latency
Throughput,932.8358208955224,catapult,LUT,441,FF,314,catapult_fpga_latency
Throughput,932.8358208955224,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,932.8358208955224,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,932.8358208955224,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,869.5652173913044,catapult,CLB,93,FF,314,catapult_fpga_latency
Throughput,869.5652173913044,catapult,LUT,441,FF,314,catapult_fpga_latency
Throughput,869.5652173913044,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,869.5652173913044,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,869.5652173913044,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,869.5652173913044,catapult,CLB,93,FF,314,catapult_fpga_latency
Throughput,869.5652173913044,catapult,LUT,441,FF,314,catapult_fpga_latency
Throughput,869.5652173913044,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,869.5652173913044,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,869.5652173913044,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,761.6146230007616,catapult,CLB,178,FF,444,catapult_fpga_latency
Throughput,761.6146230007616,catapult,LUT,755,FF,444,catapult_fpga_latency
Throughput,761.6146230007616,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,761.6146230007616,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,761.6146230007616,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,778.2101167315176,catapult,CLB,171,FF,444,catapult_fpga_latency
Throughput,778.2101167315176,catapult,LUT,739,FF,444,catapult_fpga_latency
Throughput,778.2101167315176,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,778.2101167315176,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,778.2101167315176,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,915.7509157509156,catapult,CLB,131,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,LUT,595,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,FF,322,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,DSP,1,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,BRAM,0,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,CLB,131,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,LUT,595,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,FF,322,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,DSP,1,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,BRAM,0,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,CLB,131,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,LUT,595,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,FF,322,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,DSP,1,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,BRAM,0,FF,322,catapult_fpga_latency
Throughput,591.016548463357,catapult,CLB,236,FF,460,catapult_fpga_latency
Throughput,591.016548463357,catapult,LUT,1014,FF,460,catapult_fpga_latency
Throughput,591.016548463357,catapult,FF,460,FF,460,catapult_fpga_latency
Throughput,591.016548463357,catapult,DSP,1,FF,460,catapult_fpga_latency
Throughput,591.016548463357,catapult,BRAM,0,FF,460,catapult_fpga_latency
Throughput,653.1678641410842,catapult,CLB,262,FF,460,catapult_fpga_latency
Throughput,653.1678641410842,catapult,LUT,1014,FF,460,catapult_fpga_latency
Throughput,653.1678641410842,catapult,FF,460,FF,460,catapult_fpga_latency
Throughput,653.1678641410842,catapult,DSP,1,FF,460,catapult_fpga_latency
Throughput,653.1678641410842,catapult,BRAM,0,FF,460,catapult_fpga_latency
Throughput,655.307994757536,catapult,CLB,193,FF,337,catapult_fpga_latency
Throughput,655.307994757536,catapult,LUT,840,FF,337,catapult_fpga_latency
Throughput,655.307994757536,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,655.307994757536,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,655.307994757536,catapult,BRAM,0,FF,337,catapult_fpga_latency
Throughput,655.307994757536,catapult,CLB,193,FF,337,catapult_fpga_latency
Throughput,655.307994757536,catapult,LUT,840,FF,337,catapult_fpga_latency
Throughput,655.307994757536,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,655.307994757536,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,655.307994757536,catapult,BRAM,0,FF,337,catapult_fpga_latency
Throughput,655.307994757536,catapult,CLB,193,FF,337,catapult_fpga_latency
Throughput,655.307994757536,catapult,LUT,840,FF,337,catapult_fpga_latency
Throughput,655.307994757536,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,655.307994757536,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,655.307994757536,catapult,BRAM,0,FF,337,catapult_fpga_latency
Throughput,1310.615989515072,catapult,CLB,110,FF,326,catapult_fpga_latency
Throughput,1310.615989515072,catapult,LUT,570,FF,326,catapult_fpga_latency
Throughput,1310.615989515072,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,1310.615989515072,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,1310.615989515072,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,1310.615989515072,catapult,CLB,110,FF,326,catapult_fpga_latency
Throughput,1310.615989515072,catapult,LUT,570,FF,326,catapult_fpga_latency
Throughput,1310.615989515072,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,1310.615989515072,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,1310.615989515072,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,CLB,125,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,LUT,586,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,CLB,125,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,LUT,586,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,CLB,125,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,LUT,586,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,1287.001287001287,catapult,CLB,151,FF,333,catapult_fpga_latency
Throughput,1287.001287001287,catapult,LUT,770,FF,333,catapult_fpga_latency
Throughput,1287.001287001287,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,1287.001287001287,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,1287.001287001287,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,1287.001287001287,catapult,CLB,151,FF,333,catapult_fpga_latency
Throughput,1287.001287001287,catapult,LUT,770,FF,333,catapult_fpga_latency
Throughput,1287.001287001287,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,1287.001287001287,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,1287.001287001287,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,CLB,166,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,LUT,733,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,CLB,166,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,LUT,733,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,CLB,166,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,LUT,733,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,1182.033096926714,catapult,CLB,199,FF,347,catapult_fpga_latency
Throughput,1182.033096926714,catapult,LUT,1054,FF,347,catapult_fpga_latency
Throughput,1182.033096926714,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,1182.033096926714,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,1182.033096926714,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,1182.033096926714,catapult,CLB,199,FF,347,catapult_fpga_latency
Throughput,1182.033096926714,catapult,LUT,1054,FF,347,catapult_fpga_latency
Throughput,1182.033096926714,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,1182.033096926714,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,1182.033096926714,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,CLB,202,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,LUT,1033,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,CLB,202,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,LUT,1033,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,CLB,202,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,LUT,1033,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,1485.8841010401188,catapult,CLB,164,FF,415,catapult_fpga_latency
Throughput,1485.8841010401188,catapult,LUT,803,FF,415,catapult_fpga_latency
Throughput,1485.8841010401188,catapult,FF,415,FF,415,catapult_fpga_latency
Throughput,1485.8841010401188,catapult,DSP,3,FF,415,catapult_fpga_latency
Throughput,1485.8841010401188,catapult,BRAM,0,FF,415,catapult_fpga_latency
Throughput,1485.8841010401188,catapult,CLB,164,FF,415,catapult_fpga_latency
Throughput,1485.8841010401188,catapult,LUT,803,FF,415,catapult_fpga_latency
Throughput,1485.8841010401188,catapult,FF,415,FF,415,catapult_fpga_latency
Throughput,1485.8841010401188,catapult,DSP,3,FF,415,catapult_fpga_latency
Throughput,1485.8841010401188,catapult,BRAM,0,FF,415,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,CLB,128,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,LUT,695,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,DSP,3,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,CLB,128,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,LUT,695,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,DSP,3,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,CLB,128,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,LUT,695,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,DSP,3,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,1349.527665317139,catapult,CLB,235,FF,422,catapult_fpga_latency
Throughput,1349.527665317139,catapult,LUT,1203,FF,422,catapult_fpga_latency
Throughput,1349.527665317139,catapult,FF,422,FF,422,catapult_fpga_latency
Throughput,1349.527665317139,catapult,DSP,3,FF,422,catapult_fpga_latency
Throughput,1349.527665317139,catapult,BRAM,0,FF,422,catapult_fpga_latency
Throughput,1349.527665317139,catapult,CLB,235,FF,422,catapult_fpga_latency
Throughput,1349.527665317139,catapult,LUT,1203,FF,422,catapult_fpga_latency
Throughput,1349.527665317139,catapult,FF,422,FF,422,catapult_fpga_latency
Throughput,1349.527665317139,catapult,DSP,3,FF,422,catapult_fpga_latency
Throughput,1349.527665317139,catapult,BRAM,0,FF,422,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,CLB,213,FF,320,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,LUT,1019,FF,320,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,FF,320,FF,320,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,DSP,3,FF,320,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,BRAM,0,FF,320,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,CLB,213,FF,320,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,LUT,1019,FF,320,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,FF,320,FF,320,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,DSP,3,FF,320,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,BRAM,0,FF,320,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,CLB,213,FF,320,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,LUT,1019,FF,320,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,FF,320,FF,320,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,DSP,3,FF,320,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,BRAM,0,FF,320,catapult_fpga_latency
Throughput,1385.0415512465374,catapult,CLB,282,FF,436,catapult_fpga_latency
Throughput,1385.0415512465374,catapult,LUT,1451,FF,436,catapult_fpga_latency
Throughput,1385.0415512465374,catapult,FF,436,FF,436,catapult_fpga_latency
Throughput,1385.0415512465374,catapult,DSP,3,FF,436,catapult_fpga_latency
Throughput,1385.0415512465374,catapult,BRAM,0,FF,436,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,CLB,303,FF,436,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,LUT,1450,FF,436,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,FF,436,FF,436,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,DSP,3,FF,436,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,BRAM,0,FF,436,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,CLB,284,FF,334,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,LUT,1360,FF,334,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,FF,334,FF,334,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,DSP,3,FF,334,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,BRAM,0,FF,334,catapult_fpga_latency
Throughput,1335.113484646195,catapult,CLB,278,FF,334,catapult_fpga_latency
Throughput,1335.113484646195,catapult,LUT,1360,FF,334,catapult_fpga_latency
Throughput,1335.113484646195,catapult,FF,334,FF,334,catapult_fpga_latency
Throughput,1335.113484646195,catapult,DSP,3,FF,334,catapult_fpga_latency
Throughput,1335.113484646195,catapult,BRAM,0,FF,334,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,CLB,284,FF,334,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,LUT,1360,FF,334,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,FF,334,FF,334,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,DSP,3,FF,334,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,BRAM,0,FF,334,catapult_fpga_latency
Throughput,2347.417840375587,catapult,CLB,91,FF,213,catapult_fpga_latency
Throughput,2347.417840375587,catapult,LUT,536,FF,213,catapult_fpga_latency
Throughput,2347.417840375587,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,2347.417840375587,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,2347.417840375587,catapult,BRAM,0,FF,213,catapult_fpga_latency
Throughput,2347.417840375587,catapult,CLB,91,FF,213,catapult_fpga_latency
Throughput,2347.417840375587,catapult,LUT,536,FF,213,catapult_fpga_latency
Throughput,2347.417840375587,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,2347.417840375587,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,2347.417840375587,catapult,BRAM,0,FF,213,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,CLB,117,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,LUT,684,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,FF,274,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,DSP,2,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,BRAM,0,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,CLB,117,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,LUT,684,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,FF,274,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,DSP,2,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,BRAM,0,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,CLB,117,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,LUT,684,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,FF,274,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,DSP,2,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,BRAM,0,FF,274,catapult_fpga_latency
Throughput,2433.0900243309,catapult,CLB,150,FF,248,catapult_fpga_latency
Throughput,2433.0900243309,catapult,LUT,753,FF,248,catapult_fpga_latency
Throughput,2433.0900243309,catapult,FF,248,FF,248,catapult_fpga_latency
Throughput,2433.0900243309,catapult,DSP,1,FF,248,catapult_fpga_latency
Throughput,2433.0900243309,catapult,BRAM,0,FF,248,catapult_fpga_latency
Throughput,2433.0900243309,catapult,CLB,150,FF,248,catapult_fpga_latency
Throughput,2433.0900243309,catapult,LUT,753,FF,248,catapult_fpga_latency
Throughput,2433.0900243309,catapult,FF,248,FF,248,catapult_fpga_latency
Throughput,2433.0900243309,catapult,DSP,1,FF,248,catapult_fpga_latency
Throughput,2433.0900243309,catapult,BRAM,0,FF,248,catapult_fpga_latency
Throughput,2314.814814814815,catapult,CLB,207,FF,293,catapult_fpga_latency
Throughput,2314.814814814815,catapult,LUT,999,FF,293,catapult_fpga_latency
Throughput,2314.814814814815,catapult,FF,293,FF,293,catapult_fpga_latency
Throughput,2314.814814814815,catapult,DSP,2,FF,293,catapult_fpga_latency
Throughput,2314.814814814815,catapult,BRAM,0,FF,293,catapult_fpga_latency
Throughput,2314.814814814815,catapult,CLB,207,FF,293,catapult_fpga_latency
Throughput,2314.814814814815,catapult,LUT,999,FF,293,catapult_fpga_latency
Throughput,2314.814814814815,catapult,FF,293,FF,293,catapult_fpga_latency
Throughput,2314.814814814815,catapult,DSP,2,FF,293,catapult_fpga_latency
Throughput,2314.814814814815,catapult,BRAM,0,FF,293,catapult_fpga_latency
Throughput,2314.814814814815,catapult,CLB,207,FF,293,catapult_fpga_latency
Throughput,2314.814814814815,catapult,LUT,999,FF,293,catapult_fpga_latency
Throughput,2314.814814814815,catapult,FF,293,FF,293,catapult_fpga_latency
Throughput,2314.814814814815,catapult,DSP,2,FF,293,catapult_fpga_latency
Throughput,2314.814814814815,catapult,BRAM,0,FF,293,catapult_fpga_latency
Throughput,1956.9471624266146,catapult,CLB,222,FF,270,catapult_fpga_latency
Throughput,1956.9471624266146,catapult,LUT,1187,FF,270,catapult_fpga_latency
Throughput,1956.9471624266146,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,1956.9471624266146,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,1956.9471624266146,catapult,BRAM,0,FF,270,catapult_fpga_latency
Throughput,1956.9471624266146,catapult,CLB,222,FF,270,catapult_fpga_latency
Throughput,1956.9471624266146,catapult,LUT,1187,FF,270,catapult_fpga_latency
Throughput,1956.9471624266146,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,1956.9471624266146,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,1956.9471624266146,catapult,BRAM,0,FF,270,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,CLB,226,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,LUT,1321,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,DSP,2,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,CLB,226,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,LUT,1321,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,DSP,2,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,CLB,226,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,LUT,1321,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,DSP,2,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,910.7468123861566,catapult,CLB,119,FF,434,catapult_fpga_latency
Throughput,910.7468123861566,catapult,LUT,572,FF,434,catapult_fpga_latency
Throughput,910.7468123861566,catapult,FF,434,FF,434,catapult_fpga_latency
Throughput,910.7468123861566,catapult,DSP,1,FF,434,catapult_fpga_latency
Throughput,910.7468123861566,catapult,BRAM,0,FF,434,catapult_fpga_latency
Throughput,904.9773755656108,catapult,CLB,113,FF,434,catapult_fpga_latency
Throughput,904.9773755656108,catapult,LUT,572,FF,434,catapult_fpga_latency
Throughput,904.9773755656108,catapult,FF,434,FF,434,catapult_fpga_latency
Throughput,904.9773755656108,catapult,DSP,1,FF,434,catapult_fpga_latency
Throughput,904.9773755656108,catapult,BRAM,0,FF,434,catapult_fpga_latency
Throughput,869.5652173913044,catapult,CLB,93,FF,314,catapult_fpga_latency
Throughput,869.5652173913044,catapult,LUT,441,FF,314,catapult_fpga_latency
Throughput,869.5652173913044,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,869.5652173913044,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,869.5652173913044,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,869.5652173913044,catapult,CLB,93,FF,314,catapult_fpga_latency
Throughput,869.5652173913044,catapult,LUT,441,FF,314,catapult_fpga_latency
Throughput,869.5652173913044,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,869.5652173913044,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,869.5652173913044,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,869.5652173913044,catapult,CLB,93,FF,314,catapult_fpga_latency
Throughput,869.5652173913044,catapult,LUT,441,FF,314,catapult_fpga_latency
Throughput,869.5652173913044,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,869.5652173913044,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,869.5652173913044,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,761.6146230007616,catapult,CLB,178,FF,444,catapult_fpga_latency
Throughput,761.6146230007616,catapult,LUT,755,FF,444,catapult_fpga_latency
Throughput,761.6146230007616,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,761.6146230007616,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,761.6146230007616,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,778.2101167315176,catapult,CLB,171,FF,444,catapult_fpga_latency
Throughput,778.2101167315176,catapult,LUT,739,FF,444,catapult_fpga_latency
Throughput,778.2101167315176,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,778.2101167315176,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,778.2101167315176,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,915.7509157509156,catapult,CLB,131,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,LUT,595,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,FF,322,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,DSP,1,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,BRAM,0,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,CLB,131,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,LUT,595,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,FF,322,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,DSP,1,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,BRAM,0,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,CLB,131,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,LUT,595,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,FF,322,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,DSP,1,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,BRAM,0,FF,322,catapult_fpga_latency
Throughput,591.016548463357,catapult,CLB,236,FF,460,catapult_fpga_latency
Throughput,591.016548463357,catapult,LUT,1014,FF,460,catapult_fpga_latency
Throughput,591.016548463357,catapult,FF,460,FF,460,catapult_fpga_latency
Throughput,591.016548463357,catapult,DSP,1,FF,460,catapult_fpga_latency
Throughput,591.016548463357,catapult,BRAM,0,FF,460,catapult_fpga_latency
Throughput,653.1678641410842,catapult,CLB,262,FF,460,catapult_fpga_latency
Throughput,653.1678641410842,catapult,LUT,1014,FF,460,catapult_fpga_latency
Throughput,653.1678641410842,catapult,FF,460,FF,460,catapult_fpga_latency
Throughput,653.1678641410842,catapult,DSP,1,FF,460,catapult_fpga_latency
Throughput,653.1678641410842,catapult,BRAM,0,FF,460,catapult_fpga_latency
Throughput,655.307994757536,catapult,CLB,193,FF,337,catapult_fpga_latency
Throughput,655.307994757536,catapult,LUT,840,FF,337,catapult_fpga_latency
Throughput,655.307994757536,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,655.307994757536,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,655.307994757536,catapult,BRAM,0,FF,337,catapult_fpga_latency
Throughput,655.307994757536,catapult,CLB,193,FF,337,catapult_fpga_latency
Throughput,655.307994757536,catapult,LUT,840,FF,337,catapult_fpga_latency
Throughput,655.307994757536,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,655.307994757536,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,655.307994757536,catapult,BRAM,0,FF,337,catapult_fpga_latency
Throughput,655.307994757536,catapult,CLB,193,FF,337,catapult_fpga_latency
Throughput,655.307994757536,catapult,LUT,840,FF,337,catapult_fpga_latency
Throughput,655.307994757536,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,655.307994757536,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,655.307994757536,catapult,BRAM,0,FF,337,catapult_fpga_latency
Throughput,1310.615989515072,catapult,CLB,110,FF,326,catapult_fpga_latency
Throughput,1310.615989515072,catapult,LUT,570,FF,326,catapult_fpga_latency
Throughput,1310.615989515072,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,1310.615989515072,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,1310.615989515072,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,1310.615989515072,catapult,CLB,110,FF,326,catapult_fpga_latency
Throughput,1310.615989515072,catapult,LUT,570,FF,326,catapult_fpga_latency
Throughput,1310.615989515072,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,1310.615989515072,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,1310.615989515072,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,CLB,125,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,LUT,586,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,CLB,125,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,LUT,586,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,CLB,125,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,LUT,586,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,1287.001287001287,catapult,CLB,151,FF,333,catapult_fpga_latency
Throughput,1287.001287001287,catapult,LUT,770,FF,333,catapult_fpga_latency
Throughput,1287.001287001287,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,1287.001287001287,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,1287.001287001287,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,1287.001287001287,catapult,CLB,151,FF,333,catapult_fpga_latency
Throughput,1287.001287001287,catapult,LUT,770,FF,333,catapult_fpga_latency
Throughput,1287.001287001287,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,1287.001287001287,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,1287.001287001287,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,CLB,166,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,LUT,733,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,CLB,166,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,LUT,733,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,CLB,166,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,LUT,733,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,1182.033096926714,catapult,CLB,199,FF,347,catapult_fpga_latency
Throughput,1182.033096926714,catapult,LUT,1054,FF,347,catapult_fpga_latency
Throughput,1182.033096926714,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,1182.033096926714,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,1182.033096926714,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,1182.033096926714,catapult,CLB,199,FF,347,catapult_fpga_latency
Throughput,1182.033096926714,catapult,LUT,1054,FF,347,catapult_fpga_latency
Throughput,1182.033096926714,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,1182.033096926714,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,1182.033096926714,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,CLB,202,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,LUT,1033,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,CLB,202,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,LUT,1033,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,CLB,202,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,LUT,1033,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,1485.8841010401188,catapult,CLB,164,FF,415,catapult_fpga_latency
Throughput,1485.8841010401188,catapult,LUT,803,FF,415,catapult_fpga_latency
Throughput,1485.8841010401188,catapult,FF,415,FF,415,catapult_fpga_latency
Throughput,1485.8841010401188,catapult,DSP,3,FF,415,catapult_fpga_latency
Throughput,1485.8841010401188,catapult,BRAM,0,FF,415,catapult_fpga_latency
Throughput,1485.8841010401188,catapult,CLB,164,FF,415,catapult_fpga_latency
Throughput,1485.8841010401188,catapult,LUT,803,FF,415,catapult_fpga_latency
Throughput,1485.8841010401188,catapult,FF,415,FF,415,catapult_fpga_latency
Throughput,1485.8841010401188,catapult,DSP,3,FF,415,catapult_fpga_latency
Throughput,1485.8841010401188,catapult,BRAM,0,FF,415,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,CLB,128,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,LUT,695,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,DSP,3,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,CLB,128,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,LUT,695,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,DSP,3,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,CLB,128,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,LUT,695,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,DSP,3,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,1349.527665317139,catapult,CLB,235,FF,422,catapult_fpga_latency
Throughput,1349.527665317139,catapult,LUT,1203,FF,422,catapult_fpga_latency
Throughput,1349.527665317139,catapult,FF,422,FF,422,catapult_fpga_latency
Throughput,1349.527665317139,catapult,DSP,3,FF,422,catapult_fpga_latency
Throughput,1349.527665317139,catapult,BRAM,0,FF,422,catapult_fpga_latency
Throughput,1349.527665317139,catapult,CLB,235,FF,422,catapult_fpga_latency
Throughput,1349.527665317139,catapult,LUT,1203,FF,422,catapult_fpga_latency
Throughput,1349.527665317139,catapult,FF,422,FF,422,catapult_fpga_latency
Throughput,1349.527665317139,catapult,DSP,3,FF,422,catapult_fpga_latency
Throughput,1349.527665317139,catapult,BRAM,0,FF,422,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,CLB,213,FF,320,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,LUT,1019,FF,320,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,FF,320,FF,320,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,DSP,3,FF,320,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,BRAM,0,FF,320,catapult_fpga_latency
Throughput,1470.5882352941176,catapult,CLB,208,FF,320,catapult_fpga_latency
Throughput,1470.5882352941176,catapult,LUT,1019,FF,320,catapult_fpga_latency
Throughput,1470.5882352941176,catapult,FF,320,FF,320,catapult_fpga_latency
Throughput,1470.5882352941176,catapult,DSP,3,FF,320,catapult_fpga_latency
Throughput,1470.5882352941176,catapult,BRAM,0,FF,320,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,CLB,213,FF,320,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,LUT,1019,FF,320,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,FF,320,FF,320,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,DSP,3,FF,320,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,BRAM,0,FF,320,catapult_fpga_latency
Throughput,1385.0415512465374,catapult,CLB,282,FF,436,catapult_fpga_latency
Throughput,1385.0415512465374,catapult,LUT,1451,FF,436,catapult_fpga_latency
Throughput,1385.0415512465374,catapult,FF,436,FF,436,catapult_fpga_latency
Throughput,1385.0415512465374,catapult,DSP,3,FF,436,catapult_fpga_latency
Throughput,1385.0415512465374,catapult,BRAM,0,FF,436,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,CLB,303,FF,436,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,LUT,1450,FF,436,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,FF,436,FF,436,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,DSP,3,FF,436,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,BRAM,0,FF,436,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,CLB,284,FF,334,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,LUT,1360,FF,334,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,FF,334,FF,334,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,DSP,3,FF,334,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,BRAM,0,FF,334,catapult_fpga_latency
Throughput,1335.113484646195,catapult,CLB,278,FF,334,catapult_fpga_latency
Throughput,1335.113484646195,catapult,LUT,1360,FF,334,catapult_fpga_latency
Throughput,1335.113484646195,catapult,FF,334,FF,334,catapult_fpga_latency
Throughput,1335.113484646195,catapult,DSP,3,FF,334,catapult_fpga_latency
Throughput,1335.113484646195,catapult,BRAM,0,FF,334,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,CLB,284,FF,334,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,LUT,1360,FF,334,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,FF,334,FF,334,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,DSP,3,FF,334,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,BRAM,0,FF,334,catapult_fpga_latency
Throughput,2347.417840375587,catapult,CLB,91,FF,213,catapult_fpga_latency
Throughput,2347.417840375587,catapult,LUT,536,FF,213,catapult_fpga_latency
Throughput,2347.417840375587,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,2347.417840375587,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,2347.417840375587,catapult,BRAM,0,FF,213,catapult_fpga_latency
Throughput,2347.417840375587,catapult,CLB,91,FF,213,catapult_fpga_latency
Throughput,2347.417840375587,catapult,LUT,536,FF,213,catapult_fpga_latency
Throughput,2347.417840375587,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,2347.417840375587,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,2347.417840375587,catapult,BRAM,0,FF,213,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,CLB,117,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,LUT,684,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,FF,274,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,DSP,2,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,BRAM,0,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,CLB,117,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,LUT,684,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,FF,274,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,DSP,2,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,BRAM,0,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,CLB,117,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,LUT,684,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,FF,274,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,DSP,2,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,BRAM,0,FF,274,catapult_fpga_latency
Throughput,2433.0900243309,catapult,CLB,150,FF,248,catapult_fpga_latency
Throughput,2433.0900243309,catapult,LUT,753,FF,248,catapult_fpga_latency
Throughput,2433.0900243309,catapult,FF,248,FF,248,catapult_fpga_latency
Throughput,2433.0900243309,catapult,DSP,1,FF,248,catapult_fpga_latency
Throughput,2433.0900243309,catapult,BRAM,0,FF,248,catapult_fpga_latency
Throughput,2433.0900243309,catapult,CLB,150,FF,248,catapult_fpga_latency
Throughput,2433.0900243309,catapult,LUT,753,FF,248,catapult_fpga_latency
Throughput,2433.0900243309,catapult,FF,248,FF,248,catapult_fpga_latency
Throughput,2433.0900243309,catapult,DSP,1,FF,248,catapult_fpga_latency
Throughput,2433.0900243309,catapult,BRAM,0,FF,248,catapult_fpga_latency
Throughput,2314.814814814815,catapult,CLB,207,FF,293,catapult_fpga_latency
Throughput,2314.814814814815,catapult,LUT,999,FF,293,catapult_fpga_latency
Throughput,2314.814814814815,catapult,FF,293,FF,293,catapult_fpga_latency
Throughput,2314.814814814815,catapult,DSP,2,FF,293,catapult_fpga_latency
Throughput,2314.814814814815,catapult,BRAM,0,FF,293,catapult_fpga_latency
Throughput,2314.814814814815,catapult,CLB,207,FF,293,catapult_fpga_latency
Throughput,2314.814814814815,catapult,LUT,999,FF,293,catapult_fpga_latency
Throughput,2314.814814814815,catapult,FF,293,FF,293,catapult_fpga_latency
Throughput,2314.814814814815,catapult,DSP,2,FF,293,catapult_fpga_latency
Throughput,2314.814814814815,catapult,BRAM,0,FF,293,catapult_fpga_latency
Throughput,2314.814814814815,catapult,CLB,207,FF,293,catapult_fpga_latency
Throughput,2314.814814814815,catapult,LUT,999,FF,293,catapult_fpga_latency
Throughput,2314.814814814815,catapult,FF,293,FF,293,catapult_fpga_latency
Throughput,2314.814814814815,catapult,DSP,2,FF,293,catapult_fpga_latency
Throughput,2314.814814814815,catapult,BRAM,0,FF,293,catapult_fpga_latency
Throughput,2066.115702479339,catapult,CLB,226,FF,270,catapult_fpga_latency
Throughput,2066.115702479339,catapult,LUT,1187,FF,270,catapult_fpga_latency
Throughput,2066.115702479339,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,2066.115702479339,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,2066.115702479339,catapult,BRAM,0,FF,270,catapult_fpga_latency
Throughput,1956.9471624266146,catapult,CLB,222,FF,270,catapult_fpga_latency
Throughput,1956.9471624266146,catapult,LUT,1187,FF,270,catapult_fpga_latency
Throughput,1956.9471624266146,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,1956.9471624266146,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,1956.9471624266146,catapult,BRAM,0,FF,270,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,CLB,226,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,LUT,1321,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,DSP,2,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,CLB,226,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,LUT,1321,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,DSP,2,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,CLB,226,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,LUT,1321,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,DSP,2,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,910.7468123861566,catapult,CLB,119,FF,434,catapult_fpga_latency
Throughput,910.7468123861566,catapult,LUT,572,FF,434,catapult_fpga_latency
Throughput,910.7468123861566,catapult,FF,434,FF,434,catapult_fpga_latency
Throughput,910.7468123861566,catapult,DSP,1,FF,434,catapult_fpga_latency
Throughput,910.7468123861566,catapult,BRAM,0,FF,434,catapult_fpga_latency
Throughput,904.9773755656108,catapult,CLB,113,FF,434,catapult_fpga_latency
Throughput,904.9773755656108,catapult,LUT,572,FF,434,catapult_fpga_latency
Throughput,904.9773755656108,catapult,FF,434,FF,434,catapult_fpga_latency
Throughput,904.9773755656108,catapult,DSP,1,FF,434,catapult_fpga_latency
Throughput,904.9773755656108,catapult,BRAM,0,FF,434,catapult_fpga_latency
Throughput,869.5652173913044,catapult,CLB,93,FF,314,catapult_fpga_latency
Throughput,869.5652173913044,catapult,LUT,441,FF,314,catapult_fpga_latency
Throughput,869.5652173913044,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,869.5652173913044,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,869.5652173913044,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,869.5652173913044,catapult,CLB,93,FF,314,catapult_fpga_latency
Throughput,869.5652173913044,catapult,LUT,441,FF,314,catapult_fpga_latency
Throughput,869.5652173913044,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,869.5652173913044,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,869.5652173913044,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,869.5652173913044,catapult,CLB,93,FF,314,catapult_fpga_latency
Throughput,869.5652173913044,catapult,LUT,441,FF,314,catapult_fpga_latency
Throughput,869.5652173913044,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,869.5652173913044,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,869.5652173913044,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,761.6146230007616,catapult,CLB,178,FF,444,catapult_fpga_latency
Throughput,761.6146230007616,catapult,LUT,755,FF,444,catapult_fpga_latency
Throughput,761.6146230007616,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,761.6146230007616,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,761.6146230007616,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,778.2101167315176,catapult,CLB,171,FF,444,catapult_fpga_latency
Throughput,778.2101167315176,catapult,LUT,739,FF,444,catapult_fpga_latency
Throughput,778.2101167315176,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,778.2101167315176,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,778.2101167315176,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,915.7509157509156,catapult,CLB,131,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,LUT,595,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,FF,322,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,DSP,1,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,BRAM,0,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,CLB,131,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,LUT,595,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,FF,322,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,DSP,1,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,BRAM,0,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,CLB,131,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,LUT,595,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,FF,322,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,DSP,1,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,BRAM,0,FF,322,catapult_fpga_latency
Throughput,591.016548463357,catapult,CLB,236,FF,460,catapult_fpga_latency
Throughput,591.016548463357,catapult,LUT,1014,FF,460,catapult_fpga_latency
Throughput,591.016548463357,catapult,FF,460,FF,460,catapult_fpga_latency
Throughput,591.016548463357,catapult,DSP,1,FF,460,catapult_fpga_latency
Throughput,591.016548463357,catapult,BRAM,0,FF,460,catapult_fpga_latency
Throughput,653.1678641410842,catapult,CLB,262,FF,460,catapult_fpga_latency
Throughput,653.1678641410842,catapult,LUT,1014,FF,460,catapult_fpga_latency
Throughput,653.1678641410842,catapult,FF,460,FF,460,catapult_fpga_latency
Throughput,653.1678641410842,catapult,DSP,1,FF,460,catapult_fpga_latency
Throughput,653.1678641410842,catapult,BRAM,0,FF,460,catapult_fpga_latency
Throughput,655.307994757536,catapult,CLB,193,FF,337,catapult_fpga_latency
Throughput,655.307994757536,catapult,LUT,840,FF,337,catapult_fpga_latency
Throughput,655.307994757536,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,655.307994757536,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,655.307994757536,catapult,BRAM,0,FF,337,catapult_fpga_latency
Throughput,655.307994757536,catapult,CLB,193,FF,337,catapult_fpga_latency
Throughput,655.307994757536,catapult,LUT,840,FF,337,catapult_fpga_latency
Throughput,655.307994757536,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,655.307994757536,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,655.307994757536,catapult,BRAM,0,FF,337,catapult_fpga_latency
Throughput,655.307994757536,catapult,CLB,193,FF,337,catapult_fpga_latency
Throughput,655.307994757536,catapult,LUT,840,FF,337,catapult_fpga_latency
Throughput,655.307994757536,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,655.307994757536,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,655.307994757536,catapult,BRAM,0,FF,337,catapult_fpga_latency
Throughput,1310.615989515072,catapult,CLB,110,FF,326,catapult_fpga_latency
Throughput,1310.615989515072,catapult,LUT,570,FF,326,catapult_fpga_latency
Throughput,1310.615989515072,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,1310.615989515072,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,1310.615989515072,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,1310.615989515072,catapult,CLB,110,FF,326,catapult_fpga_latency
Throughput,1310.615989515072,catapult,LUT,570,FF,326,catapult_fpga_latency
Throughput,1310.615989515072,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,1310.615989515072,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,1310.615989515072,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,CLB,125,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,LUT,586,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,CLB,125,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,LUT,586,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,CLB,125,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,LUT,586,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,1287.001287001287,catapult,CLB,151,FF,333,catapult_fpga_latency
Throughput,1287.001287001287,catapult,LUT,770,FF,333,catapult_fpga_latency
Throughput,1287.001287001287,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,1287.001287001287,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,1287.001287001287,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,1287.001287001287,catapult,CLB,151,FF,333,catapult_fpga_latency
Throughput,1287.001287001287,catapult,LUT,770,FF,333,catapult_fpga_latency
Throughput,1287.001287001287,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,1287.001287001287,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,1287.001287001287,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,CLB,166,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,LUT,733,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,CLB,166,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,LUT,733,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,CLB,166,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,LUT,733,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,1182.033096926714,catapult,CLB,199,FF,347,catapult_fpga_latency
Throughput,1182.033096926714,catapult,LUT,1054,FF,347,catapult_fpga_latency
Throughput,1182.033096926714,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,1182.033096926714,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,1182.033096926714,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,1182.033096926714,catapult,CLB,199,FF,347,catapult_fpga_latency
Throughput,1182.033096926714,catapult,LUT,1054,FF,347,catapult_fpga_latency
Throughput,1182.033096926714,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,1182.033096926714,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,1182.033096926714,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,CLB,202,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,LUT,1033,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,CLB,202,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,LUT,1033,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,CLB,202,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,LUT,1033,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,1485.8841010401188,catapult,CLB,164,FF,415,catapult_fpga_latency
Throughput,1485.8841010401188,catapult,LUT,803,FF,415,catapult_fpga_latency
Throughput,1485.8841010401188,catapult,FF,415,FF,415,catapult_fpga_latency
Throughput,1485.8841010401188,catapult,DSP,3,FF,415,catapult_fpga_latency
Throughput,1485.8841010401188,catapult,BRAM,0,FF,415,catapult_fpga_latency
Throughput,1485.8841010401188,catapult,CLB,164,FF,415,catapult_fpga_latency
Throughput,1485.8841010401188,catapult,LUT,803,FF,415,catapult_fpga_latency
Throughput,1485.8841010401188,catapult,FF,415,FF,415,catapult_fpga_latency
Throughput,1485.8841010401188,catapult,DSP,3,FF,415,catapult_fpga_latency
Throughput,1485.8841010401188,catapult,BRAM,0,FF,415,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,CLB,128,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,LUT,695,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,DSP,3,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,CLB,128,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,LUT,695,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,DSP,3,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,CLB,128,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,LUT,695,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,DSP,3,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,1349.527665317139,catapult,CLB,235,FF,422,catapult_fpga_latency
Throughput,1349.527665317139,catapult,LUT,1203,FF,422,catapult_fpga_latency
Throughput,1349.527665317139,catapult,FF,422,FF,422,catapult_fpga_latency
Throughput,1349.527665317139,catapult,DSP,3,FF,422,catapult_fpga_latency
Throughput,1349.527665317139,catapult,BRAM,0,FF,422,catapult_fpga_latency
Throughput,1349.527665317139,catapult,CLB,235,FF,422,catapult_fpga_latency
Throughput,1349.527665317139,catapult,LUT,1203,FF,422,catapult_fpga_latency
Throughput,1349.527665317139,catapult,FF,422,FF,422,catapult_fpga_latency
Throughput,1349.527665317139,catapult,DSP,3,FF,422,catapult_fpga_latency
Throughput,1349.527665317139,catapult,BRAM,0,FF,422,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,CLB,213,FF,320,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,LUT,1019,FF,320,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,FF,320,FF,320,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,DSP,3,FF,320,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,BRAM,0,FF,320,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,CLB,213,FF,320,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,LUT,1019,FF,320,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,FF,320,FF,320,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,DSP,3,FF,320,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,BRAM,0,FF,320,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,CLB,213,FF,320,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,LUT,1019,FF,320,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,FF,320,FF,320,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,DSP,3,FF,320,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,BRAM,0,FF,320,catapult_fpga_latency
Throughput,1385.0415512465374,catapult,CLB,282,FF,436,catapult_fpga_latency
Throughput,1385.0415512465374,catapult,LUT,1451,FF,436,catapult_fpga_latency
Throughput,1385.0415512465374,catapult,FF,436,FF,436,catapult_fpga_latency
Throughput,1385.0415512465374,catapult,DSP,3,FF,436,catapult_fpga_latency
Throughput,1385.0415512465374,catapult,BRAM,0,FF,436,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,CLB,303,FF,436,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,LUT,1450,FF,436,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,FF,436,FF,436,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,DSP,3,FF,436,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,BRAM,0,FF,436,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,CLB,284,FF,334,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,LUT,1360,FF,334,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,FF,334,FF,334,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,DSP,3,FF,334,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,BRAM,0,FF,334,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,CLB,284,FF,334,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,LUT,1360,FF,334,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,FF,334,FF,334,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,DSP,3,FF,334,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,BRAM,0,FF,334,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,CLB,284,FF,334,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,LUT,1360,FF,334,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,FF,334,FF,334,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,DSP,3,FF,334,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,BRAM,0,FF,334,catapult_fpga_latency
Throughput,2347.417840375587,catapult,CLB,91,FF,213,catapult_fpga_latency
Throughput,2347.417840375587,catapult,LUT,536,FF,213,catapult_fpga_latency
Throughput,2347.417840375587,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,2347.417840375587,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,2347.417840375587,catapult,BRAM,0,FF,213,catapult_fpga_latency
Throughput,2347.417840375587,catapult,CLB,91,FF,213,catapult_fpga_latency
Throughput,2347.417840375587,catapult,LUT,536,FF,213,catapult_fpga_latency
Throughput,2347.417840375587,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,2347.417840375587,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,2347.417840375587,catapult,BRAM,0,FF,213,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,CLB,117,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,LUT,684,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,FF,274,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,DSP,2,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,BRAM,0,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,CLB,117,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,LUT,684,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,FF,274,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,DSP,2,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,BRAM,0,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,CLB,117,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,LUT,684,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,FF,274,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,DSP,2,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,BRAM,0,FF,274,catapult_fpga_latency
Throughput,2433.0900243309,catapult,CLB,150,FF,248,catapult_fpga_latency
Throughput,2433.0900243309,catapult,LUT,753,FF,248,catapult_fpga_latency
Throughput,2433.0900243309,catapult,FF,248,FF,248,catapult_fpga_latency
Throughput,2433.0900243309,catapult,DSP,1,FF,248,catapult_fpga_latency
Throughput,2433.0900243309,catapult,BRAM,0,FF,248,catapult_fpga_latency
Throughput,2433.0900243309,catapult,CLB,150,FF,248,catapult_fpga_latency
Throughput,2433.0900243309,catapult,LUT,753,FF,248,catapult_fpga_latency
Throughput,2433.0900243309,catapult,FF,248,FF,248,catapult_fpga_latency
Throughput,2433.0900243309,catapult,DSP,1,FF,248,catapult_fpga_latency
Throughput,2433.0900243309,catapult,BRAM,0,FF,248,catapult_fpga_latency
Throughput,2272.7272727272725,catapult,CLB,203,FF,293,catapult_fpga_latency
Throughput,2272.7272727272725,catapult,LUT,1000,FF,293,catapult_fpga_latency
Throughput,2272.7272727272725,catapult,FF,293,FF,293,catapult_fpga_latency
Throughput,2272.7272727272725,catapult,DSP,2,FF,293,catapult_fpga_latency
Throughput,2272.7272727272725,catapult,BRAM,0,FF,293,catapult_fpga_latency
Throughput,2314.814814814815,catapult,CLB,207,FF,293,catapult_fpga_latency
Throughput,2314.814814814815,catapult,LUT,999,FF,293,catapult_fpga_latency
Throughput,2314.814814814815,catapult,FF,293,FF,293,catapult_fpga_latency
Throughput,2314.814814814815,catapult,DSP,2,FF,293,catapult_fpga_latency
Throughput,2314.814814814815,catapult,BRAM,0,FF,293,catapult_fpga_latency
Throughput,2314.814814814815,catapult,CLB,207,FF,293,catapult_fpga_latency
Throughput,2314.814814814815,catapult,LUT,999,FF,293,catapult_fpga_latency
Throughput,2314.814814814815,catapult,FF,293,FF,293,catapult_fpga_latency
Throughput,2314.814814814815,catapult,DSP,2,FF,293,catapult_fpga_latency
Throughput,2314.814814814815,catapult,BRAM,0,FF,293,catapult_fpga_latency
Throughput,1956.9471624266146,catapult,CLB,222,FF,270,catapult_fpga_latency
Throughput,1956.9471624266146,catapult,LUT,1187,FF,270,catapult_fpga_latency
Throughput,1956.9471624266146,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,1956.9471624266146,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,1956.9471624266146,catapult,BRAM,0,FF,270,catapult_fpga_latency
Throughput,1956.9471624266146,catapult,CLB,222,FF,270,catapult_fpga_latency
Throughput,1956.9471624266146,catapult,LUT,1187,FF,270,catapult_fpga_latency
Throughput,1956.9471624266146,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,1956.9471624266146,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,1956.9471624266146,catapult,BRAM,0,FF,270,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,CLB,226,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,LUT,1321,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,DSP,2,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,CLB,226,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,LUT,1321,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,DSP,2,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,CLB,226,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,LUT,1321,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,DSP,2,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,910.7468123861566,catapult,CLB,119,FF,434,catapult_fpga_latency
Throughput,910.7468123861566,catapult,LUT,572,FF,434,catapult_fpga_latency
Throughput,910.7468123861566,catapult,FF,434,FF,434,catapult_fpga_latency
Throughput,910.7468123861566,catapult,DSP,1,FF,434,catapult_fpga_latency
Throughput,910.7468123861566,catapult,BRAM,0,FF,434,catapult_fpga_latency
Throughput,904.9773755656108,catapult,CLB,113,FF,434,catapult_fpga_latency
Throughput,904.9773755656108,catapult,LUT,572,FF,434,catapult_fpga_latency
Throughput,904.9773755656108,catapult,FF,434,FF,434,catapult_fpga_latency
Throughput,904.9773755656108,catapult,DSP,1,FF,434,catapult_fpga_latency
Throughput,904.9773755656108,catapult,BRAM,0,FF,434,catapult_fpga_latency
Throughput,869.5652173913044,catapult,CLB,93,FF,314,catapult_fpga_latency
Throughput,869.5652173913044,catapult,LUT,441,FF,314,catapult_fpga_latency
Throughput,869.5652173913044,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,869.5652173913044,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,869.5652173913044,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,869.5652173913044,catapult,CLB,93,FF,314,catapult_fpga_latency
Throughput,869.5652173913044,catapult,LUT,441,FF,314,catapult_fpga_latency
Throughput,869.5652173913044,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,869.5652173913044,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,869.5652173913044,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,869.5652173913044,catapult,CLB,93,FF,314,catapult_fpga_latency
Throughput,869.5652173913044,catapult,LUT,441,FF,314,catapult_fpga_latency
Throughput,869.5652173913044,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,869.5652173913044,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,869.5652173913044,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,761.6146230007616,catapult,CLB,178,FF,444,catapult_fpga_latency
Throughput,761.6146230007616,catapult,LUT,755,FF,444,catapult_fpga_latency
Throughput,761.6146230007616,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,761.6146230007616,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,761.6146230007616,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,778.2101167315176,catapult,CLB,171,FF,444,catapult_fpga_latency
Throughput,778.2101167315176,catapult,LUT,739,FF,444,catapult_fpga_latency
Throughput,778.2101167315176,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,778.2101167315176,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,778.2101167315176,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,915.7509157509156,catapult,CLB,131,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,LUT,595,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,FF,322,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,DSP,1,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,BRAM,0,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,CLB,131,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,LUT,595,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,FF,322,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,DSP,1,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,BRAM,0,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,CLB,131,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,LUT,595,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,FF,322,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,DSP,1,FF,322,catapult_fpga_latency
Throughput,915.7509157509156,catapult,BRAM,0,FF,322,catapult_fpga_latency
Throughput,591.016548463357,catapult,CLB,236,FF,460,catapult_fpga_latency
Throughput,591.016548463357,catapult,LUT,1014,FF,460,catapult_fpga_latency
Throughput,591.016548463357,catapult,FF,460,FF,460,catapult_fpga_latency
Throughput,591.016548463357,catapult,DSP,1,FF,460,catapult_fpga_latency
Throughput,591.016548463357,catapult,BRAM,0,FF,460,catapult_fpga_latency
Throughput,653.1678641410842,catapult,CLB,262,FF,460,catapult_fpga_latency
Throughput,653.1678641410842,catapult,LUT,1014,FF,460,catapult_fpga_latency
Throughput,653.1678641410842,catapult,FF,460,FF,460,catapult_fpga_latency
Throughput,653.1678641410842,catapult,DSP,1,FF,460,catapult_fpga_latency
Throughput,653.1678641410842,catapult,BRAM,0,FF,460,catapult_fpga_latency
Throughput,666.2225183211193,catapult,CLB,188,FF,337,catapult_fpga_latency
Throughput,666.2225183211193,catapult,LUT,838,FF,337,catapult_fpga_latency
Throughput,666.2225183211193,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,666.2225183211193,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,666.2225183211193,catapult,BRAM,0,FF,337,catapult_fpga_latency
Throughput,655.307994757536,catapult,CLB,193,FF,337,catapult_fpga_latency
Throughput,655.307994757536,catapult,LUT,840,FF,337,catapult_fpga_latency
Throughput,655.307994757536,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,655.307994757536,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,655.307994757536,catapult,BRAM,0,FF,337,catapult_fpga_latency
Throughput,655.307994757536,catapult,CLB,193,FF,337,catapult_fpga_latency
Throughput,655.307994757536,catapult,LUT,840,FF,337,catapult_fpga_latency
Throughput,655.307994757536,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,655.307994757536,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,655.307994757536,catapult,BRAM,0,FF,337,catapult_fpga_latency
Throughput,1310.615989515072,catapult,CLB,110,FF,326,catapult_fpga_latency
Throughput,1310.615989515072,catapult,LUT,570,FF,326,catapult_fpga_latency
Throughput,1310.615989515072,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,1310.615989515072,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,1310.615989515072,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,1310.615989515072,catapult,CLB,110,FF,326,catapult_fpga_latency
Throughput,1310.615989515072,catapult,LUT,570,FF,326,catapult_fpga_latency
Throughput,1310.615989515072,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,1310.615989515072,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,1310.615989515072,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,CLB,125,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,LUT,586,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,CLB,125,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,LUT,586,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,CLB,125,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,LUT,586,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,1331.5579227696403,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,1287.001287001287,catapult,CLB,151,FF,333,catapult_fpga_latency
Throughput,1287.001287001287,catapult,LUT,770,FF,333,catapult_fpga_latency
Throughput,1287.001287001287,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,1287.001287001287,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,1287.001287001287,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,1287.001287001287,catapult,CLB,151,FF,333,catapult_fpga_latency
Throughput,1287.001287001287,catapult,LUT,770,FF,333,catapult_fpga_latency
Throughput,1287.001287001287,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,1287.001287001287,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,1287.001287001287,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,CLB,166,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,LUT,733,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,CLB,166,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,LUT,733,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,CLB,166,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,LUT,733,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,1209.1898428053203,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,1182.033096926714,catapult,CLB,199,FF,347,catapult_fpga_latency
Throughput,1182.033096926714,catapult,LUT,1054,FF,347,catapult_fpga_latency
Throughput,1182.033096926714,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,1182.033096926714,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,1182.033096926714,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,1182.033096926714,catapult,CLB,199,FF,347,catapult_fpga_latency
Throughput,1182.033096926714,catapult,LUT,1054,FF,347,catapult_fpga_latency
Throughput,1182.033096926714,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,1182.033096926714,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,1182.033096926714,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,CLB,202,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,LUT,1033,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,CLB,202,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,LUT,1033,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,CLB,202,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,LUT,1033,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,1075.268817204301,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,1485.8841010401188,catapult,CLB,164,FF,415,catapult_fpga_latency
Throughput,1485.8841010401188,catapult,LUT,803,FF,415,catapult_fpga_latency
Throughput,1485.8841010401188,catapult,FF,415,FF,415,catapult_fpga_latency
Throughput,1485.8841010401188,catapult,DSP,3,FF,415,catapult_fpga_latency
Throughput,1485.8841010401188,catapult,BRAM,0,FF,415,catapult_fpga_latency
Throughput,1485.8841010401188,catapult,CLB,164,FF,415,catapult_fpga_latency
Throughput,1485.8841010401188,catapult,LUT,803,FF,415,catapult_fpga_latency
Throughput,1485.8841010401188,catapult,FF,415,FF,415,catapult_fpga_latency
Throughput,1485.8841010401188,catapult,DSP,3,FF,415,catapult_fpga_latency
Throughput,1485.8841010401188,catapult,BRAM,0,FF,415,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,CLB,128,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,LUT,695,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,DSP,3,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,CLB,128,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,LUT,695,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,DSP,3,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,CLB,128,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,LUT,695,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,DSP,3,FF,313,catapult_fpga_latency
Throughput,1367.9890560875513,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,1349.527665317139,catapult,CLB,235,FF,422,catapult_fpga_latency
Throughput,1349.527665317139,catapult,LUT,1203,FF,422,catapult_fpga_latency
Throughput,1349.527665317139,catapult,FF,422,FF,422,catapult_fpga_latency
Throughput,1349.527665317139,catapult,DSP,3,FF,422,catapult_fpga_latency
Throughput,1349.527665317139,catapult,BRAM,0,FF,422,catapult_fpga_latency
Throughput,1349.527665317139,catapult,CLB,235,FF,422,catapult_fpga_latency
Throughput,1349.527665317139,catapult,LUT,1203,FF,422,catapult_fpga_latency
Throughput,1349.527665317139,catapult,FF,422,FF,422,catapult_fpga_latency
Throughput,1349.527665317139,catapult,DSP,3,FF,422,catapult_fpga_latency
Throughput,1349.527665317139,catapult,BRAM,0,FF,422,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,CLB,213,FF,320,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,LUT,1019,FF,320,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,FF,320,FF,320,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,DSP,3,FF,320,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,BRAM,0,FF,320,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,CLB,213,FF,320,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,LUT,1019,FF,320,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,FF,320,FF,320,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,DSP,3,FF,320,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,BRAM,0,FF,320,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,CLB,213,FF,320,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,LUT,1019,FF,320,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,FF,320,FF,320,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,DSP,3,FF,320,catapult_fpga_latency
Throughput,1420.4545454545455,catapult,BRAM,0,FF,320,catapult_fpga_latency
Throughput,1385.0415512465374,catapult,CLB,282,FF,436,catapult_fpga_latency
Throughput,1385.0415512465374,catapult,LUT,1451,FF,436,catapult_fpga_latency
Throughput,1385.0415512465374,catapult,FF,436,FF,436,catapult_fpga_latency
Throughput,1385.0415512465374,catapult,DSP,3,FF,436,catapult_fpga_latency
Throughput,1385.0415512465374,catapult,BRAM,0,FF,436,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,CLB,303,FF,436,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,LUT,1450,FF,436,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,FF,436,FF,436,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,DSP,3,FF,436,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,BRAM,0,FF,436,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,CLB,284,FF,334,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,LUT,1360,FF,334,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,FF,334,FF,334,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,DSP,3,FF,334,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,BRAM,0,FF,334,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,CLB,284,FF,334,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,LUT,1360,FF,334,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,FF,334,FF,334,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,DSP,3,FF,334,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,BRAM,0,FF,334,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,CLB,284,FF,334,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,LUT,1360,FF,334,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,FF,334,FF,334,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,DSP,3,FF,334,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,BRAM,0,FF,334,catapult_fpga_latency
Throughput,2347.417840375587,catapult,CLB,91,FF,213,catapult_fpga_latency
Throughput,2347.417840375587,catapult,LUT,536,FF,213,catapult_fpga_latency
Throughput,2347.417840375587,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,2347.417840375587,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,2347.417840375587,catapult,BRAM,0,FF,213,catapult_fpga_latency
Throughput,2347.417840375587,catapult,CLB,91,FF,213,catapult_fpga_latency
Throughput,2347.417840375587,catapult,LUT,536,FF,213,catapult_fpga_latency
Throughput,2347.417840375587,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,2347.417840375587,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,2347.417840375587,catapult,BRAM,0,FF,213,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,CLB,117,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,LUT,684,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,FF,274,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,DSP,2,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,BRAM,0,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,CLB,117,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,LUT,684,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,FF,274,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,DSP,2,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,BRAM,0,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,CLB,117,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,LUT,684,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,FF,274,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,DSP,2,FF,274,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,BRAM,0,FF,274,catapult_fpga_latency
Throughput,2433.0900243309,catapult,CLB,150,FF,248,catapult_fpga_latency
Throughput,2433.0900243309,catapult,LUT,753,FF,248,catapult_fpga_latency
Throughput,2433.0900243309,catapult,FF,248,FF,248,catapult_fpga_latency
Throughput,2433.0900243309,catapult,DSP,1,FF,248,catapult_fpga_latency
Throughput,2433.0900243309,catapult,BRAM,0,FF,248,catapult_fpga_latency
Throughput,2433.0900243309,catapult,CLB,150,FF,248,catapult_fpga_latency
Throughput,2433.0900243309,catapult,LUT,753,FF,248,catapult_fpga_latency
Throughput,2433.0900243309,catapult,FF,248,FF,248,catapult_fpga_latency
Throughput,2433.0900243309,catapult,DSP,1,FF,248,catapult_fpga_latency
Throughput,2433.0900243309,catapult,BRAM,0,FF,248,catapult_fpga_latency
Throughput,2314.814814814815,catapult,CLB,207,FF,293,catapult_fpga_latency
Throughput,2314.814814814815,catapult,LUT,999,FF,293,catapult_fpga_latency
Throughput,2314.814814814815,catapult,FF,293,FF,293,catapult_fpga_latency
Throughput,2314.814814814815,catapult,DSP,2,FF,293,catapult_fpga_latency
Throughput,2314.814814814815,catapult,BRAM,0,FF,293,catapult_fpga_latency
Throughput,2314.814814814815,catapult,CLB,207,FF,293,catapult_fpga_latency
Throughput,2314.814814814815,catapult,LUT,999,FF,293,catapult_fpga_latency
Throughput,2314.814814814815,catapult,FF,293,FF,293,catapult_fpga_latency
Throughput,2314.814814814815,catapult,DSP,2,FF,293,catapult_fpga_latency
Throughput,2314.814814814815,catapult,BRAM,0,FF,293,catapult_fpga_latency
Throughput,2314.814814814815,catapult,CLB,207,FF,293,catapult_fpga_latency
Throughput,2314.814814814815,catapult,LUT,999,FF,293,catapult_fpga_latency
Throughput,2314.814814814815,catapult,FF,293,FF,293,catapult_fpga_latency
Throughput,2314.814814814815,catapult,DSP,2,FF,293,catapult_fpga_latency
Throughput,2314.814814814815,catapult,BRAM,0,FF,293,catapult_fpga_latency
Throughput,1956.9471624266146,catapult,CLB,222,FF,270,catapult_fpga_latency
Throughput,1956.9471624266146,catapult,LUT,1187,FF,270,catapult_fpga_latency
Throughput,1956.9471624266146,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,1956.9471624266146,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,1956.9471624266146,catapult,BRAM,0,FF,270,catapult_fpga_latency
Throughput,1956.9471624266146,catapult,CLB,222,FF,270,catapult_fpga_latency
Throughput,1956.9471624266146,catapult,LUT,1187,FF,270,catapult_fpga_latency
Throughput,1956.9471624266146,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,1956.9471624266146,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,1956.9471624266146,catapult,BRAM,0,FF,270,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,CLB,226,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,LUT,1321,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,DSP,2,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,CLB,226,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,LUT,1321,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,DSP,2,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,CLB,226,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,LUT,1321,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,DSP,2,FF,313,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,875.6567425569177,catapult,CLB,142,FF,444,catapult_fpga_latency
Throughput,875.6567425569177,catapult,LUT,751,FF,444,catapult_fpga_latency
Throughput,875.6567425569177,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,875.6567425569177,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,875.6567425569177,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,901.7132551848513,catapult,CLB,146,FF,444,catapult_fpga_latency
Throughput,901.7132551848513,catapult,LUT,731,FF,444,catapult_fpga_latency
Throughput,901.7132551848513,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,901.7132551848513,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,901.7132551848513,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,822.3684210526316,catapult,CLB,118,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,LUT,623,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,FF,324,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,DSP,1,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,BRAM,0,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,CLB,118,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,LUT,623,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,FF,324,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,DSP,1,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,BRAM,0,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,CLB,118,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,LUT,623,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,FF,324,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,DSP,1,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,BRAM,0,FF,324,catapult_fpga_latency
Throughput,848.1764206955047,catapult,CLB,204,FF,451,catapult_fpga_latency
Throughput,848.1764206955047,catapult,LUT,886,FF,451,catapult_fpga_latency
Throughput,848.1764206955047,catapult,FF,451,FF,451,catapult_fpga_latency
Throughput,848.1764206955047,catapult,DSP,1,FF,451,catapult_fpga_latency
Throughput,848.1764206955047,catapult,BRAM,0,FF,451,catapult_fpga_latency
Throughput,893.6550491510277,catapult,CLB,201,FF,451,catapult_fpga_latency
Throughput,893.6550491510277,catapult,LUT,885,FF,451,catapult_fpga_latency
Throughput,893.6550491510277,catapult,FF,451,FF,451,catapult_fpga_latency
Throughput,893.6550491510277,catapult,DSP,1,FF,451,catapult_fpga_latency
Throughput,893.6550491510277,catapult,BRAM,0,FF,451,catapult_fpga_latency
Throughput,946.9696969696969,catapult,CLB,137,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,LUT,722,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,FF,329,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,DSP,1,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,BRAM,0,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,CLB,137,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,LUT,722,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,FF,329,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,DSP,1,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,BRAM,0,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,CLB,137,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,LUT,722,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,FF,329,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,DSP,1,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,BRAM,0,FF,329,catapult_fpga_latency
Throughput,739.0983000739099,catapult,CLB,252,FF,468,catapult_fpga_latency
Throughput,739.0983000739099,catapult,LUT,1201,FF,468,catapult_fpga_latency
Throughput,739.0983000739099,catapult,FF,468,FF,468,catapult_fpga_latency
Throughput,739.0983000739099,catapult,DSP,1,FF,468,catapult_fpga_latency
Throughput,739.0983000739099,catapult,BRAM,0,FF,468,catapult_fpga_latency
Throughput,746.2686567164179,catapult,CLB,280,FF,467,catapult_fpga_latency
Throughput,746.2686567164179,catapult,LUT,1203,FF,467,catapult_fpga_latency
Throughput,746.2686567164179,catapult,FF,467,FF,467,catapult_fpga_latency
Throughput,746.2686567164179,catapult,DSP,1,FF,467,catapult_fpga_latency
Throughput,746.2686567164179,catapult,BRAM,0,FF,467,catapult_fpga_latency
Throughput,820.3445447087777,catapult,CLB,233,FF,345,catapult_fpga_latency
Throughput,820.3445447087777,catapult,LUT,1052,FF,345,catapult_fpga_latency
Throughput,820.3445447087777,catapult,FF,345,FF,345,catapult_fpga_latency
Throughput,820.3445447087777,catapult,DSP,1,FF,345,catapult_fpga_latency
Throughput,820.3445447087777,catapult,BRAM,0,FF,345,catapult_fpga_latency
Throughput,820.3445447087777,catapult,CLB,233,FF,345,catapult_fpga_latency
Throughput,820.3445447087777,catapult,LUT,1052,FF,345,catapult_fpga_latency
Throughput,820.3445447087777,catapult,FF,345,FF,345,catapult_fpga_latency
Throughput,820.3445447087777,catapult,DSP,1,FF,345,catapult_fpga_latency
Throughput,820.3445447087777,catapult,BRAM,0,FF,345,catapult_fpga_latency
Throughput,820.3445447087777,catapult,CLB,233,FF,345,catapult_fpga_latency
Throughput,820.3445447087777,catapult,LUT,1052,FF,345,catapult_fpga_latency
Throughput,820.3445447087777,catapult,FF,345,FF,345,catapult_fpga_latency
Throughput,820.3445447087777,catapult,DSP,1,FF,345,catapult_fpga_latency
Throughput,820.3445447087777,catapult,BRAM,0,FF,345,catapult_fpga_latency
Throughput,1355.0135501355012,catapult,CLB,107,FF,357,catapult_fpga_latency
Throughput,1355.0135501355012,catapult,LUT,611,FF,357,catapult_fpga_latency
Throughput,1355.0135501355012,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,1355.0135501355012,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,1355.0135501355012,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,1355.0135501355012,catapult,CLB,107,FF,357,catapult_fpga_latency
Throughput,1355.0135501355012,catapult,LUT,611,FF,357,catapult_fpga_latency
Throughput,1355.0135501355012,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,1355.0135501355012,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,1355.0135501355012,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,CLB,112,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,LUT,633,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,CLB,112,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,LUT,633,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,CLB,112,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,LUT,633,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,1272.264631043257,catapult,CLB,210,FF,362,catapult_fpga_latency
Throughput,1272.264631043257,catapult,LUT,978,FF,362,catapult_fpga_latency
Throughput,1272.264631043257,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,1272.264631043257,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,1272.264631043257,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,1272.264631043257,catapult,CLB,210,FF,362,catapult_fpga_latency
Throughput,1272.264631043257,catapult,LUT,978,FF,362,catapult_fpga_latency
Throughput,1272.264631043257,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,1272.264631043257,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,1272.264631043257,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,CLB,200,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,LUT,896,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,CLB,200,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,LUT,896,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,CLB,200,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,LUT,896,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,1118.5682326621923,catapult,CLB,283,FF,378,catapult_fpga_latency
Throughput,1118.5682326621923,catapult,LUT,1308,FF,378,catapult_fpga_latency
Throughput,1118.5682326621923,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,1118.5682326621923,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,1118.5682326621923,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,1118.5682326621923,catapult,CLB,283,FF,378,catapult_fpga_latency
Throughput,1118.5682326621923,catapult,LUT,1308,FF,378,catapult_fpga_latency
Throughput,1118.5682326621923,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,1118.5682326621923,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,1118.5682326621923,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,CLB,311,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,LUT,1302,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,CLB,311,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,LUT,1302,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,1088.139281828074,catapult,CLB,307,FF,378,catapult_fpga_latency
Throughput,1088.139281828074,catapult,LUT,1302,FF,378,catapult_fpga_latency
Throughput,1088.139281828074,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,1088.139281828074,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,1088.139281828074,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,1392.757660167131,catapult,CLB,168,FF,483,catapult_fpga_latency
Throughput,1392.757660167131,catapult,LUT,950,FF,483,catapult_fpga_latency
Throughput,1392.757660167131,catapult,FF,483,FF,483,catapult_fpga_latency
Throughput,1392.757660167131,catapult,DSP,3,FF,483,catapult_fpga_latency
Throughput,1392.757660167131,catapult,BRAM,0,FF,483,catapult_fpga_latency
Throughput,1392.757660167131,catapult,CLB,168,FF,483,catapult_fpga_latency
Throughput,1392.757660167131,catapult,LUT,950,FF,483,catapult_fpga_latency
Throughput,1392.757660167131,catapult,FF,483,FF,483,catapult_fpga_latency
Throughput,1392.757660167131,catapult,DSP,3,FF,483,catapult_fpga_latency
Throughput,1392.757660167131,catapult,BRAM,0,FF,483,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,CLB,134,FF,341,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,LUT,777,FF,341,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,DSP,3,FF,341,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,CLB,134,FF,341,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,LUT,777,FF,341,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,DSP,3,FF,341,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,CLB,134,FF,341,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,LUT,777,FF,341,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,DSP,3,FF,341,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,1531.3935681470136,catapult,CLB,239,FF,459,catapult_fpga_latency
Throughput,1531.3935681470136,catapult,LUT,1264,FF,459,catapult_fpga_latency
Throughput,1531.3935681470136,catapult,FF,459,FF,459,catapult_fpga_latency
Throughput,1531.3935681470136,catapult,DSP,3,FF,459,catapult_fpga_latency
Throughput,1531.3935681470136,catapult,BRAM,0,FF,459,catapult_fpga_latency
Throughput,1531.3935681470136,catapult,CLB,239,FF,459,catapult_fpga_latency
Throughput,1531.3935681470136,catapult,LUT,1264,FF,459,catapult_fpga_latency
Throughput,1531.3935681470136,catapult,FF,459,FF,459,catapult_fpga_latency
Throughput,1531.3935681470136,catapult,DSP,3,FF,459,catapult_fpga_latency
Throughput,1531.3935681470136,catapult,BRAM,0,FF,459,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,CLB,213,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,LUT,1076,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,FF,355,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,DSP,3,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,BRAM,0,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,CLB,213,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,LUT,1076,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,FF,355,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,DSP,3,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,BRAM,0,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,CLB,213,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,LUT,1076,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,FF,355,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,DSP,3,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,BRAM,0,FF,355,catapult_fpga_latency
Throughput,1251.5644555694619,catapult,CLB,295,FF,473,catapult_fpga_latency
Throughput,1251.5644555694619,catapult,LUT,1700,FF,473,catapult_fpga_latency
Throughput,1251.5644555694619,catapult,FF,473,FF,473,catapult_fpga_latency
Throughput,1251.5644555694619,catapult,DSP,3,FF,473,catapult_fpga_latency
Throughput,1251.5644555694619,catapult,BRAM,0,FF,473,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,CLB,400,FF,474,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,LUT,1699,FF,474,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,FF,474,FF,474,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,DSP,3,FF,474,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,BRAM,0,FF,474,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,CLB,348,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,LUT,1554,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,DSP,3,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,CLB,348,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,LUT,1554,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,DSP,3,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,CLB,348,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,LUT,1554,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,DSP,3,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,1968.5039370078741,catapult,CLB,147,FF,266,catapult_fpga_latency
Throughput,1968.5039370078741,catapult,LUT,805,FF,266,catapult_fpga_latency
Throughput,1968.5039370078741,catapult,FF,266,FF,266,catapult_fpga_latency
Throughput,1968.5039370078741,catapult,DSP,1,FF,266,catapult_fpga_latency
Throughput,1968.5039370078741,catapult,BRAM,0,FF,266,catapult_fpga_latency
Throughput,1968.5039370078741,catapult,CLB,147,FF,266,catapult_fpga_latency
Throughput,1968.5039370078741,catapult,LUT,805,FF,266,catapult_fpga_latency
Throughput,1968.5039370078741,catapult,FF,266,FF,266,catapult_fpga_latency
Throughput,1968.5039370078741,catapult,DSP,1,FF,266,catapult_fpga_latency
Throughput,1968.5039370078741,catapult,BRAM,0,FF,266,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,CLB,176,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,LUT,920,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,FF,325,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,DSP,2,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,BRAM,0,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,CLB,176,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,LUT,920,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,FF,325,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,DSP,2,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,BRAM,0,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,CLB,176,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,LUT,920,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,FF,325,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,DSP,2,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,BRAM,0,FF,325,catapult_fpga_latency
Throughput,2044.989775051125,catapult,CLB,238,FF,298,catapult_fpga_latency
Throughput,2044.989775051125,catapult,LUT,1250,FF,298,catapult_fpga_latency
Throughput,2044.989775051125,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,2044.989775051125,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,2044.989775051125,catapult,BRAM,0,FF,298,catapult_fpga_latency
Throughput,2044.989775051125,catapult,CLB,238,FF,298,catapult_fpga_latency
Throughput,2044.989775051125,catapult,LUT,1250,FF,298,catapult_fpga_latency
Throughput,2044.989775051125,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,2044.989775051125,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,2044.989775051125,catapult,BRAM,0,FF,298,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,CLB,255,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,LUT,1382,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,DSP,2,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,CLB,255,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,LUT,1382,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,DSP,2,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,CLB,255,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,LUT,1382,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,DSP,2,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,CLB,325,FF,314,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,LUT,1861,FF,314,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,CLB,325,FF,314,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,LUT,1861,FF,314,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,CLB,352,FF,356,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,LUT,2091,FF,356,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,FF,356,FF,356,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,DSP,2,FF,356,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,BRAM,0,FF,356,catapult_fpga_latency
Throughput,1811.5942028985507,catapult,CLB,350,FF,356,catapult_fpga_latency
Throughput,1811.5942028985507,catapult,LUT,2092,FF,356,catapult_fpga_latency
Throughput,1811.5942028985507,catapult,FF,356,FF,356,catapult_fpga_latency
Throughput,1811.5942028985507,catapult,DSP,2,FF,356,catapult_fpga_latency
Throughput,1811.5942028985507,catapult,BRAM,0,FF,356,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,CLB,352,FF,356,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,LUT,2091,FF,356,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,FF,356,FF,356,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,DSP,2,FF,356,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,BRAM,0,FF,356,catapult_fpga_latency
Throughput,875.6567425569177,catapult,CLB,142,FF,444,catapult_fpga_latency
Throughput,875.6567425569177,catapult,LUT,751,FF,444,catapult_fpga_latency
Throughput,875.6567425569177,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,875.6567425569177,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,875.6567425569177,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,901.7132551848513,catapult,CLB,146,FF,444,catapult_fpga_latency
Throughput,901.7132551848513,catapult,LUT,731,FF,444,catapult_fpga_latency
Throughput,901.7132551848513,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,901.7132551848513,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,901.7132551848513,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,822.3684210526316,catapult,CLB,118,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,LUT,623,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,FF,324,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,DSP,1,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,BRAM,0,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,CLB,118,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,LUT,623,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,FF,324,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,DSP,1,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,BRAM,0,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,CLB,118,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,LUT,623,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,FF,324,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,DSP,1,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,BRAM,0,FF,324,catapult_fpga_latency
Throughput,848.1764206955047,catapult,CLB,204,FF,451,catapult_fpga_latency
Throughput,848.1764206955047,catapult,LUT,886,FF,451,catapult_fpga_latency
Throughput,848.1764206955047,catapult,FF,451,FF,451,catapult_fpga_latency
Throughput,848.1764206955047,catapult,DSP,1,FF,451,catapult_fpga_latency
Throughput,848.1764206955047,catapult,BRAM,0,FF,451,catapult_fpga_latency
Throughput,867.3026886383349,catapult,CLB,197,FF,451,catapult_fpga_latency
Throughput,867.3026886383349,catapult,LUT,884,FF,451,catapult_fpga_latency
Throughput,867.3026886383349,catapult,FF,451,FF,451,catapult_fpga_latency
Throughput,867.3026886383349,catapult,DSP,1,FF,451,catapult_fpga_latency
Throughput,867.3026886383349,catapult,BRAM,0,FF,451,catapult_fpga_latency
Throughput,946.9696969696969,catapult,CLB,137,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,LUT,722,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,FF,329,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,DSP,1,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,BRAM,0,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,CLB,137,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,LUT,722,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,FF,329,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,DSP,1,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,BRAM,0,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,CLB,137,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,LUT,722,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,FF,329,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,DSP,1,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,BRAM,0,FF,329,catapult_fpga_latency
Throughput,739.0983000739099,catapult,CLB,252,FF,468,catapult_fpga_latency
Throughput,739.0983000739099,catapult,LUT,1201,FF,468,catapult_fpga_latency
Throughput,739.0983000739099,catapult,FF,468,FF,468,catapult_fpga_latency
Throughput,739.0983000739099,catapult,DSP,1,FF,468,catapult_fpga_latency
Throughput,739.0983000739099,catapult,BRAM,0,FF,468,catapult_fpga_latency
Throughput,746.2686567164179,catapult,CLB,280,FF,467,catapult_fpga_latency
Throughput,746.2686567164179,catapult,LUT,1203,FF,467,catapult_fpga_latency
Throughput,746.2686567164179,catapult,FF,467,FF,467,catapult_fpga_latency
Throughput,746.2686567164179,catapult,DSP,1,FF,467,catapult_fpga_latency
Throughput,746.2686567164179,catapult,BRAM,0,FF,467,catapult_fpga_latency
Throughput,845.30853761623,catapult,CLB,230,FF,345,catapult_fpga_latency
Throughput,845.30853761623,catapult,LUT,1054,FF,345,catapult_fpga_latency
Throughput,845.30853761623,catapult,FF,345,FF,345,catapult_fpga_latency
Throughput,845.30853761623,catapult,DSP,1,FF,345,catapult_fpga_latency
Throughput,845.30853761623,catapult,BRAM,0,FF,345,catapult_fpga_latency
Throughput,820.3445447087777,catapult,CLB,233,FF,345,catapult_fpga_latency
Throughput,820.3445447087777,catapult,LUT,1052,FF,345,catapult_fpga_latency
Throughput,820.3445447087777,catapult,FF,345,FF,345,catapult_fpga_latency
Throughput,820.3445447087777,catapult,DSP,1,FF,345,catapult_fpga_latency
Throughput,820.3445447087777,catapult,BRAM,0,FF,345,catapult_fpga_latency
Throughput,845.30853761623,catapult,CLB,230,FF,345,catapult_fpga_latency
Throughput,845.30853761623,catapult,LUT,1054,FF,345,catapult_fpga_latency
Throughput,845.30853761623,catapult,FF,345,FF,345,catapult_fpga_latency
Throughput,845.30853761623,catapult,DSP,1,FF,345,catapult_fpga_latency
Throughput,845.30853761623,catapult,BRAM,0,FF,345,catapult_fpga_latency
Throughput,1355.0135501355012,catapult,CLB,107,FF,357,catapult_fpga_latency
Throughput,1355.0135501355012,catapult,LUT,611,FF,357,catapult_fpga_latency
Throughput,1355.0135501355012,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,1355.0135501355012,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,1355.0135501355012,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,1355.0135501355012,catapult,CLB,107,FF,357,catapult_fpga_latency
Throughput,1355.0135501355012,catapult,LUT,611,FF,357,catapult_fpga_latency
Throughput,1355.0135501355012,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,1355.0135501355012,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,1355.0135501355012,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,CLB,112,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,LUT,633,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,CLB,112,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,LUT,633,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,CLB,112,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,LUT,633,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,1272.264631043257,catapult,CLB,210,FF,362,catapult_fpga_latency
Throughput,1272.264631043257,catapult,LUT,978,FF,362,catapult_fpga_latency
Throughput,1272.264631043257,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,1272.264631043257,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,1272.264631043257,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,1272.264631043257,catapult,CLB,210,FF,362,catapult_fpga_latency
Throughput,1272.264631043257,catapult,LUT,978,FF,362,catapult_fpga_latency
Throughput,1272.264631043257,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,1272.264631043257,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,1272.264631043257,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,CLB,200,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,LUT,896,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,CLB,200,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,LUT,896,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,CLB,200,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,LUT,896,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,1118.5682326621923,catapult,CLB,283,FF,378,catapult_fpga_latency
Throughput,1118.5682326621923,catapult,LUT,1308,FF,378,catapult_fpga_latency
Throughput,1118.5682326621923,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,1118.5682326621923,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,1118.5682326621923,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,1118.5682326621923,catapult,CLB,283,FF,378,catapult_fpga_latency
Throughput,1118.5682326621923,catapult,LUT,1308,FF,378,catapult_fpga_latency
Throughput,1118.5682326621923,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,1118.5682326621923,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,1118.5682326621923,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,CLB,311,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,LUT,1302,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,CLB,311,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,LUT,1302,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,CLB,311,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,LUT,1302,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,1392.757660167131,catapult,CLB,168,FF,483,catapult_fpga_latency
Throughput,1392.757660167131,catapult,LUT,950,FF,483,catapult_fpga_latency
Throughput,1392.757660167131,catapult,FF,483,FF,483,catapult_fpga_latency
Throughput,1392.757660167131,catapult,DSP,3,FF,483,catapult_fpga_latency
Throughput,1392.757660167131,catapult,BRAM,0,FF,483,catapult_fpga_latency
Throughput,1392.757660167131,catapult,CLB,168,FF,483,catapult_fpga_latency
Throughput,1392.757660167131,catapult,LUT,950,FF,483,catapult_fpga_latency
Throughput,1392.757660167131,catapult,FF,483,FF,483,catapult_fpga_latency
Throughput,1392.757660167131,catapult,DSP,3,FF,483,catapult_fpga_latency
Throughput,1392.757660167131,catapult,BRAM,0,FF,483,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,CLB,134,FF,341,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,LUT,777,FF,341,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,DSP,3,FF,341,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,CLB,134,FF,341,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,LUT,777,FF,341,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,DSP,3,FF,341,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,CLB,134,FF,341,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,LUT,777,FF,341,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,DSP,3,FF,341,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,1531.3935681470136,catapult,CLB,239,FF,459,catapult_fpga_latency
Throughput,1531.3935681470136,catapult,LUT,1264,FF,459,catapult_fpga_latency
Throughput,1531.3935681470136,catapult,FF,459,FF,459,catapult_fpga_latency
Throughput,1531.3935681470136,catapult,DSP,3,FF,459,catapult_fpga_latency
Throughput,1531.3935681470136,catapult,BRAM,0,FF,459,catapult_fpga_latency
Throughput,1531.3935681470136,catapult,CLB,239,FF,459,catapult_fpga_latency
Throughput,1531.3935681470136,catapult,LUT,1264,FF,459,catapult_fpga_latency
Throughput,1531.3935681470136,catapult,FF,459,FF,459,catapult_fpga_latency
Throughput,1531.3935681470136,catapult,DSP,3,FF,459,catapult_fpga_latency
Throughput,1531.3935681470136,catapult,BRAM,0,FF,459,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,CLB,213,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,LUT,1076,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,FF,355,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,DSP,3,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,BRAM,0,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,CLB,213,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,LUT,1076,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,FF,355,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,DSP,3,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,BRAM,0,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,CLB,213,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,LUT,1076,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,FF,355,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,DSP,3,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,BRAM,0,FF,355,catapult_fpga_latency
Throughput,1251.5644555694619,catapult,CLB,295,FF,473,catapult_fpga_latency
Throughput,1251.5644555694619,catapult,LUT,1700,FF,473,catapult_fpga_latency
Throughput,1251.5644555694619,catapult,FF,473,FF,473,catapult_fpga_latency
Throughput,1251.5644555694619,catapult,DSP,3,FF,473,catapult_fpga_latency
Throughput,1251.5644555694619,catapult,BRAM,0,FF,473,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,CLB,400,FF,474,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,LUT,1699,FF,474,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,FF,474,FF,474,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,DSP,3,FF,474,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,BRAM,0,FF,474,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,CLB,348,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,LUT,1554,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,DSP,3,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,CLB,348,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,LUT,1554,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,DSP,3,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,CLB,348,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,LUT,1554,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,DSP,3,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,1968.5039370078741,catapult,CLB,147,FF,266,catapult_fpga_latency
Throughput,1968.5039370078741,catapult,LUT,805,FF,266,catapult_fpga_latency
Throughput,1968.5039370078741,catapult,FF,266,FF,266,catapult_fpga_latency
Throughput,1968.5039370078741,catapult,DSP,1,FF,266,catapult_fpga_latency
Throughput,1968.5039370078741,catapult,BRAM,0,FF,266,catapult_fpga_latency
Throughput,1968.5039370078741,catapult,CLB,147,FF,266,catapult_fpga_latency
Throughput,1968.5039370078741,catapult,LUT,805,FF,266,catapult_fpga_latency
Throughput,1968.5039370078741,catapult,FF,266,FF,266,catapult_fpga_latency
Throughput,1968.5039370078741,catapult,DSP,1,FF,266,catapult_fpga_latency
Throughput,1968.5039370078741,catapult,BRAM,0,FF,266,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,CLB,176,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,LUT,920,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,FF,325,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,DSP,2,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,BRAM,0,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,CLB,176,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,LUT,920,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,FF,325,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,DSP,2,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,BRAM,0,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,CLB,176,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,LUT,920,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,FF,325,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,DSP,2,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,BRAM,0,FF,325,catapult_fpga_latency
Throughput,2044.989775051125,catapult,CLB,238,FF,298,catapult_fpga_latency
Throughput,2044.989775051125,catapult,LUT,1250,FF,298,catapult_fpga_latency
Throughput,2044.989775051125,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,2044.989775051125,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,2044.989775051125,catapult,BRAM,0,FF,298,catapult_fpga_latency
Throughput,2044.989775051125,catapult,CLB,238,FF,298,catapult_fpga_latency
Throughput,2044.989775051125,catapult,LUT,1250,FF,298,catapult_fpga_latency
Throughput,2044.989775051125,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,2044.989775051125,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,2044.989775051125,catapult,BRAM,0,FF,298,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,CLB,255,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,LUT,1382,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,DSP,2,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,CLB,255,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,LUT,1382,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,DSP,2,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,CLB,255,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,LUT,1382,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,DSP,2,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,CLB,325,FF,314,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,LUT,1861,FF,314,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,CLB,325,FF,314,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,LUT,1861,FF,314,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,CLB,352,FF,356,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,LUT,2091,FF,356,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,FF,356,FF,356,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,DSP,2,FF,356,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,BRAM,0,FF,356,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,CLB,352,FF,356,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,LUT,2091,FF,356,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,FF,356,FF,356,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,DSP,2,FF,356,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,BRAM,0,FF,356,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,CLB,352,FF,356,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,LUT,2091,FF,356,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,FF,356,FF,356,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,DSP,2,FF,356,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,BRAM,0,FF,356,catapult_fpga_latency
Throughput,875.6567425569177,catapult,CLB,142,FF,444,catapult_fpga_latency
Throughput,875.6567425569177,catapult,LUT,751,FF,444,catapult_fpga_latency
Throughput,875.6567425569177,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,875.6567425569177,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,875.6567425569177,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,901.7132551848513,catapult,CLB,146,FF,444,catapult_fpga_latency
Throughput,901.7132551848513,catapult,LUT,731,FF,444,catapult_fpga_latency
Throughput,901.7132551848513,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,901.7132551848513,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,901.7132551848513,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,822.3684210526316,catapult,CLB,118,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,LUT,623,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,FF,324,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,DSP,1,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,BRAM,0,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,CLB,118,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,LUT,623,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,FF,324,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,DSP,1,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,BRAM,0,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,CLB,118,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,LUT,623,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,FF,324,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,DSP,1,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,BRAM,0,FF,324,catapult_fpga_latency
Throughput,848.1764206955047,catapult,CLB,204,FF,451,catapult_fpga_latency
Throughput,848.1764206955047,catapult,LUT,886,FF,451,catapult_fpga_latency
Throughput,848.1764206955047,catapult,FF,451,FF,451,catapult_fpga_latency
Throughput,848.1764206955047,catapult,DSP,1,FF,451,catapult_fpga_latency
Throughput,848.1764206955047,catapult,BRAM,0,FF,451,catapult_fpga_latency
Throughput,893.6550491510277,catapult,CLB,201,FF,451,catapult_fpga_latency
Throughput,893.6550491510277,catapult,LUT,885,FF,451,catapult_fpga_latency
Throughput,893.6550491510277,catapult,FF,451,FF,451,catapult_fpga_latency
Throughput,893.6550491510277,catapult,DSP,1,FF,451,catapult_fpga_latency
Throughput,893.6550491510277,catapult,BRAM,0,FF,451,catapult_fpga_latency
Throughput,946.9696969696969,catapult,CLB,137,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,LUT,722,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,FF,329,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,DSP,1,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,BRAM,0,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,CLB,137,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,LUT,722,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,FF,329,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,DSP,1,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,BRAM,0,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,CLB,137,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,LUT,722,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,FF,329,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,DSP,1,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,BRAM,0,FF,329,catapult_fpga_latency
Throughput,739.0983000739099,catapult,CLB,252,FF,468,catapult_fpga_latency
Throughput,739.0983000739099,catapult,LUT,1201,FF,468,catapult_fpga_latency
Throughput,739.0983000739099,catapult,FF,468,FF,468,catapult_fpga_latency
Throughput,739.0983000739099,catapult,DSP,1,FF,468,catapult_fpga_latency
Throughput,739.0983000739099,catapult,BRAM,0,FF,468,catapult_fpga_latency
Throughput,746.2686567164179,catapult,CLB,280,FF,467,catapult_fpga_latency
Throughput,746.2686567164179,catapult,LUT,1203,FF,467,catapult_fpga_latency
Throughput,746.2686567164179,catapult,FF,467,FF,467,catapult_fpga_latency
Throughput,746.2686567164179,catapult,DSP,1,FF,467,catapult_fpga_latency
Throughput,746.2686567164179,catapult,BRAM,0,FF,467,catapult_fpga_latency
Throughput,820.3445447087777,catapult,CLB,233,FF,345,catapult_fpga_latency
Throughput,820.3445447087777,catapult,LUT,1052,FF,345,catapult_fpga_latency
Throughput,820.3445447087777,catapult,FF,345,FF,345,catapult_fpga_latency
Throughput,820.3445447087777,catapult,DSP,1,FF,345,catapult_fpga_latency
Throughput,820.3445447087777,catapult,BRAM,0,FF,345,catapult_fpga_latency
Throughput,820.3445447087777,catapult,CLB,233,FF,345,catapult_fpga_latency
Throughput,820.3445447087777,catapult,LUT,1052,FF,345,catapult_fpga_latency
Throughput,820.3445447087777,catapult,FF,345,FF,345,catapult_fpga_latency
Throughput,820.3445447087777,catapult,DSP,1,FF,345,catapult_fpga_latency
Throughput,820.3445447087777,catapult,BRAM,0,FF,345,catapult_fpga_latency
Throughput,820.3445447087777,catapult,CLB,233,FF,345,catapult_fpga_latency
Throughput,820.3445447087777,catapult,LUT,1052,FF,345,catapult_fpga_latency
Throughput,820.3445447087777,catapult,FF,345,FF,345,catapult_fpga_latency
Throughput,820.3445447087777,catapult,DSP,1,FF,345,catapult_fpga_latency
Throughput,820.3445447087777,catapult,BRAM,0,FF,345,catapult_fpga_latency
Throughput,1355.0135501355012,catapult,CLB,107,FF,357,catapult_fpga_latency
Throughput,1355.0135501355012,catapult,LUT,611,FF,357,catapult_fpga_latency
Throughput,1355.0135501355012,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,1355.0135501355012,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,1355.0135501355012,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,1355.0135501355012,catapult,CLB,107,FF,357,catapult_fpga_latency
Throughput,1355.0135501355012,catapult,LUT,611,FF,357,catapult_fpga_latency
Throughput,1355.0135501355012,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,1355.0135501355012,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,1355.0135501355012,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,CLB,112,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,LUT,633,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,CLB,112,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,LUT,633,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,CLB,112,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,LUT,633,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,1272.264631043257,catapult,CLB,210,FF,362,catapult_fpga_latency
Throughput,1272.264631043257,catapult,LUT,978,FF,362,catapult_fpga_latency
Throughput,1272.264631043257,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,1272.264631043257,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,1272.264631043257,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,1272.264631043257,catapult,CLB,210,FF,362,catapult_fpga_latency
Throughput,1272.264631043257,catapult,LUT,978,FF,362,catapult_fpga_latency
Throughput,1272.264631043257,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,1272.264631043257,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,1272.264631043257,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,CLB,200,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,LUT,896,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,CLB,200,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,LUT,896,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,CLB,200,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,LUT,896,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,1118.5682326621923,catapult,CLB,283,FF,378,catapult_fpga_latency
Throughput,1118.5682326621923,catapult,LUT,1308,FF,378,catapult_fpga_latency
Throughput,1118.5682326621923,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,1118.5682326621923,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,1118.5682326621923,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,1118.5682326621923,catapult,CLB,283,FF,378,catapult_fpga_latency
Throughput,1118.5682326621923,catapult,LUT,1308,FF,378,catapult_fpga_latency
Throughput,1118.5682326621923,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,1118.5682326621923,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,1118.5682326621923,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,CLB,311,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,LUT,1302,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,CLB,311,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,LUT,1302,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,CLB,311,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,LUT,1302,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,1392.757660167131,catapult,CLB,168,FF,483,catapult_fpga_latency
Throughput,1392.757660167131,catapult,LUT,950,FF,483,catapult_fpga_latency
Throughput,1392.757660167131,catapult,FF,483,FF,483,catapult_fpga_latency
Throughput,1392.757660167131,catapult,DSP,3,FF,483,catapult_fpga_latency
Throughput,1392.757660167131,catapult,BRAM,0,FF,483,catapult_fpga_latency
Throughput,1392.757660167131,catapult,CLB,168,FF,483,catapult_fpga_latency
Throughput,1392.757660167131,catapult,LUT,950,FF,483,catapult_fpga_latency
Throughput,1392.757660167131,catapult,FF,483,FF,483,catapult_fpga_latency
Throughput,1392.757660167131,catapult,DSP,3,FF,483,catapult_fpga_latency
Throughput,1392.757660167131,catapult,BRAM,0,FF,483,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,CLB,134,FF,341,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,LUT,777,FF,341,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,DSP,3,FF,341,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,1503.7593984962407,catapult,CLB,135,FF,341,catapult_fpga_latency
Throughput,1503.7593984962407,catapult,LUT,777,FF,341,catapult_fpga_latency
Throughput,1503.7593984962407,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,1503.7593984962407,catapult,DSP,3,FF,341,catapult_fpga_latency
Throughput,1503.7593984962407,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,CLB,134,FF,341,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,LUT,777,FF,341,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,DSP,3,FF,341,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,1531.3935681470136,catapult,CLB,239,FF,459,catapult_fpga_latency
Throughput,1531.3935681470136,catapult,LUT,1264,FF,459,catapult_fpga_latency
Throughput,1531.3935681470136,catapult,FF,459,FF,459,catapult_fpga_latency
Throughput,1531.3935681470136,catapult,DSP,3,FF,459,catapult_fpga_latency
Throughput,1531.3935681470136,catapult,BRAM,0,FF,459,catapult_fpga_latency
Throughput,1531.3935681470136,catapult,CLB,239,FF,459,catapult_fpga_latency
Throughput,1531.3935681470136,catapult,LUT,1264,FF,459,catapult_fpga_latency
Throughput,1531.3935681470136,catapult,FF,459,FF,459,catapult_fpga_latency
Throughput,1531.3935681470136,catapult,DSP,3,FF,459,catapult_fpga_latency
Throughput,1531.3935681470136,catapult,BRAM,0,FF,459,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,CLB,213,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,LUT,1076,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,FF,355,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,DSP,3,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,BRAM,0,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,CLB,213,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,LUT,1076,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,FF,355,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,DSP,3,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,BRAM,0,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,CLB,213,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,LUT,1076,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,FF,355,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,DSP,3,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,BRAM,0,FF,355,catapult_fpga_latency
Throughput,1251.5644555694619,catapult,CLB,295,FF,473,catapult_fpga_latency
Throughput,1251.5644555694619,catapult,LUT,1700,FF,473,catapult_fpga_latency
Throughput,1251.5644555694619,catapult,FF,473,FF,473,catapult_fpga_latency
Throughput,1251.5644555694619,catapult,DSP,3,FF,473,catapult_fpga_latency
Throughput,1251.5644555694619,catapult,BRAM,0,FF,473,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,CLB,400,FF,474,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,LUT,1699,FF,474,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,FF,474,FF,474,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,DSP,3,FF,474,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,BRAM,0,FF,474,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,CLB,348,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,LUT,1554,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,DSP,3,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,CLB,348,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,LUT,1554,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,DSP,3,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,CLB,348,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,LUT,1554,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,DSP,3,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,1968.5039370078741,catapult,CLB,147,FF,266,catapult_fpga_latency
Throughput,1968.5039370078741,catapult,LUT,805,FF,266,catapult_fpga_latency
Throughput,1968.5039370078741,catapult,FF,266,FF,266,catapult_fpga_latency
Throughput,1968.5039370078741,catapult,DSP,1,FF,266,catapult_fpga_latency
Throughput,1968.5039370078741,catapult,BRAM,0,FF,266,catapult_fpga_latency
Throughput,1968.5039370078741,catapult,CLB,147,FF,266,catapult_fpga_latency
Throughput,1968.5039370078741,catapult,LUT,805,FF,266,catapult_fpga_latency
Throughput,1968.5039370078741,catapult,FF,266,FF,266,catapult_fpga_latency
Throughput,1968.5039370078741,catapult,DSP,1,FF,266,catapult_fpga_latency
Throughput,1968.5039370078741,catapult,BRAM,0,FF,266,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,CLB,176,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,LUT,920,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,FF,325,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,DSP,2,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,BRAM,0,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,CLB,176,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,LUT,920,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,FF,325,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,DSP,2,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,BRAM,0,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,CLB,176,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,LUT,920,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,FF,325,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,DSP,2,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,BRAM,0,FF,325,catapult_fpga_latency
Throughput,2044.989775051125,catapult,CLB,238,FF,298,catapult_fpga_latency
Throughput,2044.989775051125,catapult,LUT,1250,FF,298,catapult_fpga_latency
Throughput,2044.989775051125,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,2044.989775051125,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,2044.989775051125,catapult,BRAM,0,FF,298,catapult_fpga_latency
Throughput,2044.989775051125,catapult,CLB,238,FF,298,catapult_fpga_latency
Throughput,2044.989775051125,catapult,LUT,1250,FF,298,catapult_fpga_latency
Throughput,2044.989775051125,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,2044.989775051125,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,2044.989775051125,catapult,BRAM,0,FF,298,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,CLB,255,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,LUT,1382,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,DSP,2,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,CLB,255,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,LUT,1382,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,DSP,2,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,CLB,255,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,LUT,1382,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,DSP,2,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,CLB,325,FF,314,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,LUT,1861,FF,314,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,CLB,325,FF,314,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,LUT,1861,FF,314,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,CLB,352,FF,356,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,LUT,2091,FF,356,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,FF,356,FF,356,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,DSP,2,FF,356,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,BRAM,0,FF,356,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,CLB,352,FF,356,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,LUT,2091,FF,356,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,FF,356,FF,356,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,DSP,2,FF,356,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,BRAM,0,FF,356,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,CLB,352,FF,356,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,LUT,2091,FF,356,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,FF,356,FF,356,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,DSP,2,FF,356,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,BRAM,0,FF,356,catapult_fpga_latency
Throughput,875.6567425569177,catapult,CLB,142,FF,444,catapult_fpga_latency
Throughput,875.6567425569177,catapult,LUT,751,FF,444,catapult_fpga_latency
Throughput,875.6567425569177,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,875.6567425569177,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,875.6567425569177,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,901.7132551848513,catapult,CLB,146,FF,444,catapult_fpga_latency
Throughput,901.7132551848513,catapult,LUT,731,FF,444,catapult_fpga_latency
Throughput,901.7132551848513,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,901.7132551848513,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,901.7132551848513,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,822.3684210526316,catapult,CLB,118,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,LUT,623,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,FF,324,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,DSP,1,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,BRAM,0,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,CLB,118,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,LUT,623,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,FF,324,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,DSP,1,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,BRAM,0,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,CLB,118,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,LUT,623,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,FF,324,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,DSP,1,FF,324,catapult_fpga_latency
Throughput,822.3684210526316,catapult,BRAM,0,FF,324,catapult_fpga_latency
Throughput,848.1764206955047,catapult,CLB,204,FF,451,catapult_fpga_latency
Throughput,848.1764206955047,catapult,LUT,886,FF,451,catapult_fpga_latency
Throughput,848.1764206955047,catapult,FF,451,FF,451,catapult_fpga_latency
Throughput,848.1764206955047,catapult,DSP,1,FF,451,catapult_fpga_latency
Throughput,848.1764206955047,catapult,BRAM,0,FF,451,catapult_fpga_latency
Throughput,893.6550491510277,catapult,CLB,201,FF,451,catapult_fpga_latency
Throughput,893.6550491510277,catapult,LUT,885,FF,451,catapult_fpga_latency
Throughput,893.6550491510277,catapult,FF,451,FF,451,catapult_fpga_latency
Throughput,893.6550491510277,catapult,DSP,1,FF,451,catapult_fpga_latency
Throughput,893.6550491510277,catapult,BRAM,0,FF,451,catapult_fpga_latency
Throughput,946.9696969696969,catapult,CLB,137,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,LUT,722,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,FF,329,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,DSP,1,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,BRAM,0,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,CLB,137,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,LUT,722,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,FF,329,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,DSP,1,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,BRAM,0,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,CLB,137,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,LUT,722,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,FF,329,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,DSP,1,FF,329,catapult_fpga_latency
Throughput,946.9696969696969,catapult,BRAM,0,FF,329,catapult_fpga_latency
Throughput,739.0983000739099,catapult,CLB,252,FF,468,catapult_fpga_latency
Throughput,739.0983000739099,catapult,LUT,1201,FF,468,catapult_fpga_latency
Throughput,739.0983000739099,catapult,FF,468,FF,468,catapult_fpga_latency
Throughput,739.0983000739099,catapult,DSP,1,FF,468,catapult_fpga_latency
Throughput,739.0983000739099,catapult,BRAM,0,FF,468,catapult_fpga_latency
Throughput,746.2686567164179,catapult,CLB,280,FF,467,catapult_fpga_latency
Throughput,746.2686567164179,catapult,LUT,1203,FF,467,catapult_fpga_latency
Throughput,746.2686567164179,catapult,FF,467,FF,467,catapult_fpga_latency
Throughput,746.2686567164179,catapult,DSP,1,FF,467,catapult_fpga_latency
Throughput,746.2686567164179,catapult,BRAM,0,FF,467,catapult_fpga_latency
Throughput,820.3445447087777,catapult,CLB,233,FF,345,catapult_fpga_latency
Throughput,820.3445447087777,catapult,LUT,1052,FF,345,catapult_fpga_latency
Throughput,820.3445447087777,catapult,FF,345,FF,345,catapult_fpga_latency
Throughput,820.3445447087777,catapult,DSP,1,FF,345,catapult_fpga_latency
Throughput,820.3445447087777,catapult,BRAM,0,FF,345,catapult_fpga_latency
Throughput,820.3445447087777,catapult,CLB,233,FF,345,catapult_fpga_latency
Throughput,820.3445447087777,catapult,LUT,1052,FF,345,catapult_fpga_latency
Throughput,820.3445447087777,catapult,FF,345,FF,345,catapult_fpga_latency
Throughput,820.3445447087777,catapult,DSP,1,FF,345,catapult_fpga_latency
Throughput,820.3445447087777,catapult,BRAM,0,FF,345,catapult_fpga_latency
Throughput,820.3445447087777,catapult,CLB,233,FF,345,catapult_fpga_latency
Throughput,820.3445447087777,catapult,LUT,1052,FF,345,catapult_fpga_latency
Throughput,820.3445447087777,catapult,FF,345,FF,345,catapult_fpga_latency
Throughput,820.3445447087777,catapult,DSP,1,FF,345,catapult_fpga_latency
Throughput,820.3445447087777,catapult,BRAM,0,FF,345,catapult_fpga_latency
Throughput,1355.0135501355012,catapult,CLB,107,FF,357,catapult_fpga_latency
Throughput,1355.0135501355012,catapult,LUT,611,FF,357,catapult_fpga_latency
Throughput,1355.0135501355012,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,1355.0135501355012,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,1355.0135501355012,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,1355.0135501355012,catapult,CLB,107,FF,357,catapult_fpga_latency
Throughput,1355.0135501355012,catapult,LUT,611,FF,357,catapult_fpga_latency
Throughput,1355.0135501355012,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,1355.0135501355012,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,1355.0135501355012,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,CLB,112,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,LUT,633,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,CLB,112,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,LUT,633,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,CLB,112,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,LUT,633,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,1272.264631043257,catapult,CLB,210,FF,362,catapult_fpga_latency
Throughput,1272.264631043257,catapult,LUT,978,FF,362,catapult_fpga_latency
Throughput,1272.264631043257,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,1272.264631043257,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,1272.264631043257,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,1272.264631043257,catapult,CLB,210,FF,362,catapult_fpga_latency
Throughput,1272.264631043257,catapult,LUT,978,FF,362,catapult_fpga_latency
Throughput,1272.264631043257,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,1272.264631043257,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,1272.264631043257,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,CLB,200,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,LUT,896,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,CLB,200,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,LUT,896,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,CLB,200,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,LUT,896,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,1223.9902080783354,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,1118.5682326621923,catapult,CLB,283,FF,378,catapult_fpga_latency
Throughput,1118.5682326621923,catapult,LUT,1308,FF,378,catapult_fpga_latency
Throughput,1118.5682326621923,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,1118.5682326621923,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,1118.5682326621923,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,1118.5682326621923,catapult,CLB,283,FF,378,catapult_fpga_latency
Throughput,1118.5682326621923,catapult,LUT,1308,FF,378,catapult_fpga_latency
Throughput,1118.5682326621923,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,1118.5682326621923,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,1118.5682326621923,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,CLB,311,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,LUT,1302,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,CLB,311,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,LUT,1302,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,CLB,311,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,LUT,1302,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,1392.757660167131,catapult,CLB,168,FF,483,catapult_fpga_latency
Throughput,1392.757660167131,catapult,LUT,950,FF,483,catapult_fpga_latency
Throughput,1392.757660167131,catapult,FF,483,FF,483,catapult_fpga_latency
Throughput,1392.757660167131,catapult,DSP,3,FF,483,catapult_fpga_latency
Throughput,1392.757660167131,catapult,BRAM,0,FF,483,catapult_fpga_latency
Throughput,1392.757660167131,catapult,CLB,168,FF,483,catapult_fpga_latency
Throughput,1392.757660167131,catapult,LUT,950,FF,483,catapult_fpga_latency
Throughput,1392.757660167131,catapult,FF,483,FF,483,catapult_fpga_latency
Throughput,1392.757660167131,catapult,DSP,3,FF,483,catapult_fpga_latency
Throughput,1392.757660167131,catapult,BRAM,0,FF,483,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,CLB,134,FF,341,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,LUT,777,FF,341,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,DSP,3,FF,341,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,CLB,134,FF,341,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,LUT,777,FF,341,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,DSP,3,FF,341,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,CLB,134,FF,341,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,LUT,777,FF,341,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,DSP,3,FF,341,catapult_fpga_latency
Throughput,1461.9883040935672,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,1531.3935681470136,catapult,CLB,239,FF,459,catapult_fpga_latency
Throughput,1531.3935681470136,catapult,LUT,1264,FF,459,catapult_fpga_latency
Throughput,1531.3935681470136,catapult,FF,459,FF,459,catapult_fpga_latency
Throughput,1531.3935681470136,catapult,DSP,3,FF,459,catapult_fpga_latency
Throughput,1531.3935681470136,catapult,BRAM,0,FF,459,catapult_fpga_latency
Throughput,1531.3935681470136,catapult,CLB,239,FF,459,catapult_fpga_latency
Throughput,1531.3935681470136,catapult,LUT,1264,FF,459,catapult_fpga_latency
Throughput,1531.3935681470136,catapult,FF,459,FF,459,catapult_fpga_latency
Throughput,1531.3935681470136,catapult,DSP,3,FF,459,catapult_fpga_latency
Throughput,1531.3935681470136,catapult,BRAM,0,FF,459,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,CLB,213,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,LUT,1076,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,FF,355,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,DSP,3,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,BRAM,0,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,CLB,213,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,LUT,1076,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,FF,355,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,DSP,3,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,BRAM,0,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,CLB,213,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,LUT,1076,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,FF,355,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,DSP,3,FF,355,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,BRAM,0,FF,355,catapult_fpga_latency
Throughput,1251.5644555694619,catapult,CLB,295,FF,473,catapult_fpga_latency
Throughput,1251.5644555694619,catapult,LUT,1700,FF,473,catapult_fpga_latency
Throughput,1251.5644555694619,catapult,FF,473,FF,473,catapult_fpga_latency
Throughput,1251.5644555694619,catapult,DSP,3,FF,473,catapult_fpga_latency
Throughput,1251.5644555694619,catapult,BRAM,0,FF,473,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,CLB,400,FF,474,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,LUT,1699,FF,474,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,FF,474,FF,474,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,DSP,3,FF,474,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,BRAM,0,FF,474,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,CLB,348,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,LUT,1554,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,DSP,3,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,CLB,348,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,LUT,1554,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,DSP,3,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,CLB,348,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,LUT,1554,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,DSP,3,FF,368,catapult_fpga_latency
Throughput,1257.8616352201257,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,1968.5039370078741,catapult,CLB,147,FF,266,catapult_fpga_latency
Throughput,1968.5039370078741,catapult,LUT,805,FF,266,catapult_fpga_latency
Throughput,1968.5039370078741,catapult,FF,266,FF,266,catapult_fpga_latency
Throughput,1968.5039370078741,catapult,DSP,1,FF,266,catapult_fpga_latency
Throughput,1968.5039370078741,catapult,BRAM,0,FF,266,catapult_fpga_latency
Throughput,1968.5039370078741,catapult,CLB,147,FF,266,catapult_fpga_latency
Throughput,1968.5039370078741,catapult,LUT,805,FF,266,catapult_fpga_latency
Throughput,1968.5039370078741,catapult,FF,266,FF,266,catapult_fpga_latency
Throughput,1968.5039370078741,catapult,DSP,1,FF,266,catapult_fpga_latency
Throughput,1968.5039370078741,catapult,BRAM,0,FF,266,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,CLB,176,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,LUT,920,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,FF,325,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,DSP,2,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,BRAM,0,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,CLB,176,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,LUT,920,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,FF,325,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,DSP,2,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,BRAM,0,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,CLB,176,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,LUT,920,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,FF,325,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,DSP,2,FF,325,catapult_fpga_latency
Throughput,2427.1844660194174,catapult,BRAM,0,FF,325,catapult_fpga_latency
Throughput,2044.989775051125,catapult,CLB,238,FF,298,catapult_fpga_latency
Throughput,2044.989775051125,catapult,LUT,1250,FF,298,catapult_fpga_latency
Throughput,2044.989775051125,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,2044.989775051125,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,2044.989775051125,catapult,BRAM,0,FF,298,catapult_fpga_latency
Throughput,2044.989775051125,catapult,CLB,238,FF,298,catapult_fpga_latency
Throughput,2044.989775051125,catapult,LUT,1250,FF,298,catapult_fpga_latency
Throughput,2044.989775051125,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,2044.989775051125,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,2044.989775051125,catapult,BRAM,0,FF,298,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,CLB,255,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,LUT,1382,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,DSP,2,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,CLB,255,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,LUT,1382,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,DSP,2,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,CLB,255,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,LUT,1382,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,DSP,2,FF,341,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,CLB,325,FF,314,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,LUT,1861,FF,314,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,CLB,325,FF,314,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,LUT,1861,FF,314,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,CLB,352,FF,356,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,LUT,2091,FF,356,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,FF,356,FF,356,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,DSP,2,FF,356,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,BRAM,0,FF,356,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,CLB,352,FF,356,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,LUT,2091,FF,356,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,FF,356,FF,356,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,DSP,2,FF,356,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,BRAM,0,FF,356,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,CLB,352,FF,356,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,LUT,2091,FF,356,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,FF,356,FF,356,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,DSP,2,FF,356,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,BRAM,0,FF,356,catapult_fpga_latency
Throughput,931.9664492078285,catapult,CLB,141,FF,466,catapult_fpga_latency
Throughput,931.9664492078285,catapult,LUT,709,FF,466,catapult_fpga_latency
Throughput,931.9664492078285,catapult,FF,466,FF,466,catapult_fpga_latency
Throughput,931.9664492078285,catapult,DSP,1,FF,466,catapult_fpga_latency
Throughput,931.9664492078285,catapult,BRAM,0,FF,466,catapult_fpga_latency
Throughput,958.7727708533076,catapult,CLB,144,FF,466,catapult_fpga_latency
Throughput,958.7727708533076,catapult,LUT,706,FF,466,catapult_fpga_latency
Throughput,958.7727708533076,catapult,FF,466,FF,466,catapult_fpga_latency
Throughput,958.7727708533076,catapult,DSP,1,FF,466,catapult_fpga_latency
Throughput,958.7727708533076,catapult,BRAM,0,FF,466,catapult_fpga_latency
Throughput,886.5248226950354,catapult,CLB,115,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,LUT,622,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,FF,346,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,DSP,1,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,BRAM,0,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,CLB,115,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,LUT,622,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,FF,346,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,DSP,1,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,BRAM,0,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,CLB,115,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,LUT,622,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,FF,346,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,DSP,1,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,BRAM,0,FF,346,catapult_fpga_latency
Throughput,679.8096532970768,catapult,CLB,217,FF,475,catapult_fpga_latency
Throughput,679.8096532970768,catapult,LUT,999,FF,475,catapult_fpga_latency
Throughput,679.8096532970768,catapult,FF,475,FF,475,catapult_fpga_latency
Throughput,679.8096532970768,catapult,DSP,1,FF,475,catapult_fpga_latency
Throughput,679.8096532970768,catapult,BRAM,0,FF,475,catapult_fpga_latency
Throughput,726.2164124909223,catapult,CLB,205,FF,475,catapult_fpga_latency
Throughput,726.2164124909223,catapult,LUT,995,FF,475,catapult_fpga_latency
Throughput,726.2164124909223,catapult,FF,475,FF,475,catapult_fpga_latency
Throughput,726.2164124909223,catapult,DSP,1,FF,475,catapult_fpga_latency
Throughput,726.2164124909223,catapult,BRAM,0,FF,475,catapult_fpga_latency
Throughput,702.2471910112359,catapult,CLB,203,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,LUT,837,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,FF,353,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,DSP,1,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,BRAM,0,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,CLB,203,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,LUT,837,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,FF,353,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,DSP,1,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,BRAM,0,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,CLB,203,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,LUT,837,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,FF,353,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,DSP,1,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,BRAM,0,FF,353,catapult_fpga_latency
Throughput,687.2852233676977,catapult,CLB,334,FF,488,catapult_fpga_latency
Throughput,687.2852233676977,catapult,LUT,1452,FF,488,catapult_fpga_latency
Throughput,687.2852233676977,catapult,FF,488,FF,488,catapult_fpga_latency
Throughput,687.2852233676977,catapult,DSP,1,FF,488,catapult_fpga_latency
Throughput,687.2852233676977,catapult,BRAM,0,FF,488,catapult_fpga_latency
Throughput,733.6757153338224,catapult,CLB,329,FF,488,catapult_fpga_latency
Throughput,733.6757153338224,catapult,LUT,1449,FF,488,catapult_fpga_latency
Throughput,733.6757153338224,catapult,FF,488,FF,488,catapult_fpga_latency
Throughput,733.6757153338224,catapult,DSP,1,FF,488,catapult_fpga_latency
Throughput,733.6757153338224,catapult,BRAM,0,FF,488,catapult_fpga_latency
Throughput,595.5926146515783,catapult,CLB,288,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,LUT,1382,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,DSP,1,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,CLB,288,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,LUT,1382,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,DSP,1,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,CLB,288,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,LUT,1382,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,DSP,1,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,1305.4830287206266,catapult,CLB,153,FF,383,catapult_fpga_latency
Throughput,1305.4830287206266,catapult,LUT,866,FF,383,catapult_fpga_latency
Throughput,1305.4830287206266,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,1305.4830287206266,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,1305.4830287206266,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,1305.4830287206266,catapult,CLB,153,FF,383,catapult_fpga_latency
Throughput,1305.4830287206266,catapult,LUT,866,FF,383,catapult_fpga_latency
Throughput,1305.4830287206266,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,1305.4830287206266,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,1305.4830287206266,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,CLB,132,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,LUT,756,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,CLB,132,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,LUT,756,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,CLB,132,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,LUT,756,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,1226.993865030675,catapult,CLB,258,FF,390,catapult_fpga_latency
Throughput,1226.993865030675,catapult,LUT,1208,FF,390,catapult_fpga_latency
Throughput,1226.993865030675,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,1226.993865030675,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,1226.993865030675,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,1226.993865030675,catapult,CLB,258,FF,390,catapult_fpga_latency
Throughput,1226.993865030675,catapult,LUT,1208,FF,390,catapult_fpga_latency
Throughput,1226.993865030675,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,1226.993865030675,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,1226.993865030675,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,CLB,228,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,LUT,1051,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,CLB,228,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,LUT,1051,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,CLB,228,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,LUT,1051,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,988.1422924901185,catapult,CLB,327,FF,404,catapult_fpga_latency
Throughput,988.1422924901185,catapult,LUT,1662,FF,404,catapult_fpga_latency
Throughput,988.1422924901185,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,988.1422924901185,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,988.1422924901185,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,988.1422924901185,catapult,CLB,327,FF,404,catapult_fpga_latency
Throughput,988.1422924901185,catapult,LUT,1662,FF,404,catapult_fpga_latency
Throughput,988.1422924901185,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,988.1422924901185,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,988.1422924901185,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,CLB,316,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,LUT,1577,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,CLB,316,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,LUT,1577,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,CLB,316,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,LUT,1577,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,1396.6480446927376,catapult,CLB,180,FF,481,catapult_fpga_latency
Throughput,1396.6480446927376,catapult,LUT,981,FF,481,catapult_fpga_latency
Throughput,1396.6480446927376,catapult,FF,481,FF,481,catapult_fpga_latency
Throughput,1396.6480446927376,catapult,DSP,3,FF,481,catapult_fpga_latency
Throughput,1396.6480446927376,catapult,BRAM,0,FF,481,catapult_fpga_latency
Throughput,1396.6480446927376,catapult,CLB,180,FF,481,catapult_fpga_latency
Throughput,1396.6480446927376,catapult,LUT,981,FF,481,catapult_fpga_latency
Throughput,1396.6480446927376,catapult,FF,481,FF,481,catapult_fpga_latency
Throughput,1396.6480446927376,catapult,DSP,3,FF,481,catapult_fpga_latency
Throughput,1396.6480446927376,catapult,BRAM,0,FF,481,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,CLB,157,FF,379,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,LUT,851,FF,379,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,FF,379,FF,379,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,DSP,3,FF,379,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,BRAM,0,FF,379,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,CLB,157,FF,379,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,LUT,851,FF,379,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,FF,379,FF,379,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,DSP,3,FF,379,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,BRAM,0,FF,379,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,CLB,157,FF,379,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,LUT,851,FF,379,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,FF,379,FF,379,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,DSP,3,FF,379,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,BRAM,0,FF,379,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,CLB,266,FF,489,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,LUT,1394,FF,489,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,FF,489,FF,489,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,DSP,3,FF,489,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,BRAM,0,FF,489,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,CLB,266,FF,489,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,LUT,1394,FF,489,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,FF,489,FF,489,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,DSP,3,FF,489,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,BRAM,0,FF,489,catapult_fpga_latency
Throughput,1324.503311258278,catapult,CLB,246,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,LUT,1259,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,FF,386,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,DSP,3,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,BRAM,0,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,CLB,246,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,LUT,1259,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,FF,386,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,DSP,3,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,BRAM,0,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,CLB,246,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,LUT,1259,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,FF,386,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,DSP,3,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,BRAM,0,FF,386,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,CLB,392,FF,502,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,LUT,1911,FF,502,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,FF,502,FF,502,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,DSP,3,FF,502,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,BRAM,0,FF,502,catapult_fpga_latency
Throughput,1250.0,catapult,CLB,357,FF,502,catapult_fpga_latency
Throughput,1250.0,catapult,LUT,1905,FF,502,catapult_fpga_latency
Throughput,1250.0,catapult,FF,502,FF,502,catapult_fpga_latency
Throughput,1250.0,catapult,DSP,3,FF,502,catapult_fpga_latency
Throughput,1250.0,catapult,BRAM,0,FF,502,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,CLB,357,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,LUT,1813,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,FF,400,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,DSP,3,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,BRAM,0,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,CLB,357,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,LUT,1813,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,FF,400,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,DSP,3,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,BRAM,0,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,CLB,357,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,LUT,1813,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,FF,400,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,DSP,3,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,BRAM,0,FF,400,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,CLB,163,FF,351,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,LUT,879,FF,351,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,FF,351,FF,351,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,DSP,1,FF,351,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,BRAM,0,FF,351,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,CLB,163,FF,351,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,LUT,879,FF,351,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,FF,351,FF,351,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,DSP,1,FF,351,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,BRAM,0,FF,351,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,CLB,192,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,LUT,1163,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,FF,389,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,DSP,2,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,BRAM,0,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,CLB,192,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,LUT,1163,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,FF,389,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,DSP,2,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,BRAM,0,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,CLB,192,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,LUT,1163,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,FF,389,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,DSP,2,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,BRAM,0,FF,389,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,CLB,251,FF,343,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,LUT,1331,FF,343,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,FF,343,FF,343,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,DSP,1,FF,343,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,BRAM,0,FF,343,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,CLB,251,FF,343,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,LUT,1331,FF,343,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,FF,343,FF,343,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,DSP,1,FF,343,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,BRAM,0,FF,343,catapult_fpga_latency
Throughput,1718.213058419244,catapult,CLB,309,FF,408,catapult_fpga_latency
Throughput,1718.213058419244,catapult,LUT,1670,FF,408,catapult_fpga_latency
Throughput,1718.213058419244,catapult,FF,408,FF,408,catapult_fpga_latency
Throughput,1718.213058419244,catapult,DSP,2,FF,408,catapult_fpga_latency
Throughput,1718.213058419244,catapult,BRAM,0,FF,408,catapult_fpga_latency
Throughput,1718.213058419244,catapult,CLB,309,FF,408,catapult_fpga_latency
Throughput,1718.213058419244,catapult,LUT,1670,FF,408,catapult_fpga_latency
Throughput,1718.213058419244,catapult,FF,408,FF,408,catapult_fpga_latency
Throughput,1718.213058419244,catapult,DSP,2,FF,408,catapult_fpga_latency
Throughput,1718.213058419244,catapult,BRAM,0,FF,408,catapult_fpga_latency
Throughput,1718.213058419244,catapult,CLB,309,FF,408,catapult_fpga_latency
Throughput,1718.213058419244,catapult,LUT,1670,FF,408,catapult_fpga_latency
Throughput,1718.213058419244,catapult,FF,408,FF,408,catapult_fpga_latency
Throughput,1718.213058419244,catapult,DSP,2,FF,408,catapult_fpga_latency
Throughput,1718.213058419244,catapult,BRAM,0,FF,408,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,CLB,390,FF,362,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,LUT,2086,FF,362,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,DSP,1,FF,362,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,CLB,390,FF,362,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,LUT,2086,FF,362,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,DSP,1,FF,362,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,1661.1295681063123,catapult,CLB,460,FF,423,catapult_fpga_latency
Throughput,1661.1295681063123,catapult,LUT,2389,FF,423,catapult_fpga_latency
Throughput,1661.1295681063123,catapult,FF,423,FF,423,catapult_fpga_latency
Throughput,1661.1295681063123,catapult,DSP,2,FF,423,catapult_fpga_latency
Throughput,1661.1295681063123,catapult,BRAM,0,FF,423,catapult_fpga_latency
Throughput,1692.047377326565,catapult,CLB,457,FF,423,catapult_fpga_latency
Throughput,1692.047377326565,catapult,LUT,2389,FF,423,catapult_fpga_latency
Throughput,1692.047377326565,catapult,FF,423,FF,423,catapult_fpga_latency
Throughput,1692.047377326565,catapult,DSP,2,FF,423,catapult_fpga_latency
Throughput,1692.047377326565,catapult,BRAM,0,FF,423,catapult_fpga_latency
Throughput,1692.047377326565,catapult,CLB,457,FF,423,catapult_fpga_latency
Throughput,1692.047377326565,catapult,LUT,2389,FF,423,catapult_fpga_latency
Throughput,1692.047377326565,catapult,FF,423,FF,423,catapult_fpga_latency
Throughput,1692.047377326565,catapult,DSP,2,FF,423,catapult_fpga_latency
Throughput,1692.047377326565,catapult,BRAM,0,FF,423,catapult_fpga_latency
Throughput,931.9664492078285,catapult,CLB,141,FF,466,catapult_fpga_latency
Throughput,931.9664492078285,catapult,LUT,709,FF,466,catapult_fpga_latency
Throughput,931.9664492078285,catapult,FF,466,FF,466,catapult_fpga_latency
Throughput,931.9664492078285,catapult,DSP,1,FF,466,catapult_fpga_latency
Throughput,931.9664492078285,catapult,BRAM,0,FF,466,catapult_fpga_latency
Throughput,958.7727708533076,catapult,CLB,144,FF,466,catapult_fpga_latency
Throughput,958.7727708533076,catapult,LUT,706,FF,466,catapult_fpga_latency
Throughput,958.7727708533076,catapult,FF,466,FF,466,catapult_fpga_latency
Throughput,958.7727708533076,catapult,DSP,1,FF,466,catapult_fpga_latency
Throughput,958.7727708533076,catapult,BRAM,0,FF,466,catapult_fpga_latency
Throughput,886.5248226950354,catapult,CLB,115,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,LUT,622,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,FF,346,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,DSP,1,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,BRAM,0,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,CLB,115,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,LUT,622,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,FF,346,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,DSP,1,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,BRAM,0,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,CLB,115,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,LUT,622,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,FF,346,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,DSP,1,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,BRAM,0,FF,346,catapult_fpga_latency
Throughput,679.8096532970768,catapult,CLB,217,FF,475,catapult_fpga_latency
Throughput,679.8096532970768,catapult,LUT,999,FF,475,catapult_fpga_latency
Throughput,679.8096532970768,catapult,FF,475,FF,475,catapult_fpga_latency
Throughput,679.8096532970768,catapult,DSP,1,FF,475,catapult_fpga_latency
Throughput,679.8096532970768,catapult,BRAM,0,FF,475,catapult_fpga_latency
Throughput,726.2164124909223,catapult,CLB,205,FF,475,catapult_fpga_latency
Throughput,726.2164124909223,catapult,LUT,995,FF,475,catapult_fpga_latency
Throughput,726.2164124909223,catapult,FF,475,FF,475,catapult_fpga_latency
Throughput,726.2164124909223,catapult,DSP,1,FF,475,catapult_fpga_latency
Throughput,726.2164124909223,catapult,BRAM,0,FF,475,catapult_fpga_latency
Throughput,702.2471910112359,catapult,CLB,203,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,LUT,837,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,FF,353,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,DSP,1,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,BRAM,0,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,CLB,203,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,LUT,837,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,FF,353,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,DSP,1,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,BRAM,0,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,CLB,203,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,LUT,837,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,FF,353,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,DSP,1,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,BRAM,0,FF,353,catapult_fpga_latency
Throughput,687.2852233676977,catapult,CLB,334,FF,488,catapult_fpga_latency
Throughput,687.2852233676977,catapult,LUT,1452,FF,488,catapult_fpga_latency
Throughput,687.2852233676977,catapult,FF,488,FF,488,catapult_fpga_latency
Throughput,687.2852233676977,catapult,DSP,1,FF,488,catapult_fpga_latency
Throughput,687.2852233676977,catapult,BRAM,0,FF,488,catapult_fpga_latency
Throughput,733.6757153338224,catapult,CLB,329,FF,488,catapult_fpga_latency
Throughput,733.6757153338224,catapult,LUT,1449,FF,488,catapult_fpga_latency
Throughput,733.6757153338224,catapult,FF,488,FF,488,catapult_fpga_latency
Throughput,733.6757153338224,catapult,DSP,1,FF,488,catapult_fpga_latency
Throughput,733.6757153338224,catapult,BRAM,0,FF,488,catapult_fpga_latency
Throughput,595.5926146515783,catapult,CLB,288,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,LUT,1382,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,DSP,1,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,CLB,288,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,LUT,1382,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,DSP,1,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,CLB,288,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,LUT,1382,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,DSP,1,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,1305.4830287206266,catapult,CLB,153,FF,383,catapult_fpga_latency
Throughput,1305.4830287206266,catapult,LUT,866,FF,383,catapult_fpga_latency
Throughput,1305.4830287206266,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,1305.4830287206266,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,1305.4830287206266,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,1305.4830287206266,catapult,CLB,153,FF,383,catapult_fpga_latency
Throughput,1305.4830287206266,catapult,LUT,866,FF,383,catapult_fpga_latency
Throughput,1305.4830287206266,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,1305.4830287206266,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,1305.4830287206266,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,CLB,132,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,LUT,756,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,CLB,132,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,LUT,756,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,CLB,132,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,LUT,756,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,1226.993865030675,catapult,CLB,258,FF,390,catapult_fpga_latency
Throughput,1226.993865030675,catapult,LUT,1208,FF,390,catapult_fpga_latency
Throughput,1226.993865030675,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,1226.993865030675,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,1226.993865030675,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,1226.993865030675,catapult,CLB,258,FF,390,catapult_fpga_latency
Throughput,1226.993865030675,catapult,LUT,1208,FF,390,catapult_fpga_latency
Throughput,1226.993865030675,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,1226.993865030675,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,1226.993865030675,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,CLB,228,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,LUT,1051,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,CLB,228,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,LUT,1051,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,CLB,228,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,LUT,1051,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,988.1422924901185,catapult,CLB,327,FF,404,catapult_fpga_latency
Throughput,988.1422924901185,catapult,LUT,1662,FF,404,catapult_fpga_latency
Throughput,988.1422924901185,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,988.1422924901185,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,988.1422924901185,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,988.1422924901185,catapult,CLB,327,FF,404,catapult_fpga_latency
Throughput,988.1422924901185,catapult,LUT,1662,FF,404,catapult_fpga_latency
Throughput,988.1422924901185,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,988.1422924901185,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,988.1422924901185,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,CLB,316,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,LUT,1577,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,CLB,316,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,LUT,1577,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,CLB,316,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,LUT,1577,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,1396.6480446927376,catapult,CLB,180,FF,481,catapult_fpga_latency
Throughput,1396.6480446927376,catapult,LUT,981,FF,481,catapult_fpga_latency
Throughput,1396.6480446927376,catapult,FF,481,FF,481,catapult_fpga_latency
Throughput,1396.6480446927376,catapult,DSP,3,FF,481,catapult_fpga_latency
Throughput,1396.6480446927376,catapult,BRAM,0,FF,481,catapult_fpga_latency
Throughput,1396.6480446927376,catapult,CLB,180,FF,481,catapult_fpga_latency
Throughput,1396.6480446927376,catapult,LUT,981,FF,481,catapult_fpga_latency
Throughput,1396.6480446927376,catapult,FF,481,FF,481,catapult_fpga_latency
Throughput,1396.6480446927376,catapult,DSP,3,FF,481,catapult_fpga_latency
Throughput,1396.6480446927376,catapult,BRAM,0,FF,481,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,CLB,157,FF,379,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,LUT,851,FF,379,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,FF,379,FF,379,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,DSP,3,FF,379,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,BRAM,0,FF,379,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,CLB,157,FF,379,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,LUT,851,FF,379,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,FF,379,FF,379,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,DSP,3,FF,379,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,BRAM,0,FF,379,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,CLB,150,FF,379,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,LUT,851,FF,379,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,FF,379,FF,379,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,DSP,3,FF,379,catapult_fpga_latency
Throughput,1453.4883720930231,catapult,BRAM,0,FF,379,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,CLB,266,FF,489,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,LUT,1394,FF,489,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,FF,489,FF,489,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,DSP,3,FF,489,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,BRAM,0,FF,489,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,CLB,266,FF,489,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,LUT,1394,FF,489,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,FF,489,FF,489,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,DSP,3,FF,489,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,BRAM,0,FF,489,catapult_fpga_latency
Throughput,1324.503311258278,catapult,CLB,246,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,LUT,1259,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,FF,386,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,DSP,3,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,BRAM,0,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,CLB,246,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,LUT,1259,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,FF,386,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,DSP,3,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,BRAM,0,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,CLB,246,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,LUT,1259,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,FF,386,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,DSP,3,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,BRAM,0,FF,386,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,CLB,392,FF,502,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,LUT,1911,FF,502,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,FF,502,FF,502,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,DSP,3,FF,502,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,BRAM,0,FF,502,catapult_fpga_latency
Throughput,1250.0,catapult,CLB,357,FF,502,catapult_fpga_latency
Throughput,1250.0,catapult,LUT,1905,FF,502,catapult_fpga_latency
Throughput,1250.0,catapult,FF,502,FF,502,catapult_fpga_latency
Throughput,1250.0,catapult,DSP,3,FF,502,catapult_fpga_latency
Throughput,1250.0,catapult,BRAM,0,FF,502,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,CLB,357,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,LUT,1813,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,FF,400,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,DSP,3,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,BRAM,0,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,CLB,357,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,LUT,1813,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,FF,400,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,DSP,3,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,BRAM,0,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,CLB,357,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,LUT,1813,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,FF,400,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,DSP,3,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,BRAM,0,FF,400,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,CLB,163,FF,351,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,LUT,879,FF,351,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,FF,351,FF,351,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,DSP,1,FF,351,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,BRAM,0,FF,351,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,CLB,163,FF,351,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,LUT,879,FF,351,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,FF,351,FF,351,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,DSP,1,FF,351,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,BRAM,0,FF,351,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,CLB,192,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,LUT,1163,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,FF,389,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,DSP,2,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,BRAM,0,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,CLB,192,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,LUT,1163,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,FF,389,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,DSP,2,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,BRAM,0,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,CLB,192,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,LUT,1163,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,FF,389,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,DSP,2,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,BRAM,0,FF,389,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,CLB,251,FF,343,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,LUT,1331,FF,343,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,FF,343,FF,343,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,DSP,1,FF,343,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,BRAM,0,FF,343,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,CLB,251,FF,343,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,LUT,1331,FF,343,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,FF,343,FF,343,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,DSP,1,FF,343,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,BRAM,0,FF,343,catapult_fpga_latency
Throughput,1718.213058419244,catapult,CLB,309,FF,408,catapult_fpga_latency
Throughput,1718.213058419244,catapult,LUT,1670,FF,408,catapult_fpga_latency
Throughput,1718.213058419244,catapult,FF,408,FF,408,catapult_fpga_latency
Throughput,1718.213058419244,catapult,DSP,2,FF,408,catapult_fpga_latency
Throughput,1718.213058419244,catapult,BRAM,0,FF,408,catapult_fpga_latency
Throughput,1718.213058419244,catapult,CLB,309,FF,408,catapult_fpga_latency
Throughput,1718.213058419244,catapult,LUT,1670,FF,408,catapult_fpga_latency
Throughput,1718.213058419244,catapult,FF,408,FF,408,catapult_fpga_latency
Throughput,1718.213058419244,catapult,DSP,2,FF,408,catapult_fpga_latency
Throughput,1718.213058419244,catapult,BRAM,0,FF,408,catapult_fpga_latency
Throughput,1718.213058419244,catapult,CLB,309,FF,408,catapult_fpga_latency
Throughput,1718.213058419244,catapult,LUT,1670,FF,408,catapult_fpga_latency
Throughput,1718.213058419244,catapult,FF,408,FF,408,catapult_fpga_latency
Throughput,1718.213058419244,catapult,DSP,2,FF,408,catapult_fpga_latency
Throughput,1718.213058419244,catapult,BRAM,0,FF,408,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,CLB,390,FF,362,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,LUT,2086,FF,362,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,DSP,1,FF,362,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,CLB,390,FF,362,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,LUT,2086,FF,362,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,DSP,1,FF,362,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,1692.047377326565,catapult,CLB,457,FF,423,catapult_fpga_latency
Throughput,1692.047377326565,catapult,LUT,2389,FF,423,catapult_fpga_latency
Throughput,1692.047377326565,catapult,FF,423,FF,423,catapult_fpga_latency
Throughput,1692.047377326565,catapult,DSP,2,FF,423,catapult_fpga_latency
Throughput,1692.047377326565,catapult,BRAM,0,FF,423,catapult_fpga_latency
Throughput,1692.047377326565,catapult,CLB,457,FF,423,catapult_fpga_latency
Throughput,1692.047377326565,catapult,LUT,2389,FF,423,catapult_fpga_latency
Throughput,1692.047377326565,catapult,FF,423,FF,423,catapult_fpga_latency
Throughput,1692.047377326565,catapult,DSP,2,FF,423,catapult_fpga_latency
Throughput,1692.047377326565,catapult,BRAM,0,FF,423,catapult_fpga_latency
Throughput,1692.047377326565,catapult,CLB,457,FF,423,catapult_fpga_latency
Throughput,1692.047377326565,catapult,LUT,2389,FF,423,catapult_fpga_latency
Throughput,1692.047377326565,catapult,FF,423,FF,423,catapult_fpga_latency
Throughput,1692.047377326565,catapult,DSP,2,FF,423,catapult_fpga_latency
Throughput,1692.047377326565,catapult,BRAM,0,FF,423,catapult_fpga_latency
Throughput,931.9664492078285,catapult,CLB,141,FF,466,catapult_fpga_latency
Throughput,931.9664492078285,catapult,LUT,709,FF,466,catapult_fpga_latency
Throughput,931.9664492078285,catapult,FF,466,FF,466,catapult_fpga_latency
Throughput,931.9664492078285,catapult,DSP,1,FF,466,catapult_fpga_latency
Throughput,931.9664492078285,catapult,BRAM,0,FF,466,catapult_fpga_latency
Throughput,958.7727708533076,catapult,CLB,144,FF,466,catapult_fpga_latency
Throughput,958.7727708533076,catapult,LUT,706,FF,466,catapult_fpga_latency
Throughput,958.7727708533076,catapult,FF,466,FF,466,catapult_fpga_latency
Throughput,958.7727708533076,catapult,DSP,1,FF,466,catapult_fpga_latency
Throughput,958.7727708533076,catapult,BRAM,0,FF,466,catapult_fpga_latency
Throughput,886.5248226950354,catapult,CLB,115,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,LUT,622,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,FF,346,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,DSP,1,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,BRAM,0,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,CLB,115,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,LUT,622,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,FF,346,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,DSP,1,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,BRAM,0,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,CLB,115,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,LUT,622,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,FF,346,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,DSP,1,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,BRAM,0,FF,346,catapult_fpga_latency
Throughput,679.8096532970768,catapult,CLB,217,FF,475,catapult_fpga_latency
Throughput,679.8096532970768,catapult,LUT,999,FF,475,catapult_fpga_latency
Throughput,679.8096532970768,catapult,FF,475,FF,475,catapult_fpga_latency
Throughput,679.8096532970768,catapult,DSP,1,FF,475,catapult_fpga_latency
Throughput,679.8096532970768,catapult,BRAM,0,FF,475,catapult_fpga_latency
Throughput,726.2164124909223,catapult,CLB,205,FF,475,catapult_fpga_latency
Throughput,726.2164124909223,catapult,LUT,995,FF,475,catapult_fpga_latency
Throughput,726.2164124909223,catapult,FF,475,FF,475,catapult_fpga_latency
Throughput,726.2164124909223,catapult,DSP,1,FF,475,catapult_fpga_latency
Throughput,726.2164124909223,catapult,BRAM,0,FF,475,catapult_fpga_latency
Throughput,702.2471910112359,catapult,CLB,203,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,LUT,837,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,FF,353,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,DSP,1,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,BRAM,0,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,CLB,203,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,LUT,837,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,FF,353,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,DSP,1,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,BRAM,0,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,CLB,203,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,LUT,837,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,FF,353,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,DSP,1,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,BRAM,0,FF,353,catapult_fpga_latency
Throughput,687.2852233676977,catapult,CLB,334,FF,488,catapult_fpga_latency
Throughput,687.2852233676977,catapult,LUT,1452,FF,488,catapult_fpga_latency
Throughput,687.2852233676977,catapult,FF,488,FF,488,catapult_fpga_latency
Throughput,687.2852233676977,catapult,DSP,1,FF,488,catapult_fpga_latency
Throughput,687.2852233676977,catapult,BRAM,0,FF,488,catapult_fpga_latency
Throughput,733.6757153338224,catapult,CLB,329,FF,488,catapult_fpga_latency
Throughput,733.6757153338224,catapult,LUT,1449,FF,488,catapult_fpga_latency
Throughput,733.6757153338224,catapult,FF,488,FF,488,catapult_fpga_latency
Throughput,733.6757153338224,catapult,DSP,1,FF,488,catapult_fpga_latency
Throughput,733.6757153338224,catapult,BRAM,0,FF,488,catapult_fpga_latency
Throughput,595.5926146515783,catapult,CLB,288,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,LUT,1382,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,DSP,1,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,CLB,288,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,LUT,1382,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,DSP,1,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,CLB,288,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,LUT,1382,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,DSP,1,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,1305.4830287206266,catapult,CLB,153,FF,383,catapult_fpga_latency
Throughput,1305.4830287206266,catapult,LUT,866,FF,383,catapult_fpga_latency
Throughput,1305.4830287206266,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,1305.4830287206266,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,1305.4830287206266,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,1305.4830287206266,catapult,CLB,153,FF,383,catapult_fpga_latency
Throughput,1305.4830287206266,catapult,LUT,866,FF,383,catapult_fpga_latency
Throughput,1305.4830287206266,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,1305.4830287206266,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,1305.4830287206266,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,CLB,132,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,LUT,756,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,CLB,132,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,LUT,756,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,CLB,132,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,LUT,756,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,1226.993865030675,catapult,CLB,258,FF,390,catapult_fpga_latency
Throughput,1226.993865030675,catapult,LUT,1208,FF,390,catapult_fpga_latency
Throughput,1226.993865030675,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,1226.993865030675,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,1226.993865030675,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,1226.993865030675,catapult,CLB,258,FF,390,catapult_fpga_latency
Throughput,1226.993865030675,catapult,LUT,1208,FF,390,catapult_fpga_latency
Throughput,1226.993865030675,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,1226.993865030675,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,1226.993865030675,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,CLB,228,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,LUT,1051,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,CLB,228,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,LUT,1051,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,CLB,228,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,LUT,1051,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,988.1422924901185,catapult,CLB,327,FF,404,catapult_fpga_latency
Throughput,988.1422924901185,catapult,LUT,1662,FF,404,catapult_fpga_latency
Throughput,988.1422924901185,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,988.1422924901185,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,988.1422924901185,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,988.1422924901185,catapult,CLB,327,FF,404,catapult_fpga_latency
Throughput,988.1422924901185,catapult,LUT,1662,FF,404,catapult_fpga_latency
Throughput,988.1422924901185,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,988.1422924901185,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,988.1422924901185,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,CLB,316,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,LUT,1577,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,CLB,316,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,LUT,1577,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,CLB,316,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,LUT,1577,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,1396.6480446927376,catapult,CLB,180,FF,481,catapult_fpga_latency
Throughput,1396.6480446927376,catapult,LUT,981,FF,481,catapult_fpga_latency
Throughput,1396.6480446927376,catapult,FF,481,FF,481,catapult_fpga_latency
Throughput,1396.6480446927376,catapult,DSP,3,FF,481,catapult_fpga_latency
Throughput,1396.6480446927376,catapult,BRAM,0,FF,481,catapult_fpga_latency
Throughput,1396.6480446927376,catapult,CLB,180,FF,481,catapult_fpga_latency
Throughput,1396.6480446927376,catapult,LUT,981,FF,481,catapult_fpga_latency
Throughput,1396.6480446927376,catapult,FF,481,FF,481,catapult_fpga_latency
Throughput,1396.6480446927376,catapult,DSP,3,FF,481,catapult_fpga_latency
Throughput,1396.6480446927376,catapult,BRAM,0,FF,481,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,CLB,157,FF,379,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,LUT,851,FF,379,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,FF,379,FF,379,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,DSP,3,FF,379,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,BRAM,0,FF,379,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,CLB,157,FF,379,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,LUT,851,FF,379,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,FF,379,FF,379,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,DSP,3,FF,379,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,BRAM,0,FF,379,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,CLB,157,FF,379,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,LUT,851,FF,379,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,FF,379,FF,379,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,DSP,3,FF,379,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,BRAM,0,FF,379,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,CLB,266,FF,489,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,LUT,1394,FF,489,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,FF,489,FF,489,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,DSP,3,FF,489,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,BRAM,0,FF,489,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,CLB,266,FF,489,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,LUT,1394,FF,489,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,FF,489,FF,489,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,DSP,3,FF,489,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,BRAM,0,FF,489,catapult_fpga_latency
Throughput,1324.503311258278,catapult,CLB,246,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,LUT,1259,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,FF,386,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,DSP,3,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,BRAM,0,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,CLB,246,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,LUT,1259,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,FF,386,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,DSP,3,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,BRAM,0,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,CLB,246,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,LUT,1259,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,FF,386,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,DSP,3,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,BRAM,0,FF,386,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,CLB,392,FF,502,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,LUT,1911,FF,502,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,FF,502,FF,502,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,DSP,3,FF,502,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,BRAM,0,FF,502,catapult_fpga_latency
Throughput,1250.0,catapult,CLB,357,FF,502,catapult_fpga_latency
Throughput,1250.0,catapult,LUT,1905,FF,502,catapult_fpga_latency
Throughput,1250.0,catapult,FF,502,FF,502,catapult_fpga_latency
Throughput,1250.0,catapult,DSP,3,FF,502,catapult_fpga_latency
Throughput,1250.0,catapult,BRAM,0,FF,502,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,CLB,357,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,LUT,1813,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,FF,400,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,DSP,3,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,BRAM,0,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,CLB,357,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,LUT,1813,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,FF,400,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,DSP,3,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,BRAM,0,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,CLB,357,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,LUT,1813,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,FF,400,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,DSP,3,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,BRAM,0,FF,400,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,CLB,163,FF,351,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,LUT,879,FF,351,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,FF,351,FF,351,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,DSP,1,FF,351,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,BRAM,0,FF,351,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,CLB,163,FF,351,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,LUT,879,FF,351,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,FF,351,FF,351,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,DSP,1,FF,351,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,BRAM,0,FF,351,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,CLB,192,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,LUT,1163,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,FF,389,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,DSP,2,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,BRAM,0,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,CLB,192,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,LUT,1163,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,FF,389,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,DSP,2,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,BRAM,0,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,CLB,192,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,LUT,1163,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,FF,389,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,DSP,2,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,BRAM,0,FF,389,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,CLB,251,FF,343,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,LUT,1331,FF,343,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,FF,343,FF,343,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,DSP,1,FF,343,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,BRAM,0,FF,343,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,CLB,251,FF,343,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,LUT,1331,FF,343,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,FF,343,FF,343,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,DSP,1,FF,343,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,BRAM,0,FF,343,catapult_fpga_latency
Throughput,1718.213058419244,catapult,CLB,309,FF,408,catapult_fpga_latency
Throughput,1718.213058419244,catapult,LUT,1670,FF,408,catapult_fpga_latency
Throughput,1718.213058419244,catapult,FF,408,FF,408,catapult_fpga_latency
Throughput,1718.213058419244,catapult,DSP,2,FF,408,catapult_fpga_latency
Throughput,1718.213058419244,catapult,BRAM,0,FF,408,catapult_fpga_latency
Throughput,1718.213058419244,catapult,CLB,309,FF,408,catapult_fpga_latency
Throughput,1718.213058419244,catapult,LUT,1670,FF,408,catapult_fpga_latency
Throughput,1718.213058419244,catapult,FF,408,FF,408,catapult_fpga_latency
Throughput,1718.213058419244,catapult,DSP,2,FF,408,catapult_fpga_latency
Throughput,1718.213058419244,catapult,BRAM,0,FF,408,catapult_fpga_latency
Throughput,1718.213058419244,catapult,CLB,309,FF,408,catapult_fpga_latency
Throughput,1718.213058419244,catapult,LUT,1670,FF,408,catapult_fpga_latency
Throughput,1718.213058419244,catapult,FF,408,FF,408,catapult_fpga_latency
Throughput,1718.213058419244,catapult,DSP,2,FF,408,catapult_fpga_latency
Throughput,1718.213058419244,catapult,BRAM,0,FF,408,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,CLB,390,FF,362,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,LUT,2086,FF,362,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,DSP,1,FF,362,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,CLB,390,FF,362,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,LUT,2086,FF,362,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,DSP,1,FF,362,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,1692.047377326565,catapult,CLB,457,FF,423,catapult_fpga_latency
Throughput,1692.047377326565,catapult,LUT,2389,FF,423,catapult_fpga_latency
Throughput,1692.047377326565,catapult,FF,423,FF,423,catapult_fpga_latency
Throughput,1692.047377326565,catapult,DSP,2,FF,423,catapult_fpga_latency
Throughput,1692.047377326565,catapult,BRAM,0,FF,423,catapult_fpga_latency
Throughput,1692.047377326565,catapult,CLB,457,FF,423,catapult_fpga_latency
Throughput,1692.047377326565,catapult,LUT,2389,FF,423,catapult_fpga_latency
Throughput,1692.047377326565,catapult,FF,423,FF,423,catapult_fpga_latency
Throughput,1692.047377326565,catapult,DSP,2,FF,423,catapult_fpga_latency
Throughput,1692.047377326565,catapult,BRAM,0,FF,423,catapult_fpga_latency
Throughput,1692.047377326565,catapult,CLB,457,FF,423,catapult_fpga_latency
Throughput,1692.047377326565,catapult,LUT,2389,FF,423,catapult_fpga_latency
Throughput,1692.047377326565,catapult,FF,423,FF,423,catapult_fpga_latency
Throughput,1692.047377326565,catapult,DSP,2,FF,423,catapult_fpga_latency
Throughput,1692.047377326565,catapult,BRAM,0,FF,423,catapult_fpga_latency
Throughput,931.9664492078285,catapult,CLB,141,FF,466,catapult_fpga_latency
Throughput,931.9664492078285,catapult,LUT,709,FF,466,catapult_fpga_latency
Throughput,931.9664492078285,catapult,FF,466,FF,466,catapult_fpga_latency
Throughput,931.9664492078285,catapult,DSP,1,FF,466,catapult_fpga_latency
Throughput,931.9664492078285,catapult,BRAM,0,FF,466,catapult_fpga_latency
Throughput,958.7727708533076,catapult,CLB,144,FF,466,catapult_fpga_latency
Throughput,958.7727708533076,catapult,LUT,706,FF,466,catapult_fpga_latency
Throughput,958.7727708533076,catapult,FF,466,FF,466,catapult_fpga_latency
Throughput,958.7727708533076,catapult,DSP,1,FF,466,catapult_fpga_latency
Throughput,958.7727708533076,catapult,BRAM,0,FF,466,catapult_fpga_latency
Throughput,886.5248226950354,catapult,CLB,115,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,LUT,622,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,FF,346,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,DSP,1,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,BRAM,0,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,CLB,115,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,LUT,622,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,FF,346,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,DSP,1,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,BRAM,0,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,CLB,115,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,LUT,622,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,FF,346,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,DSP,1,FF,346,catapult_fpga_latency
Throughput,886.5248226950354,catapult,BRAM,0,FF,346,catapult_fpga_latency
Throughput,679.8096532970768,catapult,CLB,217,FF,475,catapult_fpga_latency
Throughput,679.8096532970768,catapult,LUT,999,FF,475,catapult_fpga_latency
Throughput,679.8096532970768,catapult,FF,475,FF,475,catapult_fpga_latency
Throughput,679.8096532970768,catapult,DSP,1,FF,475,catapult_fpga_latency
Throughput,679.8096532970768,catapult,BRAM,0,FF,475,catapult_fpga_latency
Throughput,714.7962830593281,catapult,CLB,208,FF,475,catapult_fpga_latency
Throughput,714.7962830593281,catapult,LUT,995,FF,475,catapult_fpga_latency
Throughput,714.7962830593281,catapult,FF,475,FF,475,catapult_fpga_latency
Throughput,714.7962830593281,catapult,DSP,1,FF,475,catapult_fpga_latency
Throughput,714.7962830593281,catapult,BRAM,0,FF,475,catapult_fpga_latency
Throughput,702.2471910112359,catapult,CLB,203,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,LUT,837,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,FF,353,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,DSP,1,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,BRAM,0,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,CLB,203,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,LUT,837,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,FF,353,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,DSP,1,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,BRAM,0,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,CLB,203,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,LUT,837,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,FF,353,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,DSP,1,FF,353,catapult_fpga_latency
Throughput,702.2471910112359,catapult,BRAM,0,FF,353,catapult_fpga_latency
Throughput,687.2852233676977,catapult,CLB,334,FF,488,catapult_fpga_latency
Throughput,687.2852233676977,catapult,LUT,1452,FF,488,catapult_fpga_latency
Throughput,687.2852233676977,catapult,FF,488,FF,488,catapult_fpga_latency
Throughput,687.2852233676977,catapult,DSP,1,FF,488,catapult_fpga_latency
Throughput,687.2852233676977,catapult,BRAM,0,FF,488,catapult_fpga_latency
Throughput,735.2941176470588,catapult,CLB,325,FF,488,catapult_fpga_latency
Throughput,735.2941176470588,catapult,LUT,1448,FF,488,catapult_fpga_latency
Throughput,735.2941176470588,catapult,FF,488,FF,488,catapult_fpga_latency
Throughput,735.2941176470588,catapult,DSP,1,FF,488,catapult_fpga_latency
Throughput,735.2941176470588,catapult,BRAM,0,FF,488,catapult_fpga_latency
Throughput,595.5926146515783,catapult,CLB,288,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,LUT,1382,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,DSP,1,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,CLB,288,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,LUT,1382,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,DSP,1,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,CLB,288,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,LUT,1382,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,DSP,1,FF,368,catapult_fpga_latency
Throughput,595.5926146515783,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,1305.4830287206266,catapult,CLB,153,FF,383,catapult_fpga_latency
Throughput,1305.4830287206266,catapult,LUT,866,FF,383,catapult_fpga_latency
Throughput,1305.4830287206266,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,1305.4830287206266,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,1305.4830287206266,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,1305.4830287206266,catapult,CLB,153,FF,383,catapult_fpga_latency
Throughput,1305.4830287206266,catapult,LUT,866,FF,383,catapult_fpga_latency
Throughput,1305.4830287206266,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,1305.4830287206266,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,1305.4830287206266,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,CLB,132,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,LUT,756,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,CLB,132,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,LUT,756,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,CLB,132,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,LUT,756,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,1287.001287001287,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,1226.993865030675,catapult,CLB,258,FF,390,catapult_fpga_latency
Throughput,1226.993865030675,catapult,LUT,1208,FF,390,catapult_fpga_latency
Throughput,1226.993865030675,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,1226.993865030675,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,1226.993865030675,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,1226.993865030675,catapult,CLB,258,FF,390,catapult_fpga_latency
Throughput,1226.993865030675,catapult,LUT,1208,FF,390,catapult_fpga_latency
Throughput,1226.993865030675,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,1226.993865030675,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,1226.993865030675,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,CLB,228,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,LUT,1051,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,CLB,228,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,LUT,1051,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,CLB,228,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,LUT,1051,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,1207.729468599034,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,988.1422924901185,catapult,CLB,327,FF,404,catapult_fpga_latency
Throughput,988.1422924901185,catapult,LUT,1662,FF,404,catapult_fpga_latency
Throughput,988.1422924901185,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,988.1422924901185,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,988.1422924901185,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,988.1422924901185,catapult,CLB,327,FF,404,catapult_fpga_latency
Throughput,988.1422924901185,catapult,LUT,1662,FF,404,catapult_fpga_latency
Throughput,988.1422924901185,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,988.1422924901185,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,988.1422924901185,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,CLB,316,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,LUT,1577,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,CLB,316,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,LUT,1577,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,CLB,316,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,LUT,1577,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,1396.6480446927376,catapult,CLB,180,FF,481,catapult_fpga_latency
Throughput,1396.6480446927376,catapult,LUT,981,FF,481,catapult_fpga_latency
Throughput,1396.6480446927376,catapult,FF,481,FF,481,catapult_fpga_latency
Throughput,1396.6480446927376,catapult,DSP,3,FF,481,catapult_fpga_latency
Throughput,1396.6480446927376,catapult,BRAM,0,FF,481,catapult_fpga_latency
Throughput,1396.6480446927376,catapult,CLB,180,FF,481,catapult_fpga_latency
Throughput,1396.6480446927376,catapult,LUT,981,FF,481,catapult_fpga_latency
Throughput,1396.6480446927376,catapult,FF,481,FF,481,catapult_fpga_latency
Throughput,1396.6480446927376,catapult,DSP,3,FF,481,catapult_fpga_latency
Throughput,1396.6480446927376,catapult,BRAM,0,FF,481,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,CLB,157,FF,379,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,LUT,851,FF,379,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,FF,379,FF,379,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,DSP,3,FF,379,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,BRAM,0,FF,379,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,CLB,157,FF,379,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,LUT,851,FF,379,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,FF,379,FF,379,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,DSP,3,FF,379,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,BRAM,0,FF,379,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,CLB,157,FF,379,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,LUT,851,FF,379,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,FF,379,FF,379,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,DSP,3,FF,379,catapult_fpga_latency
Throughput,1501.5015015015015,catapult,BRAM,0,FF,379,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,CLB,266,FF,489,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,LUT,1394,FF,489,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,FF,489,FF,489,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,DSP,3,FF,489,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,BRAM,0,FF,489,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,CLB,266,FF,489,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,LUT,1394,FF,489,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,FF,489,FF,489,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,DSP,3,FF,489,catapult_fpga_latency
Throughput,1329.7872340425533,catapult,BRAM,0,FF,489,catapult_fpga_latency
Throughput,1324.503311258278,catapult,CLB,246,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,LUT,1259,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,FF,386,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,DSP,3,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,BRAM,0,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,CLB,246,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,LUT,1259,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,FF,386,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,DSP,3,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,BRAM,0,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,CLB,246,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,LUT,1259,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,FF,386,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,DSP,3,FF,386,catapult_fpga_latency
Throughput,1324.503311258278,catapult,BRAM,0,FF,386,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,CLB,392,FF,502,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,LUT,1911,FF,502,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,FF,502,FF,502,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,DSP,3,FF,502,catapult_fpga_latency
Throughput,1170.9601873536299,catapult,BRAM,0,FF,502,catapult_fpga_latency
Throughput,1250.0,catapult,CLB,357,FF,502,catapult_fpga_latency
Throughput,1250.0,catapult,LUT,1905,FF,502,catapult_fpga_latency
Throughput,1250.0,catapult,FF,502,FF,502,catapult_fpga_latency
Throughput,1250.0,catapult,DSP,3,FF,502,catapult_fpga_latency
Throughput,1250.0,catapult,BRAM,0,FF,502,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,CLB,357,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,LUT,1813,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,FF,400,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,DSP,3,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,BRAM,0,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,CLB,357,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,LUT,1813,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,FF,400,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,DSP,3,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,BRAM,0,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,CLB,357,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,LUT,1813,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,FF,400,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,DSP,3,FF,400,catapult_fpga_latency
Throughput,1269.0355329949239,catapult,BRAM,0,FF,400,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,CLB,163,FF,351,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,LUT,879,FF,351,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,FF,351,FF,351,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,DSP,1,FF,351,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,BRAM,0,FF,351,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,CLB,163,FF,351,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,LUT,879,FF,351,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,FF,351,FF,351,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,DSP,1,FF,351,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,BRAM,0,FF,351,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,CLB,192,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,LUT,1163,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,FF,389,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,DSP,2,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,BRAM,0,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,CLB,192,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,LUT,1163,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,FF,389,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,DSP,2,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,BRAM,0,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,CLB,192,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,LUT,1163,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,FF,389,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,DSP,2,FF,389,catapult_fpga_latency
Throughput,1683.5016835016834,catapult,BRAM,0,FF,389,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,CLB,251,FF,343,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,LUT,1331,FF,343,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,FF,343,FF,343,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,DSP,1,FF,343,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,BRAM,0,FF,343,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,CLB,251,FF,343,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,LUT,1331,FF,343,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,FF,343,FF,343,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,DSP,1,FF,343,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,BRAM,0,FF,343,catapult_fpga_latency
Throughput,1663.893510815308,catapult,CLB,314,FF,408,catapult_fpga_latency
Throughput,1663.893510815308,catapult,LUT,1670,FF,408,catapult_fpga_latency
Throughput,1663.893510815308,catapult,FF,408,FF,408,catapult_fpga_latency
Throughput,1663.893510815308,catapult,DSP,2,FF,408,catapult_fpga_latency
Throughput,1663.893510815308,catapult,BRAM,0,FF,408,catapult_fpga_latency
Throughput,1718.213058419244,catapult,CLB,309,FF,408,catapult_fpga_latency
Throughput,1718.213058419244,catapult,LUT,1670,FF,408,catapult_fpga_latency
Throughput,1718.213058419244,catapult,FF,408,FF,408,catapult_fpga_latency
Throughput,1718.213058419244,catapult,DSP,2,FF,408,catapult_fpga_latency
Throughput,1718.213058419244,catapult,BRAM,0,FF,408,catapult_fpga_latency
Throughput,1718.213058419244,catapult,CLB,309,FF,408,catapult_fpga_latency
Throughput,1718.213058419244,catapult,LUT,1670,FF,408,catapult_fpga_latency
Throughput,1718.213058419244,catapult,FF,408,FF,408,catapult_fpga_latency
Throughput,1718.213058419244,catapult,DSP,2,FF,408,catapult_fpga_latency
Throughput,1718.213058419244,catapult,BRAM,0,FF,408,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,CLB,390,FF,362,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,LUT,2086,FF,362,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,DSP,1,FF,362,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,CLB,390,FF,362,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,LUT,2086,FF,362,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,DSP,1,FF,362,catapult_fpga_latency
Throughput,1798.5611510791368,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,1692.047377326565,catapult,CLB,457,FF,423,catapult_fpga_latency
Throughput,1692.047377326565,catapult,LUT,2389,FF,423,catapult_fpga_latency
Throughput,1692.047377326565,catapult,FF,423,FF,423,catapult_fpga_latency
Throughput,1692.047377326565,catapult,DSP,2,FF,423,catapult_fpga_latency
Throughput,1692.047377326565,catapult,BRAM,0,FF,423,catapult_fpga_latency
Throughput,1692.047377326565,catapult,CLB,457,FF,423,catapult_fpga_latency
Throughput,1692.047377326565,catapult,LUT,2389,FF,423,catapult_fpga_latency
Throughput,1692.047377326565,catapult,FF,423,FF,423,catapult_fpga_latency
Throughput,1692.047377326565,catapult,DSP,2,FF,423,catapult_fpga_latency
Throughput,1692.047377326565,catapult,BRAM,0,FF,423,catapult_fpga_latency
Throughput,1692.047377326565,catapult,CLB,457,FF,423,catapult_fpga_latency
Throughput,1692.047377326565,catapult,LUT,2389,FF,423,catapult_fpga_latency
Throughput,1692.047377326565,catapult,FF,423,FF,423,catapult_fpga_latency
Throughput,1692.047377326565,catapult,DSP,2,FF,423,catapult_fpga_latency
Throughput,1692.047377326565,catapult,BRAM,0,FF,423,catapult_fpga_latency
Throughput,276.7783005812344,catapult,CLB,120,FF,434,catapult_fpga_latency
Throughput,276.7783005812344,catapult,LUT,572,FF,434,catapult_fpga_latency
Throughput,276.7783005812344,catapult,FF,434,FF,434,catapult_fpga_latency
Throughput,276.7783005812344,catapult,DSP,1,FF,434,catapult_fpga_latency
Throughput,276.7783005812344,catapult,BRAM,0,FF,434,catapult_fpga_latency
Throughput,140.88475626937165,catapult,CLB,113,FF,434,catapult_fpga_latency
Throughput,140.88475626937165,catapult,LUT,572,FF,434,catapult_fpga_latency
Throughput,140.88475626937165,catapult,FF,434,FF,434,catapult_fpga_latency
Throughput,140.88475626937165,catapult,DSP,1,FF,434,catapult_fpga_latency
Throughput,140.88475626937165,catapult,BRAM,0,FF,434,catapult_fpga_latency
Throughput,135.3546291283162,catapult,CLB,93,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,LUT,441,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,CLB,93,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,LUT,441,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,CLB,93,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,LUT,441,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,CLB,93,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,LUT,441,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,223.96416573348264,catapult,CLB,178,FF,444,catapult_fpga_latency
Throughput,223.96416573348264,catapult,LUT,755,FF,444,catapult_fpga_latency
Throughput,223.96416573348264,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,223.96416573348264,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,223.96416573348264,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,121.15338017930702,catapult,CLB,171,FF,444,catapult_fpga_latency
Throughput,121.15338017930702,catapult,LUT,739,FF,444,catapult_fpga_latency
Throughput,121.15338017930702,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,121.15338017930702,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,121.15338017930702,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,142.53135689851769,catapult,CLB,131,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,LUT,595,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,FF,322,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,DSP,1,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,BRAM,0,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,CLB,131,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,LUT,595,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,FF,322,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,DSP,1,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,BRAM,0,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,CLB,131,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,LUT,595,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,FF,322,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,DSP,1,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,BRAM,0,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,CLB,131,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,LUT,595,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,FF,322,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,DSP,1,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,BRAM,0,FF,322,catapult_fpga_latency
Throughput,173.85257301808068,catapult,CLB,236,FF,460,catapult_fpga_latency
Throughput,173.85257301808068,catapult,LUT,1014,FF,460,catapult_fpga_latency
Throughput,173.85257301808068,catapult,FF,460,FF,460,catapult_fpga_latency
Throughput,173.85257301808068,catapult,DSP,1,FF,460,catapult_fpga_latency
Throughput,173.85257301808068,catapult,BRAM,0,FF,460,catapult_fpga_latency
Throughput,101.67768174885613,catapult,CLB,262,FF,460,catapult_fpga_latency
Throughput,101.67768174885613,catapult,LUT,1014,FF,460,catapult_fpga_latency
Throughput,101.67768174885613,catapult,FF,460,FF,460,catapult_fpga_latency
Throughput,101.67768174885613,catapult,DSP,1,FF,460,catapult_fpga_latency
Throughput,101.67768174885613,catapult,BRAM,0,FF,460,catapult_fpga_latency
Throughput,102.00958890135674,catapult,CLB,193,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,LUT,840,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,BRAM,0,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,CLB,193,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,LUT,840,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,BRAM,0,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,CLB,193,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,LUT,840,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,BRAM,0,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,CLB,193,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,LUT,840,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,BRAM,0,FF,337,catapult_fpga_latency
Throughput,410.5090311986864,catapult,CLB,110,FF,326,catapult_fpga_latency
Throughput,410.5090311986864,catapult,LUT,570,FF,326,catapult_fpga_latency
Throughput,410.5090311986864,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,410.5090311986864,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,410.5090311986864,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,158.70496746548167,catapult,CLB,110,FF,326,catapult_fpga_latency
Throughput,158.70496746548167,catapult,LUT,570,FF,326,catapult_fpga_latency
Throughput,158.70496746548167,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,158.70496746548167,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,158.70496746548167,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,CLB,125,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,LUT,586,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,CLB,125,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,LUT,586,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,CLB,125,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,LUT,586,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,CLB,125,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,LUT,586,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,403.0632809351068,catapult,CLB,151,FF,333,catapult_fpga_latency
Throughput,403.0632809351068,catapult,LUT,770,FF,333,catapult_fpga_latency
Throughput,403.0632809351068,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,403.0632809351068,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,403.0632809351068,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,154.17823003391922,catapult,CLB,151,FF,333,catapult_fpga_latency
Throughput,154.17823003391922,catapult,LUT,770,FF,333,catapult_fpga_latency
Throughput,154.17823003391922,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,154.17823003391922,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,154.17823003391922,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,CLB,166,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,LUT,733,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,CLB,166,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,LUT,733,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,146.02803738317758,catapult,CLB,163,FF,333,catapult_fpga_latency
Throughput,146.02803738317758,catapult,LUT,733,FF,333,catapult_fpga_latency
Throughput,146.02803738317758,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,146.02803738317758,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,146.02803738317758,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,CLB,166,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,LUT,733,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,370.3703703703703,catapult,CLB,199,FF,347,catapult_fpga_latency
Throughput,370.3703703703703,catapult,LUT,1054,FF,347,catapult_fpga_latency
Throughput,370.3703703703703,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,370.3703703703703,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,370.3703703703703,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,141.64305949008497,catapult,CLB,199,FF,347,catapult_fpga_latency
Throughput,141.64305949008497,catapult,LUT,1054,FF,347,catapult_fpga_latency
Throughput,141.64305949008497,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,141.64305949008497,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,141.64305949008497,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,CLB,202,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,LUT,1033,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,CLB,202,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,LUT,1033,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,CLB,202,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,LUT,1033,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,CLB,202,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,LUT,1033,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,555.247084952804,catapult,CLB,164,FF,415,catapult_fpga_latency
Throughput,555.247084952804,catapult,LUT,803,FF,415,catapult_fpga_latency
Throughput,555.247084952804,catapult,FF,415,FF,415,catapult_fpga_latency
Throughput,555.247084952804,catapult,DSP,3,FF,415,catapult_fpga_latency
Throughput,555.247084952804,catapult,BRAM,0,FF,415,catapult_fpga_latency
Throughput,219.34634788330777,catapult,CLB,164,FF,415,catapult_fpga_latency
Throughput,219.34634788330777,catapult,LUT,803,FF,415,catapult_fpga_latency
Throughput,219.34634788330777,catapult,FF,415,FF,415,catapult_fpga_latency
Throughput,219.34634788330777,catapult,DSP,3,FF,415,catapult_fpga_latency
Throughput,219.34634788330777,catapult,BRAM,0,FF,415,catapult_fpga_latency
Throughput,157.30690577316344,catapult,CLB,128,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,LUT,695,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,DSP,3,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,CLB,128,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,LUT,695,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,DSP,3,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,CLB,128,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,LUT,695,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,DSP,3,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,CLB,128,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,LUT,695,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,DSP,3,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,504.28643469490675,catapult,CLB,235,FF,422,catapult_fpga_latency
Throughput,504.28643469490675,catapult,LUT,1203,FF,422,catapult_fpga_latency
Throughput,504.28643469490675,catapult,FF,422,FF,422,catapult_fpga_latency
Throughput,504.28643469490675,catapult,DSP,3,FF,422,catapult_fpga_latency
Throughput,504.28643469490675,catapult,BRAM,0,FF,422,catapult_fpga_latency
Throughput,199.32230416583616,catapult,CLB,235,FF,422,catapult_fpga_latency
Throughput,199.32230416583616,catapult,LUT,1203,FF,422,catapult_fpga_latency
Throughput,199.32230416583616,catapult,FF,422,FF,422,catapult_fpga_latency
Throughput,199.32230416583616,catapult,DSP,3,FF,422,catapult_fpga_latency
Throughput,199.32230416583616,catapult,BRAM,0,FF,422,catapult_fpga_latency
Throughput,163.1321370309951,catapult,CLB,213,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,LUT,1019,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,FF,320,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,DSP,3,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,BRAM,0,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,CLB,213,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,LUT,1019,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,FF,320,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,DSP,3,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,BRAM,0,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,CLB,213,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,LUT,1019,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,FF,320,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,DSP,3,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,BRAM,0,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,CLB,213,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,LUT,1019,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,FF,320,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,DSP,3,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,BRAM,0,FF,320,catapult_fpga_latency
Throughput,517.8663904712585,catapult,CLB,282,FF,436,catapult_fpga_latency
Throughput,517.8663904712585,catapult,LUT,1451,FF,436,catapult_fpga_latency
Throughput,517.8663904712585,catapult,FF,436,FF,436,catapult_fpga_latency
Throughput,517.8663904712585,catapult,DSP,3,FF,436,catapult_fpga_latency
Throughput,517.8663904712585,catapult,BRAM,0,FF,436,catapult_fpga_latency
Throughput,196.30938358853555,catapult,CLB,303,FF,436,catapult_fpga_latency
Throughput,196.30938358853555,catapult,LUT,1450,FF,436,catapult_fpga_latency
Throughput,196.30938358853555,catapult,FF,436,FF,436,catapult_fpga_latency
Throughput,196.30938358853555,catapult,DSP,3,FF,436,catapult_fpga_latency
Throughput,196.30938358853555,catapult,BRAM,0,FF,436,catapult_fpga_latency
Throughput,147.66686355581808,catapult,CLB,284,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,LUT,1360,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,FF,334,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,DSP,3,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,BRAM,0,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,CLB,284,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,LUT,1360,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,FF,334,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,DSP,3,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,BRAM,0,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,CLB,284,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,LUT,1360,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,FF,334,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,DSP,3,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,BRAM,0,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,CLB,284,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,LUT,1360,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,FF,334,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,DSP,3,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,BRAM,0,FF,334,catapult_fpga_latency
Throughput,806.4516129032259,catapult,CLB,91,FF,213,catapult_fpga_latency
Throughput,806.4516129032259,catapult,LUT,536,FF,213,catapult_fpga_latency
Throughput,806.4516129032259,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,806.4516129032259,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,806.4516129032259,catapult,BRAM,0,FF,213,catapult_fpga_latency
Throughput,330.90668431502314,catapult,CLB,91,FF,213,catapult_fpga_latency
Throughput,330.90668431502314,catapult,LUT,536,FF,213,catapult_fpga_latency
Throughput,330.90668431502314,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,330.90668431502314,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,330.90668431502314,catapult,BRAM,0,FF,213,catapult_fpga_latency
Throughput,221.53300841825433,catapult,CLB,117,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,LUT,684,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,FF,274,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,DSP,2,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,BRAM,0,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,CLB,117,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,LUT,684,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,FF,274,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,DSP,2,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,BRAM,0,FF,274,catapult_fpga_latency
Throughput,236.0717658168083,catapult,CLB,115,FF,274,catapult_fpga_latency
Throughput,236.0717658168083,catapult,LUT,684,FF,274,catapult_fpga_latency
Throughput,236.0717658168083,catapult,FF,274,FF,274,catapult_fpga_latency
Throughput,236.0717658168083,catapult,DSP,2,FF,274,catapult_fpga_latency
Throughput,236.0717658168083,catapult,BRAM,0,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,CLB,117,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,LUT,684,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,FF,274,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,DSP,2,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,BRAM,0,FF,274,catapult_fpga_latency
Throughput,836.8200836820083,catapult,CLB,150,FF,248,catapult_fpga_latency
Throughput,836.8200836820083,catapult,LUT,753,FF,248,catapult_fpga_latency
Throughput,836.8200836820083,catapult,FF,248,FF,248,catapult_fpga_latency
Throughput,836.8200836820083,catapult,DSP,1,FF,248,catapult_fpga_latency
Throughput,836.8200836820083,catapult,BRAM,0,FF,248,catapult_fpga_latency
Throughput,343.28870580157917,catapult,CLB,150,FF,248,catapult_fpga_latency
Throughput,343.28870580157917,catapult,LUT,753,FF,248,catapult_fpga_latency
Throughput,343.28870580157917,catapult,FF,248,FF,248,catapult_fpga_latency
Throughput,343.28870580157917,catapult,DSP,1,FF,248,catapult_fpga_latency
Throughput,343.28870580157917,catapult,BRAM,0,FF,248,catapult_fpga_latency
Throughput,211.05951878429718,catapult,CLB,207,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,LUT,999,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,FF,293,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,DSP,2,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,BRAM,0,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,CLB,207,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,LUT,999,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,FF,293,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,DSP,2,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,BRAM,0,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,CLB,207,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,LUT,999,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,FF,293,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,DSP,2,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,BRAM,0,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,CLB,207,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,LUT,999,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,FF,293,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,DSP,2,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,BRAM,0,FF,293,catapult_fpga_latency
Throughput,672.4949562878278,catapult,CLB,222,FF,270,catapult_fpga_latency
Throughput,672.4949562878278,catapult,LUT,1187,FF,270,catapult_fpga_latency
Throughput,672.4949562878278,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,672.4949562878278,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,672.4949562878278,catapult,BRAM,0,FF,270,catapult_fpga_latency
Throughput,275.8620689655172,catapult,CLB,222,FF,270,catapult_fpga_latency
Throughput,275.8620689655172,catapult,LUT,1187,FF,270,catapult_fpga_latency
Throughput,275.8620689655172,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,275.8620689655172,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,275.8620689655172,catapult,BRAM,0,FF,270,catapult_fpga_latency
Throughput,186.046511627907,catapult,CLB,226,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,LUT,1321,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,DSP,2,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,197.55037534571318,catapult,CLB,226,FF,313,catapult_fpga_latency
Throughput,197.55037534571318,catapult,LUT,1324,FF,313,catapult_fpga_latency
Throughput,197.55037534571318,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,197.55037534571318,catapult,DSP,2,FF,313,catapult_fpga_latency
Throughput,197.55037534571318,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,CLB,226,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,LUT,1321,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,DSP,2,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,CLB,226,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,LUT,1321,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,DSP,2,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,267.8093197643278,catapult,CLB,119,FF,434,catapult_fpga_latency
Throughput,267.8093197643278,catapult,LUT,572,FF,434,catapult_fpga_latency
Throughput,267.8093197643278,catapult,FF,434,FF,434,catapult_fpga_latency
Throughput,267.8093197643278,catapult,DSP,1,FF,434,catapult_fpga_latency
Throughput,267.8093197643278,catapult,BRAM,0,FF,434,catapult_fpga_latency
Throughput,140.88475626937165,catapult,CLB,113,FF,434,catapult_fpga_latency
Throughput,140.88475626937165,catapult,LUT,572,FF,434,catapult_fpga_latency
Throughput,140.88475626937165,catapult,FF,434,FF,434,catapult_fpga_latency
Throughput,140.88475626937165,catapult,DSP,1,FF,434,catapult_fpga_latency
Throughput,140.88475626937165,catapult,BRAM,0,FF,434,catapult_fpga_latency
Throughput,135.3546291283162,catapult,CLB,93,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,LUT,441,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,CLB,93,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,LUT,441,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,CLB,93,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,LUT,441,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,CLB,93,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,LUT,441,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,223.96416573348264,catapult,CLB,178,FF,444,catapult_fpga_latency
Throughput,223.96416573348264,catapult,LUT,755,FF,444,catapult_fpga_latency
Throughput,223.96416573348264,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,223.96416573348264,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,223.96416573348264,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,121.15338017930702,catapult,CLB,171,FF,444,catapult_fpga_latency
Throughput,121.15338017930702,catapult,LUT,739,FF,444,catapult_fpga_latency
Throughput,121.15338017930702,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,121.15338017930702,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,121.15338017930702,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,142.53135689851769,catapult,CLB,131,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,LUT,595,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,FF,322,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,DSP,1,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,BRAM,0,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,CLB,131,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,LUT,595,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,FF,322,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,DSP,1,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,BRAM,0,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,CLB,131,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,LUT,595,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,FF,322,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,DSP,1,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,BRAM,0,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,CLB,131,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,LUT,595,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,FF,322,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,DSP,1,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,BRAM,0,FF,322,catapult_fpga_latency
Throughput,173.85257301808068,catapult,CLB,236,FF,460,catapult_fpga_latency
Throughput,173.85257301808068,catapult,LUT,1014,FF,460,catapult_fpga_latency
Throughput,173.85257301808068,catapult,FF,460,FF,460,catapult_fpga_latency
Throughput,173.85257301808068,catapult,DSP,1,FF,460,catapult_fpga_latency
Throughput,173.85257301808068,catapult,BRAM,0,FF,460,catapult_fpga_latency
Throughput,101.67768174885613,catapult,CLB,262,FF,460,catapult_fpga_latency
Throughput,101.67768174885613,catapult,LUT,1014,FF,460,catapult_fpga_latency
Throughput,101.67768174885613,catapult,FF,460,FF,460,catapult_fpga_latency
Throughput,101.67768174885613,catapult,DSP,1,FF,460,catapult_fpga_latency
Throughput,101.67768174885613,catapult,BRAM,0,FF,460,catapult_fpga_latency
Throughput,102.00958890135674,catapult,CLB,193,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,LUT,840,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,BRAM,0,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,CLB,193,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,LUT,840,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,BRAM,0,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,CLB,193,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,LUT,840,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,BRAM,0,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,CLB,193,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,LUT,840,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,BRAM,0,FF,337,catapult_fpga_latency
Throughput,410.5090311986864,catapult,CLB,110,FF,326,catapult_fpga_latency
Throughput,410.5090311986864,catapult,LUT,570,FF,326,catapult_fpga_latency
Throughput,410.5090311986864,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,410.5090311986864,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,410.5090311986864,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,157.01051970482024,catapult,CLB,110,FF,326,catapult_fpga_latency
Throughput,157.01051970482024,catapult,LUT,570,FF,326,catapult_fpga_latency
Throughput,157.01051970482024,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,157.01051970482024,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,157.01051970482024,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,CLB,125,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,LUT,586,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,CLB,125,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,LUT,586,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,CLB,125,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,LUT,586,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,CLB,125,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,LUT,586,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,403.0632809351068,catapult,CLB,151,FF,333,catapult_fpga_latency
Throughput,403.0632809351068,catapult,LUT,770,FF,333,catapult_fpga_latency
Throughput,403.0632809351068,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,403.0632809351068,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,403.0632809351068,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,154.17823003391922,catapult,CLB,151,FF,333,catapult_fpga_latency
Throughput,154.17823003391922,catapult,LUT,770,FF,333,catapult_fpga_latency
Throughput,154.17823003391922,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,154.17823003391922,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,154.17823003391922,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,CLB,166,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,LUT,733,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,CLB,166,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,LUT,733,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,CLB,166,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,LUT,733,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,CLB,166,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,LUT,733,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,370.3703703703703,catapult,CLB,199,FF,347,catapult_fpga_latency
Throughput,370.3703703703703,catapult,LUT,1054,FF,347,catapult_fpga_latency
Throughput,370.3703703703703,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,370.3703703703703,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,370.3703703703703,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,141.64305949008497,catapult,CLB,199,FF,347,catapult_fpga_latency
Throughput,141.64305949008497,catapult,LUT,1054,FF,347,catapult_fpga_latency
Throughput,141.64305949008497,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,141.64305949008497,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,141.64305949008497,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,CLB,202,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,LUT,1033,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,CLB,202,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,LUT,1033,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,CLB,202,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,LUT,1033,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,CLB,202,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,LUT,1033,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,555.247084952804,catapult,CLB,164,FF,415,catapult_fpga_latency
Throughput,555.247084952804,catapult,LUT,803,FF,415,catapult_fpga_latency
Throughput,555.247084952804,catapult,FF,415,FF,415,catapult_fpga_latency
Throughput,555.247084952804,catapult,DSP,3,FF,415,catapult_fpga_latency
Throughput,555.247084952804,catapult,BRAM,0,FF,415,catapult_fpga_latency
Throughput,219.34634788330777,catapult,CLB,164,FF,415,catapult_fpga_latency
Throughput,219.34634788330777,catapult,LUT,803,FF,415,catapult_fpga_latency
Throughput,219.34634788330777,catapult,FF,415,FF,415,catapult_fpga_latency
Throughput,219.34634788330777,catapult,DSP,3,FF,415,catapult_fpga_latency
Throughput,219.34634788330777,catapult,BRAM,0,FF,415,catapult_fpga_latency
Throughput,157.30690577316344,catapult,CLB,128,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,LUT,695,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,DSP,3,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,CLB,128,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,LUT,695,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,DSP,3,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,CLB,128,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,LUT,695,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,DSP,3,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,CLB,128,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,LUT,695,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,DSP,3,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,504.28643469490675,catapult,CLB,235,FF,422,catapult_fpga_latency
Throughput,504.28643469490675,catapult,LUT,1203,FF,422,catapult_fpga_latency
Throughput,504.28643469490675,catapult,FF,422,FF,422,catapult_fpga_latency
Throughput,504.28643469490675,catapult,DSP,3,FF,422,catapult_fpga_latency
Throughput,504.28643469490675,catapult,BRAM,0,FF,422,catapult_fpga_latency
Throughput,199.32230416583616,catapult,CLB,235,FF,422,catapult_fpga_latency
Throughput,199.32230416583616,catapult,LUT,1203,FF,422,catapult_fpga_latency
Throughput,199.32230416583616,catapult,FF,422,FF,422,catapult_fpga_latency
Throughput,199.32230416583616,catapult,DSP,3,FF,422,catapult_fpga_latency
Throughput,199.32230416583616,catapult,BRAM,0,FF,422,catapult_fpga_latency
Throughput,163.1321370309951,catapult,CLB,213,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,LUT,1019,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,FF,320,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,DSP,3,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,BRAM,0,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,CLB,213,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,LUT,1019,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,FF,320,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,DSP,3,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,BRAM,0,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,CLB,213,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,LUT,1019,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,FF,320,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,DSP,3,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,BRAM,0,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,CLB,213,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,LUT,1019,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,FF,320,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,DSP,3,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,BRAM,0,FF,320,catapult_fpga_latency
Throughput,517.8663904712585,catapult,CLB,282,FF,436,catapult_fpga_latency
Throughput,517.8663904712585,catapult,LUT,1451,FF,436,catapult_fpga_latency
Throughput,517.8663904712585,catapult,FF,436,FF,436,catapult_fpga_latency
Throughput,517.8663904712585,catapult,DSP,3,FF,436,catapult_fpga_latency
Throughput,517.8663904712585,catapult,BRAM,0,FF,436,catapult_fpga_latency
Throughput,196.30938358853555,catapult,CLB,303,FF,436,catapult_fpga_latency
Throughput,196.30938358853555,catapult,LUT,1450,FF,436,catapult_fpga_latency
Throughput,196.30938358853555,catapult,FF,436,FF,436,catapult_fpga_latency
Throughput,196.30938358853555,catapult,DSP,3,FF,436,catapult_fpga_latency
Throughput,196.30938358853555,catapult,BRAM,0,FF,436,catapult_fpga_latency
Throughput,147.66686355581808,catapult,CLB,284,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,LUT,1360,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,FF,334,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,DSP,3,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,BRAM,0,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,CLB,284,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,LUT,1360,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,FF,334,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,DSP,3,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,BRAM,0,FF,334,catapult_fpga_latency
Throughput,153.39776039269827,catapult,CLB,278,FF,334,catapult_fpga_latency
Throughput,153.39776039269827,catapult,LUT,1360,FF,334,catapult_fpga_latency
Throughput,153.39776039269827,catapult,FF,334,FF,334,catapult_fpga_latency
Throughput,153.39776039269827,catapult,DSP,3,FF,334,catapult_fpga_latency
Throughput,153.39776039269827,catapult,BRAM,0,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,CLB,284,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,LUT,1360,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,FF,334,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,DSP,3,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,BRAM,0,FF,334,catapult_fpga_latency
Throughput,806.4516129032259,catapult,CLB,91,FF,213,catapult_fpga_latency
Throughput,806.4516129032259,catapult,LUT,536,FF,213,catapult_fpga_latency
Throughput,806.4516129032259,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,806.4516129032259,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,806.4516129032259,catapult,BRAM,0,FF,213,catapult_fpga_latency
Throughput,330.90668431502314,catapult,CLB,91,FF,213,catapult_fpga_latency
Throughput,330.90668431502314,catapult,LUT,536,FF,213,catapult_fpga_latency
Throughput,330.90668431502314,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,330.90668431502314,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,330.90668431502314,catapult,BRAM,0,FF,213,catapult_fpga_latency
Throughput,221.53300841825433,catapult,CLB,117,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,LUT,684,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,FF,274,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,DSP,2,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,BRAM,0,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,CLB,117,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,LUT,684,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,FF,274,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,DSP,2,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,BRAM,0,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,CLB,117,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,LUT,684,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,FF,274,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,DSP,2,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,BRAM,0,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,CLB,117,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,LUT,684,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,FF,274,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,DSP,2,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,BRAM,0,FF,274,catapult_fpga_latency
Throughput,836.8200836820083,catapult,CLB,150,FF,248,catapult_fpga_latency
Throughput,836.8200836820083,catapult,LUT,753,FF,248,catapult_fpga_latency
Throughput,836.8200836820083,catapult,FF,248,FF,248,catapult_fpga_latency
Throughput,836.8200836820083,catapult,DSP,1,FF,248,catapult_fpga_latency
Throughput,836.8200836820083,catapult,BRAM,0,FF,248,catapult_fpga_latency
Throughput,343.28870580157917,catapult,CLB,150,FF,248,catapult_fpga_latency
Throughput,343.28870580157917,catapult,LUT,753,FF,248,catapult_fpga_latency
Throughput,343.28870580157917,catapult,FF,248,FF,248,catapult_fpga_latency
Throughput,343.28870580157917,catapult,DSP,1,FF,248,catapult_fpga_latency
Throughput,343.28870580157917,catapult,BRAM,0,FF,248,catapult_fpga_latency
Throughput,211.05951878429718,catapult,CLB,207,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,LUT,999,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,FF,293,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,DSP,2,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,BRAM,0,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,CLB,207,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,LUT,999,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,FF,293,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,DSP,2,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,BRAM,0,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,CLB,207,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,LUT,999,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,FF,293,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,DSP,2,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,BRAM,0,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,CLB,207,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,LUT,999,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,FF,293,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,DSP,2,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,BRAM,0,FF,293,catapult_fpga_latency
Throughput,672.4949562878278,catapult,CLB,222,FF,270,catapult_fpga_latency
Throughput,672.4949562878278,catapult,LUT,1187,FF,270,catapult_fpga_latency
Throughput,672.4949562878278,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,672.4949562878278,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,672.4949562878278,catapult,BRAM,0,FF,270,catapult_fpga_latency
Throughput,275.8620689655172,catapult,CLB,222,FF,270,catapult_fpga_latency
Throughput,275.8620689655172,catapult,LUT,1187,FF,270,catapult_fpga_latency
Throughput,275.8620689655172,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,275.8620689655172,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,275.8620689655172,catapult,BRAM,0,FF,270,catapult_fpga_latency
Throughput,186.046511627907,catapult,CLB,226,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,LUT,1321,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,DSP,2,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,CLB,226,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,LUT,1321,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,DSP,2,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,CLB,226,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,LUT,1321,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,DSP,2,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,CLB,226,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,LUT,1321,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,DSP,2,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,267.8093197643278,catapult,CLB,119,FF,434,catapult_fpga_latency
Throughput,267.8093197643278,catapult,LUT,572,FF,434,catapult_fpga_latency
Throughput,267.8093197643278,catapult,FF,434,FF,434,catapult_fpga_latency
Throughput,267.8093197643278,catapult,DSP,1,FF,434,catapult_fpga_latency
Throughput,267.8093197643278,catapult,BRAM,0,FF,434,catapult_fpga_latency
Throughput,140.88475626937165,catapult,CLB,113,FF,434,catapult_fpga_latency
Throughput,140.88475626937165,catapult,LUT,572,FF,434,catapult_fpga_latency
Throughput,140.88475626937165,catapult,FF,434,FF,434,catapult_fpga_latency
Throughput,140.88475626937165,catapult,DSP,1,FF,434,catapult_fpga_latency
Throughput,140.88475626937165,catapult,BRAM,0,FF,434,catapult_fpga_latency
Throughput,135.3546291283162,catapult,CLB,93,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,LUT,441,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,CLB,93,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,LUT,441,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,CLB,93,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,LUT,441,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,CLB,93,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,LUT,441,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,223.96416573348264,catapult,CLB,178,FF,444,catapult_fpga_latency
Throughput,223.96416573348264,catapult,LUT,755,FF,444,catapult_fpga_latency
Throughput,223.96416573348264,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,223.96416573348264,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,223.96416573348264,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,121.15338017930702,catapult,CLB,171,FF,444,catapult_fpga_latency
Throughput,121.15338017930702,catapult,LUT,739,FF,444,catapult_fpga_latency
Throughput,121.15338017930702,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,121.15338017930702,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,121.15338017930702,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,142.53135689851769,catapult,CLB,131,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,LUT,595,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,FF,322,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,DSP,1,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,BRAM,0,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,CLB,131,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,LUT,595,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,FF,322,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,DSP,1,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,BRAM,0,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,CLB,131,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,LUT,595,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,FF,322,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,DSP,1,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,BRAM,0,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,CLB,131,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,LUT,595,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,FF,322,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,DSP,1,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,BRAM,0,FF,322,catapult_fpga_latency
Throughput,173.85257301808068,catapult,CLB,236,FF,460,catapult_fpga_latency
Throughput,173.85257301808068,catapult,LUT,1014,FF,460,catapult_fpga_latency
Throughput,173.85257301808068,catapult,FF,460,FF,460,catapult_fpga_latency
Throughput,173.85257301808068,catapult,DSP,1,FF,460,catapult_fpga_latency
Throughput,173.85257301808068,catapult,BRAM,0,FF,460,catapult_fpga_latency
Throughput,101.67768174885613,catapult,CLB,262,FF,460,catapult_fpga_latency
Throughput,101.67768174885613,catapult,LUT,1014,FF,460,catapult_fpga_latency
Throughput,101.67768174885613,catapult,FF,460,FF,460,catapult_fpga_latency
Throughput,101.67768174885613,catapult,DSP,1,FF,460,catapult_fpga_latency
Throughput,101.67768174885613,catapult,BRAM,0,FF,460,catapult_fpga_latency
Throughput,102.00958890135674,catapult,CLB,193,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,LUT,840,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,BRAM,0,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,CLB,193,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,LUT,840,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,BRAM,0,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,CLB,193,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,LUT,840,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,BRAM,0,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,CLB,193,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,LUT,840,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,BRAM,0,FF,337,catapult_fpga_latency
Throughput,410.5090311986864,catapult,CLB,110,FF,326,catapult_fpga_latency
Throughput,410.5090311986864,catapult,LUT,570,FF,326,catapult_fpga_latency
Throughput,410.5090311986864,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,410.5090311986864,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,410.5090311986864,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,157.01051970482024,catapult,CLB,110,FF,326,catapult_fpga_latency
Throughput,157.01051970482024,catapult,LUT,570,FF,326,catapult_fpga_latency
Throughput,157.01051970482024,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,157.01051970482024,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,157.01051970482024,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,CLB,125,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,LUT,586,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,CLB,125,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,LUT,586,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,CLB,125,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,LUT,586,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,CLB,125,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,LUT,586,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,403.0632809351068,catapult,CLB,151,FF,333,catapult_fpga_latency
Throughput,403.0632809351068,catapult,LUT,770,FF,333,catapult_fpga_latency
Throughput,403.0632809351068,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,403.0632809351068,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,403.0632809351068,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,154.17823003391922,catapult,CLB,151,FF,333,catapult_fpga_latency
Throughput,154.17823003391922,catapult,LUT,770,FF,333,catapult_fpga_latency
Throughput,154.17823003391922,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,154.17823003391922,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,154.17823003391922,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,CLB,166,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,LUT,733,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,CLB,166,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,LUT,733,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,CLB,166,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,LUT,733,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,CLB,166,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,LUT,733,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,370.3703703703703,catapult,CLB,199,FF,347,catapult_fpga_latency
Throughput,370.3703703703703,catapult,LUT,1054,FF,347,catapult_fpga_latency
Throughput,370.3703703703703,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,370.3703703703703,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,370.3703703703703,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,141.64305949008497,catapult,CLB,199,FF,347,catapult_fpga_latency
Throughput,141.64305949008497,catapult,LUT,1054,FF,347,catapult_fpga_latency
Throughput,141.64305949008497,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,141.64305949008497,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,141.64305949008497,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,CLB,202,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,LUT,1033,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,CLB,202,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,LUT,1033,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,CLB,202,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,LUT,1033,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,CLB,202,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,LUT,1033,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,555.247084952804,catapult,CLB,164,FF,415,catapult_fpga_latency
Throughput,555.247084952804,catapult,LUT,803,FF,415,catapult_fpga_latency
Throughput,555.247084952804,catapult,FF,415,FF,415,catapult_fpga_latency
Throughput,555.247084952804,catapult,DSP,3,FF,415,catapult_fpga_latency
Throughput,555.247084952804,catapult,BRAM,0,FF,415,catapult_fpga_latency
Throughput,219.34634788330777,catapult,CLB,164,FF,415,catapult_fpga_latency
Throughput,219.34634788330777,catapult,LUT,803,FF,415,catapult_fpga_latency
Throughput,219.34634788330777,catapult,FF,415,FF,415,catapult_fpga_latency
Throughput,219.34634788330777,catapult,DSP,3,FF,415,catapult_fpga_latency
Throughput,219.34634788330777,catapult,BRAM,0,FF,415,catapult_fpga_latency
Throughput,157.30690577316344,catapult,CLB,128,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,LUT,695,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,DSP,3,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,CLB,128,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,LUT,695,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,DSP,3,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,CLB,128,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,LUT,695,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,DSP,3,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,CLB,128,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,LUT,695,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,DSP,3,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,504.28643469490675,catapult,CLB,235,FF,422,catapult_fpga_latency
Throughput,504.28643469490675,catapult,LUT,1203,FF,422,catapult_fpga_latency
Throughput,504.28643469490675,catapult,FF,422,FF,422,catapult_fpga_latency
Throughput,504.28643469490675,catapult,DSP,3,FF,422,catapult_fpga_latency
Throughput,504.28643469490675,catapult,BRAM,0,FF,422,catapult_fpga_latency
Throughput,199.32230416583616,catapult,CLB,235,FF,422,catapult_fpga_latency
Throughput,199.32230416583616,catapult,LUT,1203,FF,422,catapult_fpga_latency
Throughput,199.32230416583616,catapult,FF,422,FF,422,catapult_fpga_latency
Throughput,199.32230416583616,catapult,DSP,3,FF,422,catapult_fpga_latency
Throughput,199.32230416583616,catapult,BRAM,0,FF,422,catapult_fpga_latency
Throughput,163.1321370309951,catapult,CLB,213,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,LUT,1019,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,FF,320,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,DSP,3,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,BRAM,0,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,CLB,213,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,LUT,1019,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,FF,320,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,DSP,3,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,BRAM,0,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,CLB,213,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,LUT,1019,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,FF,320,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,DSP,3,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,BRAM,0,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,CLB,213,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,LUT,1019,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,FF,320,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,DSP,3,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,BRAM,0,FF,320,catapult_fpga_latency
Throughput,517.8663904712585,catapult,CLB,282,FF,436,catapult_fpga_latency
Throughput,517.8663904712585,catapult,LUT,1451,FF,436,catapult_fpga_latency
Throughput,517.8663904712585,catapult,FF,436,FF,436,catapult_fpga_latency
Throughput,517.8663904712585,catapult,DSP,3,FF,436,catapult_fpga_latency
Throughput,517.8663904712585,catapult,BRAM,0,FF,436,catapult_fpga_latency
Throughput,196.30938358853555,catapult,CLB,303,FF,436,catapult_fpga_latency
Throughput,196.30938358853555,catapult,LUT,1450,FF,436,catapult_fpga_latency
Throughput,196.30938358853555,catapult,FF,436,FF,436,catapult_fpga_latency
Throughput,196.30938358853555,catapult,DSP,3,FF,436,catapult_fpga_latency
Throughput,196.30938358853555,catapult,BRAM,0,FF,436,catapult_fpga_latency
Throughput,147.66686355581808,catapult,CLB,284,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,LUT,1360,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,FF,334,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,DSP,3,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,BRAM,0,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,CLB,284,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,LUT,1360,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,FF,334,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,DSP,3,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,BRAM,0,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,CLB,284,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,LUT,1360,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,FF,334,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,DSP,3,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,BRAM,0,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,CLB,284,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,LUT,1360,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,FF,334,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,DSP,3,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,BRAM,0,FF,334,catapult_fpga_latency
Throughput,806.4516129032259,catapult,CLB,91,FF,213,catapult_fpga_latency
Throughput,806.4516129032259,catapult,LUT,536,FF,213,catapult_fpga_latency
Throughput,806.4516129032259,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,806.4516129032259,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,806.4516129032259,catapult,BRAM,0,FF,213,catapult_fpga_latency
Throughput,330.90668431502314,catapult,CLB,91,FF,213,catapult_fpga_latency
Throughput,330.90668431502314,catapult,LUT,536,FF,213,catapult_fpga_latency
Throughput,330.90668431502314,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,330.90668431502314,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,330.90668431502314,catapult,BRAM,0,FF,213,catapult_fpga_latency
Throughput,221.53300841825433,catapult,CLB,117,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,LUT,684,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,FF,274,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,DSP,2,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,BRAM,0,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,CLB,117,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,LUT,684,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,FF,274,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,DSP,2,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,BRAM,0,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,CLB,117,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,LUT,684,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,FF,274,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,DSP,2,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,BRAM,0,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,CLB,117,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,LUT,684,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,FF,274,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,DSP,2,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,BRAM,0,FF,274,catapult_fpga_latency
Throughput,836.8200836820083,catapult,CLB,150,FF,248,catapult_fpga_latency
Throughput,836.8200836820083,catapult,LUT,753,FF,248,catapult_fpga_latency
Throughput,836.8200836820083,catapult,FF,248,FF,248,catapult_fpga_latency
Throughput,836.8200836820083,catapult,DSP,1,FF,248,catapult_fpga_latency
Throughput,836.8200836820083,catapult,BRAM,0,FF,248,catapult_fpga_latency
Throughput,343.28870580157917,catapult,CLB,150,FF,248,catapult_fpga_latency
Throughput,343.28870580157917,catapult,LUT,753,FF,248,catapult_fpga_latency
Throughput,343.28870580157917,catapult,FF,248,FF,248,catapult_fpga_latency
Throughput,343.28870580157917,catapult,DSP,1,FF,248,catapult_fpga_latency
Throughput,343.28870580157917,catapult,BRAM,0,FF,248,catapult_fpga_latency
Throughput,211.05951878429718,catapult,CLB,207,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,LUT,999,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,FF,293,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,DSP,2,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,BRAM,0,FF,293,catapult_fpga_latency
Throughput,207.29684908789386,catapult,CLB,203,FF,293,catapult_fpga_latency
Throughput,207.29684908789386,catapult,LUT,1000,FF,293,catapult_fpga_latency
Throughput,207.29684908789386,catapult,FF,293,FF,293,catapult_fpga_latency
Throughput,207.29684908789386,catapult,DSP,2,FF,293,catapult_fpga_latency
Throughput,207.29684908789386,catapult,BRAM,0,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,CLB,207,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,LUT,999,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,FF,293,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,DSP,2,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,BRAM,0,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,CLB,207,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,LUT,999,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,FF,293,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,DSP,2,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,BRAM,0,FF,293,catapult_fpga_latency
Throughput,672.4949562878278,catapult,CLB,222,FF,270,catapult_fpga_latency
Throughput,672.4949562878278,catapult,LUT,1187,FF,270,catapult_fpga_latency
Throughput,672.4949562878278,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,672.4949562878278,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,672.4949562878278,catapult,BRAM,0,FF,270,catapult_fpga_latency
Throughput,275.8620689655172,catapult,CLB,222,FF,270,catapult_fpga_latency
Throughput,275.8620689655172,catapult,LUT,1187,FF,270,catapult_fpga_latency
Throughput,275.8620689655172,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,275.8620689655172,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,275.8620689655172,catapult,BRAM,0,FF,270,catapult_fpga_latency
Throughput,186.046511627907,catapult,CLB,226,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,LUT,1321,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,DSP,2,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,CLB,226,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,LUT,1321,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,DSP,2,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,CLB,226,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,LUT,1321,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,DSP,2,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,CLB,226,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,LUT,1321,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,DSP,2,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,267.8093197643278,catapult,CLB,119,FF,434,catapult_fpga_latency
Throughput,267.8093197643278,catapult,LUT,572,FF,434,catapult_fpga_latency
Throughput,267.8093197643278,catapult,FF,434,FF,434,catapult_fpga_latency
Throughput,267.8093197643278,catapult,DSP,1,FF,434,catapult_fpga_latency
Throughput,267.8093197643278,catapult,BRAM,0,FF,434,catapult_fpga_latency
Throughput,140.88475626937165,catapult,CLB,113,FF,434,catapult_fpga_latency
Throughput,140.88475626937165,catapult,LUT,572,FF,434,catapult_fpga_latency
Throughput,140.88475626937165,catapult,FF,434,FF,434,catapult_fpga_latency
Throughput,140.88475626937165,catapult,DSP,1,FF,434,catapult_fpga_latency
Throughput,140.88475626937165,catapult,BRAM,0,FF,434,catapult_fpga_latency
Throughput,135.3546291283162,catapult,CLB,93,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,LUT,441,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,CLB,93,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,LUT,441,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,CLB,93,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,LUT,441,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,CLB,93,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,LUT,441,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,135.3546291283162,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,223.96416573348264,catapult,CLB,178,FF,444,catapult_fpga_latency
Throughput,223.96416573348264,catapult,LUT,755,FF,444,catapult_fpga_latency
Throughput,223.96416573348264,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,223.96416573348264,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,223.96416573348264,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,121.15338017930702,catapult,CLB,171,FF,444,catapult_fpga_latency
Throughput,121.15338017930702,catapult,LUT,739,FF,444,catapult_fpga_latency
Throughput,121.15338017930702,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,121.15338017930702,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,121.15338017930702,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,142.53135689851769,catapult,CLB,131,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,LUT,595,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,FF,322,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,DSP,1,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,BRAM,0,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,CLB,131,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,LUT,595,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,FF,322,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,DSP,1,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,BRAM,0,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,CLB,131,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,LUT,595,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,FF,322,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,DSP,1,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,BRAM,0,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,CLB,131,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,LUT,595,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,FF,322,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,DSP,1,FF,322,catapult_fpga_latency
Throughput,142.53135689851769,catapult,BRAM,0,FF,322,catapult_fpga_latency
Throughput,173.85257301808068,catapult,CLB,236,FF,460,catapult_fpga_latency
Throughput,173.85257301808068,catapult,LUT,1014,FF,460,catapult_fpga_latency
Throughput,173.85257301808068,catapult,FF,460,FF,460,catapult_fpga_latency
Throughput,173.85257301808068,catapult,DSP,1,FF,460,catapult_fpga_latency
Throughput,173.85257301808068,catapult,BRAM,0,FF,460,catapult_fpga_latency
Throughput,101.67768174885613,catapult,CLB,262,FF,460,catapult_fpga_latency
Throughput,101.67768174885613,catapult,LUT,1014,FF,460,catapult_fpga_latency
Throughput,101.67768174885613,catapult,FF,460,FF,460,catapult_fpga_latency
Throughput,101.67768174885613,catapult,DSP,1,FF,460,catapult_fpga_latency
Throughput,101.67768174885613,catapult,BRAM,0,FF,460,catapult_fpga_latency
Throughput,102.00958890135674,catapult,CLB,193,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,LUT,840,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,BRAM,0,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,CLB,193,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,LUT,840,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,BRAM,0,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,CLB,193,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,LUT,840,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,BRAM,0,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,CLB,193,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,LUT,840,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,102.00958890135674,catapult,BRAM,0,FF,337,catapult_fpga_latency
Throughput,410.5090311986864,catapult,CLB,110,FF,326,catapult_fpga_latency
Throughput,410.5090311986864,catapult,LUT,570,FF,326,catapult_fpga_latency
Throughput,410.5090311986864,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,410.5090311986864,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,410.5090311986864,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,157.01051970482024,catapult,CLB,110,FF,326,catapult_fpga_latency
Throughput,157.01051970482024,catapult,LUT,570,FF,326,catapult_fpga_latency
Throughput,157.01051970482024,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,157.01051970482024,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,157.01051970482024,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,CLB,125,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,LUT,586,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,CLB,125,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,LUT,586,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,CLB,125,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,LUT,586,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,CLB,125,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,LUT,586,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,159.46420028703557,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,403.0632809351068,catapult,CLB,151,FF,333,catapult_fpga_latency
Throughput,403.0632809351068,catapult,LUT,770,FF,333,catapult_fpga_latency
Throughput,403.0632809351068,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,403.0632809351068,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,403.0632809351068,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,154.17823003391922,catapult,CLB,151,FF,333,catapult_fpga_latency
Throughput,154.17823003391922,catapult,LUT,770,FF,333,catapult_fpga_latency
Throughput,154.17823003391922,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,154.17823003391922,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,154.17823003391922,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,CLB,166,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,LUT,733,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,CLB,166,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,LUT,733,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,146.02803738317758,catapult,CLB,163,FF,333,catapult_fpga_latency
Throughput,146.02803738317758,catapult,LUT,733,FF,333,catapult_fpga_latency
Throughput,146.02803738317758,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,146.02803738317758,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,146.02803738317758,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,CLB,166,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,LUT,733,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,144.88554042306578,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,370.3703703703703,catapult,CLB,199,FF,347,catapult_fpga_latency
Throughput,370.3703703703703,catapult,LUT,1054,FF,347,catapult_fpga_latency
Throughput,370.3703703703703,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,370.3703703703703,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,370.3703703703703,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,141.64305949008497,catapult,CLB,199,FF,347,catapult_fpga_latency
Throughput,141.64305949008497,catapult,LUT,1054,FF,347,catapult_fpga_latency
Throughput,141.64305949008497,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,141.64305949008497,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,141.64305949008497,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,CLB,202,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,LUT,1033,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,CLB,202,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,LUT,1033,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,CLB,202,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,LUT,1033,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,CLB,202,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,LUT,1033,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,128.7995878413189,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,555.247084952804,catapult,CLB,164,FF,415,catapult_fpga_latency
Throughput,555.247084952804,catapult,LUT,803,FF,415,catapult_fpga_latency
Throughput,555.247084952804,catapult,FF,415,FF,415,catapult_fpga_latency
Throughput,555.247084952804,catapult,DSP,3,FF,415,catapult_fpga_latency
Throughput,555.247084952804,catapult,BRAM,0,FF,415,catapult_fpga_latency
Throughput,219.34634788330777,catapult,CLB,164,FF,415,catapult_fpga_latency
Throughput,219.34634788330777,catapult,LUT,803,FF,415,catapult_fpga_latency
Throughput,219.34634788330777,catapult,FF,415,FF,415,catapult_fpga_latency
Throughput,219.34634788330777,catapult,DSP,3,FF,415,catapult_fpga_latency
Throughput,219.34634788330777,catapult,BRAM,0,FF,415,catapult_fpga_latency
Throughput,157.30690577316344,catapult,CLB,128,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,LUT,695,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,DSP,3,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,CLB,128,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,LUT,695,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,DSP,3,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,CLB,128,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,LUT,695,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,DSP,3,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,CLB,128,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,LUT,695,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,DSP,3,FF,313,catapult_fpga_latency
Throughput,157.30690577316344,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,504.28643469490675,catapult,CLB,235,FF,422,catapult_fpga_latency
Throughput,504.28643469490675,catapult,LUT,1203,FF,422,catapult_fpga_latency
Throughput,504.28643469490675,catapult,FF,422,FF,422,catapult_fpga_latency
Throughput,504.28643469490675,catapult,DSP,3,FF,422,catapult_fpga_latency
Throughput,504.28643469490675,catapult,BRAM,0,FF,422,catapult_fpga_latency
Throughput,199.32230416583616,catapult,CLB,235,FF,422,catapult_fpga_latency
Throughput,199.32230416583616,catapult,LUT,1203,FF,422,catapult_fpga_latency
Throughput,199.32230416583616,catapult,FF,422,FF,422,catapult_fpga_latency
Throughput,199.32230416583616,catapult,DSP,3,FF,422,catapult_fpga_latency
Throughput,199.32230416583616,catapult,BRAM,0,FF,422,catapult_fpga_latency
Throughput,163.1321370309951,catapult,CLB,213,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,LUT,1019,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,FF,320,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,DSP,3,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,BRAM,0,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,CLB,213,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,LUT,1019,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,FF,320,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,DSP,3,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,BRAM,0,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,CLB,213,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,LUT,1019,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,FF,320,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,DSP,3,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,BRAM,0,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,CLB,213,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,LUT,1019,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,FF,320,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,DSP,3,FF,320,catapult_fpga_latency
Throughput,163.1321370309951,catapult,BRAM,0,FF,320,catapult_fpga_latency
Throughput,517.8663904712585,catapult,CLB,282,FF,436,catapult_fpga_latency
Throughput,517.8663904712585,catapult,LUT,1451,FF,436,catapult_fpga_latency
Throughput,517.8663904712585,catapult,FF,436,FF,436,catapult_fpga_latency
Throughput,517.8663904712585,catapult,DSP,3,FF,436,catapult_fpga_latency
Throughput,517.8663904712585,catapult,BRAM,0,FF,436,catapult_fpga_latency
Throughput,196.30938358853555,catapult,CLB,303,FF,436,catapult_fpga_latency
Throughput,196.30938358853555,catapult,LUT,1450,FF,436,catapult_fpga_latency
Throughput,196.30938358853555,catapult,FF,436,FF,436,catapult_fpga_latency
Throughput,196.30938358853555,catapult,DSP,3,FF,436,catapult_fpga_latency
Throughput,196.30938358853555,catapult,BRAM,0,FF,436,catapult_fpga_latency
Throughput,147.66686355581808,catapult,CLB,284,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,LUT,1360,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,FF,334,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,DSP,3,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,BRAM,0,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,CLB,284,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,LUT,1360,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,FF,334,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,DSP,3,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,BRAM,0,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,CLB,284,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,LUT,1360,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,FF,334,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,DSP,3,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,BRAM,0,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,CLB,284,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,LUT,1360,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,FF,334,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,DSP,3,FF,334,catapult_fpga_latency
Throughput,147.66686355581808,catapult,BRAM,0,FF,334,catapult_fpga_latency
Throughput,806.4516129032259,catapult,CLB,91,FF,213,catapult_fpga_latency
Throughput,806.4516129032259,catapult,LUT,536,FF,213,catapult_fpga_latency
Throughput,806.4516129032259,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,806.4516129032259,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,806.4516129032259,catapult,BRAM,0,FF,213,catapult_fpga_latency
Throughput,330.90668431502314,catapult,CLB,91,FF,213,catapult_fpga_latency
Throughput,330.90668431502314,catapult,LUT,536,FF,213,catapult_fpga_latency
Throughput,330.90668431502314,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,330.90668431502314,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,330.90668431502314,catapult,BRAM,0,FF,213,catapult_fpga_latency
Throughput,221.53300841825433,catapult,CLB,117,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,LUT,684,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,FF,274,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,DSP,2,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,BRAM,0,FF,274,catapult_fpga_latency
Throughput,236.0717658168083,catapult,CLB,115,FF,274,catapult_fpga_latency
Throughput,236.0717658168083,catapult,LUT,684,FF,274,catapult_fpga_latency
Throughput,236.0717658168083,catapult,FF,274,FF,274,catapult_fpga_latency
Throughput,236.0717658168083,catapult,DSP,2,FF,274,catapult_fpga_latency
Throughput,236.0717658168083,catapult,BRAM,0,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,CLB,117,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,LUT,684,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,FF,274,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,DSP,2,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,BRAM,0,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,CLB,117,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,LUT,684,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,FF,274,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,DSP,2,FF,274,catapult_fpga_latency
Throughput,221.53300841825433,catapult,BRAM,0,FF,274,catapult_fpga_latency
Throughput,836.8200836820083,catapult,CLB,150,FF,248,catapult_fpga_latency
Throughput,836.8200836820083,catapult,LUT,753,FF,248,catapult_fpga_latency
Throughput,836.8200836820083,catapult,FF,248,FF,248,catapult_fpga_latency
Throughput,836.8200836820083,catapult,DSP,1,FF,248,catapult_fpga_latency
Throughput,836.8200836820083,catapult,BRAM,0,FF,248,catapult_fpga_latency
Throughput,343.28870580157917,catapult,CLB,150,FF,248,catapult_fpga_latency
Throughput,343.28870580157917,catapult,LUT,753,FF,248,catapult_fpga_latency
Throughput,343.28870580157917,catapult,FF,248,FF,248,catapult_fpga_latency
Throughput,343.28870580157917,catapult,DSP,1,FF,248,catapult_fpga_latency
Throughput,343.28870580157917,catapult,BRAM,0,FF,248,catapult_fpga_latency
Throughput,211.05951878429718,catapult,CLB,207,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,LUT,999,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,FF,293,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,DSP,2,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,BRAM,0,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,CLB,207,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,LUT,999,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,FF,293,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,DSP,2,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,BRAM,0,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,CLB,207,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,LUT,999,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,FF,293,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,DSP,2,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,BRAM,0,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,CLB,207,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,LUT,999,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,FF,293,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,DSP,2,FF,293,catapult_fpga_latency
Throughput,211.05951878429718,catapult,BRAM,0,FF,293,catapult_fpga_latency
Throughput,672.4949562878278,catapult,CLB,222,FF,270,catapult_fpga_latency
Throughput,672.4949562878278,catapult,LUT,1187,FF,270,catapult_fpga_latency
Throughput,672.4949562878278,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,672.4949562878278,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,672.4949562878278,catapult,BRAM,0,FF,270,catapult_fpga_latency
Throughput,275.8620689655172,catapult,CLB,222,FF,270,catapult_fpga_latency
Throughput,275.8620689655172,catapult,LUT,1187,FF,270,catapult_fpga_latency
Throughput,275.8620689655172,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,275.8620689655172,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,275.8620689655172,catapult,BRAM,0,FF,270,catapult_fpga_latency
Throughput,186.046511627907,catapult,CLB,226,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,LUT,1321,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,DSP,2,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,CLB,226,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,LUT,1321,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,DSP,2,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,CLB,226,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,LUT,1321,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,DSP,2,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,CLB,226,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,LUT,1321,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,DSP,2,FF,313,catapult_fpga_latency
Throughput,186.046511627907,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,256.73940949935815,catapult,CLB,142,FF,444,catapult_fpga_latency
Throughput,256.73940949935815,catapult,LUT,751,FF,444,catapult_fpga_latency
Throughput,256.73940949935815,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,256.73940949935815,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,256.73940949935815,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,139.87970345502868,catapult,CLB,146,FF,444,catapult_fpga_latency
Throughput,139.87970345502868,catapult,LUT,731,FF,444,catapult_fpga_latency
Throughput,139.87970345502868,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,139.87970345502868,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,139.87970345502868,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,127.61613067891783,catapult,CLB,118,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,LUT,623,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,FF,324,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,DSP,1,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,BRAM,0,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,CLB,118,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,LUT,623,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,FF,324,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,DSP,1,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,BRAM,0,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,CLB,118,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,LUT,623,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,FF,324,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,DSP,1,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,BRAM,0,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,CLB,118,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,LUT,623,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,FF,324,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,DSP,1,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,BRAM,0,FF,324,catapult_fpga_latency
Throughput,248.75621890547262,catapult,CLB,204,FF,451,catapult_fpga_latency
Throughput,248.75621890547262,catapult,LUT,886,FF,451,catapult_fpga_latency
Throughput,248.75621890547262,catapult,FF,451,FF,451,catapult_fpga_latency
Throughput,248.75621890547262,catapult,DSP,1,FF,451,catapult_fpga_latency
Throughput,248.75621890547262,catapult,BRAM,0,FF,451,catapult_fpga_latency
Throughput,138.71549452073796,catapult,CLB,201,FF,451,catapult_fpga_latency
Throughput,138.71549452073796,catapult,LUT,885,FF,451,catapult_fpga_latency
Throughput,138.71549452073796,catapult,FF,451,FF,451,catapult_fpga_latency
Throughput,138.71549452073796,catapult,DSP,1,FF,451,catapult_fpga_latency
Throughput,138.71549452073796,catapult,BRAM,0,FF,451,catapult_fpga_latency
Throughput,146.88601645123384,catapult,CLB,137,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,LUT,722,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,FF,329,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,DSP,1,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,BRAM,0,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,CLB,137,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,LUT,722,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,FF,329,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,DSP,1,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,BRAM,0,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,CLB,137,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,LUT,722,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,FF,329,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,DSP,1,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,BRAM,0,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,CLB,137,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,LUT,722,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,FF,329,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,DSP,1,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,BRAM,0,FF,329,catapult_fpga_latency
Throughput,216.7316861725184,catapult,CLB,252,FF,468,catapult_fpga_latency
Throughput,216.7316861725184,catapult,LUT,1201,FF,468,catapult_fpga_latency
Throughput,216.7316861725184,catapult,FF,468,FF,468,catapult_fpga_latency
Throughput,216.7316861725184,catapult,DSP,1,FF,468,catapult_fpga_latency
Throughput,216.7316861725184,catapult,BRAM,0,FF,468,catapult_fpga_latency
Throughput,115.7943492357573,catapult,CLB,280,FF,467,catapult_fpga_latency
Throughput,115.7943492357573,catapult,LUT,1203,FF,467,catapult_fpga_latency
Throughput,115.7943492357573,catapult,FF,467,FF,467,catapult_fpga_latency
Throughput,115.7943492357573,catapult,DSP,1,FF,467,catapult_fpga_latency
Throughput,115.7943492357573,catapult,BRAM,0,FF,467,catapult_fpga_latency
Throughput,127.29124236252545,catapult,CLB,233,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,LUT,1052,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,FF,345,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,DSP,1,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,BRAM,0,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,CLB,233,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,LUT,1052,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,FF,345,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,DSP,1,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,BRAM,0,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,CLB,233,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,LUT,1052,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,FF,345,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,DSP,1,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,BRAM,0,FF,345,catapult_fpga_latency
Throughput,131.1647429171039,catapult,CLB,230,FF,345,catapult_fpga_latency
Throughput,131.1647429171039,catapult,LUT,1054,FF,345,catapult_fpga_latency
Throughput,131.1647429171039,catapult,FF,345,FF,345,catapult_fpga_latency
Throughput,131.1647429171039,catapult,DSP,1,FF,345,catapult_fpga_latency
Throughput,131.1647429171039,catapult,BRAM,0,FF,345,catapult_fpga_latency
Throughput,422.4757076468103,catapult,CLB,107,FF,357,catapult_fpga_latency
Throughput,422.4757076468103,catapult,LUT,611,FF,357,catapult_fpga_latency
Throughput,422.4757076468103,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,422.4757076468103,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,422.4757076468103,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,161.36840406648378,catapult,CLB,107,FF,357,catapult_fpga_latency
Throughput,161.36840406648378,catapult,LUT,611,FF,357,catapult_fpga_latency
Throughput,161.36840406648378,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,161.36840406648378,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,161.36840406648378,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,CLB,112,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,LUT,633,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,CLB,112,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,LUT,633,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,157.40594994490792,catapult,CLB,111,FF,357,catapult_fpga_latency
Throughput,157.40594994490792,catapult,LUT,634,FF,357,catapult_fpga_latency
Throughput,157.40594994490792,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,157.40594994490792,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,157.40594994490792,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,CLB,112,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,LUT,633,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,396.66798889329635,catapult,CLB,210,FF,362,catapult_fpga_latency
Throughput,396.66798889329635,catapult,LUT,978,FF,362,catapult_fpga_latency
Throughput,396.66798889329635,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,396.66798889329635,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,396.66798889329635,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,151.53811183512653,catapult,CLB,210,FF,362,catapult_fpga_latency
Throughput,151.53811183512653,catapult,LUT,978,FF,362,catapult_fpga_latency
Throughput,151.53811183512653,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,151.53811183512653,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,151.53811183512653,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,CLB,200,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,LUT,896,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,CLB,200,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,LUT,896,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,CLB,200,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,LUT,896,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,CLB,200,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,LUT,896,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,348.7966515521451,catapult,CLB,283,FF,378,catapult_fpga_latency
Throughput,348.7966515521451,catapult,LUT,1308,FF,378,catapult_fpga_latency
Throughput,348.7966515521451,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,348.7966515521451,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,348.7966515521451,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,133.2267519317879,catapult,CLB,283,FF,378,catapult_fpga_latency
Throughput,133.2267519317879,catapult,LUT,1308,FF,378,catapult_fpga_latency
Throughput,133.2267519317879,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,133.2267519317879,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,133.2267519317879,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,CLB,311,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,LUT,1302,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,CLB,311,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,LUT,1302,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,CLB,311,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,LUT,1302,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,CLB,311,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,LUT,1302,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,518.1347150259068,catapult,CLB,168,FF,483,catapult_fpga_latency
Throughput,518.1347150259068,catapult,LUT,950,FF,483,catapult_fpga_latency
Throughput,518.1347150259068,catapult,FF,483,FF,483,catapult_fpga_latency
Throughput,518.1347150259068,catapult,DSP,3,FF,483,catapult_fpga_latency
Throughput,518.1347150259068,catapult,BRAM,0,FF,483,catapult_fpga_latency
Throughput,204.37359493153485,catapult,CLB,168,FF,483,catapult_fpga_latency
Throughput,204.37359493153485,catapult,LUT,950,FF,483,catapult_fpga_latency
Throughput,204.37359493153485,catapult,FF,483,FF,483,catapult_fpga_latency
Throughput,204.37359493153485,catapult,DSP,3,FF,483,catapult_fpga_latency
Throughput,204.37359493153485,catapult,BRAM,0,FF,483,catapult_fpga_latency
Throughput,166.86133822793258,catapult,CLB,134,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,LUT,777,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,DSP,3,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,CLB,134,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,LUT,777,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,DSP,3,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,CLB,134,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,LUT,777,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,DSP,3,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,CLB,134,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,LUT,777,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,DSP,3,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,569.1519635742743,catapult,CLB,239,FF,459,catapult_fpga_latency
Throughput,569.1519635742743,catapult,LUT,1264,FF,459,catapult_fpga_latency
Throughput,569.1519635742743,catapult,FF,459,FF,459,catapult_fpga_latency
Throughput,569.1519635742743,catapult,DSP,3,FF,459,catapult_fpga_latency
Throughput,569.1519635742743,catapult,BRAM,0,FF,459,catapult_fpga_latency
Throughput,213.03792074989346,catapult,CLB,235,FF,459,catapult_fpga_latency
Throughput,213.03792074989346,catapult,LUT,1264,FF,459,catapult_fpga_latency
Throughput,213.03792074989346,catapult,FF,459,FF,459,catapult_fpga_latency
Throughput,213.03792074989346,catapult,DSP,3,FF,459,catapult_fpga_latency
Throughput,213.03792074989346,catapult,BRAM,0,FF,459,catapult_fpga_latency
Throughput,165.7550140891762,catapult,CLB,213,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,LUT,1076,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,FF,355,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,DSP,3,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,BRAM,0,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,CLB,213,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,LUT,1076,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,FF,355,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,DSP,3,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,BRAM,0,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,CLB,213,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,LUT,1076,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,FF,355,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,DSP,3,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,BRAM,0,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,CLB,213,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,LUT,1076,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,FF,355,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,DSP,3,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,BRAM,0,FF,355,catapult_fpga_latency
Throughput,465.1162790697674,catapult,CLB,295,FF,473,catapult_fpga_latency
Throughput,465.1162790697674,catapult,LUT,1700,FF,473,catapult_fpga_latency
Throughput,465.1162790697674,catapult,FF,473,FF,473,catapult_fpga_latency
Throughput,465.1162790697674,catapult,DSP,3,FF,473,catapult_fpga_latency
Throughput,465.1162790697674,catapult,BRAM,0,FF,473,catapult_fpga_latency
Throughput,168.52039096730704,catapult,CLB,400,FF,474,catapult_fpga_latency
Throughput,168.52039096730704,catapult,LUT,1699,FF,474,catapult_fpga_latency
Throughput,168.52039096730704,catapult,FF,474,FF,474,catapult_fpga_latency
Throughput,168.52039096730704,catapult,DSP,3,FF,474,catapult_fpga_latency
Throughput,168.52039096730704,catapult,BRAM,0,FF,474,catapult_fpga_latency
Throughput,143.47202295552367,catapult,CLB,348,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,LUT,1554,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,DSP,3,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,CLB,348,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,LUT,1554,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,DSP,3,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,CLB,348,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,LUT,1554,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,DSP,3,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,CLB,348,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,LUT,1554,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,DSP,3,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,671.591672263264,catapult,CLB,147,FF,266,catapult_fpga_latency
Throughput,671.591672263264,catapult,LUT,805,FF,266,catapult_fpga_latency
Throughput,671.591672263264,catapult,FF,266,FF,266,catapult_fpga_latency
Throughput,671.591672263264,catapult,DSP,1,FF,266,catapult_fpga_latency
Throughput,671.591672263264,catapult,BRAM,0,FF,266,catapult_fpga_latency
Throughput,274.95188342040143,catapult,CLB,147,FF,266,catapult_fpga_latency
Throughput,274.95188342040143,catapult,LUT,805,FF,266,catapult_fpga_latency
Throughput,274.95188342040143,catapult,FF,266,FF,266,catapult_fpga_latency
Throughput,274.95188342040143,catapult,DSP,1,FF,266,catapult_fpga_latency
Throughput,274.95188342040143,catapult,BRAM,0,FF,266,catapult_fpga_latency
Throughput,219.0580503833516,catapult,CLB,176,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,LUT,920,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,FF,325,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,DSP,2,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,BRAM,0,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,CLB,176,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,LUT,920,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,FF,325,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,DSP,2,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,BRAM,0,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,CLB,176,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,LUT,920,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,FF,325,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,DSP,2,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,BRAM,0,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,CLB,176,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,LUT,920,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,FF,325,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,DSP,2,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,BRAM,0,FF,325,catapult_fpga_latency
Throughput,697.350069735007,catapult,CLB,238,FF,298,catapult_fpga_latency
Throughput,697.350069735007,catapult,LUT,1250,FF,298,catapult_fpga_latency
Throughput,697.350069735007,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,697.350069735007,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,697.350069735007,catapult,BRAM,0,FF,298,catapult_fpga_latency
Throughput,285.38812785388126,catapult,CLB,238,FF,298,catapult_fpga_latency
Throughput,285.38812785388126,catapult,LUT,1250,FF,298,catapult_fpga_latency
Throughput,285.38812785388126,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,285.38812785388126,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,285.38812785388126,catapult,BRAM,0,FF,298,catapult_fpga_latency
Throughput,182.48175182481754,catapult,CLB,255,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,LUT,1382,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,DSP,2,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,CLB,255,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,LUT,1382,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,DSP,2,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,CLB,255,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,LUT,1382,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,DSP,2,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,CLB,255,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,LUT,1382,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,DSP,2,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,614.2506142506143,catapult,CLB,325,FF,314,catapult_fpga_latency
Throughput,614.2506142506143,catapult,LUT,1861,FF,314,catapult_fpga_latency
Throughput,614.2506142506143,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,614.2506142506143,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,614.2506142506143,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,251.3826043237808,catapult,CLB,325,FF,314,catapult_fpga_latency
Throughput,251.3826043237808,catapult,LUT,1861,FF,314,catapult_fpga_latency
Throughput,251.3826043237808,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,251.3826043237808,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,251.3826043237808,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,162.15339711366954,catapult,CLB,352,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,LUT,2091,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,FF,356,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,DSP,2,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,BRAM,0,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,CLB,352,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,LUT,2091,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,FF,356,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,DSP,2,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,BRAM,0,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,CLB,352,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,LUT,2091,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,FF,356,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,DSP,2,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,BRAM,0,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,CLB,352,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,LUT,2091,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,FF,356,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,DSP,2,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,BRAM,0,FF,356,catapult_fpga_latency
Throughput,256.73940949935815,catapult,CLB,142,FF,444,catapult_fpga_latency
Throughput,256.73940949935815,catapult,LUT,751,FF,444,catapult_fpga_latency
Throughput,256.73940949935815,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,256.73940949935815,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,256.73940949935815,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,139.87970345502868,catapult,CLB,146,FF,444,catapult_fpga_latency
Throughput,139.87970345502868,catapult,LUT,731,FF,444,catapult_fpga_latency
Throughput,139.87970345502868,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,139.87970345502868,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,139.87970345502868,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,127.61613067891783,catapult,CLB,118,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,LUT,623,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,FF,324,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,DSP,1,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,BRAM,0,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,CLB,118,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,LUT,623,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,FF,324,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,DSP,1,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,BRAM,0,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,CLB,118,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,LUT,623,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,FF,324,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,DSP,1,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,BRAM,0,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,CLB,118,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,LUT,623,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,FF,324,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,DSP,1,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,BRAM,0,FF,324,catapult_fpga_latency
Throughput,248.75621890547262,catapult,CLB,204,FF,451,catapult_fpga_latency
Throughput,248.75621890547262,catapult,LUT,886,FF,451,catapult_fpga_latency
Throughput,248.75621890547262,catapult,FF,451,FF,451,catapult_fpga_latency
Throughput,248.75621890547262,catapult,DSP,1,FF,451,catapult_fpga_latency
Throughput,248.75621890547262,catapult,BRAM,0,FF,451,catapult_fpga_latency
Throughput,138.71549452073796,catapult,CLB,201,FF,451,catapult_fpga_latency
Throughput,138.71549452073796,catapult,LUT,885,FF,451,catapult_fpga_latency
Throughput,138.71549452073796,catapult,FF,451,FF,451,catapult_fpga_latency
Throughput,138.71549452073796,catapult,DSP,1,FF,451,catapult_fpga_latency
Throughput,138.71549452073796,catapult,BRAM,0,FF,451,catapult_fpga_latency
Throughput,146.88601645123384,catapult,CLB,137,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,LUT,722,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,FF,329,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,DSP,1,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,BRAM,0,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,CLB,137,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,LUT,722,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,FF,329,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,DSP,1,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,BRAM,0,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,CLB,137,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,LUT,722,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,FF,329,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,DSP,1,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,BRAM,0,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,CLB,137,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,LUT,722,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,FF,329,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,DSP,1,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,BRAM,0,FF,329,catapult_fpga_latency
Throughput,216.7316861725184,catapult,CLB,252,FF,468,catapult_fpga_latency
Throughput,216.7316861725184,catapult,LUT,1201,FF,468,catapult_fpga_latency
Throughput,216.7316861725184,catapult,FF,468,FF,468,catapult_fpga_latency
Throughput,216.7316861725184,catapult,DSP,1,FF,468,catapult_fpga_latency
Throughput,216.7316861725184,catapult,BRAM,0,FF,468,catapult_fpga_latency
Throughput,115.7943492357573,catapult,CLB,280,FF,467,catapult_fpga_latency
Throughput,115.7943492357573,catapult,LUT,1203,FF,467,catapult_fpga_latency
Throughput,115.7943492357573,catapult,FF,467,FF,467,catapult_fpga_latency
Throughput,115.7943492357573,catapult,DSP,1,FF,467,catapult_fpga_latency
Throughput,115.7943492357573,catapult,BRAM,0,FF,467,catapult_fpga_latency
Throughput,127.29124236252545,catapult,CLB,233,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,LUT,1052,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,FF,345,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,DSP,1,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,BRAM,0,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,CLB,233,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,LUT,1052,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,FF,345,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,DSP,1,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,BRAM,0,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,CLB,233,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,LUT,1052,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,FF,345,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,DSP,1,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,BRAM,0,FF,345,catapult_fpga_latency
Throughput,131.1647429171039,catapult,CLB,230,FF,345,catapult_fpga_latency
Throughput,131.1647429171039,catapult,LUT,1054,FF,345,catapult_fpga_latency
Throughput,131.1647429171039,catapult,FF,345,FF,345,catapult_fpga_latency
Throughput,131.1647429171039,catapult,DSP,1,FF,345,catapult_fpga_latency
Throughput,131.1647429171039,catapult,BRAM,0,FF,345,catapult_fpga_latency
Throughput,422.4757076468103,catapult,CLB,107,FF,357,catapult_fpga_latency
Throughput,422.4757076468103,catapult,LUT,611,FF,357,catapult_fpga_latency
Throughput,422.4757076468103,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,422.4757076468103,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,422.4757076468103,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,161.36840406648378,catapult,CLB,107,FF,357,catapult_fpga_latency
Throughput,161.36840406648378,catapult,LUT,611,FF,357,catapult_fpga_latency
Throughput,161.36840406648378,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,161.36840406648378,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,161.36840406648378,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,CLB,112,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,LUT,633,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,CLB,112,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,LUT,633,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,CLB,112,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,LUT,633,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,CLB,112,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,LUT,633,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,396.66798889329635,catapult,CLB,210,FF,362,catapult_fpga_latency
Throughput,396.66798889329635,catapult,LUT,978,FF,362,catapult_fpga_latency
Throughput,396.66798889329635,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,396.66798889329635,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,396.66798889329635,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,158.85623510722795,catapult,CLB,210,FF,362,catapult_fpga_latency
Throughput,158.85623510722795,catapult,LUT,978,FF,362,catapult_fpga_latency
Throughput,158.85623510722795,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,158.85623510722795,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,158.85623510722795,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,CLB,200,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,LUT,896,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,CLB,200,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,LUT,896,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,CLB,200,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,LUT,896,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,CLB,200,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,LUT,896,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,348.7966515521451,catapult,CLB,283,FF,378,catapult_fpga_latency
Throughput,348.7966515521451,catapult,LUT,1308,FF,378,catapult_fpga_latency
Throughput,348.7966515521451,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,348.7966515521451,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,348.7966515521451,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,133.2267519317879,catapult,CLB,283,FF,378,catapult_fpga_latency
Throughput,133.2267519317879,catapult,LUT,1308,FF,378,catapult_fpga_latency
Throughput,133.2267519317879,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,133.2267519317879,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,133.2267519317879,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,CLB,311,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,LUT,1302,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,CLB,311,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,LUT,1302,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,CLB,311,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,LUT,1302,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,CLB,311,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,LUT,1302,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,518.1347150259068,catapult,CLB,168,FF,483,catapult_fpga_latency
Throughput,518.1347150259068,catapult,LUT,950,FF,483,catapult_fpga_latency
Throughput,518.1347150259068,catapult,FF,483,FF,483,catapult_fpga_latency
Throughput,518.1347150259068,catapult,DSP,3,FF,483,catapult_fpga_latency
Throughput,518.1347150259068,catapult,BRAM,0,FF,483,catapult_fpga_latency
Throughput,204.37359493153485,catapult,CLB,168,FF,483,catapult_fpga_latency
Throughput,204.37359493153485,catapult,LUT,950,FF,483,catapult_fpga_latency
Throughput,204.37359493153485,catapult,FF,483,FF,483,catapult_fpga_latency
Throughput,204.37359493153485,catapult,DSP,3,FF,483,catapult_fpga_latency
Throughput,204.37359493153485,catapult,BRAM,0,FF,483,catapult_fpga_latency
Throughput,166.86133822793258,catapult,CLB,134,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,LUT,777,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,DSP,3,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,CLB,134,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,LUT,777,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,DSP,3,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,CLB,134,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,LUT,777,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,DSP,3,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,CLB,134,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,LUT,777,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,DSP,3,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,569.1519635742743,catapult,CLB,239,FF,459,catapult_fpga_latency
Throughput,569.1519635742743,catapult,LUT,1264,FF,459,catapult_fpga_latency
Throughput,569.1519635742743,catapult,FF,459,FF,459,catapult_fpga_latency
Throughput,569.1519635742743,catapult,DSP,3,FF,459,catapult_fpga_latency
Throughput,569.1519635742743,catapult,BRAM,0,FF,459,catapult_fpga_latency
Throughput,224.46689113355782,catapult,CLB,239,FF,459,catapult_fpga_latency
Throughput,224.46689113355782,catapult,LUT,1264,FF,459,catapult_fpga_latency
Throughput,224.46689113355782,catapult,FF,459,FF,459,catapult_fpga_latency
Throughput,224.46689113355782,catapult,DSP,3,FF,459,catapult_fpga_latency
Throughput,224.46689113355782,catapult,BRAM,0,FF,459,catapult_fpga_latency
Throughput,165.7550140891762,catapult,CLB,213,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,LUT,1076,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,FF,355,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,DSP,3,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,BRAM,0,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,CLB,213,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,LUT,1076,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,FF,355,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,DSP,3,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,BRAM,0,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,CLB,213,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,LUT,1076,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,FF,355,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,DSP,3,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,BRAM,0,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,CLB,213,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,LUT,1076,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,FF,355,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,DSP,3,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,BRAM,0,FF,355,catapult_fpga_latency
Throughput,465.1162790697674,catapult,CLB,295,FF,473,catapult_fpga_latency
Throughput,465.1162790697674,catapult,LUT,1700,FF,473,catapult_fpga_latency
Throughput,465.1162790697674,catapult,FF,473,FF,473,catapult_fpga_latency
Throughput,465.1162790697674,catapult,DSP,3,FF,473,catapult_fpga_latency
Throughput,465.1162790697674,catapult,BRAM,0,FF,473,catapult_fpga_latency
Throughput,168.52039096730704,catapult,CLB,400,FF,474,catapult_fpga_latency
Throughput,168.52039096730704,catapult,LUT,1699,FF,474,catapult_fpga_latency
Throughput,168.52039096730704,catapult,FF,474,FF,474,catapult_fpga_latency
Throughput,168.52039096730704,catapult,DSP,3,FF,474,catapult_fpga_latency
Throughput,168.52039096730704,catapult,BRAM,0,FF,474,catapult_fpga_latency
Throughput,143.47202295552367,catapult,CLB,348,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,LUT,1554,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,DSP,3,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,CLB,348,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,LUT,1554,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,DSP,3,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,CLB,348,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,LUT,1554,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,DSP,3,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,CLB,348,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,LUT,1554,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,DSP,3,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,671.591672263264,catapult,CLB,147,FF,266,catapult_fpga_latency
Throughput,671.591672263264,catapult,LUT,805,FF,266,catapult_fpga_latency
Throughput,671.591672263264,catapult,FF,266,FF,266,catapult_fpga_latency
Throughput,671.591672263264,catapult,DSP,1,FF,266,catapult_fpga_latency
Throughput,671.591672263264,catapult,BRAM,0,FF,266,catapult_fpga_latency
Throughput,274.95188342040143,catapult,CLB,147,FF,266,catapult_fpga_latency
Throughput,274.95188342040143,catapult,LUT,805,FF,266,catapult_fpga_latency
Throughput,274.95188342040143,catapult,FF,266,FF,266,catapult_fpga_latency
Throughput,274.95188342040143,catapult,DSP,1,FF,266,catapult_fpga_latency
Throughput,274.95188342040143,catapult,BRAM,0,FF,266,catapult_fpga_latency
Throughput,219.0580503833516,catapult,CLB,176,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,LUT,920,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,FF,325,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,DSP,2,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,BRAM,0,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,CLB,176,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,LUT,920,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,FF,325,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,DSP,2,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,BRAM,0,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,CLB,176,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,LUT,920,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,FF,325,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,DSP,2,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,BRAM,0,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,CLB,176,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,LUT,920,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,FF,325,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,DSP,2,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,BRAM,0,FF,325,catapult_fpga_latency
Throughput,697.350069735007,catapult,CLB,238,FF,298,catapult_fpga_latency
Throughput,697.350069735007,catapult,LUT,1250,FF,298,catapult_fpga_latency
Throughput,697.350069735007,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,697.350069735007,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,697.350069735007,catapult,BRAM,0,FF,298,catapult_fpga_latency
Throughput,285.38812785388126,catapult,CLB,238,FF,298,catapult_fpga_latency
Throughput,285.38812785388126,catapult,LUT,1250,FF,298,catapult_fpga_latency
Throughput,285.38812785388126,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,285.38812785388126,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,285.38812785388126,catapult,BRAM,0,FF,298,catapult_fpga_latency
Throughput,182.48175182481754,catapult,CLB,255,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,LUT,1382,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,DSP,2,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,CLB,255,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,LUT,1382,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,DSP,2,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,CLB,255,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,LUT,1382,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,DSP,2,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,CLB,255,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,LUT,1382,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,DSP,2,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,614.2506142506143,catapult,CLB,325,FF,314,catapult_fpga_latency
Throughput,614.2506142506143,catapult,LUT,1861,FF,314,catapult_fpga_latency
Throughput,614.2506142506143,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,614.2506142506143,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,614.2506142506143,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,251.3826043237808,catapult,CLB,325,FF,314,catapult_fpga_latency
Throughput,251.3826043237808,catapult,LUT,1861,FF,314,catapult_fpga_latency
Throughput,251.3826043237808,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,251.3826043237808,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,251.3826043237808,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,162.15339711366954,catapult,CLB,352,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,LUT,2091,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,FF,356,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,DSP,2,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,BRAM,0,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,CLB,352,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,LUT,2091,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,FF,356,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,DSP,2,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,BRAM,0,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,CLB,352,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,LUT,2091,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,FF,356,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,DSP,2,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,BRAM,0,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,CLB,352,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,LUT,2091,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,FF,356,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,DSP,2,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,BRAM,0,FF,356,catapult_fpga_latency
Throughput,256.73940949935815,catapult,CLB,142,FF,444,catapult_fpga_latency
Throughput,256.73940949935815,catapult,LUT,751,FF,444,catapult_fpga_latency
Throughput,256.73940949935815,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,256.73940949935815,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,256.73940949935815,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,139.87970345502868,catapult,CLB,146,FF,444,catapult_fpga_latency
Throughput,139.87970345502868,catapult,LUT,731,FF,444,catapult_fpga_latency
Throughput,139.87970345502868,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,139.87970345502868,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,139.87970345502868,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,127.61613067891783,catapult,CLB,118,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,LUT,623,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,FF,324,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,DSP,1,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,BRAM,0,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,CLB,118,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,LUT,623,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,FF,324,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,DSP,1,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,BRAM,0,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,CLB,118,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,LUT,623,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,FF,324,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,DSP,1,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,BRAM,0,FF,324,catapult_fpga_latency
Throughput,122.98610257040956,catapult,CLB,114,FF,324,catapult_fpga_latency
Throughput,122.98610257040956,catapult,LUT,623,FF,324,catapult_fpga_latency
Throughput,122.98610257040956,catapult,FF,324,FF,324,catapult_fpga_latency
Throughput,122.98610257040956,catapult,DSP,1,FF,324,catapult_fpga_latency
Throughput,122.98610257040956,catapult,BRAM,0,FF,324,catapult_fpga_latency
Throughput,248.75621890547262,catapult,CLB,204,FF,451,catapult_fpga_latency
Throughput,248.75621890547262,catapult,LUT,886,FF,451,catapult_fpga_latency
Throughput,248.75621890547262,catapult,FF,451,FF,451,catapult_fpga_latency
Throughput,248.75621890547262,catapult,DSP,1,FF,451,catapult_fpga_latency
Throughput,248.75621890547262,catapult,BRAM,0,FF,451,catapult_fpga_latency
Throughput,138.71549452073796,catapult,CLB,201,FF,451,catapult_fpga_latency
Throughput,138.71549452073796,catapult,LUT,885,FF,451,catapult_fpga_latency
Throughput,138.71549452073796,catapult,FF,451,FF,451,catapult_fpga_latency
Throughput,138.71549452073796,catapult,DSP,1,FF,451,catapult_fpga_latency
Throughput,138.71549452073796,catapult,BRAM,0,FF,451,catapult_fpga_latency
Throughput,146.88601645123384,catapult,CLB,137,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,LUT,722,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,FF,329,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,DSP,1,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,BRAM,0,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,CLB,137,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,LUT,722,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,FF,329,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,DSP,1,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,BRAM,0,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,CLB,137,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,LUT,722,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,FF,329,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,DSP,1,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,BRAM,0,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,CLB,137,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,LUT,722,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,FF,329,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,DSP,1,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,BRAM,0,FF,329,catapult_fpga_latency
Throughput,216.7316861725184,catapult,CLB,252,FF,468,catapult_fpga_latency
Throughput,216.7316861725184,catapult,LUT,1201,FF,468,catapult_fpga_latency
Throughput,216.7316861725184,catapult,FF,468,FF,468,catapult_fpga_latency
Throughput,216.7316861725184,catapult,DSP,1,FF,468,catapult_fpga_latency
Throughput,216.7316861725184,catapult,BRAM,0,FF,468,catapult_fpga_latency
Throughput,115.7943492357573,catapult,CLB,280,FF,467,catapult_fpga_latency
Throughput,115.7943492357573,catapult,LUT,1203,FF,467,catapult_fpga_latency
Throughput,115.7943492357573,catapult,FF,467,FF,467,catapult_fpga_latency
Throughput,115.7943492357573,catapult,DSP,1,FF,467,catapult_fpga_latency
Throughput,115.7943492357573,catapult,BRAM,0,FF,467,catapult_fpga_latency
Throughput,127.29124236252545,catapult,CLB,233,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,LUT,1052,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,FF,345,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,DSP,1,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,BRAM,0,FF,345,catapult_fpga_latency
Throughput,131.1647429171039,catapult,CLB,230,FF,345,catapult_fpga_latency
Throughput,131.1647429171039,catapult,LUT,1054,FF,345,catapult_fpga_latency
Throughput,131.1647429171039,catapult,FF,345,FF,345,catapult_fpga_latency
Throughput,131.1647429171039,catapult,DSP,1,FF,345,catapult_fpga_latency
Throughput,131.1647429171039,catapult,BRAM,0,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,CLB,233,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,LUT,1052,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,FF,345,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,DSP,1,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,BRAM,0,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,CLB,233,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,LUT,1052,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,FF,345,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,DSP,1,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,BRAM,0,FF,345,catapult_fpga_latency
Throughput,422.4757076468103,catapult,CLB,107,FF,357,catapult_fpga_latency
Throughput,422.4757076468103,catapult,LUT,611,FF,357,catapult_fpga_latency
Throughput,422.4757076468103,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,422.4757076468103,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,422.4757076468103,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,161.36840406648378,catapult,CLB,107,FF,357,catapult_fpga_latency
Throughput,161.36840406648378,catapult,LUT,611,FF,357,catapult_fpga_latency
Throughput,161.36840406648378,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,161.36840406648378,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,161.36840406648378,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,CLB,112,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,LUT,633,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,CLB,112,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,LUT,633,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,CLB,112,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,LUT,633,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,CLB,112,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,LUT,633,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,396.66798889329635,catapult,CLB,210,FF,362,catapult_fpga_latency
Throughput,396.66798889329635,catapult,LUT,978,FF,362,catapult_fpga_latency
Throughput,396.66798889329635,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,396.66798889329635,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,396.66798889329635,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,158.85623510722795,catapult,CLB,210,FF,362,catapult_fpga_latency
Throughput,158.85623510722795,catapult,LUT,978,FF,362,catapult_fpga_latency
Throughput,158.85623510722795,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,158.85623510722795,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,158.85623510722795,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,CLB,200,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,LUT,896,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,CLB,200,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,LUT,896,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,CLB,200,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,LUT,896,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,CLB,200,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,LUT,896,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,348.7966515521451,catapult,CLB,283,FF,378,catapult_fpga_latency
Throughput,348.7966515521451,catapult,LUT,1308,FF,378,catapult_fpga_latency
Throughput,348.7966515521451,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,348.7966515521451,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,348.7966515521451,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,133.2267519317879,catapult,CLB,283,FF,378,catapult_fpga_latency
Throughput,133.2267519317879,catapult,LUT,1308,FF,378,catapult_fpga_latency
Throughput,133.2267519317879,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,133.2267519317879,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,133.2267519317879,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,CLB,311,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,LUT,1302,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,CLB,311,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,LUT,1302,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,CLB,311,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,LUT,1302,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,CLB,311,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,LUT,1302,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,518.1347150259068,catapult,CLB,168,FF,483,catapult_fpga_latency
Throughput,518.1347150259068,catapult,LUT,950,FF,483,catapult_fpga_latency
Throughput,518.1347150259068,catapult,FF,483,FF,483,catapult_fpga_latency
Throughput,518.1347150259068,catapult,DSP,3,FF,483,catapult_fpga_latency
Throughput,518.1347150259068,catapult,BRAM,0,FF,483,catapult_fpga_latency
Throughput,204.37359493153485,catapult,CLB,168,FF,483,catapult_fpga_latency
Throughput,204.37359493153485,catapult,LUT,950,FF,483,catapult_fpga_latency
Throughput,204.37359493153485,catapult,FF,483,FF,483,catapult_fpga_latency
Throughput,204.37359493153485,catapult,DSP,3,FF,483,catapult_fpga_latency
Throughput,204.37359493153485,catapult,BRAM,0,FF,483,catapult_fpga_latency
Throughput,166.86133822793258,catapult,CLB,134,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,LUT,777,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,DSP,3,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,CLB,134,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,LUT,777,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,DSP,3,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,CLB,134,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,LUT,777,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,DSP,3,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,CLB,134,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,LUT,777,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,DSP,3,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,569.1519635742743,catapult,CLB,239,FF,459,catapult_fpga_latency
Throughput,569.1519635742743,catapult,LUT,1264,FF,459,catapult_fpga_latency
Throughput,569.1519635742743,catapult,FF,459,FF,459,catapult_fpga_latency
Throughput,569.1519635742743,catapult,DSP,3,FF,459,catapult_fpga_latency
Throughput,569.1519635742743,catapult,BRAM,0,FF,459,catapult_fpga_latency
Throughput,224.46689113355782,catapult,CLB,239,FF,459,catapult_fpga_latency
Throughput,224.46689113355782,catapult,LUT,1264,FF,459,catapult_fpga_latency
Throughput,224.46689113355782,catapult,FF,459,FF,459,catapult_fpga_latency
Throughput,224.46689113355782,catapult,DSP,3,FF,459,catapult_fpga_latency
Throughput,224.46689113355782,catapult,BRAM,0,FF,459,catapult_fpga_latency
Throughput,165.7550140891762,catapult,CLB,213,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,LUT,1076,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,FF,355,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,DSP,3,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,BRAM,0,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,CLB,213,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,LUT,1076,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,FF,355,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,DSP,3,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,BRAM,0,FF,355,catapult_fpga_latency
Throughput,164.79894528675018,catapult,CLB,219,FF,355,catapult_fpga_latency
Throughput,164.79894528675018,catapult,LUT,1076,FF,355,catapult_fpga_latency
Throughput,164.79894528675018,catapult,FF,355,FF,355,catapult_fpga_latency
Throughput,164.79894528675018,catapult,DSP,3,FF,355,catapult_fpga_latency
Throughput,164.79894528675018,catapult,BRAM,0,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,CLB,213,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,LUT,1076,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,FF,355,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,DSP,3,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,BRAM,0,FF,355,catapult_fpga_latency
Throughput,465.1162790697674,catapult,CLB,295,FF,473,catapult_fpga_latency
Throughput,465.1162790697674,catapult,LUT,1700,FF,473,catapult_fpga_latency
Throughput,465.1162790697674,catapult,FF,473,FF,473,catapult_fpga_latency
Throughput,465.1162790697674,catapult,DSP,3,FF,473,catapult_fpga_latency
Throughput,465.1162790697674,catapult,BRAM,0,FF,473,catapult_fpga_latency
Throughput,168.52039096730704,catapult,CLB,400,FF,474,catapult_fpga_latency
Throughput,168.52039096730704,catapult,LUT,1699,FF,474,catapult_fpga_latency
Throughput,168.52039096730704,catapult,FF,474,FF,474,catapult_fpga_latency
Throughput,168.52039096730704,catapult,DSP,3,FF,474,catapult_fpga_latency
Throughput,168.52039096730704,catapult,BRAM,0,FF,474,catapult_fpga_latency
Throughput,143.47202295552367,catapult,CLB,348,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,LUT,1554,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,DSP,3,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,CLB,348,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,LUT,1554,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,DSP,3,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,CLB,348,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,LUT,1554,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,DSP,3,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,CLB,348,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,LUT,1554,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,DSP,3,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,671.591672263264,catapult,CLB,147,FF,266,catapult_fpga_latency
Throughput,671.591672263264,catapult,LUT,805,FF,266,catapult_fpga_latency
Throughput,671.591672263264,catapult,FF,266,FF,266,catapult_fpga_latency
Throughput,671.591672263264,catapult,DSP,1,FF,266,catapult_fpga_latency
Throughput,671.591672263264,catapult,BRAM,0,FF,266,catapult_fpga_latency
Throughput,274.95188342040143,catapult,CLB,147,FF,266,catapult_fpga_latency
Throughput,274.95188342040143,catapult,LUT,805,FF,266,catapult_fpga_latency
Throughput,274.95188342040143,catapult,FF,266,FF,266,catapult_fpga_latency
Throughput,274.95188342040143,catapult,DSP,1,FF,266,catapult_fpga_latency
Throughput,274.95188342040143,catapult,BRAM,0,FF,266,catapult_fpga_latency
Throughput,219.0580503833516,catapult,CLB,176,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,LUT,920,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,FF,325,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,DSP,2,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,BRAM,0,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,CLB,176,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,LUT,920,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,FF,325,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,DSP,2,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,BRAM,0,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,CLB,176,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,LUT,920,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,FF,325,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,DSP,2,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,BRAM,0,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,CLB,176,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,LUT,920,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,FF,325,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,DSP,2,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,BRAM,0,FF,325,catapult_fpga_latency
Throughput,697.350069735007,catapult,CLB,238,FF,298,catapult_fpga_latency
Throughput,697.350069735007,catapult,LUT,1250,FF,298,catapult_fpga_latency
Throughput,697.350069735007,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,697.350069735007,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,697.350069735007,catapult,BRAM,0,FF,298,catapult_fpga_latency
Throughput,285.38812785388126,catapult,CLB,238,FF,298,catapult_fpga_latency
Throughput,285.38812785388126,catapult,LUT,1250,FF,298,catapult_fpga_latency
Throughput,285.38812785388126,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,285.38812785388126,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,285.38812785388126,catapult,BRAM,0,FF,298,catapult_fpga_latency
Throughput,182.48175182481754,catapult,CLB,255,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,LUT,1382,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,DSP,2,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,CLB,255,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,LUT,1382,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,DSP,2,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,CLB,255,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,LUT,1382,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,DSP,2,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,CLB,255,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,LUT,1382,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,DSP,2,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,614.2506142506143,catapult,CLB,325,FF,314,catapult_fpga_latency
Throughput,614.2506142506143,catapult,LUT,1861,FF,314,catapult_fpga_latency
Throughput,614.2506142506143,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,614.2506142506143,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,614.2506142506143,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,251.3826043237808,catapult,CLB,325,FF,314,catapult_fpga_latency
Throughput,251.3826043237808,catapult,LUT,1861,FF,314,catapult_fpga_latency
Throughput,251.3826043237808,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,251.3826043237808,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,251.3826043237808,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,162.15339711366954,catapult,CLB,352,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,LUT,2091,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,FF,356,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,DSP,2,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,BRAM,0,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,CLB,352,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,LUT,2091,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,FF,356,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,DSP,2,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,BRAM,0,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,CLB,352,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,LUT,2091,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,FF,356,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,DSP,2,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,BRAM,0,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,CLB,352,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,LUT,2091,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,FF,356,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,DSP,2,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,BRAM,0,FF,356,catapult_fpga_latency
Throughput,256.73940949935815,catapult,CLB,142,FF,444,catapult_fpga_latency
Throughput,256.73940949935815,catapult,LUT,751,FF,444,catapult_fpga_latency
Throughput,256.73940949935815,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,256.73940949935815,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,256.73940949935815,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,139.87970345502868,catapult,CLB,146,FF,444,catapult_fpga_latency
Throughput,139.87970345502868,catapult,LUT,731,FF,444,catapult_fpga_latency
Throughput,139.87970345502868,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,139.87970345502868,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,139.87970345502868,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,127.61613067891783,catapult,CLB,118,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,LUT,623,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,FF,324,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,DSP,1,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,BRAM,0,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,CLB,118,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,LUT,623,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,FF,324,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,DSP,1,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,BRAM,0,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,CLB,118,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,LUT,623,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,FF,324,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,DSP,1,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,BRAM,0,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,CLB,118,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,LUT,623,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,FF,324,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,DSP,1,FF,324,catapult_fpga_latency
Throughput,127.61613067891783,catapult,BRAM,0,FF,324,catapult_fpga_latency
Throughput,248.75621890547262,catapult,CLB,204,FF,451,catapult_fpga_latency
Throughput,248.75621890547262,catapult,LUT,886,FF,451,catapult_fpga_latency
Throughput,248.75621890547262,catapult,FF,451,FF,451,catapult_fpga_latency
Throughput,248.75621890547262,catapult,DSP,1,FF,451,catapult_fpga_latency
Throughput,248.75621890547262,catapult,BRAM,0,FF,451,catapult_fpga_latency
Throughput,138.71549452073796,catapult,CLB,201,FF,451,catapult_fpga_latency
Throughput,138.71549452073796,catapult,LUT,885,FF,451,catapult_fpga_latency
Throughput,138.71549452073796,catapult,FF,451,FF,451,catapult_fpga_latency
Throughput,138.71549452073796,catapult,DSP,1,FF,451,catapult_fpga_latency
Throughput,138.71549452073796,catapult,BRAM,0,FF,451,catapult_fpga_latency
Throughput,136.07293509320996,catapult,CLB,135,FF,329,catapult_fpga_latency
Throughput,136.07293509320996,catapult,LUT,723,FF,329,catapult_fpga_latency
Throughput,136.07293509320996,catapult,FF,329,FF,329,catapult_fpga_latency
Throughput,136.07293509320996,catapult,DSP,1,FF,329,catapult_fpga_latency
Throughput,136.07293509320996,catapult,BRAM,0,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,CLB,137,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,LUT,722,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,FF,329,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,DSP,1,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,BRAM,0,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,CLB,137,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,LUT,722,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,FF,329,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,DSP,1,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,BRAM,0,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,CLB,137,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,LUT,722,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,FF,329,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,DSP,1,FF,329,catapult_fpga_latency
Throughput,146.88601645123384,catapult,BRAM,0,FF,329,catapult_fpga_latency
Throughput,216.7316861725184,catapult,CLB,252,FF,468,catapult_fpga_latency
Throughput,216.7316861725184,catapult,LUT,1201,FF,468,catapult_fpga_latency
Throughput,216.7316861725184,catapult,FF,468,FF,468,catapult_fpga_latency
Throughput,216.7316861725184,catapult,DSP,1,FF,468,catapult_fpga_latency
Throughput,216.7316861725184,catapult,BRAM,0,FF,468,catapult_fpga_latency
Throughput,115.7943492357573,catapult,CLB,280,FF,467,catapult_fpga_latency
Throughput,115.7943492357573,catapult,LUT,1203,FF,467,catapult_fpga_latency
Throughput,115.7943492357573,catapult,FF,467,FF,467,catapult_fpga_latency
Throughput,115.7943492357573,catapult,DSP,1,FF,467,catapult_fpga_latency
Throughput,115.7943492357573,catapult,BRAM,0,FF,467,catapult_fpga_latency
Throughput,127.29124236252545,catapult,CLB,233,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,LUT,1052,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,FF,345,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,DSP,1,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,BRAM,0,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,CLB,233,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,LUT,1052,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,FF,345,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,DSP,1,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,BRAM,0,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,CLB,233,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,LUT,1052,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,FF,345,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,DSP,1,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,BRAM,0,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,CLB,233,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,LUT,1052,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,FF,345,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,DSP,1,FF,345,catapult_fpga_latency
Throughput,127.29124236252545,catapult,BRAM,0,FF,345,catapult_fpga_latency
Throughput,422.4757076468103,catapult,CLB,107,FF,357,catapult_fpga_latency
Throughput,422.4757076468103,catapult,LUT,611,FF,357,catapult_fpga_latency
Throughput,422.4757076468103,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,422.4757076468103,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,422.4757076468103,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,162.73393002441009,catapult,CLB,110,FF,357,catapult_fpga_latency
Throughput,162.73393002441009,catapult,LUT,611,FF,357,catapult_fpga_latency
Throughput,162.73393002441009,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,162.73393002441009,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,162.73393002441009,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,CLB,112,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,LUT,633,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,CLB,112,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,LUT,633,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,CLB,112,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,LUT,633,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,CLB,112,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,LUT,633,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,158.75535799333227,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,396.66798889329635,catapult,CLB,210,FF,362,catapult_fpga_latency
Throughput,396.66798889329635,catapult,LUT,978,FF,362,catapult_fpga_latency
Throughput,396.66798889329635,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,396.66798889329635,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,396.66798889329635,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,151.53811183512653,catapult,CLB,210,FF,362,catapult_fpga_latency
Throughput,151.53811183512653,catapult,LUT,978,FF,362,catapult_fpga_latency
Throughput,151.53811183512653,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,151.53811183512653,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,151.53811183512653,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,CLB,200,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,LUT,896,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,CLB,200,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,LUT,896,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,CLB,200,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,LUT,896,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,CLB,200,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,LUT,896,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,145.79384749963552,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,348.7966515521451,catapult,CLB,283,FF,378,catapult_fpga_latency
Throughput,348.7966515521451,catapult,LUT,1308,FF,378,catapult_fpga_latency
Throughput,348.7966515521451,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,348.7966515521451,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,348.7966515521451,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,133.2267519317879,catapult,CLB,283,FF,378,catapult_fpga_latency
Throughput,133.2267519317879,catapult,LUT,1308,FF,378,catapult_fpga_latency
Throughput,133.2267519317879,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,133.2267519317879,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,133.2267519317879,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,CLB,311,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,LUT,1302,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,CLB,311,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,LUT,1302,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,CLB,311,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,LUT,1302,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,CLB,311,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,LUT,1302,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,126.21481761958854,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,518.1347150259068,catapult,CLB,168,FF,483,catapult_fpga_latency
Throughput,518.1347150259068,catapult,LUT,950,FF,483,catapult_fpga_latency
Throughput,518.1347150259068,catapult,FF,483,FF,483,catapult_fpga_latency
Throughput,518.1347150259068,catapult,DSP,3,FF,483,catapult_fpga_latency
Throughput,518.1347150259068,catapult,BRAM,0,FF,483,catapult_fpga_latency
Throughput,204.37359493153485,catapult,CLB,168,FF,483,catapult_fpga_latency
Throughput,204.37359493153485,catapult,LUT,950,FF,483,catapult_fpga_latency
Throughput,204.37359493153485,catapult,FF,483,FF,483,catapult_fpga_latency
Throughput,204.37359493153485,catapult,DSP,3,FF,483,catapult_fpga_latency
Throughput,204.37359493153485,catapult,BRAM,0,FF,483,catapult_fpga_latency
Throughput,166.86133822793258,catapult,CLB,134,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,LUT,777,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,DSP,3,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,CLB,134,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,LUT,777,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,DSP,3,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,CLB,134,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,LUT,777,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,DSP,3,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,CLB,134,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,LUT,777,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,DSP,3,FF,341,catapult_fpga_latency
Throughput,166.86133822793258,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,569.1519635742743,catapult,CLB,239,FF,459,catapult_fpga_latency
Throughput,569.1519635742743,catapult,LUT,1264,FF,459,catapult_fpga_latency
Throughput,569.1519635742743,catapult,FF,459,FF,459,catapult_fpga_latency
Throughput,569.1519635742743,catapult,DSP,3,FF,459,catapult_fpga_latency
Throughput,569.1519635742743,catapult,BRAM,0,FF,459,catapult_fpga_latency
Throughput,224.46689113355782,catapult,CLB,239,FF,459,catapult_fpga_latency
Throughput,224.46689113355782,catapult,LUT,1264,FF,459,catapult_fpga_latency
Throughput,224.46689113355782,catapult,FF,459,FF,459,catapult_fpga_latency
Throughput,224.46689113355782,catapult,DSP,3,FF,459,catapult_fpga_latency
Throughput,224.46689113355782,catapult,BRAM,0,FF,459,catapult_fpga_latency
Throughput,165.7550140891762,catapult,CLB,213,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,LUT,1076,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,FF,355,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,DSP,3,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,BRAM,0,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,CLB,213,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,LUT,1076,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,FF,355,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,DSP,3,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,BRAM,0,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,CLB,213,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,LUT,1076,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,FF,355,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,DSP,3,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,BRAM,0,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,CLB,213,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,LUT,1076,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,FF,355,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,DSP,3,FF,355,catapult_fpga_latency
Throughput,165.7550140891762,catapult,BRAM,0,FF,355,catapult_fpga_latency
Throughput,465.1162790697674,catapult,CLB,295,FF,473,catapult_fpga_latency
Throughput,465.1162790697674,catapult,LUT,1700,FF,473,catapult_fpga_latency
Throughput,465.1162790697674,catapult,FF,473,FF,473,catapult_fpga_latency
Throughput,465.1162790697674,catapult,DSP,3,FF,473,catapult_fpga_latency
Throughput,465.1162790697674,catapult,BRAM,0,FF,473,catapult_fpga_latency
Throughput,168.52039096730704,catapult,CLB,400,FF,474,catapult_fpga_latency
Throughput,168.52039096730704,catapult,LUT,1699,FF,474,catapult_fpga_latency
Throughput,168.52039096730704,catapult,FF,474,FF,474,catapult_fpga_latency
Throughput,168.52039096730704,catapult,DSP,3,FF,474,catapult_fpga_latency
Throughput,168.52039096730704,catapult,BRAM,0,FF,474,catapult_fpga_latency
Throughput,143.47202295552367,catapult,CLB,348,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,LUT,1554,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,DSP,3,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,CLB,348,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,LUT,1554,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,DSP,3,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,CLB,348,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,LUT,1554,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,DSP,3,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,CLB,348,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,LUT,1554,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,DSP,3,FF,368,catapult_fpga_latency
Throughput,143.47202295552367,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,671.591672263264,catapult,CLB,147,FF,266,catapult_fpga_latency
Throughput,671.591672263264,catapult,LUT,805,FF,266,catapult_fpga_latency
Throughput,671.591672263264,catapult,FF,266,FF,266,catapult_fpga_latency
Throughput,671.591672263264,catapult,DSP,1,FF,266,catapult_fpga_latency
Throughput,671.591672263264,catapult,BRAM,0,FF,266,catapult_fpga_latency
Throughput,274.95188342040143,catapult,CLB,147,FF,266,catapult_fpga_latency
Throughput,274.95188342040143,catapult,LUT,805,FF,266,catapult_fpga_latency
Throughput,274.95188342040143,catapult,FF,266,FF,266,catapult_fpga_latency
Throughput,274.95188342040143,catapult,DSP,1,FF,266,catapult_fpga_latency
Throughput,274.95188342040143,catapult,BRAM,0,FF,266,catapult_fpga_latency
Throughput,219.0580503833516,catapult,CLB,176,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,LUT,920,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,FF,325,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,DSP,2,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,BRAM,0,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,CLB,176,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,LUT,920,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,FF,325,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,DSP,2,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,BRAM,0,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,CLB,176,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,LUT,920,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,FF,325,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,DSP,2,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,BRAM,0,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,CLB,176,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,LUT,920,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,FF,325,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,DSP,2,FF,325,catapult_fpga_latency
Throughput,219.0580503833516,catapult,BRAM,0,FF,325,catapult_fpga_latency
Throughput,697.350069735007,catapult,CLB,238,FF,298,catapult_fpga_latency
Throughput,697.350069735007,catapult,LUT,1250,FF,298,catapult_fpga_latency
Throughput,697.350069735007,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,697.350069735007,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,697.350069735007,catapult,BRAM,0,FF,298,catapult_fpga_latency
Throughput,285.38812785388126,catapult,CLB,238,FF,298,catapult_fpga_latency
Throughput,285.38812785388126,catapult,LUT,1250,FF,298,catapult_fpga_latency
Throughput,285.38812785388126,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,285.38812785388126,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,285.38812785388126,catapult,BRAM,0,FF,298,catapult_fpga_latency
Throughput,182.48175182481754,catapult,CLB,255,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,LUT,1382,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,DSP,2,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,CLB,255,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,LUT,1382,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,DSP,2,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,CLB,255,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,LUT,1382,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,DSP,2,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,CLB,255,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,LUT,1382,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,DSP,2,FF,341,catapult_fpga_latency
Throughput,182.48175182481754,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,614.2506142506143,catapult,CLB,325,FF,314,catapult_fpga_latency
Throughput,614.2506142506143,catapult,LUT,1861,FF,314,catapult_fpga_latency
Throughput,614.2506142506143,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,614.2506142506143,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,614.2506142506143,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,251.3826043237808,catapult,CLB,325,FF,314,catapult_fpga_latency
Throughput,251.3826043237808,catapult,LUT,1861,FF,314,catapult_fpga_latency
Throughput,251.3826043237808,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,251.3826043237808,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,251.3826043237808,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,162.15339711366954,catapult,CLB,352,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,LUT,2091,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,FF,356,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,DSP,2,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,BRAM,0,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,CLB,352,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,LUT,2091,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,FF,356,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,DSP,2,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,BRAM,0,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,CLB,352,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,LUT,2091,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,FF,356,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,DSP,2,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,BRAM,0,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,CLB,352,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,LUT,2091,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,FF,356,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,DSP,2,FF,356,catapult_fpga_latency
Throughput,162.15339711366954,catapult,BRAM,0,FF,356,catapult_fpga_latency
Throughput,273.1494127287626,catapult,CLB,141,FF,466,catapult_fpga_latency
Throughput,273.1494127287626,catapult,LUT,709,FF,466,catapult_fpga_latency
Throughput,273.1494127287626,catapult,FF,466,FF,466,catapult_fpga_latency
Throughput,273.1494127287626,catapult,DSP,1,FF,466,catapult_fpga_latency
Throughput,273.1494127287626,catapult,BRAM,0,FF,466,catapult_fpga_latency
Throughput,148.720999405116,catapult,CLB,144,FF,466,catapult_fpga_latency
Throughput,148.720999405116,catapult,LUT,706,FF,466,catapult_fpga_latency
Throughput,148.720999405116,catapult,FF,466,FF,466,catapult_fpga_latency
Throughput,148.720999405116,catapult,DSP,1,FF,466,catapult_fpga_latency
Throughput,148.720999405116,catapult,BRAM,0,FF,466,catapult_fpga_latency
Throughput,137.53266400770184,catapult,CLB,115,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,LUT,622,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,FF,346,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,DSP,1,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,BRAM,0,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,CLB,115,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,LUT,622,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,FF,346,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,DSP,1,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,BRAM,0,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,CLB,115,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,LUT,622,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,FF,346,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,DSP,1,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,BRAM,0,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,CLB,115,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,LUT,622,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,FF,346,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,DSP,1,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,BRAM,0,FF,346,catapult_fpga_latency
Throughput,199.28258270227184,catapult,CLB,217,FF,475,catapult_fpga_latency
Throughput,199.28258270227184,catapult,LUT,999,FF,475,catapult_fpga_latency
Throughput,199.28258270227184,catapult,FF,475,FF,475,catapult_fpga_latency
Throughput,199.28258270227184,catapult,DSP,1,FF,475,catapult_fpga_latency
Throughput,199.28258270227184,catapult,BRAM,0,FF,475,catapult_fpga_latency
Throughput,112.59993244004053,catapult,CLB,205,FF,475,catapult_fpga_latency
Throughput,112.59993244004053,catapult,LUT,995,FF,475,catapult_fpga_latency
Throughput,112.59993244004053,catapult,FF,475,FF,475,catapult_fpga_latency
Throughput,112.59993244004053,catapult,DSP,1,FF,475,catapult_fpga_latency
Throughput,112.59993244004053,catapult,BRAM,0,FF,475,catapult_fpga_latency
Throughput,108.95619960775768,catapult,CLB,203,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,LUT,837,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,FF,353,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,DSP,1,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,BRAM,0,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,CLB,203,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,LUT,837,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,FF,353,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,DSP,1,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,BRAM,0,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,CLB,203,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,LUT,837,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,FF,353,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,DSP,1,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,BRAM,0,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,CLB,203,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,LUT,837,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,FF,353,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,DSP,1,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,BRAM,0,FF,353,catapult_fpga_latency
Throughput,201.49103364900262,catapult,CLB,334,FF,488,catapult_fpga_latency
Throughput,201.49103364900262,catapult,LUT,1452,FF,488,catapult_fpga_latency
Throughput,201.49103364900262,catapult,FF,488,FF,488,catapult_fpga_latency
Throughput,201.49103364900262,catapult,DSP,1,FF,488,catapult_fpga_latency
Throughput,201.49103364900262,catapult,BRAM,0,FF,488,catapult_fpga_latency
Throughput,113.77858686995107,catapult,CLB,329,FF,488,catapult_fpga_latency
Throughput,113.77858686995107,catapult,LUT,1449,FF,488,catapult_fpga_latency
Throughput,113.77858686995107,catapult,FF,488,FF,488,catapult_fpga_latency
Throughput,113.77858686995107,catapult,DSP,1,FF,488,catapult_fpga_latency
Throughput,113.77858686995107,catapult,BRAM,0,FF,488,catapult_fpga_latency
Throughput,92.37021984112322,catapult,CLB,288,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,LUT,1382,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,DSP,1,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,CLB,288,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,LUT,1382,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,DSP,1,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,CLB,288,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,LUT,1382,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,DSP,1,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,CLB,288,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,LUT,1382,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,DSP,1,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,406.66937779585203,catapult,CLB,153,FF,383,catapult_fpga_latency
Throughput,406.66937779585203,catapult,LUT,866,FF,383,catapult_fpga_latency
Throughput,406.66937779585203,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,406.66937779585203,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,406.66937779585203,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,155.27950310559004,catapult,CLB,153,FF,383,catapult_fpga_latency
Throughput,155.27950310559004,catapult,LUT,866,FF,383,catapult_fpga_latency
Throughput,155.27950310559004,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,155.27950310559004,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,155.27950310559004,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,CLB,132,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,LUT,756,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,CLB,132,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,LUT,756,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,CLB,132,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,LUT,756,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,CLB,132,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,LUT,756,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,382.11692777990066,catapult,CLB,258,FF,390,catapult_fpga_latency
Throughput,382.11692777990066,catapult,LUT,1208,FF,390,catapult_fpga_latency
Throughput,382.11692777990066,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,382.11692777990066,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,382.11692777990066,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,145.94279042615295,catapult,CLB,258,FF,390,catapult_fpga_latency
Throughput,145.94279042615295,catapult,LUT,1208,FF,390,catapult_fpga_latency
Throughput,145.94279042615295,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,145.94279042615295,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,145.94279042615295,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,CLB,228,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,LUT,1051,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,CLB,228,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,LUT,1051,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,CLB,228,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,LUT,1051,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,CLB,228,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,LUT,1051,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,307.9765937788728,catapult,CLB,327,FF,404,catapult_fpga_latency
Throughput,307.9765937788728,catapult,LUT,1662,FF,404,catapult_fpga_latency
Throughput,307.9765937788728,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,307.9765937788728,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,307.9765937788728,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,117.61938367442956,catapult,CLB,327,FF,404,catapult_fpga_latency
Throughput,117.61938367442956,catapult,LUT,1662,FF,404,catapult_fpga_latency
Throughput,117.61938367442956,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,117.61938367442956,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,117.61938367442956,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,CLB,316,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,LUT,1577,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,CLB,316,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,LUT,1577,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,CLB,316,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,LUT,1577,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,CLB,316,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,LUT,1577,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,518.9413596263622,catapult,CLB,180,FF,481,catapult_fpga_latency
Throughput,518.9413596263622,catapult,LUT,981,FF,481,catapult_fpga_latency
Throughput,518.9413596263622,catapult,FF,481,FF,481,catapult_fpga_latency
Throughput,518.9413596263622,catapult,DSP,3,FF,481,catapult_fpga_latency
Throughput,518.9413596263622,catapult,BRAM,0,FF,481,catapult_fpga_latency
Throughput,204.66639377814164,catapult,CLB,180,FF,481,catapult_fpga_latency
Throughput,204.66639377814164,catapult,LUT,981,FF,481,catapult_fpga_latency
Throughput,204.66639377814164,catapult,FF,481,FF,481,catapult_fpga_latency
Throughput,204.66639377814164,catapult,DSP,3,FF,481,catapult_fpga_latency
Throughput,204.66639377814164,catapult,BRAM,0,FF,481,catapult_fpga_latency
Throughput,171.14495978093444,catapult,CLB,157,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,LUT,851,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,FF,379,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,DSP,3,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,BRAM,0,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,CLB,157,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,LUT,851,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,FF,379,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,DSP,3,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,BRAM,0,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,CLB,157,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,LUT,851,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,FF,379,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,DSP,3,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,BRAM,0,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,CLB,157,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,LUT,851,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,FF,379,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,DSP,3,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,BRAM,0,FF,379,catapult_fpga_latency
Throughput,494.07114624505925,catapult,CLB,266,FF,489,catapult_fpga_latency
Throughput,494.07114624505925,catapult,LUT,1394,FF,489,catapult_fpga_latency
Throughput,494.07114624505925,catapult,FF,489,FF,489,catapult_fpga_latency
Throughput,494.07114624505925,catapult,DSP,3,FF,489,catapult_fpga_latency
Throughput,494.07114624505925,catapult,BRAM,0,FF,489,catapult_fpga_latency
Throughput,194.89378288832586,catapult,CLB,266,FF,489,catapult_fpga_latency
Throughput,194.89378288832586,catapult,LUT,1394,FF,489,catapult_fpga_latency
Throughput,194.89378288832586,catapult,FF,489,FF,489,catapult_fpga_latency
Throughput,194.89378288832586,catapult,DSP,3,FF,489,catapult_fpga_latency
Throughput,194.89378288832586,catapult,BRAM,0,FF,489,catapult_fpga_latency
Throughput,151.03458692040476,catapult,CLB,246,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,LUT,1259,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,FF,386,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,DSP,3,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,BRAM,0,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,CLB,246,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,LUT,1259,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,FF,386,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,DSP,3,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,BRAM,0,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,CLB,246,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,LUT,1259,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,FF,386,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,DSP,3,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,BRAM,0,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,CLB,246,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,LUT,1259,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,FF,386,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,DSP,3,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,BRAM,0,FF,386,catapult_fpga_latency
Throughput,435.35045711798,catapult,CLB,392,FF,502,catapult_fpga_latency
Throughput,435.35045711798,catapult,LUT,1911,FF,502,catapult_fpga_latency
Throughput,435.35045711798,catapult,FF,502,FF,502,catapult_fpga_latency
Throughput,435.35045711798,catapult,DSP,3,FF,502,catapult_fpga_latency
Throughput,435.35045711798,catapult,BRAM,0,FF,502,catapult_fpga_latency
Throughput,183.15018315018315,catapult,CLB,357,FF,502,catapult_fpga_latency
Throughput,183.15018315018315,catapult,LUT,1905,FF,502,catapult_fpga_latency
Throughput,183.15018315018315,catapult,FF,502,FF,502,catapult_fpga_latency
Throughput,183.15018315018315,catapult,DSP,3,FF,502,catapult_fpga_latency
Throughput,183.15018315018315,catapult,BRAM,0,FF,502,catapult_fpga_latency
Throughput,144.61315979754158,catapult,CLB,357,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,LUT,1813,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,FF,400,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,DSP,3,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,BRAM,0,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,CLB,357,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,LUT,1813,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,FF,400,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,DSP,3,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,BRAM,0,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,CLB,357,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,LUT,1813,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,FF,400,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,DSP,3,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,BRAM,0,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,CLB,357,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,LUT,1813,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,FF,400,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,DSP,3,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,BRAM,0,FF,400,catapult_fpga_latency
Throughput,685.8710562414266,catapult,CLB,163,FF,351,catapult_fpga_latency
Throughput,685.8710562414266,catapult,LUT,879,FF,351,catapult_fpga_latency
Throughput,685.8710562414266,catapult,FF,351,FF,351,catapult_fpga_latency
Throughput,685.8710562414266,catapult,DSP,1,FF,351,catapult_fpga_latency
Throughput,685.8710562414266,catapult,BRAM,0,FF,351,catapult_fpga_latency
Throughput,280.6623631770979,catapult,CLB,163,FF,351,catapult_fpga_latency
Throughput,280.6623631770979,catapult,LUT,879,FF,351,catapult_fpga_latency
Throughput,280.6623631770979,catapult,FF,351,FF,351,catapult_fpga_latency
Throughput,280.6623631770979,catapult,DSP,1,FF,351,catapult_fpga_latency
Throughput,280.6623631770979,catapult,BRAM,0,FF,351,catapult_fpga_latency
Throughput,151.8141794443601,catapult,CLB,192,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,LUT,1163,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,FF,389,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,DSP,2,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,BRAM,0,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,CLB,192,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,LUT,1163,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,FF,389,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,DSP,2,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,BRAM,0,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,CLB,192,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,LUT,1163,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,FF,389,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,DSP,2,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,BRAM,0,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,CLB,192,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,LUT,1163,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,FF,389,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,DSP,2,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,BRAM,0,FF,389,catapult_fpga_latency
Throughput,594.1770647653001,catapult,CLB,251,FF,343,catapult_fpga_latency
Throughput,594.1770647653001,catapult,LUT,1331,FF,343,catapult_fpga_latency
Throughput,594.1770647653001,catapult,FF,343,FF,343,catapult_fpga_latency
Throughput,594.1770647653001,catapult,DSP,1,FF,343,catapult_fpga_latency
Throughput,594.1770647653001,catapult,BRAM,0,FF,343,catapult_fpga_latency
Throughput,243.13153415998053,catapult,CLB,251,FF,343,catapult_fpga_latency
Throughput,243.13153415998053,catapult,LUT,1331,FF,343,catapult_fpga_latency
Throughput,243.13153415998053,catapult,FF,343,FF,343,catapult_fpga_latency
Throughput,243.13153415998053,catapult,DSP,1,FF,343,catapult_fpga_latency
Throughput,243.13153415998053,catapult,BRAM,0,FF,343,catapult_fpga_latency
Throughput,154.87068297971194,catapult,CLB,309,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,LUT,1670,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,FF,408,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,DSP,2,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,BRAM,0,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,CLB,309,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,LUT,1670,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,FF,408,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,DSP,2,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,BRAM,0,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,CLB,309,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,LUT,1670,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,FF,408,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,DSP,2,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,BRAM,0,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,CLB,309,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,LUT,1670,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,FF,408,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,DSP,2,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,BRAM,0,FF,408,catapult_fpga_latency
Throughput,613.1207847946046,catapult,CLB,390,FF,362,catapult_fpga_latency
Throughput,613.1207847946046,catapult,LUT,2086,FF,362,catapult_fpga_latency
Throughput,613.1207847946046,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,613.1207847946046,catapult,DSP,1,FF,362,catapult_fpga_latency
Throughput,613.1207847946046,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,250.8151492350138,catapult,CLB,390,FF,362,catapult_fpga_latency
Throughput,250.8151492350138,catapult,LUT,2086,FF,362,catapult_fpga_latency
Throughput,250.8151492350138,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,250.8151492350138,catapult,DSP,1,FF,362,catapult_fpga_latency
Throughput,250.8151492350138,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,152.57857796765333,catapult,CLB,457,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,LUT,2389,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,FF,423,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,DSP,2,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,BRAM,0,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,CLB,457,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,LUT,2389,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,FF,423,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,DSP,2,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,BRAM,0,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,CLB,457,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,LUT,2389,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,FF,423,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,DSP,2,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,BRAM,0,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,CLB,457,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,LUT,2389,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,FF,423,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,DSP,2,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,BRAM,0,FF,423,catapult_fpga_latency
Throughput,273.1494127287626,catapult,CLB,141,FF,466,catapult_fpga_latency
Throughput,273.1494127287626,catapult,LUT,709,FF,466,catapult_fpga_latency
Throughput,273.1494127287626,catapult,FF,466,FF,466,catapult_fpga_latency
Throughput,273.1494127287626,catapult,DSP,1,FF,466,catapult_fpga_latency
Throughput,273.1494127287626,catapult,BRAM,0,FF,466,catapult_fpga_latency
Throughput,148.720999405116,catapult,CLB,144,FF,466,catapult_fpga_latency
Throughput,148.720999405116,catapult,LUT,706,FF,466,catapult_fpga_latency
Throughput,148.720999405116,catapult,FF,466,FF,466,catapult_fpga_latency
Throughput,148.720999405116,catapult,DSP,1,FF,466,catapult_fpga_latency
Throughput,148.720999405116,catapult,BRAM,0,FF,466,catapult_fpga_latency
Throughput,137.53266400770184,catapult,CLB,115,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,LUT,622,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,FF,346,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,DSP,1,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,BRAM,0,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,CLB,115,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,LUT,622,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,FF,346,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,DSP,1,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,BRAM,0,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,CLB,115,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,LUT,622,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,FF,346,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,DSP,1,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,BRAM,0,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,CLB,115,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,LUT,622,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,FF,346,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,DSP,1,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,BRAM,0,FF,346,catapult_fpga_latency
Throughput,199.28258270227184,catapult,CLB,217,FF,475,catapult_fpga_latency
Throughput,199.28258270227184,catapult,LUT,999,FF,475,catapult_fpga_latency
Throughput,199.28258270227184,catapult,FF,475,FF,475,catapult_fpga_latency
Throughput,199.28258270227184,catapult,DSP,1,FF,475,catapult_fpga_latency
Throughput,199.28258270227184,catapult,BRAM,0,FF,475,catapult_fpga_latency
Throughput,112.59993244004053,catapult,CLB,205,FF,475,catapult_fpga_latency
Throughput,112.59993244004053,catapult,LUT,995,FF,475,catapult_fpga_latency
Throughput,112.59993244004053,catapult,FF,475,FF,475,catapult_fpga_latency
Throughput,112.59993244004053,catapult,DSP,1,FF,475,catapult_fpga_latency
Throughput,112.59993244004053,catapult,BRAM,0,FF,475,catapult_fpga_latency
Throughput,108.95619960775768,catapult,CLB,203,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,LUT,837,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,FF,353,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,DSP,1,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,BRAM,0,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,CLB,203,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,LUT,837,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,FF,353,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,DSP,1,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,BRAM,0,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,CLB,203,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,LUT,837,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,FF,353,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,DSP,1,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,BRAM,0,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,CLB,203,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,LUT,837,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,FF,353,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,DSP,1,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,BRAM,0,FF,353,catapult_fpga_latency
Throughput,204.41537203597713,catapult,CLB,335,FF,488,catapult_fpga_latency
Throughput,204.41537203597713,catapult,LUT,1452,FF,488,catapult_fpga_latency
Throughput,204.41537203597713,catapult,FF,488,FF,488,catapult_fpga_latency
Throughput,204.41537203597713,catapult,DSP,1,FF,488,catapult_fpga_latency
Throughput,204.41537203597713,catapult,BRAM,0,FF,488,catapult_fpga_latency
Throughput,113.77858686995107,catapult,CLB,329,FF,488,catapult_fpga_latency
Throughput,113.77858686995107,catapult,LUT,1449,FF,488,catapult_fpga_latency
Throughput,113.77858686995107,catapult,FF,488,FF,488,catapult_fpga_latency
Throughput,113.77858686995107,catapult,DSP,1,FF,488,catapult_fpga_latency
Throughput,113.77858686995107,catapult,BRAM,0,FF,488,catapult_fpga_latency
Throughput,92.37021984112322,catapult,CLB,288,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,LUT,1382,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,DSP,1,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,CLB,288,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,LUT,1382,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,DSP,1,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,CLB,288,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,LUT,1382,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,DSP,1,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,CLB,288,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,LUT,1382,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,DSP,1,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,406.66937779585203,catapult,CLB,153,FF,383,catapult_fpga_latency
Throughput,406.66937779585203,catapult,LUT,866,FF,383,catapult_fpga_latency
Throughput,406.66937779585203,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,406.66937779585203,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,406.66937779585203,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,155.27950310559004,catapult,CLB,153,FF,383,catapult_fpga_latency
Throughput,155.27950310559004,catapult,LUT,866,FF,383,catapult_fpga_latency
Throughput,155.27950310559004,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,155.27950310559004,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,155.27950310559004,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,CLB,132,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,LUT,756,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,CLB,132,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,LUT,756,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,CLB,132,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,LUT,756,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,CLB,132,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,LUT,756,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,382.11692777990066,catapult,CLB,258,FF,390,catapult_fpga_latency
Throughput,382.11692777990066,catapult,LUT,1208,FF,390,catapult_fpga_latency
Throughput,382.11692777990066,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,382.11692777990066,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,382.11692777990066,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,145.94279042615295,catapult,CLB,258,FF,390,catapult_fpga_latency
Throughput,145.94279042615295,catapult,LUT,1208,FF,390,catapult_fpga_latency
Throughput,145.94279042615295,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,145.94279042615295,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,145.94279042615295,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,CLB,228,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,LUT,1051,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,CLB,228,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,LUT,1051,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,CLB,228,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,LUT,1051,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,CLB,228,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,LUT,1051,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,307.9765937788728,catapult,CLB,327,FF,404,catapult_fpga_latency
Throughput,307.9765937788728,catapult,LUT,1662,FF,404,catapult_fpga_latency
Throughput,307.9765937788728,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,307.9765937788728,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,307.9765937788728,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,117.61938367442956,catapult,CLB,327,FF,404,catapult_fpga_latency
Throughput,117.61938367442956,catapult,LUT,1662,FF,404,catapult_fpga_latency
Throughput,117.61938367442956,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,117.61938367442956,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,117.61938367442956,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,CLB,316,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,LUT,1577,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,CLB,316,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,LUT,1577,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,CLB,316,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,LUT,1577,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,CLB,316,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,LUT,1577,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,518.9413596263622,catapult,CLB,180,FF,481,catapult_fpga_latency
Throughput,518.9413596263622,catapult,LUT,981,FF,481,catapult_fpga_latency
Throughput,518.9413596263622,catapult,FF,481,FF,481,catapult_fpga_latency
Throughput,518.9413596263622,catapult,DSP,3,FF,481,catapult_fpga_latency
Throughput,518.9413596263622,catapult,BRAM,0,FF,481,catapult_fpga_latency
Throughput,204.66639377814164,catapult,CLB,180,FF,481,catapult_fpga_latency
Throughput,204.66639377814164,catapult,LUT,981,FF,481,catapult_fpga_latency
Throughput,204.66639377814164,catapult,FF,481,FF,481,catapult_fpga_latency
Throughput,204.66639377814164,catapult,DSP,3,FF,481,catapult_fpga_latency
Throughput,204.66639377814164,catapult,BRAM,0,FF,481,catapult_fpga_latency
Throughput,171.14495978093444,catapult,CLB,157,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,LUT,851,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,FF,379,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,DSP,3,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,BRAM,0,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,CLB,157,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,LUT,851,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,FF,379,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,DSP,3,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,BRAM,0,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,CLB,157,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,LUT,851,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,FF,379,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,DSP,3,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,BRAM,0,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,CLB,157,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,LUT,851,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,FF,379,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,DSP,3,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,BRAM,0,FF,379,catapult_fpga_latency
Throughput,494.07114624505925,catapult,CLB,266,FF,489,catapult_fpga_latency
Throughput,494.07114624505925,catapult,LUT,1394,FF,489,catapult_fpga_latency
Throughput,494.07114624505925,catapult,FF,489,FF,489,catapult_fpga_latency
Throughput,494.07114624505925,catapult,DSP,3,FF,489,catapult_fpga_latency
Throughput,494.07114624505925,catapult,BRAM,0,FF,489,catapult_fpga_latency
Throughput,194.89378288832586,catapult,CLB,266,FF,489,catapult_fpga_latency
Throughput,194.89378288832586,catapult,LUT,1394,FF,489,catapult_fpga_latency
Throughput,194.89378288832586,catapult,FF,489,FF,489,catapult_fpga_latency
Throughput,194.89378288832586,catapult,DSP,3,FF,489,catapult_fpga_latency
Throughput,194.89378288832586,catapult,BRAM,0,FF,489,catapult_fpga_latency
Throughput,151.03458692040476,catapult,CLB,246,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,LUT,1259,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,FF,386,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,DSP,3,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,BRAM,0,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,CLB,246,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,LUT,1259,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,FF,386,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,DSP,3,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,BRAM,0,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,CLB,246,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,LUT,1259,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,FF,386,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,DSP,3,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,BRAM,0,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,CLB,246,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,LUT,1259,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,FF,386,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,DSP,3,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,BRAM,0,FF,386,catapult_fpga_latency
Throughput,435.35045711798,catapult,CLB,392,FF,502,catapult_fpga_latency
Throughput,435.35045711798,catapult,LUT,1911,FF,502,catapult_fpga_latency
Throughput,435.35045711798,catapult,FF,502,FF,502,catapult_fpga_latency
Throughput,435.35045711798,catapult,DSP,3,FF,502,catapult_fpga_latency
Throughput,435.35045711798,catapult,BRAM,0,FF,502,catapult_fpga_latency
Throughput,183.15018315018315,catapult,CLB,357,FF,502,catapult_fpga_latency
Throughput,183.15018315018315,catapult,LUT,1905,FF,502,catapult_fpga_latency
Throughput,183.15018315018315,catapult,FF,502,FF,502,catapult_fpga_latency
Throughput,183.15018315018315,catapult,DSP,3,FF,502,catapult_fpga_latency
Throughput,183.15018315018315,catapult,BRAM,0,FF,502,catapult_fpga_latency
Throughput,144.61315979754158,catapult,CLB,357,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,LUT,1813,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,FF,400,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,DSP,3,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,BRAM,0,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,CLB,357,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,LUT,1813,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,FF,400,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,DSP,3,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,BRAM,0,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,CLB,357,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,LUT,1813,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,FF,400,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,DSP,3,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,BRAM,0,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,CLB,357,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,LUT,1813,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,FF,400,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,DSP,3,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,BRAM,0,FF,400,catapult_fpga_latency
Throughput,685.8710562414266,catapult,CLB,163,FF,351,catapult_fpga_latency
Throughput,685.8710562414266,catapult,LUT,879,FF,351,catapult_fpga_latency
Throughput,685.8710562414266,catapult,FF,351,FF,351,catapult_fpga_latency
Throughput,685.8710562414266,catapult,DSP,1,FF,351,catapult_fpga_latency
Throughput,685.8710562414266,catapult,BRAM,0,FF,351,catapult_fpga_latency
Throughput,280.6623631770979,catapult,CLB,163,FF,351,catapult_fpga_latency
Throughput,280.6623631770979,catapult,LUT,879,FF,351,catapult_fpga_latency
Throughput,280.6623631770979,catapult,FF,351,FF,351,catapult_fpga_latency
Throughput,280.6623631770979,catapult,DSP,1,FF,351,catapult_fpga_latency
Throughput,280.6623631770979,catapult,BRAM,0,FF,351,catapult_fpga_latency
Throughput,151.8141794443601,catapult,CLB,192,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,LUT,1163,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,FF,389,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,DSP,2,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,BRAM,0,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,CLB,192,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,LUT,1163,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,FF,389,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,DSP,2,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,BRAM,0,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,CLB,192,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,LUT,1163,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,FF,389,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,DSP,2,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,BRAM,0,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,CLB,192,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,LUT,1163,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,FF,389,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,DSP,2,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,BRAM,0,FF,389,catapult_fpga_latency
Throughput,594.1770647653001,catapult,CLB,251,FF,343,catapult_fpga_latency
Throughput,594.1770647653001,catapult,LUT,1331,FF,343,catapult_fpga_latency
Throughput,594.1770647653001,catapult,FF,343,FF,343,catapult_fpga_latency
Throughput,594.1770647653001,catapult,DSP,1,FF,343,catapult_fpga_latency
Throughput,594.1770647653001,catapult,BRAM,0,FF,343,catapult_fpga_latency
Throughput,243.13153415998053,catapult,CLB,251,FF,343,catapult_fpga_latency
Throughput,243.13153415998053,catapult,LUT,1331,FF,343,catapult_fpga_latency
Throughput,243.13153415998053,catapult,FF,343,FF,343,catapult_fpga_latency
Throughput,243.13153415998053,catapult,DSP,1,FF,343,catapult_fpga_latency
Throughput,243.13153415998053,catapult,BRAM,0,FF,343,catapult_fpga_latency
Throughput,154.87068297971194,catapult,CLB,309,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,LUT,1670,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,FF,408,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,DSP,2,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,BRAM,0,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,CLB,309,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,LUT,1670,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,FF,408,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,DSP,2,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,BRAM,0,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,CLB,309,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,LUT,1670,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,FF,408,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,DSP,2,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,BRAM,0,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,CLB,309,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,LUT,1670,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,FF,408,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,DSP,2,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,BRAM,0,FF,408,catapult_fpga_latency
Throughput,613.1207847946046,catapult,CLB,390,FF,362,catapult_fpga_latency
Throughput,613.1207847946046,catapult,LUT,2086,FF,362,catapult_fpga_latency
Throughput,613.1207847946046,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,613.1207847946046,catapult,DSP,1,FF,362,catapult_fpga_latency
Throughput,613.1207847946046,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,250.8151492350138,catapult,CLB,390,FF,362,catapult_fpga_latency
Throughput,250.8151492350138,catapult,LUT,2086,FF,362,catapult_fpga_latency
Throughput,250.8151492350138,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,250.8151492350138,catapult,DSP,1,FF,362,catapult_fpga_latency
Throughput,250.8151492350138,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,152.57857796765333,catapult,CLB,457,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,LUT,2389,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,FF,423,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,DSP,2,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,BRAM,0,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,CLB,457,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,LUT,2389,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,FF,423,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,DSP,2,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,BRAM,0,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,CLB,457,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,LUT,2389,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,FF,423,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,DSP,2,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,BRAM,0,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,CLB,457,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,LUT,2389,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,FF,423,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,DSP,2,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,BRAM,0,FF,423,catapult_fpga_latency
Throughput,273.1494127287626,catapult,CLB,141,FF,466,catapult_fpga_latency
Throughput,273.1494127287626,catapult,LUT,709,FF,466,catapult_fpga_latency
Throughput,273.1494127287626,catapult,FF,466,FF,466,catapult_fpga_latency
Throughput,273.1494127287626,catapult,DSP,1,FF,466,catapult_fpga_latency
Throughput,273.1494127287626,catapult,BRAM,0,FF,466,catapult_fpga_latency
Throughput,148.720999405116,catapult,CLB,144,FF,466,catapult_fpga_latency
Throughput,148.720999405116,catapult,LUT,706,FF,466,catapult_fpga_latency
Throughput,148.720999405116,catapult,FF,466,FF,466,catapult_fpga_latency
Throughput,148.720999405116,catapult,DSP,1,FF,466,catapult_fpga_latency
Throughput,148.720999405116,catapult,BRAM,0,FF,466,catapult_fpga_latency
Throughput,137.53266400770184,catapult,CLB,115,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,LUT,622,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,FF,346,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,DSP,1,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,BRAM,0,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,CLB,115,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,LUT,622,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,FF,346,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,DSP,1,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,BRAM,0,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,CLB,115,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,LUT,622,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,FF,346,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,DSP,1,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,BRAM,0,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,CLB,115,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,LUT,622,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,FF,346,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,DSP,1,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,BRAM,0,FF,346,catapult_fpga_latency
Throughput,199.28258270227184,catapult,CLB,217,FF,475,catapult_fpga_latency
Throughput,199.28258270227184,catapult,LUT,999,FF,475,catapult_fpga_latency
Throughput,199.28258270227184,catapult,FF,475,FF,475,catapult_fpga_latency
Throughput,199.28258270227184,catapult,DSP,1,FF,475,catapult_fpga_latency
Throughput,199.28258270227184,catapult,BRAM,0,FF,475,catapult_fpga_latency
Throughput,112.59993244004053,catapult,CLB,205,FF,475,catapult_fpga_latency
Throughput,112.59993244004053,catapult,LUT,995,FF,475,catapult_fpga_latency
Throughput,112.59993244004053,catapult,FF,475,FF,475,catapult_fpga_latency
Throughput,112.59993244004053,catapult,DSP,1,FF,475,catapult_fpga_latency
Throughput,112.59993244004053,catapult,BRAM,0,FF,475,catapult_fpga_latency
Throughput,108.95619960775768,catapult,CLB,203,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,LUT,837,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,FF,353,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,DSP,1,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,BRAM,0,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,CLB,203,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,LUT,837,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,FF,353,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,DSP,1,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,BRAM,0,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,CLB,203,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,LUT,837,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,FF,353,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,DSP,1,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,BRAM,0,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,CLB,203,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,LUT,837,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,FF,353,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,DSP,1,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,BRAM,0,FF,353,catapult_fpga_latency
Throughput,201.49103364900262,catapult,CLB,334,FF,488,catapult_fpga_latency
Throughput,201.49103364900262,catapult,LUT,1452,FF,488,catapult_fpga_latency
Throughput,201.49103364900262,catapult,FF,488,FF,488,catapult_fpga_latency
Throughput,201.49103364900262,catapult,DSP,1,FF,488,catapult_fpga_latency
Throughput,201.49103364900262,catapult,BRAM,0,FF,488,catapult_fpga_latency
Throughput,113.77858686995107,catapult,CLB,329,FF,488,catapult_fpga_latency
Throughput,113.77858686995107,catapult,LUT,1449,FF,488,catapult_fpga_latency
Throughput,113.77858686995107,catapult,FF,488,FF,488,catapult_fpga_latency
Throughput,113.77858686995107,catapult,DSP,1,FF,488,catapult_fpga_latency
Throughput,113.77858686995107,catapult,BRAM,0,FF,488,catapult_fpga_latency
Throughput,92.37021984112322,catapult,CLB,288,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,LUT,1382,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,DSP,1,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,CLB,288,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,LUT,1382,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,DSP,1,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,CLB,288,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,LUT,1382,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,DSP,1,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,CLB,288,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,LUT,1382,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,DSP,1,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,406.66937779585203,catapult,CLB,153,FF,383,catapult_fpga_latency
Throughput,406.66937779585203,catapult,LUT,866,FF,383,catapult_fpga_latency
Throughput,406.66937779585203,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,406.66937779585203,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,406.66937779585203,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,155.27950310559004,catapult,CLB,153,FF,383,catapult_fpga_latency
Throughput,155.27950310559004,catapult,LUT,866,FF,383,catapult_fpga_latency
Throughput,155.27950310559004,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,155.27950310559004,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,155.27950310559004,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,CLB,132,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,LUT,756,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,CLB,132,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,LUT,756,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,CLB,132,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,LUT,756,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,CLB,132,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,LUT,756,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,382.11692777990066,catapult,CLB,258,FF,390,catapult_fpga_latency
Throughput,382.11692777990066,catapult,LUT,1208,FF,390,catapult_fpga_latency
Throughput,382.11692777990066,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,382.11692777990066,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,382.11692777990066,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,145.94279042615295,catapult,CLB,258,FF,390,catapult_fpga_latency
Throughput,145.94279042615295,catapult,LUT,1208,FF,390,catapult_fpga_latency
Throughput,145.94279042615295,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,145.94279042615295,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,145.94279042615295,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,CLB,228,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,LUT,1051,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,CLB,228,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,LUT,1051,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,CLB,228,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,LUT,1051,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,CLB,228,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,LUT,1051,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,307.9765937788728,catapult,CLB,327,FF,404,catapult_fpga_latency
Throughput,307.9765937788728,catapult,LUT,1662,FF,404,catapult_fpga_latency
Throughput,307.9765937788728,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,307.9765937788728,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,307.9765937788728,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,117.61938367442956,catapult,CLB,327,FF,404,catapult_fpga_latency
Throughput,117.61938367442956,catapult,LUT,1662,FF,404,catapult_fpga_latency
Throughput,117.61938367442956,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,117.61938367442956,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,117.61938367442956,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,CLB,316,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,LUT,1577,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,CLB,316,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,LUT,1577,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,CLB,316,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,LUT,1577,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,CLB,316,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,LUT,1577,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,518.9413596263622,catapult,CLB,180,FF,481,catapult_fpga_latency
Throughput,518.9413596263622,catapult,LUT,981,FF,481,catapult_fpga_latency
Throughput,518.9413596263622,catapult,FF,481,FF,481,catapult_fpga_latency
Throughput,518.9413596263622,catapult,DSP,3,FF,481,catapult_fpga_latency
Throughput,518.9413596263622,catapult,BRAM,0,FF,481,catapult_fpga_latency
Throughput,204.66639377814164,catapult,CLB,180,FF,481,catapult_fpga_latency
Throughput,204.66639377814164,catapult,LUT,981,FF,481,catapult_fpga_latency
Throughput,204.66639377814164,catapult,FF,481,FF,481,catapult_fpga_latency
Throughput,204.66639377814164,catapult,DSP,3,FF,481,catapult_fpga_latency
Throughput,204.66639377814164,catapult,BRAM,0,FF,481,catapult_fpga_latency
Throughput,171.14495978093444,catapult,CLB,157,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,LUT,851,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,FF,379,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,DSP,3,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,BRAM,0,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,CLB,157,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,LUT,851,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,FF,379,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,DSP,3,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,BRAM,0,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,CLB,157,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,LUT,851,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,FF,379,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,DSP,3,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,BRAM,0,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,CLB,157,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,LUT,851,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,FF,379,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,DSP,3,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,BRAM,0,FF,379,catapult_fpga_latency
Throughput,494.07114624505925,catapult,CLB,266,FF,489,catapult_fpga_latency
Throughput,494.07114624505925,catapult,LUT,1394,FF,489,catapult_fpga_latency
Throughput,494.07114624505925,catapult,FF,489,FF,489,catapult_fpga_latency
Throughput,494.07114624505925,catapult,DSP,3,FF,489,catapult_fpga_latency
Throughput,494.07114624505925,catapult,BRAM,0,FF,489,catapult_fpga_latency
Throughput,194.89378288832586,catapult,CLB,266,FF,489,catapult_fpga_latency
Throughput,194.89378288832586,catapult,LUT,1394,FF,489,catapult_fpga_latency
Throughput,194.89378288832586,catapult,FF,489,FF,489,catapult_fpga_latency
Throughput,194.89378288832586,catapult,DSP,3,FF,489,catapult_fpga_latency
Throughput,194.89378288832586,catapult,BRAM,0,FF,489,catapult_fpga_latency
Throughput,151.03458692040476,catapult,CLB,246,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,LUT,1259,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,FF,386,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,DSP,3,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,BRAM,0,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,CLB,246,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,LUT,1259,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,FF,386,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,DSP,3,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,BRAM,0,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,CLB,246,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,LUT,1259,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,FF,386,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,DSP,3,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,BRAM,0,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,CLB,246,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,LUT,1259,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,FF,386,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,DSP,3,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,BRAM,0,FF,386,catapult_fpga_latency
Throughput,435.35045711798,catapult,CLB,392,FF,502,catapult_fpga_latency
Throughput,435.35045711798,catapult,LUT,1911,FF,502,catapult_fpga_latency
Throughput,435.35045711798,catapult,FF,502,FF,502,catapult_fpga_latency
Throughput,435.35045711798,catapult,DSP,3,FF,502,catapult_fpga_latency
Throughput,435.35045711798,catapult,BRAM,0,FF,502,catapult_fpga_latency
Throughput,183.15018315018315,catapult,CLB,357,FF,502,catapult_fpga_latency
Throughput,183.15018315018315,catapult,LUT,1905,FF,502,catapult_fpga_latency
Throughput,183.15018315018315,catapult,FF,502,FF,502,catapult_fpga_latency
Throughput,183.15018315018315,catapult,DSP,3,FF,502,catapult_fpga_latency
Throughput,183.15018315018315,catapult,BRAM,0,FF,502,catapult_fpga_latency
Throughput,144.61315979754158,catapult,CLB,357,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,LUT,1813,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,FF,400,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,DSP,3,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,BRAM,0,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,CLB,357,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,LUT,1813,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,FF,400,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,DSP,3,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,BRAM,0,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,CLB,357,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,LUT,1813,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,FF,400,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,DSP,3,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,BRAM,0,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,CLB,357,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,LUT,1813,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,FF,400,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,DSP,3,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,BRAM,0,FF,400,catapult_fpga_latency
Throughput,685.8710562414266,catapult,CLB,163,FF,351,catapult_fpga_latency
Throughput,685.8710562414266,catapult,LUT,879,FF,351,catapult_fpga_latency
Throughput,685.8710562414266,catapult,FF,351,FF,351,catapult_fpga_latency
Throughput,685.8710562414266,catapult,DSP,1,FF,351,catapult_fpga_latency
Throughput,685.8710562414266,catapult,BRAM,0,FF,351,catapult_fpga_latency
Throughput,280.6623631770979,catapult,CLB,163,FF,351,catapult_fpga_latency
Throughput,280.6623631770979,catapult,LUT,879,FF,351,catapult_fpga_latency
Throughput,280.6623631770979,catapult,FF,351,FF,351,catapult_fpga_latency
Throughput,280.6623631770979,catapult,DSP,1,FF,351,catapult_fpga_latency
Throughput,280.6623631770979,catapult,BRAM,0,FF,351,catapult_fpga_latency
Throughput,151.8141794443601,catapult,CLB,192,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,LUT,1163,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,FF,389,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,DSP,2,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,BRAM,0,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,CLB,192,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,LUT,1163,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,FF,389,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,DSP,2,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,BRAM,0,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,CLB,192,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,LUT,1163,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,FF,389,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,DSP,2,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,BRAM,0,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,CLB,192,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,LUT,1163,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,FF,389,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,DSP,2,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,BRAM,0,FF,389,catapult_fpga_latency
Throughput,594.1770647653001,catapult,CLB,251,FF,343,catapult_fpga_latency
Throughput,594.1770647653001,catapult,LUT,1331,FF,343,catapult_fpga_latency
Throughput,594.1770647653001,catapult,FF,343,FF,343,catapult_fpga_latency
Throughput,594.1770647653001,catapult,DSP,1,FF,343,catapult_fpga_latency
Throughput,594.1770647653001,catapult,BRAM,0,FF,343,catapult_fpga_latency
Throughput,243.13153415998053,catapult,CLB,251,FF,343,catapult_fpga_latency
Throughput,243.13153415998053,catapult,LUT,1331,FF,343,catapult_fpga_latency
Throughput,243.13153415998053,catapult,FF,343,FF,343,catapult_fpga_latency
Throughput,243.13153415998053,catapult,DSP,1,FF,343,catapult_fpga_latency
Throughput,243.13153415998053,catapult,BRAM,0,FF,343,catapult_fpga_latency
Throughput,154.87068297971194,catapult,CLB,309,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,LUT,1670,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,FF,408,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,DSP,2,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,BRAM,0,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,CLB,309,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,LUT,1670,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,FF,408,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,DSP,2,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,BRAM,0,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,CLB,309,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,LUT,1670,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,FF,408,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,DSP,2,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,BRAM,0,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,CLB,309,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,LUT,1670,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,FF,408,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,DSP,2,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,BRAM,0,FF,408,catapult_fpga_latency
Throughput,613.1207847946046,catapult,CLB,390,FF,362,catapult_fpga_latency
Throughput,613.1207847946046,catapult,LUT,2086,FF,362,catapult_fpga_latency
Throughput,613.1207847946046,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,613.1207847946046,catapult,DSP,1,FF,362,catapult_fpga_latency
Throughput,613.1207847946046,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,250.8151492350138,catapult,CLB,390,FF,362,catapult_fpga_latency
Throughput,250.8151492350138,catapult,LUT,2086,FF,362,catapult_fpga_latency
Throughput,250.8151492350138,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,250.8151492350138,catapult,DSP,1,FF,362,catapult_fpga_latency
Throughput,250.8151492350138,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,152.57857796765333,catapult,CLB,457,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,LUT,2389,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,FF,423,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,DSP,2,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,BRAM,0,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,CLB,457,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,LUT,2389,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,FF,423,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,DSP,2,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,BRAM,0,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,CLB,457,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,LUT,2389,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,FF,423,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,DSP,2,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,BRAM,0,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,CLB,457,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,LUT,2389,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,FF,423,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,DSP,2,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,BRAM,0,FF,423,catapult_fpga_latency
Throughput,273.1494127287626,catapult,CLB,141,FF,466,catapult_fpga_latency
Throughput,273.1494127287626,catapult,LUT,709,FF,466,catapult_fpga_latency
Throughput,273.1494127287626,catapult,FF,466,FF,466,catapult_fpga_latency
Throughput,273.1494127287626,catapult,DSP,1,FF,466,catapult_fpga_latency
Throughput,273.1494127287626,catapult,BRAM,0,FF,466,catapult_fpga_latency
Throughput,148.720999405116,catapult,CLB,144,FF,466,catapult_fpga_latency
Throughput,148.720999405116,catapult,LUT,706,FF,466,catapult_fpga_latency
Throughput,148.720999405116,catapult,FF,466,FF,466,catapult_fpga_latency
Throughput,148.720999405116,catapult,DSP,1,FF,466,catapult_fpga_latency
Throughput,148.720999405116,catapult,BRAM,0,FF,466,catapult_fpga_latency
Throughput,137.53266400770184,catapult,CLB,115,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,LUT,622,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,FF,346,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,DSP,1,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,BRAM,0,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,CLB,115,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,LUT,622,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,FF,346,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,DSP,1,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,BRAM,0,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,CLB,115,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,LUT,622,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,FF,346,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,DSP,1,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,BRAM,0,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,CLB,115,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,LUT,622,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,FF,346,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,DSP,1,FF,346,catapult_fpga_latency
Throughput,137.53266400770184,catapult,BRAM,0,FF,346,catapult_fpga_latency
Throughput,199.28258270227184,catapult,CLB,217,FF,475,catapult_fpga_latency
Throughput,199.28258270227184,catapult,LUT,999,FF,475,catapult_fpga_latency
Throughput,199.28258270227184,catapult,FF,475,FF,475,catapult_fpga_latency
Throughput,199.28258270227184,catapult,DSP,1,FF,475,catapult_fpga_latency
Throughput,199.28258270227184,catapult,BRAM,0,FF,475,catapult_fpga_latency
Throughput,112.59993244004053,catapult,CLB,205,FF,475,catapult_fpga_latency
Throughput,112.59993244004053,catapult,LUT,995,FF,475,catapult_fpga_latency
Throughput,112.59993244004053,catapult,FF,475,FF,475,catapult_fpga_latency
Throughput,112.59993244004053,catapult,DSP,1,FF,475,catapult_fpga_latency
Throughput,112.59993244004053,catapult,BRAM,0,FF,475,catapult_fpga_latency
Throughput,108.95619960775768,catapult,CLB,203,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,LUT,837,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,FF,353,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,DSP,1,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,BRAM,0,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,CLB,203,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,LUT,837,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,FF,353,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,DSP,1,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,BRAM,0,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,CLB,203,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,LUT,837,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,FF,353,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,DSP,1,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,BRAM,0,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,CLB,203,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,LUT,837,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,FF,353,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,DSP,1,FF,353,catapult_fpga_latency
Throughput,108.95619960775768,catapult,BRAM,0,FF,353,catapult_fpga_latency
Throughput,201.49103364900262,catapult,CLB,334,FF,488,catapult_fpga_latency
Throughput,201.49103364900262,catapult,LUT,1452,FF,488,catapult_fpga_latency
Throughput,201.49103364900262,catapult,FF,488,FF,488,catapult_fpga_latency
Throughput,201.49103364900262,catapult,DSP,1,FF,488,catapult_fpga_latency
Throughput,201.49103364900262,catapult,BRAM,0,FF,488,catapult_fpga_latency
Throughput,113.77858686995107,catapult,CLB,329,FF,488,catapult_fpga_latency
Throughput,113.77858686995107,catapult,LUT,1449,FF,488,catapult_fpga_latency
Throughput,113.77858686995107,catapult,FF,488,FF,488,catapult_fpga_latency
Throughput,113.77858686995107,catapult,DSP,1,FF,488,catapult_fpga_latency
Throughput,113.77858686995107,catapult,BRAM,0,FF,488,catapult_fpga_latency
Throughput,92.37021984112322,catapult,CLB,288,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,LUT,1382,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,DSP,1,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,CLB,288,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,LUT,1382,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,DSP,1,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,CLB,288,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,LUT,1382,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,DSP,1,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,CLB,288,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,LUT,1382,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,DSP,1,FF,368,catapult_fpga_latency
Throughput,92.37021984112322,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,406.66937779585203,catapult,CLB,153,FF,383,catapult_fpga_latency
Throughput,406.66937779585203,catapult,LUT,866,FF,383,catapult_fpga_latency
Throughput,406.66937779585203,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,406.66937779585203,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,406.66937779585203,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,155.27950310559004,catapult,CLB,153,FF,383,catapult_fpga_latency
Throughput,155.27950310559004,catapult,LUT,866,FF,383,catapult_fpga_latency
Throughput,155.27950310559004,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,155.27950310559004,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,155.27950310559004,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,CLB,132,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,LUT,756,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,CLB,132,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,LUT,756,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,CLB,132,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,LUT,756,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,CLB,132,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,LUT,756,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,153.18627450980392,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,382.11692777990066,catapult,CLB,258,FF,390,catapult_fpga_latency
Throughput,382.11692777990066,catapult,LUT,1208,FF,390,catapult_fpga_latency
Throughput,382.11692777990066,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,382.11692777990066,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,382.11692777990066,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,145.94279042615295,catapult,CLB,258,FF,390,catapult_fpga_latency
Throughput,145.94279042615295,catapult,LUT,1208,FF,390,catapult_fpga_latency
Throughput,145.94279042615295,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,145.94279042615295,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,145.94279042615295,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,CLB,228,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,LUT,1051,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,CLB,228,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,LUT,1051,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,CLB,228,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,LUT,1051,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,CLB,228,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,LUT,1051,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,143.63688595231255,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,307.9765937788728,catapult,CLB,327,FF,404,catapult_fpga_latency
Throughput,307.9765937788728,catapult,LUT,1662,FF,404,catapult_fpga_latency
Throughput,307.9765937788728,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,307.9765937788728,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,307.9765937788728,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,117.61938367442956,catapult,CLB,327,FF,404,catapult_fpga_latency
Throughput,117.61938367442956,catapult,LUT,1662,FF,404,catapult_fpga_latency
Throughput,117.61938367442956,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,117.61938367442956,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,117.61938367442956,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,CLB,316,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,LUT,1577,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,CLB,316,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,LUT,1577,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,CLB,316,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,LUT,1577,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,CLB,316,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,LUT,1577,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,139.33398355858995,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,518.9413596263622,catapult,CLB,180,FF,481,catapult_fpga_latency
Throughput,518.9413596263622,catapult,LUT,981,FF,481,catapult_fpga_latency
Throughput,518.9413596263622,catapult,FF,481,FF,481,catapult_fpga_latency
Throughput,518.9413596263622,catapult,DSP,3,FF,481,catapult_fpga_latency
Throughput,518.9413596263622,catapult,BRAM,0,FF,481,catapult_fpga_latency
Throughput,204.66639377814164,catapult,CLB,180,FF,481,catapult_fpga_latency
Throughput,204.66639377814164,catapult,LUT,981,FF,481,catapult_fpga_latency
Throughput,204.66639377814164,catapult,FF,481,FF,481,catapult_fpga_latency
Throughput,204.66639377814164,catapult,DSP,3,FF,481,catapult_fpga_latency
Throughput,204.66639377814164,catapult,BRAM,0,FF,481,catapult_fpga_latency
Throughput,171.14495978093444,catapult,CLB,157,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,LUT,851,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,FF,379,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,DSP,3,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,BRAM,0,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,CLB,157,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,LUT,851,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,FF,379,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,DSP,3,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,BRAM,0,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,CLB,157,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,LUT,851,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,FF,379,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,DSP,3,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,BRAM,0,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,CLB,157,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,LUT,851,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,FF,379,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,DSP,3,FF,379,catapult_fpga_latency
Throughput,171.14495978093444,catapult,BRAM,0,FF,379,catapult_fpga_latency
Throughput,494.07114624505925,catapult,CLB,266,FF,489,catapult_fpga_latency
Throughput,494.07114624505925,catapult,LUT,1394,FF,489,catapult_fpga_latency
Throughput,494.07114624505925,catapult,FF,489,FF,489,catapult_fpga_latency
Throughput,494.07114624505925,catapult,DSP,3,FF,489,catapult_fpga_latency
Throughput,494.07114624505925,catapult,BRAM,0,FF,489,catapult_fpga_latency
Throughput,194.89378288832586,catapult,CLB,266,FF,489,catapult_fpga_latency
Throughput,194.89378288832586,catapult,LUT,1394,FF,489,catapult_fpga_latency
Throughput,194.89378288832586,catapult,FF,489,FF,489,catapult_fpga_latency
Throughput,194.89378288832586,catapult,DSP,3,FF,489,catapult_fpga_latency
Throughput,194.89378288832586,catapult,BRAM,0,FF,489,catapult_fpga_latency
Throughput,151.03458692040476,catapult,CLB,246,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,LUT,1259,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,FF,386,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,DSP,3,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,BRAM,0,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,CLB,246,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,LUT,1259,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,FF,386,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,DSP,3,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,BRAM,0,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,CLB,246,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,LUT,1259,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,FF,386,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,DSP,3,FF,386,catapult_fpga_latency
Throughput,151.03458692040476,catapult,BRAM,0,FF,386,catapult_fpga_latency
Throughput,152.0450053215752,catapult,CLB,242,FF,386,catapult_fpga_latency
Throughput,152.0450053215752,catapult,LUT,1260,FF,386,catapult_fpga_latency
Throughput,152.0450053215752,catapult,FF,386,FF,386,catapult_fpga_latency
Throughput,152.0450053215752,catapult,DSP,3,FF,386,catapult_fpga_latency
Throughput,152.0450053215752,catapult,BRAM,0,FF,386,catapult_fpga_latency
Throughput,435.35045711798,catapult,CLB,392,FF,502,catapult_fpga_latency
Throughput,435.35045711798,catapult,LUT,1911,FF,502,catapult_fpga_latency
Throughput,435.35045711798,catapult,FF,502,FF,502,catapult_fpga_latency
Throughput,435.35045711798,catapult,DSP,3,FF,502,catapult_fpga_latency
Throughput,435.35045711798,catapult,BRAM,0,FF,502,catapult_fpga_latency
Throughput,183.15018315018315,catapult,CLB,357,FF,502,catapult_fpga_latency
Throughput,183.15018315018315,catapult,LUT,1905,FF,502,catapult_fpga_latency
Throughput,183.15018315018315,catapult,FF,502,FF,502,catapult_fpga_latency
Throughput,183.15018315018315,catapult,DSP,3,FF,502,catapult_fpga_latency
Throughput,183.15018315018315,catapult,BRAM,0,FF,502,catapult_fpga_latency
Throughput,144.61315979754158,catapult,CLB,357,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,LUT,1813,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,FF,400,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,DSP,3,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,BRAM,0,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,CLB,357,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,LUT,1813,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,FF,400,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,DSP,3,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,BRAM,0,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,CLB,357,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,LUT,1813,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,FF,400,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,DSP,3,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,BRAM,0,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,CLB,357,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,LUT,1813,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,FF,400,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,DSP,3,FF,400,catapult_fpga_latency
Throughput,144.61315979754158,catapult,BRAM,0,FF,400,catapult_fpga_latency
Throughput,685.8710562414266,catapult,CLB,163,FF,351,catapult_fpga_latency
Throughput,685.8710562414266,catapult,LUT,879,FF,351,catapult_fpga_latency
Throughput,685.8710562414266,catapult,FF,351,FF,351,catapult_fpga_latency
Throughput,685.8710562414266,catapult,DSP,1,FF,351,catapult_fpga_latency
Throughput,685.8710562414266,catapult,BRAM,0,FF,351,catapult_fpga_latency
Throughput,280.6623631770979,catapult,CLB,163,FF,351,catapult_fpga_latency
Throughput,280.6623631770979,catapult,LUT,879,FF,351,catapult_fpga_latency
Throughput,280.6623631770979,catapult,FF,351,FF,351,catapult_fpga_latency
Throughput,280.6623631770979,catapult,DSP,1,FF,351,catapult_fpga_latency
Throughput,280.6623631770979,catapult,BRAM,0,FF,351,catapult_fpga_latency
Throughput,151.8141794443601,catapult,CLB,192,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,LUT,1163,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,FF,389,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,DSP,2,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,BRAM,0,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,CLB,192,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,LUT,1163,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,FF,389,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,DSP,2,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,BRAM,0,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,CLB,192,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,LUT,1163,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,FF,389,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,DSP,2,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,BRAM,0,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,CLB,192,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,LUT,1163,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,FF,389,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,DSP,2,FF,389,catapult_fpga_latency
Throughput,151.8141794443601,catapult,BRAM,0,FF,389,catapult_fpga_latency
Throughput,594.1770647653001,catapult,CLB,251,FF,343,catapult_fpga_latency
Throughput,594.1770647653001,catapult,LUT,1331,FF,343,catapult_fpga_latency
Throughput,594.1770647653001,catapult,FF,343,FF,343,catapult_fpga_latency
Throughput,594.1770647653001,catapult,DSP,1,FF,343,catapult_fpga_latency
Throughput,594.1770647653001,catapult,BRAM,0,FF,343,catapult_fpga_latency
Throughput,243.13153415998053,catapult,CLB,251,FF,343,catapult_fpga_latency
Throughput,243.13153415998053,catapult,LUT,1331,FF,343,catapult_fpga_latency
Throughput,243.13153415998053,catapult,FF,343,FF,343,catapult_fpga_latency
Throughput,243.13153415998053,catapult,DSP,1,FF,343,catapult_fpga_latency
Throughput,243.13153415998053,catapult,BRAM,0,FF,343,catapult_fpga_latency
Throughput,154.87068297971194,catapult,CLB,309,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,LUT,1670,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,FF,408,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,DSP,2,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,BRAM,0,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,CLB,309,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,LUT,1670,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,FF,408,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,DSP,2,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,BRAM,0,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,CLB,309,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,LUT,1670,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,FF,408,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,DSP,2,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,BRAM,0,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,CLB,309,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,LUT,1670,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,FF,408,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,DSP,2,FF,408,catapult_fpga_latency
Throughput,154.87068297971194,catapult,BRAM,0,FF,408,catapult_fpga_latency
Throughput,613.1207847946046,catapult,CLB,390,FF,362,catapult_fpga_latency
Throughput,613.1207847946046,catapult,LUT,2086,FF,362,catapult_fpga_latency
Throughput,613.1207847946046,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,613.1207847946046,catapult,DSP,1,FF,362,catapult_fpga_latency
Throughput,613.1207847946046,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,250.8151492350138,catapult,CLB,390,FF,362,catapult_fpga_latency
Throughput,250.8151492350138,catapult,LUT,2086,FF,362,catapult_fpga_latency
Throughput,250.8151492350138,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,250.8151492350138,catapult,DSP,1,FF,362,catapult_fpga_latency
Throughput,250.8151492350138,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,152.57857796765333,catapult,CLB,457,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,LUT,2389,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,FF,423,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,DSP,2,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,BRAM,0,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,CLB,457,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,LUT,2389,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,FF,423,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,DSP,2,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,BRAM,0,FF,423,catapult_fpga_latency
Throughput,149.58863126402395,catapult,CLB,460,FF,423,catapult_fpga_latency
Throughput,149.58863126402395,catapult,LUT,2389,FF,423,catapult_fpga_latency
Throughput,149.58863126402395,catapult,FF,423,FF,423,catapult_fpga_latency
Throughput,149.58863126402395,catapult,DSP,2,FF,423,catapult_fpga_latency
Throughput,149.58863126402395,catapult,BRAM,0,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,CLB,457,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,LUT,2389,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,FF,423,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,DSP,2,FF,423,catapult_fpga_latency
Throughput,152.57857796765333,catapult,BRAM,0,FF,423,catapult_fpga_latency
