<html>

<head>
<meta http-equiv="Content-Language" content="en-us">
<meta http-equiv="Content-Type" content="text/html; charset=windows-1252">
<meta name="GENERATOR" content="Microsoft FrontPage 4.0">
<meta name="ProgId" content="FrontPage.Editor.Document">
<title>Coming Soon</title>
</head>

<body background="../background.jpg" link="#00FFFF" vlink="#FFFF00">

<p><b><font face="Georgia" size="5" color="#00FF00"><img border="0" src="../bulletmontage.gif" width="21" height="18">
 Journal Articles</font></b></p>
<table border="0" width="100%" bordercolor="#FFFFFF" height="107">
  <tr>
    <td width="2%" height="46"><img border="0" src="../disk.gif" width="10" height="13"></td>
    <td width="98%" height="46"><font face="Century" color="#FFFFFF" size="4">Hsien-Hsin S.
      Lee, Chris J. Newburn, Mikhail Smelyanskiy, and Gary S. Tyson,
      &quot;Optimizing Memory Subsystem Designs by Exploring Region Reference
      Characteristics,'' Accepted for publications by IEEE Transactions on
      Computers</font></td>
  </tr>
  <tr>
    <td width="2%" height="46"><img border="0" src="../disk.gif" width="10" height="13"></td>
    <td width="98%" height="46"><font face="Century" color="#FFFFFF" size="4">Hsien-Hsin S.
      Lee, Gary S. Tyson and Matthew K. Farrens, &quot;Improving Bandwidth
      Utilization using Eager Writeback,&quot; In <a href="http://www.jilp.org/vol3/index.html">Journal
      of Instruction-Level Parallelism </a>, Vol.3, 2001.</font></td>
  </tr>
  <tr>
    <td width="2%" height="3"><img border="0" src="../disk.gif"></td>
    <td width="98%" height="3"><font face="Century" color="#FFFFFF" size="4">Paul
      Zagacki,
      Deep Buch, Emile Hsieh, Daniel Melaku, Vladimir Pentkovski, and Hsien-Hsin
      Lee, &quot;<a href="http://developer.intel.com/technology/itj/q21999/articles/art_4.htm">Architecture
      of a 3D Software Stack for Peak Pentium III Processor Performance</a>,' In
      <a href="http://developer.intel.com/technology/itj/index.htm">Intel
      Technology Journal</a>, May, 1999.</font></td>
  </tr>
</table>
<p>&nbsp;</p>
<p><b><font color="#00FF00"><font face="Georgia" size="5"><img border="0" src="../bulletmontage.gif" width="21" height="18">
 Referred Conferences
</font></font></b></p>
<table border="0" width="100%" bordercolor="#FFFFFF">
  <tr>
    <td width="2%"><img border="0" src="../disk.gif"></td>
    <td width="98%"><font color="#FFFFFF" size="4" face=" Century">Hsien-Hsin S.
      Lee, Mikhail Smelyanskiy, Chris J. Newburn, and Gary S. Tyson, &quot;<a href="hpca7.pdf">Stack
      Value File: Custom Microarchitecture for the Stack</a>.'' In Proceedings
      of the 7th IEEE International Symposium on High Performance Computer
      Architecture (<a href="http://www.csl.cornell.edu/hpca7/">HPCA-7</a>),
      pp.5-14, Monterrey, Mexico, January, 2001.</font></td>
  </tr>
  <tr>
    <td width="2%"><img border="0" src="../disk.gif"></td>
    <td width="98%"><font color="#FFFFFF" size="4" face=" Century">Hsien-Hsin S.
      Lee, Gary S. Tyson, and Matthew K. Farrens, &quot;<a href="micro33.pdf">Eager
      Writeback --- a Technique for Improving Bandwidth Utilization</a>.'' Best
      Paper Award of MICRO-33. In Proceedings of the 33rd ACM/IEEE International
      Symposium on Microarchitecture (<a href="http://www.microarch.org/micro33/">MICRO-33</a>),
      pp.11-21, Monterey, California, December, 2000.</font></td>
  </tr>
  <tr>
    <td width="2%"><img border="0" src="../disk.gif"></td>
    <td width="98%"><font face=" Century" size="4" color="#FFFFFF">Hsien-Hsin S.
      Lee and Gary S. Tyson, &quot;<a href="cases2000.pdf">Region-based Caching:
      an Energy Efficient Memory Architecture for Embedded Processors</a>.'' In
      Proceedings of the International Conference on Compilers, Architecture,
      and Synthesis for Embedded Systems (<a href="http://www.capsl.udel.edu/conferences/cases2000/">CASES-00</a>),
      pp.120-127, San Jose, California, November, 2000.</font></td>
  </tr>
  <tr>
    <td width="2%"><img border="0" src="../disk.gif"></td>
    <td width="98%"><font face=" Century" size="4" color="#FFFFFF">Hsien-Hsin Lee,
      Youfeng Wu, and Gary Tyson, &quot;<a href="ispass2000.pdf">Quantifying
      Instruction-Level Parallelism Limits on an EPIC Architecture</a>.'' In
      Proceedings of the IEEE International Symposium on Performance Analysis of
      Systems and Software (<a href="http://www.ispass.org/">ISPASS-2000</a>),
      pp.21-27, Austin, Texas, April, 2000.</font></td>
  </tr>
  <tr>
    <td width="2%"><img border="0" src="../disk.gif"></td>
    <td width="98%"><font face=" Century" size="4" color="#FFFFFF">Eric Boyd, Waqar
      Azeem, Hsien-Hsin Lee, Tien-Pao Shih, Shih-Hao Hung, and Edward Davidson,
      &quot;<a href="icpp94.pdf">A Hierarchical Approach to Modeling and
      Improving the Performance of Scientific Applications on the KSR1</a>,'' In
      Proceedings of the 1994 International Conference on Parallel Processing
      (ICPP-94), pp.188-192, St. Charles, Illinois, August 1994.</font></td>
  </tr>
</table>
<p>&nbsp;</p>
<p><b><font color="#00FF00"><font face="Georgia" size="5"><img border="0" src="../bulletmontage.gif" width="21" height="18">
 Technical Reports
</font></font></b></p>
<table border="0" width="100%" bordercolor="#FFFFFF">
  <tr>
    <td width="2%"><img border="0" src="../disk.gif"></td>
    <td width="98%"><font face="Century" size="4" color="#FFFFFF">Hsien-Hsin Sean
      Lee, &quot;<a href="http://www.eecs.umich.edu/techreports/cse/2001/CSE-TR-443-01.pdf">Improving
      Energy and Performance of Data Cache Architectures by Exploiting Memory
      Reference Characteristics</a>,'' CSE-TR-443-01, University of Michigan,
      2001.</font></td>
  </tr>
  <tr>
    <td width="2%"><img border="0" src="../disk.gif"></td>
    <td width="98%"><font face="Century" size="4" color="#FFFFFF">Hsien-Hsin Lee,
      Gary Tyson and Matt Farrens, &quot;<a href="http://www.eecs.umich.edu/techreports/cse/1999/CSE-TR-399-99.pdf">Eager
      Writeback a Technique for Improving Bandwidth Utilization</a>,''
      CSE-TR-399-99, University of Michigan, 1999.</font></td>
  </tr>
  <tr>
    <td width="2%"><img border="0" src="../disk.gif"></td>
    <td width="98%"><font face="Century" size="4" color="#FFFFFF">Emile Hsieh,
      Hsien-Hsin Lee, Vladimir Pentkovski, and Steve Tsai, &quot;Pentium II and
      Pentium Processor with MMX Technology Performance Report,'' Intel Internal
      Classified Technical Report, #FM-0760, Intel Corporation, 1996</font></td>
  </tr>
  <tr>
    <td width="2%"><img border="0" src="../disk.gif"></td>
    <td width="98%"><font face="Century" size="4" color="#FFFFFF">Hsien-Hsin Lee
      and Edward Davidson, &quot;Automatic Parallel Program Conversion from
      Shared-Memory to Message-Passing,'' CSE-TR-263-95, University of Michigan,
      September, 1995.</font></td>
  </tr>
  <tr>
    <td width="2%"><img border="0" src="../disk.gif"></td>
    <td width="98%"><font face="Century" size="4" color="#FFFFFF">Hsien-Hsin Lee
      and Edward Davidson, &quot;<a href="CSE-TR-256-95.ps">Automatic Generation of
      Performance Bounds on the KSR1</a>,'' CSE-TR-256-95, University of
      Michigan, August, 1995.</font></td>
  </tr>
  <tr>
    <td width="2%"><img border="0" src="../disk.gif"></td>
    <td width="98%"><font face="Century" size="4" color="#FFFFFF">Eric Boyd,
      Gheith Abandah, Hsien-Hsin Lee and Edward Davidson, &quot;<a href="CSE-TR-236-95.ps">Modeling
      Computation and Communication Performance of Parallel Scientific
      Applications: A Case Study of the IBM SP2</a>,'' CSE-TR-236-95, University
      of Michigan, May, 1995.</font></td>
  </tr>
</table>
<p>&nbsp;</p>
<p><b><font face="Georgia" color="#00FF00" size="5"><img border="0" src="../bulletmontage.gif" width="21" height="18">
 Others</font></b></p>
<table border="0" width="100%" bordercolor="#FFFFFF">
  <tr>
    <td width="2%"><img border="0" src="../disk.gif"></td>
    <td width="98%"><font face="Century"><font size="4" color="#FFFFFF">&quot;</font><a href="http://developer.intel.com/design/pentiumii/manuals/245127.htm"><font face="Arial" size="4" color="#FFFFFF">Intel
      Architecture Software Optimization Reference Manual</font></a><font size="4" color="#FFFFFF">.&quot;
      Intel Literature Center, order number: 245127-001, August, 1998. (Primary
      author of Chapter 6: Optimizing Cache Utilization for Pentium III
      Processor and Appendix A: The mathematics of Prefetch Scheduling
      Distance.)</font></font></td>
  </tr>
</table>
<p>&nbsp;</p>

</body>

</html>
