AR ggtoplevel behavioral C:/peiqing/XilinxProjectPQ/GG/GGtoplevel.vhf sub00/vhpl08 1175969948
CF cfg_intimer NULL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/intimer.vhd sub00/vhpl42 1176988921
EN ggtoplevel NULL C:/peiqing/XilinxProjectPQ/GG/GGtoplevel.vhf sub00/vhpl07 1175969947
CF cfg_code_nco NULL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/ca_code_nco.vhd sub00/vhpl21 1179414850
CF cfg_ca_correlator NULL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/ca_correlator.vhd sub00/vhpl24 1175377061
PH image_reject_mix_pck NULL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/image_reject_mix.vhd sub00/vhpl36 1175377116
EN ca_correlator NULL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/ca_correlator.vhd sub00/vhpl22 1175377059
PB image_reject_mix_pck image_reject_mix_pck C:/peiqing/XilinxProjectPQ/GG/VHDLsource/image_reject_mix.vhd sub00/vhpl37 1175377117
AR cycle_diff_counter behavioural C:/peiqing/XilinxProjectPQ/GG/VHDLsource/cycle_diff_counter.vhd sub00/vhpl34 1175377096
EN ca_gen NULL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/ca_gen.vhd sub00/vhpl25 1175377067
EN l2sample_sel NULL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/l2sample_sel.vhd sub00/vhpl11 1175377006
EN ca_code_nco NULL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/ca_code_nco.vhd sub00/vhpl19 1179414848
CF cfg_intimer_sel NULL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/intimer_sel.vhd sub00/vhpl03 1175376887
CF cfg_var_delay NULL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/var_delay.vhd sub00/vhpl45 1175377140
EN vcc NULL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/vcc.vhd sub00/vhpl17 1175377035
EN epl_lagger NULL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/epl_lagger.vhd sub00/vhpl04 1175377106
AR carrier_nco behavioural C:/peiqing/XilinxProjectPQ/GG/VHDLsource/carrier_nco.vhd sub00/vhpl28 1175377077
EN cycle_counter_1ms NULL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/cycle_counter_1ms.vhd sub00/vhpl30 1175377087
CF cfg_cycle_diff_counter NULL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/cycle_diff_counter.vhd sub00/vhpl35 1175377097
AR vcc behavioural C:/peiqing/XilinxProjectPQ/GG/VHDLsource/vcc.vhd sub00/vhpl18 1175377036
AR ca_gen behavioural C:/peiqing/XilinxProjectPQ/GG/VHDLsource/ca_gen.vhd sub00/vhpl26 1175377068
EN var_delay NULL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/var_delay.vhd sub00/vhpl43 1175377138
AR ca_correlator behaviour C:/peiqing/XilinxProjectPQ/GG/VHDLsource/ca_correlator.vhd sub00/vhpl23 1175377060
EN intimer_sel NULL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/intimer_sel.vhd sub00/vhpl01 1175376885
AR p_gen behaviour C:/peiqing/XilinxProjectPQ/GG/VHDLsource/P-gen_nco.vhd sub00/vhpl16 1175377019
AR ca_code_nco behaviour C:/peiqing/XilinxProjectPQ/GG/VHDLsource/ca_code_nco.vhd sub00/vhpl20 1179414849
AR cycle_counter_1ms behavioural C:/peiqing/XilinxProjectPQ/GG/VHDLsource/cycle_counter_1ms.vhd sub00/vhpl31 1175377088
CF cfg_l2sample_sel NULL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/l2sample_sel.vhd sub00/vhpl13 1175377008
CF cfg_epl_lagger NULL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/epl_lagger.vhd sub00/vhpl06 1175377108
CF cfg_cycle_counter_1ms NULL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/cycle_counter_1ms.vhd sub00/vhpl32 1175377089
EN intimer NULL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/intimer.vhd sub00/vhpl40 1176988919
PH p_gen_pck NULL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/P-gen_nco.vhd sub00/vhpl14 1175377017
AR l2sample_sel behavioural C:/peiqing/XilinxProjectPQ/GG/VHDLsource/l2sample_sel.vhd sub00/vhpl12 1175377007
EN cycle_diff_counter NULL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/cycle_diff_counter.vhd sub00/vhpl33 1175377095
EN p_gen NULL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/P-gen_nco.vhd sub00/vhpl15 1175377018
AR var_delay behavioural C:/peiqing/XilinxProjectPQ/GG/VHDLsource/var_delay.vhd sub00/vhpl44 1175377139
AR image_reject_mix behaviour C:/peiqing/XilinxProjectPQ/GG/VHDLsource/image_reject_mix.vhd sub00/vhpl39 1175377119
AR epl_lagger behavioural C:/peiqing/XilinxProjectPQ/GG/VHDLsource/epl_lagger.vhd sub00/vhpl05 1175377107
AR intimer_sel behavioural C:/peiqing/XilinxProjectPQ/GG/VHDLsource/intimer_sel.vhd sub00/vhpl02 1175376886
CF cfg_carrier_nco NULL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/carrier_nco.vhd sub00/vhpl29 1175377078
EN image_reject_mix NULL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/image_reject_mix.vhd sub00/vhpl38 1175377118
CF cfg_input_selector_behavioural NULL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/input_selector.vhd sub00/vhpl10 1178999243
EN input_selector NULL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/input_selector.vhd sub00/vhpl00 1178999241
AR input_selector behavioural C:/peiqing/XilinxProjectPQ/GG/VHDLsource/input_selector.vhd sub00/vhpl09 1178999242
EN carrier_nco NULL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/carrier_nco.vhd sub00/vhpl27 1175377076
AR intimer behavioural C:/peiqing/XilinxProjectPQ/GG/VHDLsource/intimer.vhd sub00/vhpl41 1176988920
