// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition"

// DATE "08/24/2023 17:28:29"

// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module cail_param_control (
	clk,
	rst_n,
	wr_req,
	rd_req,
	update_req,
	init_done,
	wr_addr,
	rd_addr,
	wr_data,
	rd_data,
	iic_clk,
	iic_sda);
input 	clk;
input 	rst_n;
input 	wr_req;
input 	rd_req;
input 	update_req;
output 	init_done;
input 	[9:0] wr_addr;
input 	[9:0] rd_addr;
input 	[7:0] wr_data;
output 	[7:0] rd_data;
output 	iic_clk;
output 	iic_sda;

// Design Ports Information
// init_done	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_data[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_data[1]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_data[2]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_data[3]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_data[4]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_data[5]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_data[6]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_data[7]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iic_clk	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iic_sda	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_n	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// update_req	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_req	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_req	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_data[0]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_addr[0]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_addr[1]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_addr[2]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_addr[3]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_addr[4]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_addr[5]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_addr[6]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_addr[7]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_addr[8]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_addr[9]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_addr[0]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_addr[1]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_addr[2]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_addr[3]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_addr[4]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_addr[5]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_addr[6]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_addr[7]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_addr[8]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_addr[9]	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_data[1]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_data[2]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_data[3]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_data[4]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_data[5]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_data[6]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_data[7]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("calibration_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \iic_sda~input_o ;
wire \iic_sda~output_o ;
wire \init_done~output_o ;
wire \rd_data[0]~output_o ;
wire \rd_data[1]~output_o ;
wire \rd_data[2]~output_o ;
wire \rd_data[3]~output_o ;
wire \rd_data[4]~output_o ;
wire \rd_data[5]~output_o ;
wire \rd_data[6]~output_o ;
wire \rd_data[7]~output_o ;
wire \iic_clk~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \rst_cnt[0]~19_combout ;
wire \~GND~combout ;
wire \rst_n~input_o ;
wire \rst_n~inputclkctrl_outclk ;
wire \LessThan0~1_combout ;
wire \rst_cnt[14]~48 ;
wire \rst_cnt[15]~49_combout ;
wire \rst_cnt[15]~50 ;
wire \rst_cnt[16]~51_combout ;
wire \rst_cnt[16]~52 ;
wire \rst_cnt[17]~53_combout ;
wire \rst_cnt[17]~54 ;
wire \rst_cnt[18]~55_combout ;
wire \Equal0~2_combout ;
wire \Equal0~0_combout ;
wire \Equal0~1_combout ;
wire \Equal0~4_combout ;
wire \LessThan0~0_combout ;
wire \LessThan0~2_combout ;
wire \rst_cnt[0]~20 ;
wire \rst_cnt[1]~21_combout ;
wire \rst_cnt[1]~22 ;
wire \rst_cnt[2]~23_combout ;
wire \rst_cnt[2]~24 ;
wire \rst_cnt[3]~25_combout ;
wire \rst_cnt[3]~26 ;
wire \rst_cnt[4]~27_combout ;
wire \rst_cnt[4]~28 ;
wire \rst_cnt[5]~29_combout ;
wire \rst_cnt[5]~30 ;
wire \rst_cnt[6]~31_combout ;
wire \rst_cnt[6]~32 ;
wire \rst_cnt[7]~33_combout ;
wire \rst_cnt[7]~34 ;
wire \rst_cnt[8]~35_combout ;
wire \rst_cnt[8]~36 ;
wire \rst_cnt[9]~37_combout ;
wire \rst_cnt[9]~38 ;
wire \rst_cnt[10]~39_combout ;
wire \rst_cnt[10]~40 ;
wire \rst_cnt[11]~41_combout ;
wire \rst_cnt[11]~42 ;
wire \rst_cnt[12]~43_combout ;
wire \rst_cnt[12]~44 ;
wire \rst_cnt[13]~45_combout ;
wire \rst_cnt[13]~46 ;
wire \rst_cnt[14]~47_combout ;
wire \Equal0~3_combout ;
wire \Equal0~5_combout ;
wire \Equal0~6_combout ;
wire \rd_req~input_o ;
wire \rd_req_dly~feeder_combout ;
wire \rd_req_dly~q ;
wire \Selector5~0_combout ;
wire \wr_req~input_o ;
wire \wr_req_dly~q ;
wire \Selector4~5_combout ;
wire \state.WR_RAM~q ;
wire \update_req~input_o ;
wire \Selector4~0_combout ;
wire \Selector4~1_combout ;
wire \Selector4~2_combout ;
wire \Selector4~4_combout ;
wire \state.RD_RAM~q ;
wire \Selector3~0_combout ;
wire \state.INIT~q ;
wire \Selector7~0_combout ;
wire \ee_r_req~q ;
wire \iic_ctrl|Selector35~0_combout ;
wire \iic_ctrl|r_cnt[0]~6_combout ;
wire \iic_ctrl|iic_bit_shift|cnt[0]~6_combout ;
wire \iic_ctrl|iic_bit_shift|cnt[3]~15 ;
wire \iic_ctrl|iic_bit_shift|cnt[4]~16_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[0]~20_combout ;
wire \iic_ctrl|Selector32~3_combout ;
wire \iic_ctrl|Selector33~2_combout ;
wire \iic_ctrl|w_cnt[0]~6_combout ;
wire \iic_ctrl|Selector32~2_combout ;
wire \iic_ctrl|Add0~5 ;
wire \iic_ctrl|Add0~6_combout ;
wire \iic_ctrl|Selector25~0_combout ;
wire \iic_ctrl|cnt[3]~3_combout ;
wire \iic_ctrl|cnt[3]~4_combout ;
wire \iic_ctrl|Selector28~7_combout ;
wire \iic_ctrl|w_cnt[4]~10_combout ;
wire \iic_ctrl|w_cnt[4]~11_combout ;
wire \iic_ctrl|w_cnt[0]~7 ;
wire \iic_ctrl|w_cnt[1]~8_combout ;
wire \iic_ctrl|w_cnt[1]~9 ;
wire \iic_ctrl|w_cnt[2]~12_combout ;
wire \iic_ctrl|w_cnt[2]~13 ;
wire \iic_ctrl|w_cnt[3]~14_combout ;
wire \iic_ctrl|w_cnt[3]~15 ;
wire \iic_ctrl|w_cnt[4]~16_combout ;
wire \iic_ctrl|w_cnt[4]~17 ;
wire \iic_ctrl|w_cnt[5]~18_combout ;
wire \ee_w_num[1]~2_combout ;
wire \iic_ctrl|Equal1~0_combout ;
wire \iic_ctrl|Equal1~1_combout ;
wire \iic_ctrl|Selector33~4_combout ;
wire \iic_ctrl|Selector33~3_combout ;
wire \iic_ctrl|state.WR_REG~q ;
wire \iic_ctrl|Selector34~0_combout ;
wire \iic_ctrl|state.WAIT_WR_DONE~q ;
wire \iic_ctrl|Selector30~0_combout ;
wire \iic_ctrl|Selector28~3_combout ;
wire \iic_ctrl|Add0~0_combout ;
wire \iic_ctrl|Selector28~4_combout ;
wire \iic_ctrl|Selector28~2_combout ;
wire \iic_ctrl|Selector28~5_combout ;
wire \iic_ctrl|Selector28~6_combout ;
wire \iic_ctrl|Selector27~2_combout ;
wire \iic_ctrl|Add0~1 ;
wire \iic_ctrl|Add0~2_combout ;
wire \iic_ctrl|Selector27~3_combout ;
wire \iic_ctrl|Selector27~4_combout ;
wire \iic_ctrl|Selector27~5_combout ;
wire \iic_ctrl|Selector27~7_combout ;
wire \iic_ctrl|Selector27~6_combout ;
wire \iic_ctrl|Add0~3 ;
wire \iic_ctrl|Add0~4_combout ;
wire \iic_ctrl|Selector26~0_combout ;
wire \iic_ctrl|Selector26~1_combout ;
wire \iic_ctrl|Selector26~2_combout ;
wire \iic_ctrl|WideOr1~0_combout ;
wire \iic_ctrl|WideOr1~1_combout ;
wire \iic_ctrl|cnt[6]~2_combout ;
wire \iic_ctrl|Add0~7 ;
wire \iic_ctrl|Add0~8_combout ;
wire \iic_ctrl|Selector24~0_combout ;
wire \iic_ctrl|Add0~9 ;
wire \iic_ctrl|Add0~10_combout ;
wire \iic_ctrl|Selector23~0_combout ;
wire \iic_ctrl|Add0~11 ;
wire \iic_ctrl|Add0~12_combout ;
wire \iic_ctrl|Selector22~0_combout ;
wire \iic_ctrl|Add0~13 ;
wire \iic_ctrl|Add0~14_combout ;
wire \iic_ctrl|Selector21~0_combout ;
wire \iic_ctrl|Selector41~0_combout ;
wire \iic_ctrl|Selector32~6_combout ;
wire \iic_ctrl|Selector39~0_combout ;
wire \iic_ctrl|cmd[1]~0_combout ;
wire \iic_ctrl|iic_bit_shift|Equal0~4_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[6]~33 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[7]~34_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[7]~35 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[8]~37_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[8]~38 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[9]~39_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[9]~40 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[10]~41_combout ;
wire \iic_ctrl|iic_bit_shift|Equal0~0_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[10]~42 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[11]~43_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[11]~44 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[12]~45_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[12]~46 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[13]~47_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[13]~48 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[14]~49_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[14]~50 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[15]~51_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[15]~52 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[16]~53_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[16]~54 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[17]~55_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[17]~56 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[18]~57_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[18]~58 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[19]~59_combout ;
wire \iic_ctrl|iic_bit_shift|Equal0~1_combout ;
wire \iic_ctrl|iic_bit_shift|Equal0~2_combout ;
wire \iic_ctrl|iic_bit_shift|Equal0~3_combout ;
wire \iic_ctrl|iic_bit_shift|state~23_combout ;
wire \iic_ctrl|iic_bit_shift|Selector11~0_combout ;
wire \iic_ctrl|iic_bit_shift|state.GEN_ACK~q ;
wire \iic_ctrl|Selector42~2_combout ;
wire \iic_ctrl|Selector40~2_combout ;
wire \iic_ctrl|iic_bit_shift|Selector6~0_combout ;
wire \iic_ctrl|iic_bit_shift|Selector6~2_combout ;
wire \iic_ctrl|Selector41~1_combout ;
wire \iic_ctrl|Selector41~2_combout ;
wire \iic_ctrl|iic_bit_shift|Selector6~1_combout ;
wire \iic_ctrl|iic_bit_shift|Selector10~2_combout ;
wire \iic_ctrl|iic_bit_shift|state~21_combout ;
wire \iic_ctrl|iic_bit_shift|state~25_combout ;
wire \iic_ctrl|iic_bit_shift|Selector10~3_combout ;
wire \iic_ctrl|iic_bit_shift|Selector10~4_combout ;
wire \iic_ctrl|iic_bit_shift|Selector10~5_combout ;
wire \iic_ctrl|iic_bit_shift|state.CHECK_ACK~q ;
wire \iic_ctrl|iic_bit_shift|Selector12~0_combout ;
wire \iic_ctrl|iic_bit_shift|Selector12~1_combout ;
wire \iic_ctrl|iic_bit_shift|state.GEN_STOP~q ;
wire \iic_ctrl|iic_bit_shift|Selector4~1_combout ;
wire \iic_ctrl|iic_bit_shift|Selector6~3_combout ;
wire \iic_ctrl|iic_bit_shift|state.IDLE~q ;
wire \iic_ctrl|iic_bit_shift|en_div_cnt~0_combout ;
wire \iic_ctrl|iic_bit_shift|en_div_cnt~q ;
wire \iic_ctrl|iic_bit_shift|div_cnt[16]~36_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[0]~21 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[1]~22_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[1]~23 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[2]~24_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[2]~25 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[3]~26_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[3]~27 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[4]~28_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[4]~29 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[5]~30_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[5]~31 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[6]~32_combout ;
wire \iic_ctrl|iic_bit_shift|Equal0~5_combout ;
wire \iic_ctrl|iic_bit_shift|Equal0~6_combout ;
wire \iic_ctrl|iic_bit_shift|cnt[4]~9_combout ;
wire \iic_ctrl|iic_bit_shift|Equal4~0_combout ;
wire \iic_ctrl|iic_bit_shift|Equal4~2_combout ;
wire \iic_ctrl|iic_bit_shift|Selector4~0_combout ;
wire \iic_ctrl|iic_bit_shift|cnt[4]~8_combout ;
wire \iic_ctrl|iic_bit_shift|cnt[0]~7 ;
wire \iic_ctrl|iic_bit_shift|cnt[1]~10_combout ;
wire \iic_ctrl|iic_bit_shift|cnt[1]~11 ;
wire \iic_ctrl|iic_bit_shift|cnt[2]~12_combout ;
wire \iic_ctrl|iic_bit_shift|cnt[2]~13 ;
wire \iic_ctrl|iic_bit_shift|cnt[3]~14_combout ;
wire \iic_ctrl|iic_bit_shift|Equal4~1_combout ;
wire \iic_ctrl|iic_bit_shift|state~22_combout ;
wire \iic_ctrl|iic_bit_shift|state~24_combout ;
wire \iic_ctrl|iic_bit_shift|Selector8~0_combout ;
wire \iic_ctrl|iic_bit_shift|Selector9~0_combout ;
wire \iic_ctrl|iic_bit_shift|Selector9~1_combout ;
wire \iic_ctrl|iic_bit_shift|state.RD_DATA~q ;
wire \iic_ctrl|iic_bit_shift|cnt[4]~5_combout ;
wire \iic_ctrl|iic_bit_shift|Selector4~2_combout ;
wire \iic_ctrl|iic_bit_shift|Selector4~3_combout ;
wire \iic_ctrl|iic_bit_shift|trans_done~q ;
wire \iic_ctrl|Selector36~0_combout ;
wire \iic_ctrl|state.WAIT_RD_DONE~q ;
wire \iic_ctrl|Selector45~0_combout ;
wire \iic_ctrl|r_cnt[0]~10_combout ;
wire \iic_ctrl|r_cnt[0]~7 ;
wire \iic_ctrl|r_cnt[1]~8_combout ;
wire \iic_ctrl|r_cnt[1]~9 ;
wire \iic_ctrl|r_cnt[2]~11_combout ;
wire \iic_ctrl|r_cnt[2]~12 ;
wire \iic_ctrl|r_cnt[3]~13_combout ;
wire \iic_ctrl|r_cnt[3]~14 ;
wire \iic_ctrl|r_cnt[4]~15_combout ;
wire \iic_ctrl|r_cnt[4]~16 ;
wire \iic_ctrl|r_cnt[5]~17_combout ;
wire \ee_r_num[1]~0_combout ;
wire \iic_ctrl|Equal3~0_combout ;
wire \iic_ctrl|Equal3~1_combout ;
wire \iic_ctrl|Selector35~1_combout ;
wire \iic_ctrl|state.RD_REG~q ;
wire \iic_ctrl|Selector38~0_combout ;
wire \iic_ctrl|Selector32~4_combout ;
wire \iic_ctrl|Selector30~1_combout ;
wire \iic_ctrl|wr_done~q ;
wire \ee_wr_done_dly~q ;
wire \Selector4~3_combout ;
wire \Selector2~0_combout ;
wire \state.IDLE~q ;
wire \ee_w_num[1]~0_combout ;
wire \ee_w_num[1]~1_combout ;
wire \state.SAVE~q ;
wire \Selector46~0_combout ;
wire \ee_w_req~q ;
wire \iic_ctrl|Selector32~5_combout ;
wire \iic_ctrl|state.IDLE~q ;
wire \iic_ctrl|Selector51~0_combout ;
wire \iic_ctrl|go~q ;
wire \iic_ctrl|iic_bit_shift|Selector7~0_combout ;
wire \iic_ctrl|iic_bit_shift|Selector7~1_combout ;
wire \iic_ctrl|iic_bit_shift|state.GEN_STA~q ;
wire \iic_ctrl|iic_bit_shift|Selector8~1_combout ;
wire \iic_ctrl|iic_bit_shift|Selector8~2_combout ;
wire \iic_ctrl|iic_bit_shift|state.WR_DATA~q ;
wire \iic_ctrl|iic_bit_shift|Equal0~7_combout ;
wire \iic_ctrl|iic_bit_shift|iic_sda_od~0_combout ;
wire \iic_ctrl|iic_bit_shift|Selector5~2_combout ;
wire \iic_ctrl|iic_bit_shift|Decoder0~0_combout ;
wire \iic_ctrl|iic_bit_shift|Selector5~3_combout ;
wire \iic_ctrl|iic_bit_shift|Selector5~0_combout ;
wire \iic_ctrl|iic_bit_shift|Selector5~1_combout ;
wire \iic_ctrl|iic_bit_shift|Selector5~4_combout ;
wire \iic_ctrl|iic_bit_shift|iic_sda_oe~q ;
wire \iic_ctrl|Selector46~4_combout ;
wire \iic_ctrl|Selector38~1_combout ;
wire \iic_ctrl|iic_bit_shift|Selector19~0_combout ;
wire \iic_ctrl|iic_bit_shift|Selector19~2_combout ;
wire \iic_ctrl|Selector17~0_combout ;
wire \iic_ctrl|tx_data[0]~2_combout ;
wire \iic_ctrl|tx_data[0]~3_combout ;
wire \iic_ctrl|Selector31~0_combout ;
wire \iic_ctrl|Selector31~1_combout ;
wire \iic_ctrl|r_valid~q ;
wire \ee_rvalid_dly~q ;
wire \Selector0~0_combout ;
wire \Selector0~1_combout ;
wire \ram_wr~q ;
wire \ram_w_addr_dly[0]~10_combout ;
wire \ram_w_addr_dly[0]~12_combout ;
wire \wr_data[0]~input_o ;
wire \ram_w_data[0]~7_combout ;
wire \ram_w_data[7]~8_combout ;
wire \ram_w_data[7]~9_combout ;
wire \ram_w_data[0]~10_combout ;
wire \wr_addr[0]~input_o ;
wire \wr_addr_dly[0]~feeder_combout ;
wire \Selector27~0_combout ;
wire \ram_w_addr[0]~0_combout ;
wire \ram_w_addr[0]~1_combout ;
wire \wr_addr[1]~input_o ;
wire \wr_addr_dly[1]~feeder_combout ;
wire \ram_w_addr_dly[0]~11 ;
wire \ram_w_addr_dly[1]~13_combout ;
wire \Selector26~0_combout ;
wire \ram_w_addr_dly[1]~14 ;
wire \ram_w_addr_dly[2]~15_combout ;
wire \wr_addr[2]~input_o ;
wire \Selector25~0_combout ;
wire \ram_w_addr_dly[2]~16 ;
wire \ram_w_addr_dly[3]~17_combout ;
wire \wr_addr[3]~input_o ;
wire \Selector24~0_combout ;
wire \ram_w_addr_dly[3]~18 ;
wire \ram_w_addr_dly[4]~19_combout ;
wire \wr_addr[4]~input_o ;
wire \wr_addr_dly[4]~feeder_combout ;
wire \Selector23~0_combout ;
wire \wr_addr[5]~input_o ;
wire \wr_addr_dly[5]~feeder_combout ;
wire \ram_w_addr_dly[4]~20 ;
wire \ram_w_addr_dly[5]~21_combout ;
wire \Selector22~0_combout ;
wire \wr_addr[6]~input_o ;
wire \ram_w_addr_dly[5]~22 ;
wire \ram_w_addr_dly[6]~23_combout ;
wire \Selector21~0_combout ;
wire \wr_addr[7]~input_o ;
wire \wr_addr_dly[7]~feeder_combout ;
wire \ram_w_addr_dly[6]~24 ;
wire \ram_w_addr_dly[7]~25_combout ;
wire \Selector20~0_combout ;
wire \ram_w_addr_dly[7]~26 ;
wire \ram_w_addr_dly[8]~27_combout ;
wire \wr_addr[8]~input_o ;
wire \wr_addr_dly[8]~feeder_combout ;
wire \Selector19~0_combout ;
wire \ram_w_addr_dly[8]~28 ;
wire \ram_w_addr_dly[9]~29_combout ;
wire \wr_addr[9]~input_o ;
wire \Selector18~0_combout ;
wire \Selector37~0_combout ;
wire \iic_ctrl|Selector58~0_combout ;
wire \iic_ctrl|Selector58~1_combout ;
wire \iic_ctrl|w_valid~q ;
wire \ee_wvalid_dly~q ;
wire \Add3~0_combout ;
wire \rd_addr[0]~input_o ;
wire \rd_addr_dly[0]~feeder_combout ;
wire \Selector37~1_combout ;
wire \ram_r_addr[3]~0_combout ;
wire \ram_r_addr[3]~1_combout ;
wire \ram_r_addr[3]~2_combout ;
wire \rd_addr[1]~input_o ;
wire \rd_addr_dly[1]~feeder_combout ;
wire \Add3~1 ;
wire \Add3~2_combout ;
wire \Selector36~0_combout ;
wire \rd_addr[2]~input_o ;
wire \rd_addr_dly[2]~feeder_combout ;
wire \Add3~3 ;
wire \Add3~4_combout ;
wire \Selector35~0_combout ;
wire \rd_addr[3]~input_o ;
wire \Add3~5 ;
wire \Add3~6_combout ;
wire \Selector34~0_combout ;
wire \rd_addr[4]~input_o ;
wire \rd_addr_dly[4]~feeder_combout ;
wire \Add3~7 ;
wire \Add3~8_combout ;
wire \Selector33~0_combout ;
wire \rd_addr[5]~input_o ;
wire \rd_addr_dly[5]~feeder_combout ;
wire \Add3~9 ;
wire \Add3~10_combout ;
wire \Selector32~0_combout ;
wire \rd_addr[6]~input_o ;
wire \rd_addr_dly[6]~feeder_combout ;
wire \Add3~11 ;
wire \Add3~12_combout ;
wire \Selector31~0_combout ;
wire \rd_addr[7]~input_o ;
wire \rd_addr_dly[7]~feeder_combout ;
wire \Add3~13 ;
wire \Add3~14_combout ;
wire \Selector30~0_combout ;
wire \rd_addr[8]~input_o ;
wire \Add3~15 ;
wire \Add3~16_combout ;
wire \Selector29~0_combout ;
wire \rd_addr[9]~input_o ;
wire \Add3~17 ;
wire \Add3~18_combout ;
wire \Selector28~0_combout ;
wire \ram_w_data[1]~11_combout ;
wire \wr_data[1]~input_o ;
wire \wr_data_dly[1]~feeder_combout ;
wire \ram_w_data[1]~12 ;
wire \ram_w_data[2]~13_combout ;
wire \wr_data[2]~input_o ;
wire \wr_data_dly[2]~feeder_combout ;
wire \ram_w_data[2]~14 ;
wire \ram_w_data[3]~15_combout ;
wire \wr_data[3]~input_o ;
wire \wr_data_dly[3]~feeder_combout ;
wire \ram_w_data[3]~16 ;
wire \ram_w_data[4]~17_combout ;
wire \wr_data[4]~input_o ;
wire \wr_data_dly[4]~feeder_combout ;
wire \ram_w_data[4]~18 ;
wire \ram_w_data[5]~19_combout ;
wire \wr_data[5]~input_o ;
wire \wr_data_dly[5]~feeder_combout ;
wire \ram_w_data[5]~20 ;
wire \ram_w_data[6]~21_combout ;
wire \wr_data[6]~input_o ;
wire \wr_data_dly[6]~feeder_combout ;
wire \ram_w_data[6]~22 ;
wire \ram_w_data[7]~23_combout ;
wire \wr_data[7]~input_o ;
wire \wr_data_dly[7]~feeder_combout ;
wire \ee_w_data[0]~feeder_combout ;
wire \iic_ctrl|Selector46~2_combout ;
wire \iic_ctrl|tx_data[0]~4_combout ;
wire \iic_ctrl|tx_data[0]~5_combout ;
wire \ee_w_data[3]~feeder_combout ;
wire \iic_ctrl|Selector47~0_combout ;
wire \ee_w_data[1]~feeder_combout ;
wire \iic_ctrl|Selector49~0_combout ;
wire \iic_ctrl|iic_bit_shift|Mux0~0_combout ;
wire \ee_w_data[2]~feeder_combout ;
wire \iic_ctrl|Selector48~0_combout ;
wire \iic_ctrl|iic_bit_shift|Mux0~1_combout ;
wire \ee_w_data[4]~feeder_combout ;
wire \iic_ctrl|Selector46~3_combout ;
wire \iic_ctrl|Selector45~1_combout ;
wire \ee_w_data[5]~feeder_combout ;
wire \iic_ctrl|tx_data[7]~6_combout ;
wire \iic_ctrl|Selector45~2_combout ;
wire \iic_ctrl|tx_data[5]~7_combout ;
wire \ee_w_data[7]~feeder_combout ;
wire \iic_ctrl|Selector43~0_combout ;
wire \ee_w_data[6]~feeder_combout ;
wire \iic_ctrl|Selector44~0_combout ;
wire \iic_ctrl|iic_bit_shift|Mux0~2_combout ;
wire \iic_ctrl|iic_bit_shift|Mux0~3_combout ;
wire \iic_ctrl|iic_bit_shift|Selector19~1_combout ;
wire \iic_ctrl|iic_bit_shift|Selector19~3_combout ;
wire \iic_ctrl|iic_bit_shift|Selector19~4_combout ;
wire \iic_ctrl|iic_bit_shift|Selector19~5_combout ;
wire \iic_ctrl|iic_bit_shift|Selector19~6_combout ;
wire \iic_ctrl|iic_bit_shift|Selector19~7_combout ;
wire \iic_ctrl|iic_bit_shift|iic_sda_od~q ;
wire \iic_ctrl|iic_bit_shift|iic_sda~1_combout ;
wire \Selector1~0_combout ;
wire \init_done~reg0_q ;
wire \rd_data[0]~reg0feeder_combout ;
wire \rd_data[0]~reg0_q ;
wire \rd_data[1]~reg0feeder_combout ;
wire \rd_data[1]~reg0_q ;
wire \rd_data[2]~reg0feeder_combout ;
wire \rd_data[2]~reg0_q ;
wire \rd_data[3]~reg0feeder_combout ;
wire \rd_data[3]~reg0_q ;
wire \rd_data[4]~reg0feeder_combout ;
wire \rd_data[4]~reg0_q ;
wire \rd_data[5]~reg0feeder_combout ;
wire \rd_data[5]~reg0_q ;
wire \rd_data[6]~reg0feeder_combout ;
wire \rd_data[6]~reg0_q ;
wire \rd_data[7]~reg0feeder_combout ;
wire \rd_data[7]~reg0_q ;
wire \iic_ctrl|iic_bit_shift|Selector18~5_combout ;
wire \iic_ctrl|iic_bit_shift|Selector18~0_combout ;
wire \iic_ctrl|iic_bit_shift|Selector18~1_combout ;
wire \iic_ctrl|iic_bit_shift|Selector18~2_combout ;
wire \iic_ctrl|iic_bit_shift|iic_clk~0_combout ;
wire \iic_ctrl|iic_bit_shift|Selector18~3_combout ;
wire \iic_ctrl|iic_bit_shift|Selector18~4_combout ;
wire \iic_ctrl|iic_bit_shift|Selector18~6_combout ;
wire \iic_ctrl|iic_bit_shift|iic_clk~q ;
wire [9:0] ram_w_addr;
wire [7:0] \cail_param|altsyncram_component|auto_generated|q_b ;
wire [7:0] ram_w_data;
wire [4:0] \iic_ctrl|iic_bit_shift|cnt ;
wire [19:0] \iic_ctrl|iic_bit_shift|div_cnt ;
wire [5:0] \iic_ctrl|r_cnt ;
wire [18:0] rst_cnt;
wire [5:0] \iic_ctrl|w_cnt ;
wire [9:0] ram_w_addr_dly;
wire [9:0] ram_r_addr;
wire [5:0] \iic_ctrl|cmd ;
wire [7:0] ee_w_num;
wire [7:0] \iic_ctrl|cnt ;
wire [7:0] ee_r_num;
wire [7:0] wr_data_dly;
wire [9:0] wr_addr_dly;
wire [9:0] rd_addr_dly;
wire [7:0] \iic_ctrl|tx_data ;
wire [7:0] ee_w_data;

wire [8:0] \cail_param|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \cail_param|altsyncram_component|auto_generated|q_b [0] = \cail_param|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \cail_param|altsyncram_component|auto_generated|q_b [1] = \cail_param|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \cail_param|altsyncram_component|auto_generated|q_b [2] = \cail_param|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \cail_param|altsyncram_component|auto_generated|q_b [3] = \cail_param|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \cail_param|altsyncram_component|auto_generated|q_b [4] = \cail_param|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \cail_param|altsyncram_component|auto_generated|q_b [5] = \cail_param|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \cail_param|altsyncram_component|auto_generated|q_b [6] = \cail_param|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \cail_param|altsyncram_component|auto_generated|q_b [7] = \cail_param|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X16_Y24_N16
cycloneive_io_obuf \iic_sda~output (
	.i(\iic_ctrl|iic_bit_shift|iic_sda~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iic_sda~output_o ),
	.obar());
// synopsys translate_off
defparam \iic_sda~output .bus_hold = "false";
defparam \iic_sda~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N2
cycloneive_io_obuf \init_done~output (
	.i(\init_done~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\init_done~output_o ),
	.obar());
// synopsys translate_off
defparam \init_done~output .bus_hold = "false";
defparam \init_done~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y24_N16
cycloneive_io_obuf \rd_data[0]~output (
	.i(\rd_data[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_data[0]~output .bus_hold = "false";
defparam \rd_data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N9
cycloneive_io_obuf \rd_data[1]~output (
	.i(\rd_data[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_data[1]~output .bus_hold = "false";
defparam \rd_data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N2
cycloneive_io_obuf \rd_data[2]~output (
	.i(\rd_data[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_data[2]~output .bus_hold = "false";
defparam \rd_data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N9
cycloneive_io_obuf \rd_data[3]~output (
	.i(\rd_data[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_data[3]~output .bus_hold = "false";
defparam \rd_data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N23
cycloneive_io_obuf \rd_data[4]~output (
	.i(\rd_data[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_data[4]~output .bus_hold = "false";
defparam \rd_data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N23
cycloneive_io_obuf \rd_data[5]~output (
	.i(\rd_data[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_data[5]~output .bus_hold = "false";
defparam \rd_data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N9
cycloneive_io_obuf \rd_data[6]~output (
	.i(\rd_data[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_data[6]~output .bus_hold = "false";
defparam \rd_data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N2
cycloneive_io_obuf \rd_data[7]~output (
	.i(\rd_data[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_data[7]~output .bus_hold = "false";
defparam \rd_data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N9
cycloneive_io_obuf \iic_clk~output (
	.i(!\iic_ctrl|iic_bit_shift|iic_clk~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iic_clk~output_o ),
	.obar());
// synopsys translate_off
defparam \iic_clk~output .bus_hold = "false";
defparam \iic_clk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N14
cycloneive_lcell_comb \rst_cnt[0]~19 (
// Equation(s):
// \rst_cnt[0]~19_combout  = rst_cnt[0] $ (VCC)
// \rst_cnt[0]~20  = CARRY(rst_cnt[0])

	.dataa(gnd),
	.datab(rst_cnt[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\rst_cnt[0]~19_combout ),
	.cout(\rst_cnt[0]~20 ));
// synopsys translate_off
defparam \rst_cnt[0]~19 .lut_mask = 16'h33CC;
defparam \rst_cnt[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N30
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \rst_n~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst_n~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst_n~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst_n~inputclkctrl .clock_type = "global clock";
defparam \rst_n~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N26
cycloneive_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = (!rst_cnt[13] & !rst_cnt[12])

	.dataa(gnd),
	.datab(gnd),
	.datac(rst_cnt[13]),
	.datad(rst_cnt[12]),
	.cin(gnd),
	.combout(\LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = 16'h000F;
defparam \LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N10
cycloneive_lcell_comb \rst_cnt[14]~47 (
// Equation(s):
// \rst_cnt[14]~47_combout  = (rst_cnt[14] & (\rst_cnt[13]~46  $ (GND))) # (!rst_cnt[14] & (!\rst_cnt[13]~46  & VCC))
// \rst_cnt[14]~48  = CARRY((rst_cnt[14] & !\rst_cnt[13]~46 ))

	.dataa(rst_cnt[14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rst_cnt[13]~46 ),
	.combout(\rst_cnt[14]~47_combout ),
	.cout(\rst_cnt[14]~48 ));
// synopsys translate_off
defparam \rst_cnt[14]~47 .lut_mask = 16'hA50A;
defparam \rst_cnt[14]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N12
cycloneive_lcell_comb \rst_cnt[15]~49 (
// Equation(s):
// \rst_cnt[15]~49_combout  = (rst_cnt[15] & (!\rst_cnt[14]~48 )) # (!rst_cnt[15] & ((\rst_cnt[14]~48 ) # (GND)))
// \rst_cnt[15]~50  = CARRY((!\rst_cnt[14]~48 ) # (!rst_cnt[15]))

	.dataa(rst_cnt[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rst_cnt[14]~48 ),
	.combout(\rst_cnt[15]~49_combout ),
	.cout(\rst_cnt[15]~50 ));
// synopsys translate_off
defparam \rst_cnt[15]~49 .lut_mask = 16'h5A5F;
defparam \rst_cnt[15]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y20_N13
dffeas \rst_cnt[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[15]~49_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[15]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[15] .is_wysiwyg = "true";
defparam \rst_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N14
cycloneive_lcell_comb \rst_cnt[16]~51 (
// Equation(s):
// \rst_cnt[16]~51_combout  = (rst_cnt[16] & (\rst_cnt[15]~50  $ (GND))) # (!rst_cnt[16] & (!\rst_cnt[15]~50  & VCC))
// \rst_cnt[16]~52  = CARRY((rst_cnt[16] & !\rst_cnt[15]~50 ))

	.dataa(gnd),
	.datab(rst_cnt[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rst_cnt[15]~50 ),
	.combout(\rst_cnt[16]~51_combout ),
	.cout(\rst_cnt[16]~52 ));
// synopsys translate_off
defparam \rst_cnt[16]~51 .lut_mask = 16'hC30C;
defparam \rst_cnt[16]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y20_N15
dffeas \rst_cnt[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[16]~51_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[16]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[16] .is_wysiwyg = "true";
defparam \rst_cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N16
cycloneive_lcell_comb \rst_cnt[17]~53 (
// Equation(s):
// \rst_cnt[17]~53_combout  = (rst_cnt[17] & (!\rst_cnt[16]~52 )) # (!rst_cnt[17] & ((\rst_cnt[16]~52 ) # (GND)))
// \rst_cnt[17]~54  = CARRY((!\rst_cnt[16]~52 ) # (!rst_cnt[17]))

	.dataa(gnd),
	.datab(rst_cnt[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rst_cnt[16]~52 ),
	.combout(\rst_cnt[17]~53_combout ),
	.cout(\rst_cnt[17]~54 ));
// synopsys translate_off
defparam \rst_cnt[17]~53 .lut_mask = 16'h3C3F;
defparam \rst_cnt[17]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y20_N17
dffeas \rst_cnt[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[17]~53_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[17]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[17] .is_wysiwyg = "true";
defparam \rst_cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N18
cycloneive_lcell_comb \rst_cnt[18]~55 (
// Equation(s):
// \rst_cnt[18]~55_combout  = rst_cnt[18] $ (!\rst_cnt[17]~54 )

	.dataa(gnd),
	.datab(rst_cnt[18]),
	.datac(gnd),
	.datad(gnd),
	.cin(\rst_cnt[17]~54 ),
	.combout(\rst_cnt[18]~55_combout ),
	.cout());
// synopsys translate_off
defparam \rst_cnt[18]~55 .lut_mask = 16'hC3C3;
defparam \rst_cnt[18]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y20_N19
dffeas \rst_cnt[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[18]~55_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[18]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[18] .is_wysiwyg = "true";
defparam \rst_cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N0
cycloneive_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (rst_cnt[3] & (rst_cnt[1] & (rst_cnt[0] & rst_cnt[2])))

	.dataa(rst_cnt[3]),
	.datab(rst_cnt[1]),
	.datac(rst_cnt[0]),
	.datad(rst_cnt[2]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h8000;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N20
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!rst_cnt[8] & (!rst_cnt[9] & (!rst_cnt[11] & !rst_cnt[10])))

	.dataa(rst_cnt[8]),
	.datab(rst_cnt[9]),
	.datac(rst_cnt[11]),
	.datad(rst_cnt[10]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0001;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N22
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!rst_cnt[13] & \Equal0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(rst_cnt[13]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0F00;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N2
cycloneive_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (!rst_cnt[4] & (!rst_cnt[6] & !rst_cnt[5]))

	.dataa(rst_cnt[4]),
	.datab(gnd),
	.datac(rst_cnt[6]),
	.datad(rst_cnt[5]),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h0005;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N10
cycloneive_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (\Equal0~1_combout  & (((!\Equal0~2_combout  & \Equal0~4_combout )) # (!rst_cnt[7])))

	.dataa(rst_cnt[7]),
	.datab(\Equal0~2_combout ),
	.datac(\Equal0~1_combout ),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'h7050;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N12
cycloneive_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = (rst_cnt[18]) # ((!\LessThan0~1_combout  & (\Equal0~3_combout  & !\LessThan0~0_combout )))

	.dataa(\LessThan0~1_combout ),
	.datab(\Equal0~3_combout ),
	.datac(rst_cnt[18]),
	.datad(\LessThan0~0_combout ),
	.cin(gnd),
	.combout(\LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~2 .lut_mask = 16'hF0F4;
defparam \LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N15
dffeas \rst_cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[0]~19_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[0]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[0] .is_wysiwyg = "true";
defparam \rst_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N16
cycloneive_lcell_comb \rst_cnt[1]~21 (
// Equation(s):
// \rst_cnt[1]~21_combout  = (rst_cnt[1] & (!\rst_cnt[0]~20 )) # (!rst_cnt[1] & ((\rst_cnt[0]~20 ) # (GND)))
// \rst_cnt[1]~22  = CARRY((!\rst_cnt[0]~20 ) # (!rst_cnt[1]))

	.dataa(gnd),
	.datab(rst_cnt[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rst_cnt[0]~20 ),
	.combout(\rst_cnt[1]~21_combout ),
	.cout(\rst_cnt[1]~22 ));
// synopsys translate_off
defparam \rst_cnt[1]~21 .lut_mask = 16'h3C3F;
defparam \rst_cnt[1]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y21_N17
dffeas \rst_cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[1]~21_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[1]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[1] .is_wysiwyg = "true";
defparam \rst_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N18
cycloneive_lcell_comb \rst_cnt[2]~23 (
// Equation(s):
// \rst_cnt[2]~23_combout  = (rst_cnt[2] & (\rst_cnt[1]~22  $ (GND))) # (!rst_cnt[2] & (!\rst_cnt[1]~22  & VCC))
// \rst_cnt[2]~24  = CARRY((rst_cnt[2] & !\rst_cnt[1]~22 ))

	.dataa(gnd),
	.datab(rst_cnt[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rst_cnt[1]~22 ),
	.combout(\rst_cnt[2]~23_combout ),
	.cout(\rst_cnt[2]~24 ));
// synopsys translate_off
defparam \rst_cnt[2]~23 .lut_mask = 16'hC30C;
defparam \rst_cnt[2]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y21_N19
dffeas \rst_cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[2]~23_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[2]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[2] .is_wysiwyg = "true";
defparam \rst_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N20
cycloneive_lcell_comb \rst_cnt[3]~25 (
// Equation(s):
// \rst_cnt[3]~25_combout  = (rst_cnt[3] & (!\rst_cnt[2]~24 )) # (!rst_cnt[3] & ((\rst_cnt[2]~24 ) # (GND)))
// \rst_cnt[3]~26  = CARRY((!\rst_cnt[2]~24 ) # (!rst_cnt[3]))

	.dataa(gnd),
	.datab(rst_cnt[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rst_cnt[2]~24 ),
	.combout(\rst_cnt[3]~25_combout ),
	.cout(\rst_cnt[3]~26 ));
// synopsys translate_off
defparam \rst_cnt[3]~25 .lut_mask = 16'h3C3F;
defparam \rst_cnt[3]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y21_N21
dffeas \rst_cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[3]~25_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[3]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[3] .is_wysiwyg = "true";
defparam \rst_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N22
cycloneive_lcell_comb \rst_cnt[4]~27 (
// Equation(s):
// \rst_cnt[4]~27_combout  = (rst_cnt[4] & (\rst_cnt[3]~26  $ (GND))) # (!rst_cnt[4] & (!\rst_cnt[3]~26  & VCC))
// \rst_cnt[4]~28  = CARRY((rst_cnt[4] & !\rst_cnt[3]~26 ))

	.dataa(rst_cnt[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rst_cnt[3]~26 ),
	.combout(\rst_cnt[4]~27_combout ),
	.cout(\rst_cnt[4]~28 ));
// synopsys translate_off
defparam \rst_cnt[4]~27 .lut_mask = 16'hA50A;
defparam \rst_cnt[4]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y21_N23
dffeas \rst_cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[4]~27_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[4]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[4] .is_wysiwyg = "true";
defparam \rst_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N24
cycloneive_lcell_comb \rst_cnt[5]~29 (
// Equation(s):
// \rst_cnt[5]~29_combout  = (rst_cnt[5] & (!\rst_cnt[4]~28 )) # (!rst_cnt[5] & ((\rst_cnt[4]~28 ) # (GND)))
// \rst_cnt[5]~30  = CARRY((!\rst_cnt[4]~28 ) # (!rst_cnt[5]))

	.dataa(gnd),
	.datab(rst_cnt[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rst_cnt[4]~28 ),
	.combout(\rst_cnt[5]~29_combout ),
	.cout(\rst_cnt[5]~30 ));
// synopsys translate_off
defparam \rst_cnt[5]~29 .lut_mask = 16'h3C3F;
defparam \rst_cnt[5]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y21_N25
dffeas \rst_cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[5]~29_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[5]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[5] .is_wysiwyg = "true";
defparam \rst_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N26
cycloneive_lcell_comb \rst_cnt[6]~31 (
// Equation(s):
// \rst_cnt[6]~31_combout  = (rst_cnt[6] & (\rst_cnt[5]~30  $ (GND))) # (!rst_cnt[6] & (!\rst_cnt[5]~30  & VCC))
// \rst_cnt[6]~32  = CARRY((rst_cnt[6] & !\rst_cnt[5]~30 ))

	.dataa(rst_cnt[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rst_cnt[5]~30 ),
	.combout(\rst_cnt[6]~31_combout ),
	.cout(\rst_cnt[6]~32 ));
// synopsys translate_off
defparam \rst_cnt[6]~31 .lut_mask = 16'hA50A;
defparam \rst_cnt[6]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y21_N27
dffeas \rst_cnt[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[6]~31_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[6]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[6] .is_wysiwyg = "true";
defparam \rst_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N28
cycloneive_lcell_comb \rst_cnt[7]~33 (
// Equation(s):
// \rst_cnt[7]~33_combout  = (rst_cnt[7] & (!\rst_cnt[6]~32 )) # (!rst_cnt[7] & ((\rst_cnt[6]~32 ) # (GND)))
// \rst_cnt[7]~34  = CARRY((!\rst_cnt[6]~32 ) # (!rst_cnt[7]))

	.dataa(gnd),
	.datab(rst_cnt[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rst_cnt[6]~32 ),
	.combout(\rst_cnt[7]~33_combout ),
	.cout(\rst_cnt[7]~34 ));
// synopsys translate_off
defparam \rst_cnt[7]~33 .lut_mask = 16'h3C3F;
defparam \rst_cnt[7]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y21_N29
dffeas \rst_cnt[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[7]~33_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[7]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[7] .is_wysiwyg = "true";
defparam \rst_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N30
cycloneive_lcell_comb \rst_cnt[8]~35 (
// Equation(s):
// \rst_cnt[8]~35_combout  = (rst_cnt[8] & (\rst_cnt[7]~34  $ (GND))) # (!rst_cnt[8] & (!\rst_cnt[7]~34  & VCC))
// \rst_cnt[8]~36  = CARRY((rst_cnt[8] & !\rst_cnt[7]~34 ))

	.dataa(rst_cnt[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rst_cnt[7]~34 ),
	.combout(\rst_cnt[8]~35_combout ),
	.cout(\rst_cnt[8]~36 ));
// synopsys translate_off
defparam \rst_cnt[8]~35 .lut_mask = 16'hA50A;
defparam \rst_cnt[8]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y21_N31
dffeas \rst_cnt[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[8]~35_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[8]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[8] .is_wysiwyg = "true";
defparam \rst_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N0
cycloneive_lcell_comb \rst_cnt[9]~37 (
// Equation(s):
// \rst_cnt[9]~37_combout  = (rst_cnt[9] & (!\rst_cnt[8]~36 )) # (!rst_cnt[9] & ((\rst_cnt[8]~36 ) # (GND)))
// \rst_cnt[9]~38  = CARRY((!\rst_cnt[8]~36 ) # (!rst_cnt[9]))

	.dataa(gnd),
	.datab(rst_cnt[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rst_cnt[8]~36 ),
	.combout(\rst_cnt[9]~37_combout ),
	.cout(\rst_cnt[9]~38 ));
// synopsys translate_off
defparam \rst_cnt[9]~37 .lut_mask = 16'h3C3F;
defparam \rst_cnt[9]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y20_N1
dffeas \rst_cnt[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[9]~37_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[9]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[9] .is_wysiwyg = "true";
defparam \rst_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N2
cycloneive_lcell_comb \rst_cnt[10]~39 (
// Equation(s):
// \rst_cnt[10]~39_combout  = (rst_cnt[10] & (\rst_cnt[9]~38  $ (GND))) # (!rst_cnt[10] & (!\rst_cnt[9]~38  & VCC))
// \rst_cnt[10]~40  = CARRY((rst_cnt[10] & !\rst_cnt[9]~38 ))

	.dataa(gnd),
	.datab(rst_cnt[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rst_cnt[9]~38 ),
	.combout(\rst_cnt[10]~39_combout ),
	.cout(\rst_cnt[10]~40 ));
// synopsys translate_off
defparam \rst_cnt[10]~39 .lut_mask = 16'hC30C;
defparam \rst_cnt[10]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y20_N3
dffeas \rst_cnt[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[10]~39_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[10]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[10] .is_wysiwyg = "true";
defparam \rst_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N4
cycloneive_lcell_comb \rst_cnt[11]~41 (
// Equation(s):
// \rst_cnt[11]~41_combout  = (rst_cnt[11] & (!\rst_cnt[10]~40 )) # (!rst_cnt[11] & ((\rst_cnt[10]~40 ) # (GND)))
// \rst_cnt[11]~42  = CARRY((!\rst_cnt[10]~40 ) # (!rst_cnt[11]))

	.dataa(gnd),
	.datab(rst_cnt[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rst_cnt[10]~40 ),
	.combout(\rst_cnt[11]~41_combout ),
	.cout(\rst_cnt[11]~42 ));
// synopsys translate_off
defparam \rst_cnt[11]~41 .lut_mask = 16'h3C3F;
defparam \rst_cnt[11]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y20_N5
dffeas \rst_cnt[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[11]~41_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[11]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[11] .is_wysiwyg = "true";
defparam \rst_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N6
cycloneive_lcell_comb \rst_cnt[12]~43 (
// Equation(s):
// \rst_cnt[12]~43_combout  = (rst_cnt[12] & (\rst_cnt[11]~42  $ (GND))) # (!rst_cnt[12] & (!\rst_cnt[11]~42  & VCC))
// \rst_cnt[12]~44  = CARRY((rst_cnt[12] & !\rst_cnt[11]~42 ))

	.dataa(rst_cnt[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rst_cnt[11]~42 ),
	.combout(\rst_cnt[12]~43_combout ),
	.cout(\rst_cnt[12]~44 ));
// synopsys translate_off
defparam \rst_cnt[12]~43 .lut_mask = 16'hA50A;
defparam \rst_cnt[12]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y20_N7
dffeas \rst_cnt[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[12]~43_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[12]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[12] .is_wysiwyg = "true";
defparam \rst_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N8
cycloneive_lcell_comb \rst_cnt[13]~45 (
// Equation(s):
// \rst_cnt[13]~45_combout  = (rst_cnt[13] & (!\rst_cnt[12]~44 )) # (!rst_cnt[13] & ((\rst_cnt[12]~44 ) # (GND)))
// \rst_cnt[13]~46  = CARRY((!\rst_cnt[12]~44 ) # (!rst_cnt[13]))

	.dataa(gnd),
	.datab(rst_cnt[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rst_cnt[12]~44 ),
	.combout(\rst_cnt[13]~45_combout ),
	.cout(\rst_cnt[13]~46 ));
// synopsys translate_off
defparam \rst_cnt[13]~45 .lut_mask = 16'h3C3F;
defparam \rst_cnt[13]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y20_N9
dffeas \rst_cnt[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[13]~45_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[13]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[13] .is_wysiwyg = "true";
defparam \rst_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y20_N11
dffeas \rst_cnt[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[14]~47_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[14]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[14] .is_wysiwyg = "true";
defparam \rst_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N24
cycloneive_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (rst_cnt[14] & (rst_cnt[17] & (rst_cnt[16] & rst_cnt[15])))

	.dataa(rst_cnt[14]),
	.datab(rst_cnt[17]),
	.datac(rst_cnt[16]),
	.datad(rst_cnt[15]),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h8000;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N4
cycloneive_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = (rst_cnt[7] & (\Equal0~4_combout  & (!rst_cnt[18] & rst_cnt[12])))

	.dataa(rst_cnt[7]),
	.datab(\Equal0~4_combout ),
	.datac(rst_cnt[18]),
	.datad(rst_cnt[12]),
	.cin(gnd),
	.combout(\Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~5 .lut_mask = 16'h0800;
defparam \Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N0
cycloneive_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = (\Equal0~3_combout  & (\Equal0~2_combout  & (\Equal0~1_combout  & \Equal0~5_combout )))

	.dataa(\Equal0~3_combout ),
	.datab(\Equal0~2_combout ),
	.datac(\Equal0~1_combout ),
	.datad(\Equal0~5_combout ),
	.cin(gnd),
	.combout(\Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~6 .lut_mask = 16'h8000;
defparam \Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N1
cycloneive_io_ibuf \rd_req~input (
	.i(rd_req),
	.ibar(gnd),
	.o(\rd_req~input_o ));
// synopsys translate_off
defparam \rd_req~input .bus_hold = "false";
defparam \rd_req~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N24
cycloneive_lcell_comb \rd_req_dly~feeder (
// Equation(s):
// \rd_req_dly~feeder_combout  = \rd_req~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rd_req~input_o ),
	.cin(gnd),
	.combout(\rd_req_dly~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_req_dly~feeder .lut_mask = 16'hFF00;
defparam \rd_req_dly~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y20_N25
dffeas rd_req_dly(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_req_dly~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_req_dly~q ),
	.prn(vcc));
// synopsys translate_off
defparam rd_req_dly.is_wysiwyg = "true";
defparam rd_req_dly.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N18
cycloneive_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (!\state.IDLE~q  & (!\Equal0~6_combout  & \rd_req_dly~q ))

	.dataa(\state.IDLE~q ),
	.datab(gnd),
	.datac(\Equal0~6_combout ),
	.datad(\rd_req_dly~q ),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'h0500;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X3_Y24_N15
cycloneive_io_ibuf \wr_req~input (
	.i(wr_req),
	.ibar(gnd),
	.o(\wr_req~input_o ));
// synopsys translate_off
defparam \wr_req~input .bus_hold = "false";
defparam \wr_req~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y20_N23
dffeas wr_req_dly(
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_req~input_o ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wr_req_dly~q ),
	.prn(vcc));
// synopsys translate_off
defparam wr_req_dly.is_wysiwyg = "true";
defparam wr_req_dly.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N0
cycloneive_lcell_comb \Selector4~5 (
// Equation(s):
// \Selector4~5_combout  = (!\state.IDLE~q  & (!\rd_req_dly~q  & (!\Equal0~6_combout  & \wr_req_dly~q )))

	.dataa(\state.IDLE~q ),
	.datab(\rd_req_dly~q ),
	.datac(\Equal0~6_combout ),
	.datad(\wr_req_dly~q ),
	.cin(gnd),
	.combout(\Selector4~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~5 .lut_mask = 16'h0100;
defparam \Selector4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y20_N29
dffeas \state.WR_RAM (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector4~5_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector4~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.WR_RAM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.WR_RAM .is_wysiwyg = "true";
defparam \state.WR_RAM .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y24_N15
cycloneive_io_ibuf \update_req~input (
	.i(update_req),
	.ibar(gnd),
	.o(\update_req~input_o ));
// synopsys translate_off
defparam \update_req~input .bus_hold = "false";
defparam \update_req~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N26
cycloneive_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (\wr_req_dly~q ) # ((\update_req~input_o ) # (\rd_req_dly~q ))

	.dataa(\wr_req_dly~q ),
	.datab(\update_req~input_o ),
	.datac(gnd),
	.datad(\rd_req_dly~q ),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'hFFEE;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N6
cycloneive_lcell_comb \Selector4~1 (
// Equation(s):
// \Selector4~1_combout  = (!\state.IDLE~q  & ((\Selector4~0_combout ) # ((\Equal0~2_combout  & \Equal0~3_combout ))))

	.dataa(\state.IDLE~q ),
	.datab(\Equal0~2_combout ),
	.datac(\Selector4~0_combout ),
	.datad(\Equal0~3_combout ),
	.cin(gnd),
	.combout(\Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~1 .lut_mask = 16'h5450;
defparam \Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N8
cycloneive_lcell_comb \Selector4~2 (
// Equation(s):
// \Selector4~2_combout  = (\Selector4~1_combout  & ((\Selector4~0_combout ) # ((\Equal0~5_combout  & \Equal0~1_combout ))))

	.dataa(\Equal0~5_combout ),
	.datab(\Selector4~0_combout ),
	.datac(\Equal0~1_combout ),
	.datad(\Selector4~1_combout ),
	.cin(gnd),
	.combout(\Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~2 .lut_mask = 16'hEC00;
defparam \Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N14
cycloneive_lcell_comb \Selector4~4 (
// Equation(s):
// \Selector4~4_combout  = (\Selector4~2_combout ) # ((\state.IDLE~q  & (!\state.WR_RAM~q  & \Selector4~3_combout )))

	.dataa(\state.IDLE~q ),
	.datab(\state.WR_RAM~q ),
	.datac(\Selector4~3_combout ),
	.datad(\Selector4~2_combout ),
	.cin(gnd),
	.combout(\Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~4 .lut_mask = 16'hFF20;
defparam \Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y20_N19
dffeas \state.RD_RAM (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector5~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector4~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.RD_RAM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.RD_RAM .is_wysiwyg = "true";
defparam \state.RD_RAM .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N8
cycloneive_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (\Equal0~6_combout  & ((\Selector4~2_combout ) # ((!\Selector4~4_combout  & \state.INIT~q )))) # (!\Equal0~6_combout  & (!\Selector4~4_combout  & (\state.INIT~q )))

	.dataa(\Equal0~6_combout ),
	.datab(\Selector4~4_combout ),
	.datac(\state.INIT~q ),
	.datad(\Selector4~2_combout ),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'hBA30;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y20_N9
dffeas \state.INIT (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.INIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.INIT .is_wysiwyg = "true";
defparam \state.INIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N30
cycloneive_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (\state.IDLE~q  & (!\state.INIT~q  & (\ee_r_req~q ))) # (!\state.IDLE~q  & (((\ee_r_req~q ) # (\Equal0~6_combout ))))

	.dataa(\state.INIT~q ),
	.datab(\state.IDLE~q ),
	.datac(\ee_r_req~q ),
	.datad(\Equal0~6_combout ),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = 16'h7370;
defparam \Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y20_N31
dffeas ee_r_req(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ee_r_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam ee_r_req.is_wysiwyg = "true";
defparam ee_r_req.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N6
cycloneive_lcell_comb \iic_ctrl|Selector35~0 (
// Equation(s):
// \iic_ctrl|Selector35~0_combout  = (!\iic_ctrl|state.IDLE~q  & (!\ee_w_req~q  & \ee_r_req~q ))

	.dataa(gnd),
	.datab(\iic_ctrl|state.IDLE~q ),
	.datac(\ee_w_req~q ),
	.datad(\ee_r_req~q ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector35~0 .lut_mask = 16'h0300;
defparam \iic_ctrl|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N18
cycloneive_lcell_comb \iic_ctrl|r_cnt[0]~6 (
// Equation(s):
// \iic_ctrl|r_cnt[0]~6_combout  = \iic_ctrl|r_cnt [0] $ (VCC)
// \iic_ctrl|r_cnt[0]~7  = CARRY(\iic_ctrl|r_cnt [0])

	.dataa(gnd),
	.datab(\iic_ctrl|r_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\iic_ctrl|r_cnt[0]~6_combout ),
	.cout(\iic_ctrl|r_cnt[0]~7 ));
// synopsys translate_off
defparam \iic_ctrl|r_cnt[0]~6 .lut_mask = 16'h33CC;
defparam \iic_ctrl|r_cnt[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N16
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|cnt[0]~6 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|cnt[0]~6_combout  = \iic_ctrl|iic_bit_shift|cnt [0] $ (VCC)
// \iic_ctrl|iic_bit_shift|cnt[0]~7  = CARRY(\iic_ctrl|iic_bit_shift|cnt [0])

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|cnt[0]~6_combout ),
	.cout(\iic_ctrl|iic_bit_shift|cnt[0]~7 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|cnt[0]~6 .lut_mask = 16'h33CC;
defparam \iic_ctrl|iic_bit_shift|cnt[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N22
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|cnt[3]~14 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|cnt[3]~14_combout  = (\iic_ctrl|iic_bit_shift|cnt [3] & (!\iic_ctrl|iic_bit_shift|cnt[2]~13 )) # (!\iic_ctrl|iic_bit_shift|cnt [3] & ((\iic_ctrl|iic_bit_shift|cnt[2]~13 ) # (GND)))
// \iic_ctrl|iic_bit_shift|cnt[3]~15  = CARRY((!\iic_ctrl|iic_bit_shift|cnt[2]~13 ) # (!\iic_ctrl|iic_bit_shift|cnt [3]))

	.dataa(\iic_ctrl|iic_bit_shift|cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|cnt[2]~13 ),
	.combout(\iic_ctrl|iic_bit_shift|cnt[3]~14_combout ),
	.cout(\iic_ctrl|iic_bit_shift|cnt[3]~15 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|cnt[3]~14 .lut_mask = 16'h5A5F;
defparam \iic_ctrl|iic_bit_shift|cnt[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N24
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|cnt[4]~16 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|cnt[4]~16_combout  = \iic_ctrl|iic_bit_shift|cnt [4] $ (!\iic_ctrl|iic_bit_shift|cnt[3]~15 )

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|cnt [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\iic_ctrl|iic_bit_shift|cnt[3]~15 ),
	.combout(\iic_ctrl|iic_bit_shift|cnt[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|cnt[4]~16 .lut_mask = 16'hC3C3;
defparam \iic_ctrl|iic_bit_shift|cnt[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N12
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[0]~20 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[0]~20_combout  = \iic_ctrl|iic_bit_shift|div_cnt [0] $ (VCC)
// \iic_ctrl|iic_bit_shift|div_cnt[0]~21  = CARRY(\iic_ctrl|iic_bit_shift|div_cnt [0])

	.dataa(\iic_ctrl|iic_bit_shift|div_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[0]~20_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[0]~21 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[0]~20 .lut_mask = 16'h55AA;
defparam \iic_ctrl|iic_bit_shift|div_cnt[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N10
cycloneive_lcell_comb \iic_ctrl|Selector32~3 (
// Equation(s):
// \iic_ctrl|Selector32~3_combout  = (\iic_ctrl|state.WAIT_RD_DONE~q  & \iic_ctrl|iic_bit_shift|trans_done~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\iic_ctrl|state.WAIT_RD_DONE~q ),
	.datad(\iic_ctrl|iic_bit_shift|trans_done~q ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector32~3_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector32~3 .lut_mask = 16'hF000;
defparam \iic_ctrl|Selector32~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N24
cycloneive_lcell_comb \iic_ctrl|Selector33~2 (
// Equation(s):
// \iic_ctrl|Selector33~2_combout  = (\iic_ctrl|state.WAIT_WR_DONE~q  & \iic_ctrl|iic_bit_shift|trans_done~q )

	.dataa(gnd),
	.datab(\iic_ctrl|state.WAIT_WR_DONE~q ),
	.datac(\iic_ctrl|iic_bit_shift|trans_done~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\iic_ctrl|Selector33~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector33~2 .lut_mask = 16'hC0C0;
defparam \iic_ctrl|Selector33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N12
cycloneive_lcell_comb \iic_ctrl|w_cnt[0]~6 (
// Equation(s):
// \iic_ctrl|w_cnt[0]~6_combout  = \iic_ctrl|w_cnt [0] $ (VCC)
// \iic_ctrl|w_cnt[0]~7  = CARRY(\iic_ctrl|w_cnt [0])

	.dataa(\iic_ctrl|w_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\iic_ctrl|w_cnt[0]~6_combout ),
	.cout(\iic_ctrl|w_cnt[0]~7 ));
// synopsys translate_off
defparam \iic_ctrl|w_cnt[0]~6 .lut_mask = 16'h55AA;
defparam \iic_ctrl|w_cnt[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N8
cycloneive_lcell_comb \iic_ctrl|Selector32~2 (
// Equation(s):
// \iic_ctrl|Selector32~2_combout  = (\iic_ctrl|state.WAIT_WR_DONE~q  & (\iic_ctrl|iic_bit_shift|trans_done~q  & ((\iic_ctrl|WideOr1~0_combout ) # (!\iic_ctrl|Selector41~0_combout ))))

	.dataa(\iic_ctrl|state.WAIT_WR_DONE~q ),
	.datab(\iic_ctrl|Selector41~0_combout ),
	.datac(\iic_ctrl|iic_bit_shift|trans_done~q ),
	.datad(\iic_ctrl|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector32~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector32~2 .lut_mask = 16'hA020;
defparam \iic_ctrl|Selector32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N16
cycloneive_lcell_comb \iic_ctrl|Add0~4 (
// Equation(s):
// \iic_ctrl|Add0~4_combout  = (\iic_ctrl|cnt [2] & (\iic_ctrl|Add0~3  $ (GND))) # (!\iic_ctrl|cnt [2] & (!\iic_ctrl|Add0~3  & VCC))
// \iic_ctrl|Add0~5  = CARRY((\iic_ctrl|cnt [2] & !\iic_ctrl|Add0~3 ))

	.dataa(gnd),
	.datab(\iic_ctrl|cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|Add0~3 ),
	.combout(\iic_ctrl|Add0~4_combout ),
	.cout(\iic_ctrl|Add0~5 ));
// synopsys translate_off
defparam \iic_ctrl|Add0~4 .lut_mask = 16'hC30C;
defparam \iic_ctrl|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N18
cycloneive_lcell_comb \iic_ctrl|Add0~6 (
// Equation(s):
// \iic_ctrl|Add0~6_combout  = (\iic_ctrl|cnt [3] & (!\iic_ctrl|Add0~5 )) # (!\iic_ctrl|cnt [3] & ((\iic_ctrl|Add0~5 ) # (GND)))
// \iic_ctrl|Add0~7  = CARRY((!\iic_ctrl|Add0~5 ) # (!\iic_ctrl|cnt [3]))

	.dataa(gnd),
	.datab(\iic_ctrl|cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|Add0~5 ),
	.combout(\iic_ctrl|Add0~6_combout ),
	.cout(\iic_ctrl|Add0~7 ));
// synopsys translate_off
defparam \iic_ctrl|Add0~6 .lut_mask = 16'h3C3F;
defparam \iic_ctrl|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N8
cycloneive_lcell_comb \iic_ctrl|Selector25~0 (
// Equation(s):
// \iic_ctrl|Selector25~0_combout  = (\iic_ctrl|Add0~6_combout  & \iic_ctrl|cnt[6]~2_combout )

	.dataa(gnd),
	.datab(\iic_ctrl|Add0~6_combout ),
	.datac(\iic_ctrl|cnt[6]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\iic_ctrl|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector25~0 .lut_mask = 16'hC0C0;
defparam \iic_ctrl|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N28
cycloneive_lcell_comb \iic_ctrl|cnt[3]~3 (
// Equation(s):
// \iic_ctrl|cnt[3]~3_combout  = (\rst_n~input_o  & ((\iic_ctrl|iic_bit_shift|trans_done~q ) # ((!\iic_ctrl|state.WAIT_RD_DONE~q  & !\iic_ctrl|state.WAIT_WR_DONE~q ))))

	.dataa(\iic_ctrl|state.WAIT_RD_DONE~q ),
	.datab(\rst_n~input_o ),
	.datac(\iic_ctrl|state.WAIT_WR_DONE~q ),
	.datad(\iic_ctrl|iic_bit_shift|trans_done~q ),
	.cin(gnd),
	.combout(\iic_ctrl|cnt[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|cnt[3]~3 .lut_mask = 16'hCC04;
defparam \iic_ctrl|cnt[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N18
cycloneive_lcell_comb \iic_ctrl|cnt[3]~4 (
// Equation(s):
// \iic_ctrl|cnt[3]~4_combout  = (!\iic_ctrl|state.WR_REG~q  & (!\iic_ctrl|state.RD_REG~q  & \iic_ctrl|cnt[3]~3_combout ))

	.dataa(gnd),
	.datab(\iic_ctrl|state.WR_REG~q ),
	.datac(\iic_ctrl|state.RD_REG~q ),
	.datad(\iic_ctrl|cnt[3]~3_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|cnt[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|cnt[3]~4 .lut_mask = 16'h0300;
defparam \iic_ctrl|cnt[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y17_N9
dffeas \iic_ctrl|cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iic_ctrl|cnt[3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|cnt[3] .is_wysiwyg = "true";
defparam \iic_ctrl|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N20
cycloneive_lcell_comb \iic_ctrl|Selector28~7 (
// Equation(s):
// \iic_ctrl|Selector28~7_combout  = (!\iic_ctrl|cnt [3] & (!\iic_ctrl|cnt [2] & \iic_ctrl|Selector41~0_combout ))

	.dataa(\iic_ctrl|cnt [3]),
	.datab(gnd),
	.datac(\iic_ctrl|cnt [2]),
	.datad(\iic_ctrl|Selector41~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector28~7_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector28~7 .lut_mask = 16'h0500;
defparam \iic_ctrl|Selector28~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N10
cycloneive_lcell_comb \iic_ctrl|w_cnt[4]~10 (
// Equation(s):
// \iic_ctrl|w_cnt[4]~10_combout  = ((\iic_ctrl|cnt [0]) # ((!\iic_ctrl|cnt [1]) # (!\iic_ctrl|Selector28~7_combout ))) # (!\iic_ctrl|state.WR_REG~q )

	.dataa(\iic_ctrl|state.WR_REG~q ),
	.datab(\iic_ctrl|cnt [0]),
	.datac(\iic_ctrl|Selector28~7_combout ),
	.datad(\iic_ctrl|cnt [1]),
	.cin(gnd),
	.combout(\iic_ctrl|w_cnt[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|w_cnt[4]~10 .lut_mask = 16'hDFFF;
defparam \iic_ctrl|w_cnt[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N4
cycloneive_lcell_comb \iic_ctrl|w_cnt[4]~11 (
// Equation(s):
// \iic_ctrl|w_cnt[4]~11_combout  = (\iic_ctrl|Selector32~2_combout ) # (!\iic_ctrl|w_cnt[4]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\iic_ctrl|Selector32~2_combout ),
	.datad(\iic_ctrl|w_cnt[4]~10_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|w_cnt[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|w_cnt[4]~11 .lut_mask = 16'hF0FF;
defparam \iic_ctrl|w_cnt[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N13
dffeas \iic_ctrl|w_cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|w_cnt[0]~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\iic_ctrl|state.WAIT_WR_DONE~q ),
	.sload(gnd),
	.ena(\iic_ctrl|w_cnt[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|w_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|w_cnt[0] .is_wysiwyg = "true";
defparam \iic_ctrl|w_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N14
cycloneive_lcell_comb \iic_ctrl|w_cnt[1]~8 (
// Equation(s):
// \iic_ctrl|w_cnt[1]~8_combout  = (\iic_ctrl|w_cnt [1] & (!\iic_ctrl|w_cnt[0]~7 )) # (!\iic_ctrl|w_cnt [1] & ((\iic_ctrl|w_cnt[0]~7 ) # (GND)))
// \iic_ctrl|w_cnt[1]~9  = CARRY((!\iic_ctrl|w_cnt[0]~7 ) # (!\iic_ctrl|w_cnt [1]))

	.dataa(gnd),
	.datab(\iic_ctrl|w_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|w_cnt[0]~7 ),
	.combout(\iic_ctrl|w_cnt[1]~8_combout ),
	.cout(\iic_ctrl|w_cnt[1]~9 ));
// synopsys translate_off
defparam \iic_ctrl|w_cnt[1]~8 .lut_mask = 16'h3C3F;
defparam \iic_ctrl|w_cnt[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y17_N15
dffeas \iic_ctrl|w_cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|w_cnt[1]~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\iic_ctrl|state.WAIT_WR_DONE~q ),
	.sload(gnd),
	.ena(\iic_ctrl|w_cnt[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|w_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|w_cnt[1] .is_wysiwyg = "true";
defparam \iic_ctrl|w_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N16
cycloneive_lcell_comb \iic_ctrl|w_cnt[2]~12 (
// Equation(s):
// \iic_ctrl|w_cnt[2]~12_combout  = (\iic_ctrl|w_cnt [2] & (\iic_ctrl|w_cnt[1]~9  $ (GND))) # (!\iic_ctrl|w_cnt [2] & (!\iic_ctrl|w_cnt[1]~9  & VCC))
// \iic_ctrl|w_cnt[2]~13  = CARRY((\iic_ctrl|w_cnt [2] & !\iic_ctrl|w_cnt[1]~9 ))

	.dataa(gnd),
	.datab(\iic_ctrl|w_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|w_cnt[1]~9 ),
	.combout(\iic_ctrl|w_cnt[2]~12_combout ),
	.cout(\iic_ctrl|w_cnt[2]~13 ));
// synopsys translate_off
defparam \iic_ctrl|w_cnt[2]~12 .lut_mask = 16'hC30C;
defparam \iic_ctrl|w_cnt[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y17_N17
dffeas \iic_ctrl|w_cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|w_cnt[2]~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\iic_ctrl|state.WAIT_WR_DONE~q ),
	.sload(gnd),
	.ena(\iic_ctrl|w_cnt[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|w_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|w_cnt[2] .is_wysiwyg = "true";
defparam \iic_ctrl|w_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N18
cycloneive_lcell_comb \iic_ctrl|w_cnt[3]~14 (
// Equation(s):
// \iic_ctrl|w_cnt[3]~14_combout  = (\iic_ctrl|w_cnt [3] & (!\iic_ctrl|w_cnt[2]~13 )) # (!\iic_ctrl|w_cnt [3] & ((\iic_ctrl|w_cnt[2]~13 ) # (GND)))
// \iic_ctrl|w_cnt[3]~15  = CARRY((!\iic_ctrl|w_cnt[2]~13 ) # (!\iic_ctrl|w_cnt [3]))

	.dataa(gnd),
	.datab(\iic_ctrl|w_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|w_cnt[2]~13 ),
	.combout(\iic_ctrl|w_cnt[3]~14_combout ),
	.cout(\iic_ctrl|w_cnt[3]~15 ));
// synopsys translate_off
defparam \iic_ctrl|w_cnt[3]~14 .lut_mask = 16'h3C3F;
defparam \iic_ctrl|w_cnt[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y17_N19
dffeas \iic_ctrl|w_cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|w_cnt[3]~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\iic_ctrl|state.WAIT_WR_DONE~q ),
	.sload(gnd),
	.ena(\iic_ctrl|w_cnt[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|w_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|w_cnt[3] .is_wysiwyg = "true";
defparam \iic_ctrl|w_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N20
cycloneive_lcell_comb \iic_ctrl|w_cnt[4]~16 (
// Equation(s):
// \iic_ctrl|w_cnt[4]~16_combout  = (\iic_ctrl|w_cnt [4] & (\iic_ctrl|w_cnt[3]~15  $ (GND))) # (!\iic_ctrl|w_cnt [4] & (!\iic_ctrl|w_cnt[3]~15  & VCC))
// \iic_ctrl|w_cnt[4]~17  = CARRY((\iic_ctrl|w_cnt [4] & !\iic_ctrl|w_cnt[3]~15 ))

	.dataa(gnd),
	.datab(\iic_ctrl|w_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|w_cnt[3]~15 ),
	.combout(\iic_ctrl|w_cnt[4]~16_combout ),
	.cout(\iic_ctrl|w_cnt[4]~17 ));
// synopsys translate_off
defparam \iic_ctrl|w_cnt[4]~16 .lut_mask = 16'hC30C;
defparam \iic_ctrl|w_cnt[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y17_N21
dffeas \iic_ctrl|w_cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|w_cnt[4]~16_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\iic_ctrl|state.WAIT_WR_DONE~q ),
	.sload(gnd),
	.ena(\iic_ctrl|w_cnt[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|w_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|w_cnt[4] .is_wysiwyg = "true";
defparam \iic_ctrl|w_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N22
cycloneive_lcell_comb \iic_ctrl|w_cnt[5]~18 (
// Equation(s):
// \iic_ctrl|w_cnt[5]~18_combout  = \iic_ctrl|w_cnt [5] $ (\iic_ctrl|w_cnt[4]~17 )

	.dataa(\iic_ctrl|w_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\iic_ctrl|w_cnt[4]~17 ),
	.combout(\iic_ctrl|w_cnt[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|w_cnt[5]~18 .lut_mask = 16'h5A5A;
defparam \iic_ctrl|w_cnt[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y17_N23
dffeas \iic_ctrl|w_cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|w_cnt[5]~18_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\iic_ctrl|state.WAIT_WR_DONE~q ),
	.sload(gnd),
	.ena(\iic_ctrl|w_cnt[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|w_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|w_cnt[5] .is_wysiwyg = "true";
defparam \iic_ctrl|w_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N6
cycloneive_lcell_comb \ee_w_num[1]~2 (
// Equation(s):
// \ee_w_num[1]~2_combout  = (ee_w_num[1]) # (\ee_w_num[1]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(ee_w_num[1]),
	.datad(\ee_w_num[1]~1_combout ),
	.cin(gnd),
	.combout(\ee_w_num[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ee_w_num[1]~2 .lut_mask = 16'hFFF0;
defparam \ee_w_num[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y20_N7
dffeas \ee_w_num[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ee_w_num[1]~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ee_w_num[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ee_w_num[1] .is_wysiwyg = "true";
defparam \ee_w_num[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N28
cycloneive_lcell_comb \iic_ctrl|Equal1~0 (
// Equation(s):
// \iic_ctrl|Equal1~0_combout  = (((\iic_ctrl|w_cnt [1]) # (!ee_w_num[1])) # (!\iic_ctrl|w_cnt [2])) # (!\iic_ctrl|w_cnt [0])

	.dataa(\iic_ctrl|w_cnt [0]),
	.datab(\iic_ctrl|w_cnt [2]),
	.datac(\iic_ctrl|w_cnt [1]),
	.datad(ee_w_num[1]),
	.cin(gnd),
	.combout(\iic_ctrl|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Equal1~0 .lut_mask = 16'hF7FF;
defparam \iic_ctrl|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N26
cycloneive_lcell_comb \iic_ctrl|Equal1~1 (
// Equation(s):
// \iic_ctrl|Equal1~1_combout  = (\iic_ctrl|w_cnt [4]) # ((\iic_ctrl|w_cnt [3]) # ((\iic_ctrl|w_cnt [5]) # (\iic_ctrl|Equal1~0_combout )))

	.dataa(\iic_ctrl|w_cnt [4]),
	.datab(\iic_ctrl|w_cnt [3]),
	.datac(\iic_ctrl|w_cnt [5]),
	.datad(\iic_ctrl|Equal1~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Equal1~1 .lut_mask = 16'hFFFE;
defparam \iic_ctrl|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N28
cycloneive_lcell_comb \iic_ctrl|Selector33~4 (
// Equation(s):
// \iic_ctrl|Selector33~4_combout  = (\iic_ctrl|Equal1~1_combout ) # ((!\iic_ctrl|WideOr1~0_combout  & \iic_ctrl|Selector41~0_combout ))

	.dataa(\iic_ctrl|WideOr1~0_combout ),
	.datab(\iic_ctrl|Selector41~0_combout ),
	.datac(gnd),
	.datad(\iic_ctrl|Equal1~1_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector33~4_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector33~4 .lut_mask = 16'hFF44;
defparam \iic_ctrl|Selector33~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N6
cycloneive_lcell_comb \iic_ctrl|Selector33~3 (
// Equation(s):
// \iic_ctrl|Selector33~3_combout  = (\ee_w_req~q  & (((\iic_ctrl|Selector33~2_combout  & \iic_ctrl|Selector33~4_combout )) # (!\iic_ctrl|state.IDLE~q ))) # (!\ee_w_req~q  & (\iic_ctrl|Selector33~2_combout  & ((\iic_ctrl|Selector33~4_combout ))))

	.dataa(\ee_w_req~q ),
	.datab(\iic_ctrl|Selector33~2_combout ),
	.datac(\iic_ctrl|state.IDLE~q ),
	.datad(\iic_ctrl|Selector33~4_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector33~3_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector33~3 .lut_mask = 16'hCE0A;
defparam \iic_ctrl|Selector33~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N7
dffeas \iic_ctrl|state.WR_REG (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector33~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|state.WR_REG~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|state.WR_REG .is_wysiwyg = "true";
defparam \iic_ctrl|state.WR_REG .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N4
cycloneive_lcell_comb \iic_ctrl|Selector34~0 (
// Equation(s):
// \iic_ctrl|Selector34~0_combout  = (\iic_ctrl|state.WR_REG~q ) # ((\iic_ctrl|state.WAIT_WR_DONE~q  & !\iic_ctrl|iic_bit_shift|trans_done~q ))

	.dataa(gnd),
	.datab(\iic_ctrl|state.WR_REG~q ),
	.datac(\iic_ctrl|state.WAIT_WR_DONE~q ),
	.datad(\iic_ctrl|iic_bit_shift|trans_done~q ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector34~0 .lut_mask = 16'hCCFC;
defparam \iic_ctrl|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N5
dffeas \iic_ctrl|state.WAIT_WR_DONE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector34~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|state.WAIT_WR_DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|state.WAIT_WR_DONE .is_wysiwyg = "true";
defparam \iic_ctrl|state.WAIT_WR_DONE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N8
cycloneive_lcell_comb \iic_ctrl|Selector30~0 (
// Equation(s):
// \iic_ctrl|Selector30~0_combout  = (!\iic_ctrl|state.WAIT_WR_DONE~q  & !\iic_ctrl|state.WAIT_RD_DONE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\iic_ctrl|state.WAIT_WR_DONE~q ),
	.datad(\iic_ctrl|state.WAIT_RD_DONE~q ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector30~0 .lut_mask = 16'h000F;
defparam \iic_ctrl|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N16
cycloneive_lcell_comb \iic_ctrl|Selector28~3 (
// Equation(s):
// \iic_ctrl|Selector28~3_combout  = (\iic_ctrl|cnt [0] & (((!\iic_ctrl|iic_bit_shift|trans_done~q  & !\iic_ctrl|Selector30~0_combout )) # (!\iic_ctrl|Selector38~0_combout )))

	.dataa(\iic_ctrl|iic_bit_shift|trans_done~q ),
	.datab(\iic_ctrl|cnt [0]),
	.datac(\iic_ctrl|Selector30~0_combout ),
	.datad(\iic_ctrl|Selector38~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector28~3_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector28~3 .lut_mask = 16'h04CC;
defparam \iic_ctrl|Selector28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N12
cycloneive_lcell_comb \iic_ctrl|Add0~0 (
// Equation(s):
// \iic_ctrl|Add0~0_combout  = \iic_ctrl|cnt [0] $ (VCC)
// \iic_ctrl|Add0~1  = CARRY(\iic_ctrl|cnt [0])

	.dataa(\iic_ctrl|cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\iic_ctrl|Add0~0_combout ),
	.cout(\iic_ctrl|Add0~1 ));
// synopsys translate_off
defparam \iic_ctrl|Add0~0 .lut_mask = 16'h55AA;
defparam \iic_ctrl|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N30
cycloneive_lcell_comb \iic_ctrl|Selector28~4 (
// Equation(s):
// \iic_ctrl|Selector28~4_combout  = (\iic_ctrl|Selector33~2_combout  & ((\iic_ctrl|Add0~0_combout ) # ((\iic_ctrl|Selector41~0_combout  & !\iic_ctrl|WideOr1~0_combout ))))

	.dataa(\iic_ctrl|Selector41~0_combout ),
	.datab(\iic_ctrl|Selector33~2_combout ),
	.datac(\iic_ctrl|WideOr1~0_combout ),
	.datad(\iic_ctrl|Add0~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector28~4_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector28~4 .lut_mask = 16'hCC08;
defparam \iic_ctrl|Selector28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N0
cycloneive_lcell_comb \iic_ctrl|Selector28~2 (
// Equation(s):
// \iic_ctrl|Selector28~2_combout  = (!\iic_ctrl|cnt [3] & !\iic_ctrl|cnt [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\iic_ctrl|cnt [3]),
	.datad(\iic_ctrl|cnt [2]),
	.cin(gnd),
	.combout(\iic_ctrl|Selector28~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector28~2 .lut_mask = 16'h000F;
defparam \iic_ctrl|Selector28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N28
cycloneive_lcell_comb \iic_ctrl|Selector28~5 (
// Equation(s):
// \iic_ctrl|Selector28~5_combout  = ((\iic_ctrl|Selector28~2_combout  & (!\iic_ctrl|cnt [1] & \iic_ctrl|Selector41~0_combout ))) # (!\iic_ctrl|cnt [0])

	.dataa(\iic_ctrl|Selector28~2_combout ),
	.datab(\iic_ctrl|cnt [0]),
	.datac(\iic_ctrl|cnt [1]),
	.datad(\iic_ctrl|Selector41~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector28~5_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector28~5 .lut_mask = 16'h3B33;
defparam \iic_ctrl|Selector28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N4
cycloneive_lcell_comb \iic_ctrl|Selector28~6 (
// Equation(s):
// \iic_ctrl|Selector28~6_combout  = (\iic_ctrl|Selector28~3_combout ) # ((\iic_ctrl|Selector28~4_combout ) # ((\iic_ctrl|Selector32~3_combout  & \iic_ctrl|Selector28~5_combout )))

	.dataa(\iic_ctrl|Selector32~3_combout ),
	.datab(\iic_ctrl|Selector28~3_combout ),
	.datac(\iic_ctrl|Selector28~4_combout ),
	.datad(\iic_ctrl|Selector28~5_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector28~6_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector28~6 .lut_mask = 16'hFEFC;
defparam \iic_ctrl|Selector28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N5
dffeas \iic_ctrl|cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector28~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|cnt[0] .is_wysiwyg = "true";
defparam \iic_ctrl|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N24
cycloneive_lcell_comb \iic_ctrl|Selector27~2 (
// Equation(s):
// \iic_ctrl|Selector27~2_combout  = (!\iic_ctrl|cnt [0] & (\iic_ctrl|cnt [1] & ((\iic_ctrl|state.WAIT_RD_DONE~q ) # (\iic_ctrl|state.WAIT_WR_DONE~q ))))

	.dataa(\iic_ctrl|state.WAIT_RD_DONE~q ),
	.datab(\iic_ctrl|cnt [0]),
	.datac(\iic_ctrl|state.WAIT_WR_DONE~q ),
	.datad(\iic_ctrl|cnt [1]),
	.cin(gnd),
	.combout(\iic_ctrl|Selector27~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector27~2 .lut_mask = 16'h3200;
defparam \iic_ctrl|Selector27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N14
cycloneive_lcell_comb \iic_ctrl|Add0~2 (
// Equation(s):
// \iic_ctrl|Add0~2_combout  = (\iic_ctrl|cnt [1] & (!\iic_ctrl|Add0~1 )) # (!\iic_ctrl|cnt [1] & ((\iic_ctrl|Add0~1 ) # (GND)))
// \iic_ctrl|Add0~3  = CARRY((!\iic_ctrl|Add0~1 ) # (!\iic_ctrl|cnt [1]))

	.dataa(gnd),
	.datab(\iic_ctrl|cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|Add0~1 ),
	.combout(\iic_ctrl|Add0~2_combout ),
	.cout(\iic_ctrl|Add0~3 ));
// synopsys translate_off
defparam \iic_ctrl|Add0~2 .lut_mask = 16'h3C3F;
defparam \iic_ctrl|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N26
cycloneive_lcell_comb \iic_ctrl|Selector27~3 (
// Equation(s):
// \iic_ctrl|Selector27~3_combout  = (\iic_ctrl|Selector27~2_combout  & ((\iic_ctrl|Add0~2_combout ) # ((\iic_ctrl|iic_bit_shift|trans_done~q  & \iic_ctrl|Selector28~7_combout ))))

	.dataa(\iic_ctrl|iic_bit_shift|trans_done~q ),
	.datab(\iic_ctrl|Selector27~2_combout ),
	.datac(\iic_ctrl|Add0~2_combout ),
	.datad(\iic_ctrl|Selector28~7_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector27~3_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector27~3 .lut_mask = 16'hC8C0;
defparam \iic_ctrl|Selector27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N4
cycloneive_lcell_comb \iic_ctrl|Selector27~4 (
// Equation(s):
// \iic_ctrl|Selector27~4_combout  = (\iic_ctrl|iic_bit_shift|trans_done~q  & (!\iic_ctrl|cnt [1] & (\iic_ctrl|cnt [0] & \iic_ctrl|Selector28~7_combout )))

	.dataa(\iic_ctrl|iic_bit_shift|trans_done~q ),
	.datab(\iic_ctrl|cnt [1]),
	.datac(\iic_ctrl|cnt [0]),
	.datad(\iic_ctrl|Selector28~7_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector27~4_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector27~4 .lut_mask = 16'h2000;
defparam \iic_ctrl|Selector27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N10
cycloneive_lcell_comb \iic_ctrl|Selector27~5 (
// Equation(s):
// \iic_ctrl|Selector27~5_combout  = (\iic_ctrl|iic_bit_shift|trans_done~q  & (!\iic_ctrl|cnt [1] & (\iic_ctrl|Add0~2_combout  & !\iic_ctrl|Selector28~7_combout ))) # (!\iic_ctrl|iic_bit_shift|trans_done~q  & (\iic_ctrl|cnt [1]))

	.dataa(\iic_ctrl|iic_bit_shift|trans_done~q ),
	.datab(\iic_ctrl|cnt [1]),
	.datac(\iic_ctrl|Add0~2_combout ),
	.datad(\iic_ctrl|Selector28~7_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector27~5_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector27~5 .lut_mask = 16'h4464;
defparam \iic_ctrl|Selector27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N6
cycloneive_lcell_comb \iic_ctrl|Selector27~7 (
// Equation(s):
// \iic_ctrl|Selector27~7_combout  = (\iic_ctrl|state.WAIT_RD_DONE~q  & (((\iic_ctrl|Selector27~4_combout ) # (\iic_ctrl|Selector27~5_combout )))) # (!\iic_ctrl|state.WAIT_RD_DONE~q  & (\iic_ctrl|state.WAIT_WR_DONE~q  & ((\iic_ctrl|Selector27~4_combout ) # 
// (\iic_ctrl|Selector27~5_combout ))))

	.dataa(\iic_ctrl|state.WAIT_RD_DONE~q ),
	.datab(\iic_ctrl|state.WAIT_WR_DONE~q ),
	.datac(\iic_ctrl|Selector27~4_combout ),
	.datad(\iic_ctrl|Selector27~5_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector27~7_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector27~7 .lut_mask = 16'hEEE0;
defparam \iic_ctrl|Selector27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N2
cycloneive_lcell_comb \iic_ctrl|Selector27~6 (
// Equation(s):
// \iic_ctrl|Selector27~6_combout  = (\iic_ctrl|Selector27~3_combout ) # ((\iic_ctrl|Selector27~7_combout ) # ((!\iic_ctrl|Selector38~0_combout  & \iic_ctrl|cnt [1])))

	.dataa(\iic_ctrl|Selector27~3_combout ),
	.datab(\iic_ctrl|Selector38~0_combout ),
	.datac(\iic_ctrl|cnt [1]),
	.datad(\iic_ctrl|Selector27~7_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector27~6_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector27~6 .lut_mask = 16'hFFBA;
defparam \iic_ctrl|Selector27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N3
dffeas \iic_ctrl|cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector27~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|cnt[1] .is_wysiwyg = "true";
defparam \iic_ctrl|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N2
cycloneive_lcell_comb \iic_ctrl|Selector26~0 (
// Equation(s):
// \iic_ctrl|Selector26~0_combout  = (\iic_ctrl|Selector32~3_combout  & (\iic_ctrl|cnt [2] $ (((\iic_ctrl|cnt [0] & \iic_ctrl|cnt [1])))))

	.dataa(\iic_ctrl|cnt [2]),
	.datab(\iic_ctrl|cnt [0]),
	.datac(\iic_ctrl|cnt [1]),
	.datad(\iic_ctrl|Selector32~3_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector26~0 .lut_mask = 16'h6A00;
defparam \iic_ctrl|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N12
cycloneive_lcell_comb \iic_ctrl|Selector26~1 (
// Equation(s):
// \iic_ctrl|Selector26~1_combout  = (\iic_ctrl|cnt [2] & (((!\iic_ctrl|iic_bit_shift|trans_done~q  & !\iic_ctrl|Selector30~0_combout )) # (!\iic_ctrl|Selector38~0_combout )))

	.dataa(\iic_ctrl|iic_bit_shift|trans_done~q ),
	.datab(\iic_ctrl|cnt [2]),
	.datac(\iic_ctrl|Selector30~0_combout ),
	.datad(\iic_ctrl|Selector38~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector26~1 .lut_mask = 16'h04CC;
defparam \iic_ctrl|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N22
cycloneive_lcell_comb \iic_ctrl|Selector26~2 (
// Equation(s):
// \iic_ctrl|Selector26~2_combout  = (\iic_ctrl|Selector26~0_combout ) # ((\iic_ctrl|Selector26~1_combout ) # ((\iic_ctrl|Add0~4_combout  & \iic_ctrl|Selector32~2_combout )))

	.dataa(\iic_ctrl|Add0~4_combout ),
	.datab(\iic_ctrl|Selector26~0_combout ),
	.datac(\iic_ctrl|Selector32~2_combout ),
	.datad(\iic_ctrl|Selector26~1_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector26~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector26~2 .lut_mask = 16'hFFEC;
defparam \iic_ctrl|Selector26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N23
dffeas \iic_ctrl|cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector26~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|cnt[2] .is_wysiwyg = "true";
defparam \iic_ctrl|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N8
cycloneive_lcell_comb \iic_ctrl|WideOr1~0 (
// Equation(s):
// \iic_ctrl|WideOr1~0_combout  = (\iic_ctrl|cnt [2]) # ((\iic_ctrl|cnt [3]) # ((\iic_ctrl|cnt [0] & \iic_ctrl|cnt [1])))

	.dataa(\iic_ctrl|cnt [2]),
	.datab(\iic_ctrl|cnt [0]),
	.datac(\iic_ctrl|cnt [1]),
	.datad(\iic_ctrl|cnt [3]),
	.cin(gnd),
	.combout(\iic_ctrl|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|WideOr1~0 .lut_mask = 16'hFFEA;
defparam \iic_ctrl|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N0
cycloneive_lcell_comb \iic_ctrl|WideOr1~1 (
// Equation(s):
// \iic_ctrl|WideOr1~1_combout  = (\iic_ctrl|WideOr1~0_combout ) # (!\iic_ctrl|Selector41~0_combout )

	.dataa(gnd),
	.datab(\iic_ctrl|Selector41~0_combout ),
	.datac(gnd),
	.datad(\iic_ctrl|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|WideOr1~1 .lut_mask = 16'hFF33;
defparam \iic_ctrl|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N10
cycloneive_lcell_comb \iic_ctrl|cnt[6]~2 (
// Equation(s):
// \iic_ctrl|cnt[6]~2_combout  = (\iic_ctrl|state.IDLE~q  & ((\iic_ctrl|state.WAIT_RD_DONE~q  & ((!\iic_ctrl|Selector28~7_combout ))) # (!\iic_ctrl|state.WAIT_RD_DONE~q  & (\iic_ctrl|WideOr1~1_combout ))))

	.dataa(\iic_ctrl|state.WAIT_RD_DONE~q ),
	.datab(\iic_ctrl|state.IDLE~q ),
	.datac(\iic_ctrl|WideOr1~1_combout ),
	.datad(\iic_ctrl|Selector28~7_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|cnt[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|cnt[6]~2 .lut_mask = 16'h40C8;
defparam \iic_ctrl|cnt[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N20
cycloneive_lcell_comb \iic_ctrl|Add0~8 (
// Equation(s):
// \iic_ctrl|Add0~8_combout  = (\iic_ctrl|cnt [4] & (\iic_ctrl|Add0~7  $ (GND))) # (!\iic_ctrl|cnt [4] & (!\iic_ctrl|Add0~7  & VCC))
// \iic_ctrl|Add0~9  = CARRY((\iic_ctrl|cnt [4] & !\iic_ctrl|Add0~7 ))

	.dataa(gnd),
	.datab(\iic_ctrl|cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|Add0~7 ),
	.combout(\iic_ctrl|Add0~8_combout ),
	.cout(\iic_ctrl|Add0~9 ));
// synopsys translate_off
defparam \iic_ctrl|Add0~8 .lut_mask = 16'hC30C;
defparam \iic_ctrl|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N4
cycloneive_lcell_comb \iic_ctrl|Selector24~0 (
// Equation(s):
// \iic_ctrl|Selector24~0_combout  = (\iic_ctrl|cnt[6]~2_combout  & \iic_ctrl|Add0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\iic_ctrl|cnt[6]~2_combout ),
	.datad(\iic_ctrl|Add0~8_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector24~0 .lut_mask = 16'hF000;
defparam \iic_ctrl|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y17_N5
dffeas \iic_ctrl|cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iic_ctrl|cnt[3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|cnt[4] .is_wysiwyg = "true";
defparam \iic_ctrl|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N22
cycloneive_lcell_comb \iic_ctrl|Add0~10 (
// Equation(s):
// \iic_ctrl|Add0~10_combout  = (\iic_ctrl|cnt [5] & (!\iic_ctrl|Add0~9 )) # (!\iic_ctrl|cnt [5] & ((\iic_ctrl|Add0~9 ) # (GND)))
// \iic_ctrl|Add0~11  = CARRY((!\iic_ctrl|Add0~9 ) # (!\iic_ctrl|cnt [5]))

	.dataa(\iic_ctrl|cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|Add0~9 ),
	.combout(\iic_ctrl|Add0~10_combout ),
	.cout(\iic_ctrl|Add0~11 ));
// synopsys translate_off
defparam \iic_ctrl|Add0~10 .lut_mask = 16'h5A5F;
defparam \iic_ctrl|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N6
cycloneive_lcell_comb \iic_ctrl|Selector23~0 (
// Equation(s):
// \iic_ctrl|Selector23~0_combout  = (\iic_ctrl|Add0~10_combout  & \iic_ctrl|cnt[6]~2_combout )

	.dataa(\iic_ctrl|Add0~10_combout ),
	.datab(gnd),
	.datac(\iic_ctrl|cnt[6]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\iic_ctrl|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector23~0 .lut_mask = 16'hA0A0;
defparam \iic_ctrl|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y17_N7
dffeas \iic_ctrl|cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iic_ctrl|cnt[3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|cnt[5] .is_wysiwyg = "true";
defparam \iic_ctrl|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N24
cycloneive_lcell_comb \iic_ctrl|Add0~12 (
// Equation(s):
// \iic_ctrl|Add0~12_combout  = (\iic_ctrl|cnt [6] & (\iic_ctrl|Add0~11  $ (GND))) # (!\iic_ctrl|cnt [6] & (!\iic_ctrl|Add0~11  & VCC))
// \iic_ctrl|Add0~13  = CARRY((\iic_ctrl|cnt [6] & !\iic_ctrl|Add0~11 ))

	.dataa(gnd),
	.datab(\iic_ctrl|cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|Add0~11 ),
	.combout(\iic_ctrl|Add0~12_combout ),
	.cout(\iic_ctrl|Add0~13 ));
// synopsys translate_off
defparam \iic_ctrl|Add0~12 .lut_mask = 16'hC30C;
defparam \iic_ctrl|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N28
cycloneive_lcell_comb \iic_ctrl|Selector22~0 (
// Equation(s):
// \iic_ctrl|Selector22~0_combout  = (\iic_ctrl|cnt[6]~2_combout  & \iic_ctrl|Add0~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\iic_ctrl|cnt[6]~2_combout ),
	.datad(\iic_ctrl|Add0~12_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector22~0 .lut_mask = 16'hF000;
defparam \iic_ctrl|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y17_N29
dffeas \iic_ctrl|cnt[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iic_ctrl|cnt[3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|cnt[6] .is_wysiwyg = "true";
defparam \iic_ctrl|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N26
cycloneive_lcell_comb \iic_ctrl|Add0~14 (
// Equation(s):
// \iic_ctrl|Add0~14_combout  = \iic_ctrl|Add0~13  $ (\iic_ctrl|cnt [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\iic_ctrl|cnt [7]),
	.cin(\iic_ctrl|Add0~13 ),
	.combout(\iic_ctrl|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Add0~14 .lut_mask = 16'h0FF0;
defparam \iic_ctrl|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N2
cycloneive_lcell_comb \iic_ctrl|Selector21~0 (
// Equation(s):
// \iic_ctrl|Selector21~0_combout  = (\iic_ctrl|Add0~14_combout  & \iic_ctrl|cnt[6]~2_combout )

	.dataa(\iic_ctrl|Add0~14_combout ),
	.datab(gnd),
	.datac(\iic_ctrl|cnt[6]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\iic_ctrl|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector21~0 .lut_mask = 16'hA0A0;
defparam \iic_ctrl|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y17_N3
dffeas \iic_ctrl|cnt[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iic_ctrl|cnt[3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|cnt[7] .is_wysiwyg = "true";
defparam \iic_ctrl|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N10
cycloneive_lcell_comb \iic_ctrl|Selector41~0 (
// Equation(s):
// \iic_ctrl|Selector41~0_combout  = (!\iic_ctrl|cnt [5] & (!\iic_ctrl|cnt [6] & (!\iic_ctrl|cnt [4] & !\iic_ctrl|cnt [7])))

	.dataa(\iic_ctrl|cnt [5]),
	.datab(\iic_ctrl|cnt [6]),
	.datac(\iic_ctrl|cnt [4]),
	.datad(\iic_ctrl|cnt [7]),
	.cin(gnd),
	.combout(\iic_ctrl|Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector41~0 .lut_mask = 16'h0001;
defparam \iic_ctrl|Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N26
cycloneive_lcell_comb \iic_ctrl|Selector32~6 (
// Equation(s):
// \iic_ctrl|Selector32~6_combout  = (!\iic_ctrl|Equal3~1_combout  & (((\iic_ctrl|cnt [2]) # (\iic_ctrl|cnt [3])) # (!\iic_ctrl|Selector41~0_combout )))

	.dataa(\iic_ctrl|Selector41~0_combout ),
	.datab(\iic_ctrl|cnt [2]),
	.datac(\iic_ctrl|Equal3~1_combout ),
	.datad(\iic_ctrl|cnt [3]),
	.cin(gnd),
	.combout(\iic_ctrl|Selector32~6_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector32~6 .lut_mask = 16'h0F0D;
defparam \iic_ctrl|Selector32~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N20
cycloneive_lcell_comb \iic_ctrl|Selector39~0 (
// Equation(s):
// \iic_ctrl|Selector39~0_combout  = (\iic_ctrl|state.RD_REG~q  & (\iic_ctrl|Selector32~6_combout )) # (!\iic_ctrl|state.RD_REG~q  & ((!\iic_ctrl|Selector33~4_combout )))

	.dataa(\iic_ctrl|state.RD_REG~q ),
	.datab(gnd),
	.datac(\iic_ctrl|Selector32~6_combout ),
	.datad(\iic_ctrl|Selector33~4_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector39~0 .lut_mask = 16'hA0F5;
defparam \iic_ctrl|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N22
cycloneive_lcell_comb \iic_ctrl|cmd[1]~0 (
// Equation(s):
// \iic_ctrl|cmd[1]~0_combout  = (\rst_n~input_o  & ((\iic_ctrl|state.RD_REG~q ) # (\iic_ctrl|state.WR_REG~q )))

	.dataa(\iic_ctrl|state.RD_REG~q ),
	.datab(\iic_ctrl|state.WR_REG~q ),
	.datac(gnd),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\iic_ctrl|cmd[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|cmd[1]~0 .lut_mask = 16'hEE00;
defparam \iic_ctrl|cmd[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N21
dffeas \iic_ctrl|cmd[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector39~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iic_ctrl|cmd[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|cmd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|cmd[3] .is_wysiwyg = "true";
defparam \iic_ctrl|cmd[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N0
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Equal0~4 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Equal0~4_combout  = (!\iic_ctrl|iic_bit_shift|div_cnt [1] & !\iic_ctrl|iic_bit_shift|div_cnt [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\iic_ctrl|iic_bit_shift|div_cnt [1]),
	.datad(\iic_ctrl|iic_bit_shift|div_cnt [0]),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Equal0~4 .lut_mask = 16'h000F;
defparam \iic_ctrl|iic_bit_shift|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N24
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[6]~32 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[6]~32_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [6] & (\iic_ctrl|iic_bit_shift|div_cnt[5]~31  $ (GND))) # (!\iic_ctrl|iic_bit_shift|div_cnt [6] & (!\iic_ctrl|iic_bit_shift|div_cnt[5]~31  & VCC))
// \iic_ctrl|iic_bit_shift|div_cnt[6]~33  = CARRY((\iic_ctrl|iic_bit_shift|div_cnt [6] & !\iic_ctrl|iic_bit_shift|div_cnt[5]~31 ))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|div_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[5]~31 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[6]~32_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[6]~33 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[6]~32 .lut_mask = 16'hC30C;
defparam \iic_ctrl|iic_bit_shift|div_cnt[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N26
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[7]~34 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[7]~34_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [7] & (!\iic_ctrl|iic_bit_shift|div_cnt[6]~33 )) # (!\iic_ctrl|iic_bit_shift|div_cnt [7] & ((\iic_ctrl|iic_bit_shift|div_cnt[6]~33 ) # (GND)))
// \iic_ctrl|iic_bit_shift|div_cnt[7]~35  = CARRY((!\iic_ctrl|iic_bit_shift|div_cnt[6]~33 ) # (!\iic_ctrl|iic_bit_shift|div_cnt [7]))

	.dataa(\iic_ctrl|iic_bit_shift|div_cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[6]~33 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[7]~34_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[7]~35 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[7]~34 .lut_mask = 16'h5A5F;
defparam \iic_ctrl|iic_bit_shift|div_cnt[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y16_N27
dffeas \iic_ctrl|iic_bit_shift|div_cnt[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[7]~34_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[16]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[7] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N28
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[8]~37 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[8]~37_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [8] & (\iic_ctrl|iic_bit_shift|div_cnt[7]~35  $ (GND))) # (!\iic_ctrl|iic_bit_shift|div_cnt [8] & (!\iic_ctrl|iic_bit_shift|div_cnt[7]~35  & VCC))
// \iic_ctrl|iic_bit_shift|div_cnt[8]~38  = CARRY((\iic_ctrl|iic_bit_shift|div_cnt [8] & !\iic_ctrl|iic_bit_shift|div_cnt[7]~35 ))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|div_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[7]~35 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[8]~37_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[8]~38 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[8]~37 .lut_mask = 16'hC30C;
defparam \iic_ctrl|iic_bit_shift|div_cnt[8]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y16_N29
dffeas \iic_ctrl|iic_bit_shift|div_cnt[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[8]~37_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[16]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[8] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N30
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[9]~39 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[9]~39_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [9] & (!\iic_ctrl|iic_bit_shift|div_cnt[8]~38 )) # (!\iic_ctrl|iic_bit_shift|div_cnt [9] & ((\iic_ctrl|iic_bit_shift|div_cnt[8]~38 ) # (GND)))
// \iic_ctrl|iic_bit_shift|div_cnt[9]~40  = CARRY((!\iic_ctrl|iic_bit_shift|div_cnt[8]~38 ) # (!\iic_ctrl|iic_bit_shift|div_cnt [9]))

	.dataa(\iic_ctrl|iic_bit_shift|div_cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[8]~38 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[9]~39_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[9]~40 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[9]~39 .lut_mask = 16'h5A5F;
defparam \iic_ctrl|iic_bit_shift|div_cnt[9]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y16_N31
dffeas \iic_ctrl|iic_bit_shift|div_cnt[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[9]~39_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[16]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[9] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N0
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[10]~41 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[10]~41_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [10] & (\iic_ctrl|iic_bit_shift|div_cnt[9]~40  $ (GND))) # (!\iic_ctrl|iic_bit_shift|div_cnt [10] & (!\iic_ctrl|iic_bit_shift|div_cnt[9]~40  & VCC))
// \iic_ctrl|iic_bit_shift|div_cnt[10]~42  = CARRY((\iic_ctrl|iic_bit_shift|div_cnt [10] & !\iic_ctrl|iic_bit_shift|div_cnt[9]~40 ))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|div_cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[9]~40 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[10]~41_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[10]~42 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[10]~41 .lut_mask = 16'hC30C;
defparam \iic_ctrl|iic_bit_shift|div_cnt[10]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y15_N1
dffeas \iic_ctrl|iic_bit_shift|div_cnt[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[10]~41_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[16]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[10] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N12
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Equal0~0 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Equal0~0_combout  = (!\iic_ctrl|iic_bit_shift|div_cnt [9] & (!\iic_ctrl|iic_bit_shift|div_cnt [7] & (!\iic_ctrl|iic_bit_shift|div_cnt [10] & !\iic_ctrl|iic_bit_shift|div_cnt [8])))

	.dataa(\iic_ctrl|iic_bit_shift|div_cnt [9]),
	.datab(\iic_ctrl|iic_bit_shift|div_cnt [7]),
	.datac(\iic_ctrl|iic_bit_shift|div_cnt [10]),
	.datad(\iic_ctrl|iic_bit_shift|div_cnt [8]),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Equal0~0 .lut_mask = 16'h0001;
defparam \iic_ctrl|iic_bit_shift|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N2
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[11]~43 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[11]~43_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [11] & (!\iic_ctrl|iic_bit_shift|div_cnt[10]~42 )) # (!\iic_ctrl|iic_bit_shift|div_cnt [11] & ((\iic_ctrl|iic_bit_shift|div_cnt[10]~42 ) # (GND)))
// \iic_ctrl|iic_bit_shift|div_cnt[11]~44  = CARRY((!\iic_ctrl|iic_bit_shift|div_cnt[10]~42 ) # (!\iic_ctrl|iic_bit_shift|div_cnt [11]))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|div_cnt [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[10]~42 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[11]~43_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[11]~44 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[11]~43 .lut_mask = 16'h3C3F;
defparam \iic_ctrl|iic_bit_shift|div_cnt[11]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y15_N3
dffeas \iic_ctrl|iic_bit_shift|div_cnt[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[11]~43_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[16]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[11] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N4
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[12]~45 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[12]~45_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [12] & (\iic_ctrl|iic_bit_shift|div_cnt[11]~44  $ (GND))) # (!\iic_ctrl|iic_bit_shift|div_cnt [12] & (!\iic_ctrl|iic_bit_shift|div_cnt[11]~44  & VCC))
// \iic_ctrl|iic_bit_shift|div_cnt[12]~46  = CARRY((\iic_ctrl|iic_bit_shift|div_cnt [12] & !\iic_ctrl|iic_bit_shift|div_cnt[11]~44 ))

	.dataa(\iic_ctrl|iic_bit_shift|div_cnt [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[11]~44 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[12]~45_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[12]~46 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[12]~45 .lut_mask = 16'hA50A;
defparam \iic_ctrl|iic_bit_shift|div_cnt[12]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y15_N5
dffeas \iic_ctrl|iic_bit_shift|div_cnt[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[12]~45_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[16]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[12] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N6
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[13]~47 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[13]~47_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [13] & (!\iic_ctrl|iic_bit_shift|div_cnt[12]~46 )) # (!\iic_ctrl|iic_bit_shift|div_cnt [13] & ((\iic_ctrl|iic_bit_shift|div_cnt[12]~46 ) # (GND)))
// \iic_ctrl|iic_bit_shift|div_cnt[13]~48  = CARRY((!\iic_ctrl|iic_bit_shift|div_cnt[12]~46 ) # (!\iic_ctrl|iic_bit_shift|div_cnt [13]))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|div_cnt [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[12]~46 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[13]~47_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[13]~48 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[13]~47 .lut_mask = 16'h3C3F;
defparam \iic_ctrl|iic_bit_shift|div_cnt[13]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y15_N7
dffeas \iic_ctrl|iic_bit_shift|div_cnt[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[13]~47_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[16]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[13] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N8
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[14]~49 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[14]~49_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [14] & (\iic_ctrl|iic_bit_shift|div_cnt[13]~48  $ (GND))) # (!\iic_ctrl|iic_bit_shift|div_cnt [14] & (!\iic_ctrl|iic_bit_shift|div_cnt[13]~48  & VCC))
// \iic_ctrl|iic_bit_shift|div_cnt[14]~50  = CARRY((\iic_ctrl|iic_bit_shift|div_cnt [14] & !\iic_ctrl|iic_bit_shift|div_cnt[13]~48 ))

	.dataa(\iic_ctrl|iic_bit_shift|div_cnt [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[13]~48 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[14]~49_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[14]~50 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[14]~49 .lut_mask = 16'hA50A;
defparam \iic_ctrl|iic_bit_shift|div_cnt[14]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y15_N9
dffeas \iic_ctrl|iic_bit_shift|div_cnt[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[14]~49_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[16]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[14] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N10
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[15]~51 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[15]~51_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [15] & (!\iic_ctrl|iic_bit_shift|div_cnt[14]~50 )) # (!\iic_ctrl|iic_bit_shift|div_cnt [15] & ((\iic_ctrl|iic_bit_shift|div_cnt[14]~50 ) # (GND)))
// \iic_ctrl|iic_bit_shift|div_cnt[15]~52  = CARRY((!\iic_ctrl|iic_bit_shift|div_cnt[14]~50 ) # (!\iic_ctrl|iic_bit_shift|div_cnt [15]))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|div_cnt [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[14]~50 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[15]~51_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[15]~52 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[15]~51 .lut_mask = 16'h3C3F;
defparam \iic_ctrl|iic_bit_shift|div_cnt[15]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y15_N11
dffeas \iic_ctrl|iic_bit_shift|div_cnt[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[15]~51_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[16]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[15] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N12
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[16]~53 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[16]~53_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [16] & (\iic_ctrl|iic_bit_shift|div_cnt[15]~52  $ (GND))) # (!\iic_ctrl|iic_bit_shift|div_cnt [16] & (!\iic_ctrl|iic_bit_shift|div_cnt[15]~52  & VCC))
// \iic_ctrl|iic_bit_shift|div_cnt[16]~54  = CARRY((\iic_ctrl|iic_bit_shift|div_cnt [16] & !\iic_ctrl|iic_bit_shift|div_cnt[15]~52 ))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|div_cnt [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[15]~52 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[16]~53_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[16]~54 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[16]~53 .lut_mask = 16'hC30C;
defparam \iic_ctrl|iic_bit_shift|div_cnt[16]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y15_N13
dffeas \iic_ctrl|iic_bit_shift|div_cnt[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[16]~53_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[16]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[16] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N14
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[17]~55 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[17]~55_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [17] & (!\iic_ctrl|iic_bit_shift|div_cnt[16]~54 )) # (!\iic_ctrl|iic_bit_shift|div_cnt [17] & ((\iic_ctrl|iic_bit_shift|div_cnt[16]~54 ) # (GND)))
// \iic_ctrl|iic_bit_shift|div_cnt[17]~56  = CARRY((!\iic_ctrl|iic_bit_shift|div_cnt[16]~54 ) # (!\iic_ctrl|iic_bit_shift|div_cnt [17]))

	.dataa(\iic_ctrl|iic_bit_shift|div_cnt [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[16]~54 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[17]~55_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[17]~56 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[17]~55 .lut_mask = 16'h5A5F;
defparam \iic_ctrl|iic_bit_shift|div_cnt[17]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y15_N15
dffeas \iic_ctrl|iic_bit_shift|div_cnt[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[17]~55_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[16]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[17] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N16
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[18]~57 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[18]~57_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [18] & (\iic_ctrl|iic_bit_shift|div_cnt[17]~56  $ (GND))) # (!\iic_ctrl|iic_bit_shift|div_cnt [18] & (!\iic_ctrl|iic_bit_shift|div_cnt[17]~56  & VCC))
// \iic_ctrl|iic_bit_shift|div_cnt[18]~58  = CARRY((\iic_ctrl|iic_bit_shift|div_cnt [18] & !\iic_ctrl|iic_bit_shift|div_cnt[17]~56 ))

	.dataa(\iic_ctrl|iic_bit_shift|div_cnt [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[17]~56 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[18]~57_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[18]~58 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[18]~57 .lut_mask = 16'hA50A;
defparam \iic_ctrl|iic_bit_shift|div_cnt[18]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y15_N17
dffeas \iic_ctrl|iic_bit_shift|div_cnt[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[18]~57_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[16]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[18] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N18
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[19]~59 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[19]~59_combout  = \iic_ctrl|iic_bit_shift|div_cnt [19] $ (\iic_ctrl|iic_bit_shift|div_cnt[18]~58 )

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|div_cnt [19]),
	.datac(gnd),
	.datad(gnd),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[18]~58 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[19]~59_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[19]~59 .lut_mask = 16'h3C3C;
defparam \iic_ctrl|iic_bit_shift|div_cnt[19]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y15_N19
dffeas \iic_ctrl|iic_bit_shift|div_cnt[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[19]~59_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[16]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[19] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N24
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Equal0~1 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Equal0~1_combout  = (!\iic_ctrl|iic_bit_shift|div_cnt [13] & (!\iic_ctrl|iic_bit_shift|div_cnt [12] & (!\iic_ctrl|iic_bit_shift|div_cnt [14] & !\iic_ctrl|iic_bit_shift|div_cnt [11])))

	.dataa(\iic_ctrl|iic_bit_shift|div_cnt [13]),
	.datab(\iic_ctrl|iic_bit_shift|div_cnt [12]),
	.datac(\iic_ctrl|iic_bit_shift|div_cnt [14]),
	.datad(\iic_ctrl|iic_bit_shift|div_cnt [11]),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Equal0~1 .lut_mask = 16'h0001;
defparam \iic_ctrl|iic_bit_shift|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N30
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Equal0~2 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Equal0~2_combout  = (!\iic_ctrl|iic_bit_shift|div_cnt [16] & (!\iic_ctrl|iic_bit_shift|div_cnt [15] & (!\iic_ctrl|iic_bit_shift|div_cnt [17] & !\iic_ctrl|iic_bit_shift|div_cnt [18])))

	.dataa(\iic_ctrl|iic_bit_shift|div_cnt [16]),
	.datab(\iic_ctrl|iic_bit_shift|div_cnt [15]),
	.datac(\iic_ctrl|iic_bit_shift|div_cnt [17]),
	.datad(\iic_ctrl|iic_bit_shift|div_cnt [18]),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Equal0~2 .lut_mask = 16'h0001;
defparam \iic_ctrl|iic_bit_shift|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N14
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Equal0~3 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Equal0~3_combout  = (\iic_ctrl|iic_bit_shift|Equal0~0_combout  & (!\iic_ctrl|iic_bit_shift|div_cnt [19] & (\iic_ctrl|iic_bit_shift|Equal0~1_combout  & \iic_ctrl|iic_bit_shift|Equal0~2_combout )))

	.dataa(\iic_ctrl|iic_bit_shift|Equal0~0_combout ),
	.datab(\iic_ctrl|iic_bit_shift|div_cnt [19]),
	.datac(\iic_ctrl|iic_bit_shift|Equal0~1_combout ),
	.datad(\iic_ctrl|iic_bit_shift|Equal0~2_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Equal0~3 .lut_mask = 16'h2000;
defparam \iic_ctrl|iic_bit_shift|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N2
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|state~23 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|state~23_combout  = (\iic_ctrl|iic_bit_shift|Equal0~6_combout  & (\iic_ctrl|iic_bit_shift|Equal0~4_combout  & (\iic_ctrl|iic_bit_shift|Equal0~3_combout  & \iic_ctrl|iic_bit_shift|Equal4~2_combout )))

	.dataa(\iic_ctrl|iic_bit_shift|Equal0~6_combout ),
	.datab(\iic_ctrl|iic_bit_shift|Equal0~4_combout ),
	.datac(\iic_ctrl|iic_bit_shift|Equal0~3_combout ),
	.datad(\iic_ctrl|iic_bit_shift|Equal4~2_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|state~23_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|state~23 .lut_mask = 16'h8000;
defparam \iic_ctrl|iic_bit_shift|state~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N14
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector11~0 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector11~0_combout  = (\iic_ctrl|iic_bit_shift|state~23_combout  & (\iic_ctrl|iic_bit_shift|state.RD_DATA~q  & ((\iic_ctrl|iic_bit_shift|state~24_combout )))) # (!\iic_ctrl|iic_bit_shift|state~23_combout  & 
// ((\iic_ctrl|iic_bit_shift|state.GEN_ACK~q ) # ((\iic_ctrl|iic_bit_shift|state.RD_DATA~q  & \iic_ctrl|iic_bit_shift|state~24_combout ))))

	.dataa(\iic_ctrl|iic_bit_shift|state~23_combout ),
	.datab(\iic_ctrl|iic_bit_shift|state.RD_DATA~q ),
	.datac(\iic_ctrl|iic_bit_shift|state.GEN_ACK~q ),
	.datad(\iic_ctrl|iic_bit_shift|state~24_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector11~0 .lut_mask = 16'hDC50;
defparam \iic_ctrl|iic_bit_shift|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N15
dffeas \iic_ctrl|iic_bit_shift|state.GEN_ACK (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|state.GEN_ACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|state.GEN_ACK .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|state.GEN_ACK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N24
cycloneive_lcell_comb \iic_ctrl|Selector42~2 (
// Equation(s):
// \iic_ctrl|Selector42~2_combout  = (\iic_ctrl|state.RD_REG~q  & (((\iic_ctrl|Selector28~7_combout )))) # (!\iic_ctrl|state.RD_REG~q  & ((\iic_ctrl|state.WR_REG~q ) # ((\iic_ctrl|cmd [0]))))

	.dataa(\iic_ctrl|state.RD_REG~q ),
	.datab(\iic_ctrl|state.WR_REG~q ),
	.datac(\iic_ctrl|cmd [0]),
	.datad(\iic_ctrl|Selector28~7_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector42~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector42~2 .lut_mask = 16'hFE54;
defparam \iic_ctrl|Selector42~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N25
dffeas \iic_ctrl|cmd[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector42~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|cmd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|cmd[0] .is_wysiwyg = "true";
defparam \iic_ctrl|cmd[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N0
cycloneive_lcell_comb \iic_ctrl|Selector40~2 (
// Equation(s):
// \iic_ctrl|Selector40~2_combout  = (\iic_ctrl|state.RD_REG~q  & (((!\iic_ctrl|Selector28~7_combout )))) # (!\iic_ctrl|state.RD_REG~q  & (!\iic_ctrl|state.WR_REG~q  & (\iic_ctrl|cmd [2])))

	.dataa(\iic_ctrl|state.RD_REG~q ),
	.datab(\iic_ctrl|state.WR_REG~q ),
	.datac(\iic_ctrl|cmd [2]),
	.datad(\iic_ctrl|Selector28~7_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector40~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector40~2 .lut_mask = 16'h10BA;
defparam \iic_ctrl|Selector40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N1
dffeas \iic_ctrl|cmd[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector40~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|cmd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|cmd[2] .is_wysiwyg = "true";
defparam \iic_ctrl|cmd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N14
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector6~0 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector6~0_combout  = (!\iic_ctrl|cmd [0] & !\iic_ctrl|cmd [2])

	.dataa(gnd),
	.datab(\iic_ctrl|cmd [0]),
	.datac(gnd),
	.datad(\iic_ctrl|cmd [2]),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector6~0 .lut_mask = 16'h0033;
defparam \iic_ctrl|iic_bit_shift|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N6
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector6~2 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector6~2_combout  = (\iic_ctrl|iic_bit_shift|state.GEN_STA~q  & ((\iic_ctrl|iic_bit_shift|Selector6~0_combout ) # ((!\iic_ctrl|cmd [3] & \iic_ctrl|iic_bit_shift|state.GEN_ACK~q )))) # (!\iic_ctrl|iic_bit_shift|state.GEN_STA~q  & 
// (!\iic_ctrl|cmd [3] & (\iic_ctrl|iic_bit_shift|state.GEN_ACK~q )))

	.dataa(\iic_ctrl|iic_bit_shift|state.GEN_STA~q ),
	.datab(\iic_ctrl|cmd [3]),
	.datac(\iic_ctrl|iic_bit_shift|state.GEN_ACK~q ),
	.datad(\iic_ctrl|iic_bit_shift|Selector6~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector6~2 .lut_mask = 16'hBA30;
defparam \iic_ctrl|iic_bit_shift|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N10
cycloneive_lcell_comb \iic_ctrl|Selector41~1 (
// Equation(s):
// \iic_ctrl|Selector41~1_combout  = (\iic_ctrl|cnt [0] & ((!\iic_ctrl|cnt [1]) # (!\iic_ctrl|state.RD_REG~q ))) # (!\iic_ctrl|cnt [0] & ((\iic_ctrl|cnt [1])))

	.dataa(\iic_ctrl|state.RD_REG~q ),
	.datab(gnd),
	.datac(\iic_ctrl|cnt [0]),
	.datad(\iic_ctrl|cnt [1]),
	.cin(gnd),
	.combout(\iic_ctrl|Selector41~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector41~1 .lut_mask = 16'h5FF0;
defparam \iic_ctrl|Selector41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N16
cycloneive_lcell_comb \iic_ctrl|Selector41~2 (
// Equation(s):
// \iic_ctrl|Selector41~2_combout  = (!\iic_ctrl|Selector41~1_combout  & (!\iic_ctrl|cnt [3] & (!\iic_ctrl|cnt [2] & \iic_ctrl|Selector41~0_combout )))

	.dataa(\iic_ctrl|Selector41~1_combout ),
	.datab(\iic_ctrl|cnt [3]),
	.datac(\iic_ctrl|cnt [2]),
	.datad(\iic_ctrl|Selector41~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector41~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector41~2 .lut_mask = 16'h0100;
defparam \iic_ctrl|Selector41~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N17
dffeas \iic_ctrl|cmd[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector41~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iic_ctrl|cmd[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|cmd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|cmd[1] .is_wysiwyg = "true";
defparam \iic_ctrl|cmd[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N0
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector6~1 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector6~1_combout  = (!\iic_ctrl|iic_bit_shift|state.IDLE~q  & (((!\iic_ctrl|cmd [1] & \iic_ctrl|iic_bit_shift|Selector6~0_combout )) # (!\iic_ctrl|go~q )))

	.dataa(\iic_ctrl|go~q ),
	.datab(\iic_ctrl|iic_bit_shift|state.IDLE~q ),
	.datac(\iic_ctrl|cmd [1]),
	.datad(\iic_ctrl|iic_bit_shift|Selector6~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector6~1 .lut_mask = 16'h1311;
defparam \iic_ctrl|iic_bit_shift|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N20
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector10~2 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector10~2_combout  = (\iic_ctrl|iic_bit_shift|state.WR_DATA~q  & (!\iic_ctrl|iic_bit_shift|state.RD_DATA~q  & \iic_ctrl|iic_bit_shift|state~24_combout ))

	.dataa(\iic_ctrl|iic_bit_shift|state.WR_DATA~q ),
	.datab(\iic_ctrl|iic_bit_shift|state.RD_DATA~q ),
	.datac(\iic_ctrl|iic_bit_shift|state~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector10~2 .lut_mask = 16'h2020;
defparam \iic_ctrl|iic_bit_shift|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N16
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|state~21 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|state~21_combout  = (\iic_ctrl|iic_bit_shift|Equal4~0_combout  & (\iic_ctrl|iic_bit_shift|Equal0~4_combout  & (\iic_ctrl|iic_bit_shift|Equal0~3_combout  & \iic_ctrl|iic_bit_shift|Equal0~6_combout )))

	.dataa(\iic_ctrl|iic_bit_shift|Equal4~0_combout ),
	.datab(\iic_ctrl|iic_bit_shift|Equal0~4_combout ),
	.datac(\iic_ctrl|iic_bit_shift|Equal0~3_combout ),
	.datad(\iic_ctrl|iic_bit_shift|Equal0~6_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|state~21_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|state~21 .lut_mask = 16'h8000;
defparam \iic_ctrl|iic_bit_shift|state~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N22
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|state~25 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|state~25_combout  = (\iic_ctrl|iic_bit_shift|cnt [1] & (\iic_ctrl|iic_bit_shift|cnt [0] & \iic_ctrl|iic_bit_shift|state~21_combout ))

	.dataa(\iic_ctrl|iic_bit_shift|cnt [1]),
	.datab(gnd),
	.datac(\iic_ctrl|iic_bit_shift|cnt [0]),
	.datad(\iic_ctrl|iic_bit_shift|state~21_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|state~25_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|state~25 .lut_mask = 16'hA000;
defparam \iic_ctrl|iic_bit_shift|state~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N6
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector10~3 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector10~3_combout  = (!\iic_ctrl|iic_bit_shift|state~25_combout  & (((!\iic_ctrl|iic_bit_shift|state.GEN_STA~q  & !\iic_ctrl|iic_bit_shift|state.GEN_ACK~q )) # (!\iic_ctrl|iic_bit_shift|state~23_combout )))

	.dataa(\iic_ctrl|iic_bit_shift|state.GEN_STA~q ),
	.datab(\iic_ctrl|iic_bit_shift|state.GEN_ACK~q ),
	.datac(\iic_ctrl|iic_bit_shift|state~25_combout ),
	.datad(\iic_ctrl|iic_bit_shift|state~23_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector10~3 .lut_mask = 16'h010F;
defparam \iic_ctrl|iic_bit_shift|Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N0
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector10~4 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector10~4_combout  = (\iic_ctrl|iic_bit_shift|state.RD_DATA~q  & (((!\iic_ctrl|iic_bit_shift|state~24_combout )))) # (!\iic_ctrl|iic_bit_shift|state.RD_DATA~q  & ((\iic_ctrl|iic_bit_shift|state.WR_DATA~q ) # 
// ((\iic_ctrl|iic_bit_shift|Selector10~3_combout ))))

	.dataa(\iic_ctrl|iic_bit_shift|state.WR_DATA~q ),
	.datab(\iic_ctrl|iic_bit_shift|state.RD_DATA~q ),
	.datac(\iic_ctrl|iic_bit_shift|state~24_combout ),
	.datad(\iic_ctrl|iic_bit_shift|Selector10~3_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector10~4_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector10~4 .lut_mask = 16'h3F2E;
defparam \iic_ctrl|iic_bit_shift|Selector10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N24
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector10~5 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector10~5_combout  = (\iic_ctrl|iic_bit_shift|Selector10~2_combout ) # ((\iic_ctrl|iic_bit_shift|state.IDLE~q  & (\iic_ctrl|iic_bit_shift|state.CHECK_ACK~q  & \iic_ctrl|iic_bit_shift|Selector10~4_combout )))

	.dataa(\iic_ctrl|iic_bit_shift|state.IDLE~q ),
	.datab(\iic_ctrl|iic_bit_shift|Selector10~2_combout ),
	.datac(\iic_ctrl|iic_bit_shift|state.CHECK_ACK~q ),
	.datad(\iic_ctrl|iic_bit_shift|Selector10~4_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector10~5_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector10~5 .lut_mask = 16'hECCC;
defparam \iic_ctrl|iic_bit_shift|Selector10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N25
dffeas \iic_ctrl|iic_bit_shift|state.CHECK_ACK (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|Selector10~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|state.CHECK_ACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|state.CHECK_ACK .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|state.CHECK_ACK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N28
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector12~0 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector12~0_combout  = (\iic_ctrl|iic_bit_shift|state.GEN_ACK~q  & ((\iic_ctrl|iic_bit_shift|state~23_combout ) # ((\iic_ctrl|iic_bit_shift|state.CHECK_ACK~q  & \iic_ctrl|iic_bit_shift|state~25_combout )))) # 
// (!\iic_ctrl|iic_bit_shift|state.GEN_ACK~q  & (\iic_ctrl|iic_bit_shift|state.CHECK_ACK~q  & (\iic_ctrl|iic_bit_shift|state~25_combout )))

	.dataa(\iic_ctrl|iic_bit_shift|state.GEN_ACK~q ),
	.datab(\iic_ctrl|iic_bit_shift|state.CHECK_ACK~q ),
	.datac(\iic_ctrl|iic_bit_shift|state~25_combout ),
	.datad(\iic_ctrl|iic_bit_shift|state~23_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector12~0 .lut_mask = 16'hEAC0;
defparam \iic_ctrl|iic_bit_shift|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N24
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector12~1 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector12~1_combout  = (\iic_ctrl|iic_bit_shift|state~25_combout  & (\iic_ctrl|cmd [3] & ((\iic_ctrl|iic_bit_shift|Selector12~0_combout )))) # (!\iic_ctrl|iic_bit_shift|state~25_combout  & 
// ((\iic_ctrl|iic_bit_shift|state.GEN_STOP~q ) # ((\iic_ctrl|cmd [3] & \iic_ctrl|iic_bit_shift|Selector12~0_combout ))))

	.dataa(\iic_ctrl|iic_bit_shift|state~25_combout ),
	.datab(\iic_ctrl|cmd [3]),
	.datac(\iic_ctrl|iic_bit_shift|state.GEN_STOP~q ),
	.datad(\iic_ctrl|iic_bit_shift|Selector12~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector12~1 .lut_mask = 16'hDC50;
defparam \iic_ctrl|iic_bit_shift|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N25
dffeas \iic_ctrl|iic_bit_shift|state.GEN_STOP (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|Selector12~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|state.GEN_STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|state.GEN_STOP .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|state.GEN_STOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N8
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector4~1 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector4~1_combout  = (\iic_ctrl|iic_bit_shift|state~25_combout  & ((\iic_ctrl|iic_bit_shift|state.GEN_STOP~q ) # ((\iic_ctrl|iic_bit_shift|state.CHECK_ACK~q  & !\iic_ctrl|cmd [3]))))

	.dataa(\iic_ctrl|iic_bit_shift|state.CHECK_ACK~q ),
	.datab(\iic_ctrl|iic_bit_shift|state.GEN_STOP~q ),
	.datac(\iic_ctrl|cmd [3]),
	.datad(\iic_ctrl|iic_bit_shift|state~25_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector4~1 .lut_mask = 16'hCE00;
defparam \iic_ctrl|iic_bit_shift|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N12
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector6~3 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector6~3_combout  = (!\iic_ctrl|iic_bit_shift|Selector6~1_combout  & (!\iic_ctrl|iic_bit_shift|Selector4~1_combout  & ((!\iic_ctrl|iic_bit_shift|state~23_combout ) # (!\iic_ctrl|iic_bit_shift|Selector6~2_combout ))))

	.dataa(\iic_ctrl|iic_bit_shift|Selector6~2_combout ),
	.datab(\iic_ctrl|iic_bit_shift|Selector6~1_combout ),
	.datac(\iic_ctrl|iic_bit_shift|Selector4~1_combout ),
	.datad(\iic_ctrl|iic_bit_shift|state~23_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector6~3 .lut_mask = 16'h0103;
defparam \iic_ctrl|iic_bit_shift|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N13
dffeas \iic_ctrl|iic_bit_shift|state.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|Selector6~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|state.IDLE .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N24
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|en_div_cnt~0 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|en_div_cnt~0_combout  = (\iic_ctrl|iic_bit_shift|state.IDLE~q  & ((\iic_ctrl|iic_bit_shift|en_div_cnt~q ))) # (!\iic_ctrl|iic_bit_shift|state.IDLE~q  & (\iic_ctrl|go~q ))

	.dataa(\iic_ctrl|go~q ),
	.datab(gnd),
	.datac(\iic_ctrl|iic_bit_shift|en_div_cnt~q ),
	.datad(\iic_ctrl|iic_bit_shift|state.IDLE~q ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|en_div_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|en_div_cnt~0 .lut_mask = 16'hF0AA;
defparam \iic_ctrl|iic_bit_shift|en_div_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N25
dffeas \iic_ctrl|iic_bit_shift|en_div_cnt (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|en_div_cnt~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|en_div_cnt~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|en_div_cnt .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|en_div_cnt .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N8
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[16]~36 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[16]~36_combout  = (((!\iic_ctrl|iic_bit_shift|Equal0~4_combout  & \iic_ctrl|iic_bit_shift|Equal0~6_combout )) # (!\iic_ctrl|iic_bit_shift|Equal0~3_combout )) # (!\iic_ctrl|iic_bit_shift|en_div_cnt~q )

	.dataa(\iic_ctrl|iic_bit_shift|en_div_cnt~q ),
	.datab(\iic_ctrl|iic_bit_shift|Equal0~4_combout ),
	.datac(\iic_ctrl|iic_bit_shift|Equal0~6_combout ),
	.datad(\iic_ctrl|iic_bit_shift|Equal0~3_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[16]~36_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[16]~36 .lut_mask = 16'h75FF;
defparam \iic_ctrl|iic_bit_shift|div_cnt[16]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N13
dffeas \iic_ctrl|iic_bit_shift|div_cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[0]~20_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[16]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[0] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N14
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[1]~22 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[1]~22_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [1] & (!\iic_ctrl|iic_bit_shift|div_cnt[0]~21 )) # (!\iic_ctrl|iic_bit_shift|div_cnt [1] & ((\iic_ctrl|iic_bit_shift|div_cnt[0]~21 ) # (GND)))
// \iic_ctrl|iic_bit_shift|div_cnt[1]~23  = CARRY((!\iic_ctrl|iic_bit_shift|div_cnt[0]~21 ) # (!\iic_ctrl|iic_bit_shift|div_cnt [1]))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|div_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[0]~21 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[1]~22_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[1]~23 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[1]~22 .lut_mask = 16'h3C3F;
defparam \iic_ctrl|iic_bit_shift|div_cnt[1]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y16_N15
dffeas \iic_ctrl|iic_bit_shift|div_cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[1]~22_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[16]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[1] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N16
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[2]~24 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[2]~24_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [2] & (\iic_ctrl|iic_bit_shift|div_cnt[1]~23  $ (GND))) # (!\iic_ctrl|iic_bit_shift|div_cnt [2] & (!\iic_ctrl|iic_bit_shift|div_cnt[1]~23  & VCC))
// \iic_ctrl|iic_bit_shift|div_cnt[2]~25  = CARRY((\iic_ctrl|iic_bit_shift|div_cnt [2] & !\iic_ctrl|iic_bit_shift|div_cnt[1]~23 ))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|div_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[1]~23 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[2]~24_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[2]~25 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[2]~24 .lut_mask = 16'hC30C;
defparam \iic_ctrl|iic_bit_shift|div_cnt[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y16_N17
dffeas \iic_ctrl|iic_bit_shift|div_cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[2]~24_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[16]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[2] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N18
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[3]~26 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[3]~26_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [3] & (!\iic_ctrl|iic_bit_shift|div_cnt[2]~25 )) # (!\iic_ctrl|iic_bit_shift|div_cnt [3] & ((\iic_ctrl|iic_bit_shift|div_cnt[2]~25 ) # (GND)))
// \iic_ctrl|iic_bit_shift|div_cnt[3]~27  = CARRY((!\iic_ctrl|iic_bit_shift|div_cnt[2]~25 ) # (!\iic_ctrl|iic_bit_shift|div_cnt [3]))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|div_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[2]~25 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[3]~26_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[3]~27 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[3]~26 .lut_mask = 16'h3C3F;
defparam \iic_ctrl|iic_bit_shift|div_cnt[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y16_N19
dffeas \iic_ctrl|iic_bit_shift|div_cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[3]~26_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[16]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[3] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N20
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[4]~28 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[4]~28_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [4] & (\iic_ctrl|iic_bit_shift|div_cnt[3]~27  $ (GND))) # (!\iic_ctrl|iic_bit_shift|div_cnt [4] & (!\iic_ctrl|iic_bit_shift|div_cnt[3]~27  & VCC))
// \iic_ctrl|iic_bit_shift|div_cnt[4]~29  = CARRY((\iic_ctrl|iic_bit_shift|div_cnt [4] & !\iic_ctrl|iic_bit_shift|div_cnt[3]~27 ))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|div_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[3]~27 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[4]~28_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[4]~29 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[4]~28 .lut_mask = 16'hC30C;
defparam \iic_ctrl|iic_bit_shift|div_cnt[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y16_N21
dffeas \iic_ctrl|iic_bit_shift|div_cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[4]~28_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[16]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[4] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N22
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[5]~30 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[5]~30_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [5] & (!\iic_ctrl|iic_bit_shift|div_cnt[4]~29 )) # (!\iic_ctrl|iic_bit_shift|div_cnt [5] & ((\iic_ctrl|iic_bit_shift|div_cnt[4]~29 ) # (GND)))
// \iic_ctrl|iic_bit_shift|div_cnt[5]~31  = CARRY((!\iic_ctrl|iic_bit_shift|div_cnt[4]~29 ) # (!\iic_ctrl|iic_bit_shift|div_cnt [5]))

	.dataa(\iic_ctrl|iic_bit_shift|div_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[4]~29 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[5]~30_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[5]~31 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[5]~30 .lut_mask = 16'h5A5F;
defparam \iic_ctrl|iic_bit_shift|div_cnt[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y16_N23
dffeas \iic_ctrl|iic_bit_shift|div_cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[5]~30_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[16]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[5] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N25
dffeas \iic_ctrl|iic_bit_shift|div_cnt[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[6]~32_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[16]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[6] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N2
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Equal0~5 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Equal0~5_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [5] & (\iic_ctrl|iic_bit_shift|div_cnt [2] & (\iic_ctrl|iic_bit_shift|div_cnt [3] & \iic_ctrl|iic_bit_shift|div_cnt [4])))

	.dataa(\iic_ctrl|iic_bit_shift|div_cnt [5]),
	.datab(\iic_ctrl|iic_bit_shift|div_cnt [2]),
	.datac(\iic_ctrl|iic_bit_shift|div_cnt [3]),
	.datad(\iic_ctrl|iic_bit_shift|div_cnt [4]),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Equal0~5 .lut_mask = 16'h8000;
defparam \iic_ctrl|iic_bit_shift|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N4
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Equal0~6 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Equal0~6_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [6] & \iic_ctrl|iic_bit_shift|Equal0~5_combout )

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|div_cnt [6]),
	.datac(gnd),
	.datad(\iic_ctrl|iic_bit_shift|Equal0~5_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Equal0~6 .lut_mask = 16'hCC00;
defparam \iic_ctrl|iic_bit_shift|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N26
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|cnt[4]~9 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|cnt[4]~9_combout  = (\iic_ctrl|iic_bit_shift|Equal0~6_combout  & (\iic_ctrl|iic_bit_shift|state.IDLE~q  & (\iic_ctrl|iic_bit_shift|Equal0~4_combout  & \iic_ctrl|iic_bit_shift|Equal0~3_combout )))

	.dataa(\iic_ctrl|iic_bit_shift|Equal0~6_combout ),
	.datab(\iic_ctrl|iic_bit_shift|state.IDLE~q ),
	.datac(\iic_ctrl|iic_bit_shift|Equal0~4_combout ),
	.datad(\iic_ctrl|iic_bit_shift|Equal0~3_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|cnt[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|cnt[4]~9 .lut_mask = 16'h8000;
defparam \iic_ctrl|iic_bit_shift|cnt[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N25
dffeas \iic_ctrl|iic_bit_shift|cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|cnt[4]~16_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|cnt[4]~8_combout ),
	.sload(gnd),
	.ena(\iic_ctrl|iic_bit_shift|cnt[4]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|cnt[4] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N12
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Equal4~0 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Equal4~0_combout  = (!\iic_ctrl|iic_bit_shift|cnt [4] & (!\iic_ctrl|iic_bit_shift|cnt [3] & !\iic_ctrl|iic_bit_shift|cnt [2]))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|cnt [4]),
	.datac(\iic_ctrl|iic_bit_shift|cnt [3]),
	.datad(\iic_ctrl|iic_bit_shift|cnt [2]),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Equal4~0 .lut_mask = 16'h0003;
defparam \iic_ctrl|iic_bit_shift|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N10
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Equal4~2 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Equal4~2_combout  = (\iic_ctrl|iic_bit_shift|Equal4~0_combout  & (\iic_ctrl|iic_bit_shift|cnt [1] & \iic_ctrl|iic_bit_shift|cnt [0]))

	.dataa(\iic_ctrl|iic_bit_shift|Equal4~0_combout ),
	.datab(\iic_ctrl|iic_bit_shift|cnt [1]),
	.datac(gnd),
	.datad(\iic_ctrl|iic_bit_shift|cnt [0]),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Equal4~2 .lut_mask = 16'h8800;
defparam \iic_ctrl|iic_bit_shift|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N8
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector4~0 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector4~0_combout  = (!\iic_ctrl|iic_bit_shift|state.GEN_STOP~q  & (!\iic_ctrl|iic_bit_shift|state.CHECK_ACK~q  & (!\iic_ctrl|iic_bit_shift|state.GEN_ACK~q  & !\iic_ctrl|iic_bit_shift|state.GEN_STA~q )))

	.dataa(\iic_ctrl|iic_bit_shift|state.GEN_STOP~q ),
	.datab(\iic_ctrl|iic_bit_shift|state.CHECK_ACK~q ),
	.datac(\iic_ctrl|iic_bit_shift|state.GEN_ACK~q ),
	.datad(\iic_ctrl|iic_bit_shift|state.GEN_STA~q ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector4~0 .lut_mask = 16'h0001;
defparam \iic_ctrl|iic_bit_shift|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N28
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|cnt[4]~8 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|cnt[4]~8_combout  = (\iic_ctrl|iic_bit_shift|Equal4~2_combout  & (((!\iic_ctrl|iic_bit_shift|cnt[4]~5_combout  & \iic_ctrl|iic_bit_shift|state~22_combout )) # (!\iic_ctrl|iic_bit_shift|Selector4~0_combout ))) # 
// (!\iic_ctrl|iic_bit_shift|Equal4~2_combout  & (!\iic_ctrl|iic_bit_shift|cnt[4]~5_combout  & (\iic_ctrl|iic_bit_shift|state~22_combout )))

	.dataa(\iic_ctrl|iic_bit_shift|Equal4~2_combout ),
	.datab(\iic_ctrl|iic_bit_shift|cnt[4]~5_combout ),
	.datac(\iic_ctrl|iic_bit_shift|state~22_combout ),
	.datad(\iic_ctrl|iic_bit_shift|Selector4~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|cnt[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|cnt[4]~8 .lut_mask = 16'h30BA;
defparam \iic_ctrl|iic_bit_shift|cnt[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N17
dffeas \iic_ctrl|iic_bit_shift|cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|cnt[0]~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|cnt[4]~8_combout ),
	.sload(gnd),
	.ena(\iic_ctrl|iic_bit_shift|cnt[4]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|cnt[0] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N18
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|cnt[1]~10 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|cnt[1]~10_combout  = (\iic_ctrl|iic_bit_shift|cnt [1] & (!\iic_ctrl|iic_bit_shift|cnt[0]~7 )) # (!\iic_ctrl|iic_bit_shift|cnt [1] & ((\iic_ctrl|iic_bit_shift|cnt[0]~7 ) # (GND)))
// \iic_ctrl|iic_bit_shift|cnt[1]~11  = CARRY((!\iic_ctrl|iic_bit_shift|cnt[0]~7 ) # (!\iic_ctrl|iic_bit_shift|cnt [1]))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|cnt[0]~7 ),
	.combout(\iic_ctrl|iic_bit_shift|cnt[1]~10_combout ),
	.cout(\iic_ctrl|iic_bit_shift|cnt[1]~11 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|cnt[1]~10 .lut_mask = 16'h3C3F;
defparam \iic_ctrl|iic_bit_shift|cnt[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y16_N19
dffeas \iic_ctrl|iic_bit_shift|cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|cnt[1]~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|cnt[4]~8_combout ),
	.sload(gnd),
	.ena(\iic_ctrl|iic_bit_shift|cnt[4]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|cnt[1] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N20
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|cnt[2]~12 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|cnt[2]~12_combout  = (\iic_ctrl|iic_bit_shift|cnt [2] & (\iic_ctrl|iic_bit_shift|cnt[1]~11  $ (GND))) # (!\iic_ctrl|iic_bit_shift|cnt [2] & (!\iic_ctrl|iic_bit_shift|cnt[1]~11  & VCC))
// \iic_ctrl|iic_bit_shift|cnt[2]~13  = CARRY((\iic_ctrl|iic_bit_shift|cnt [2] & !\iic_ctrl|iic_bit_shift|cnt[1]~11 ))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|cnt[1]~11 ),
	.combout(\iic_ctrl|iic_bit_shift|cnt[2]~12_combout ),
	.cout(\iic_ctrl|iic_bit_shift|cnt[2]~13 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|cnt[2]~12 .lut_mask = 16'hC30C;
defparam \iic_ctrl|iic_bit_shift|cnt[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y16_N21
dffeas \iic_ctrl|iic_bit_shift|cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|cnt[2]~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|cnt[4]~8_combout ),
	.sload(gnd),
	.ena(\iic_ctrl|iic_bit_shift|cnt[4]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|cnt[2] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y16_N23
dffeas \iic_ctrl|iic_bit_shift|cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|cnt[3]~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|cnt[4]~8_combout ),
	.sload(gnd),
	.ena(\iic_ctrl|iic_bit_shift|cnt[4]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|cnt[3] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N14
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Equal4~1 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Equal4~1_combout  = (\iic_ctrl|iic_bit_shift|cnt [1] & \iic_ctrl|iic_bit_shift|cnt [0])

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|cnt [1]),
	.datac(gnd),
	.datad(\iic_ctrl|iic_bit_shift|cnt [0]),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Equal4~1 .lut_mask = 16'hCC00;
defparam \iic_ctrl|iic_bit_shift|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N8
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|state~22 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|state~22_combout  = (\iic_ctrl|iic_bit_shift|cnt [3] & (\iic_ctrl|iic_bit_shift|cnt [4] & (\iic_ctrl|iic_bit_shift|Equal4~1_combout  & \iic_ctrl|iic_bit_shift|cnt [2])))

	.dataa(\iic_ctrl|iic_bit_shift|cnt [3]),
	.datab(\iic_ctrl|iic_bit_shift|cnt [4]),
	.datac(\iic_ctrl|iic_bit_shift|Equal4~1_combout ),
	.datad(\iic_ctrl|iic_bit_shift|cnt [2]),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|state~22_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|state~22 .lut_mask = 16'h8000;
defparam \iic_ctrl|iic_bit_shift|state~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N26
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|state~24 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|state~24_combout  = (\iic_ctrl|iic_bit_shift|state~22_combout  & (\iic_ctrl|iic_bit_shift|Equal0~4_combout  & (\iic_ctrl|iic_bit_shift|Equal0~3_combout  & \iic_ctrl|iic_bit_shift|Equal0~6_combout )))

	.dataa(\iic_ctrl|iic_bit_shift|state~22_combout ),
	.datab(\iic_ctrl|iic_bit_shift|Equal0~4_combout ),
	.datac(\iic_ctrl|iic_bit_shift|Equal0~3_combout ),
	.datad(\iic_ctrl|iic_bit_shift|Equal0~6_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|state~24_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|state~24 .lut_mask = 16'h8000;
defparam \iic_ctrl|iic_bit_shift|state~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N10
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector8~0 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector8~0_combout  = (\iic_ctrl|go~q  & (!\iic_ctrl|cmd [1] & !\iic_ctrl|iic_bit_shift|state.IDLE~q ))

	.dataa(\iic_ctrl|go~q ),
	.datab(gnd),
	.datac(\iic_ctrl|cmd [1]),
	.datad(\iic_ctrl|iic_bit_shift|state.IDLE~q ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector8~0 .lut_mask = 16'h000A;
defparam \iic_ctrl|iic_bit_shift|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N4
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector9~0 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector9~0_combout  = (!\iic_ctrl|cmd [0] & ((\iic_ctrl|iic_bit_shift|Selector8~0_combout ) # ((\iic_ctrl|iic_bit_shift|state.GEN_STA~q  & \iic_ctrl|iic_bit_shift|state~23_combout ))))

	.dataa(\iic_ctrl|iic_bit_shift|Selector8~0_combout ),
	.datab(\iic_ctrl|cmd [0]),
	.datac(\iic_ctrl|iic_bit_shift|state.GEN_STA~q ),
	.datad(\iic_ctrl|iic_bit_shift|state~23_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector9~0 .lut_mask = 16'h3222;
defparam \iic_ctrl|iic_bit_shift|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N8
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector9~1 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector9~1_combout  = (\iic_ctrl|iic_bit_shift|state~24_combout  & (\iic_ctrl|cmd [2] & ((\iic_ctrl|iic_bit_shift|Selector9~0_combout )))) # (!\iic_ctrl|iic_bit_shift|state~24_combout  & ((\iic_ctrl|iic_bit_shift|state.RD_DATA~q ) 
// # ((\iic_ctrl|cmd [2] & \iic_ctrl|iic_bit_shift|Selector9~0_combout ))))

	.dataa(\iic_ctrl|iic_bit_shift|state~24_combout ),
	.datab(\iic_ctrl|cmd [2]),
	.datac(\iic_ctrl|iic_bit_shift|state.RD_DATA~q ),
	.datad(\iic_ctrl|iic_bit_shift|Selector9~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector9~1 .lut_mask = 16'hDC50;
defparam \iic_ctrl|iic_bit_shift|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N9
dffeas \iic_ctrl|iic_bit_shift|state.RD_DATA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|Selector9~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|state.RD_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|state.RD_DATA .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|state.RD_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N26
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|cnt[4]~5 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|cnt[4]~5_combout  = (!\iic_ctrl|iic_bit_shift|state.RD_DATA~q  & !\iic_ctrl|iic_bit_shift|state.WR_DATA~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\iic_ctrl|iic_bit_shift|state.RD_DATA~q ),
	.datad(\iic_ctrl|iic_bit_shift|state.WR_DATA~q ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|cnt[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|cnt[4]~5 .lut_mask = 16'h000F;
defparam \iic_ctrl|iic_bit_shift|cnt[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N18
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector4~2 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector4~2_combout  = (\iic_ctrl|iic_bit_shift|Selector4~1_combout ) # ((!\iic_ctrl|cmd [3] & (\iic_ctrl|iic_bit_shift|state.GEN_ACK~q  & \iic_ctrl|iic_bit_shift|state~23_combout )))

	.dataa(\iic_ctrl|cmd [3]),
	.datab(\iic_ctrl|iic_bit_shift|state.GEN_ACK~q ),
	.datac(\iic_ctrl|iic_bit_shift|Selector4~1_combout ),
	.datad(\iic_ctrl|iic_bit_shift|state~23_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector4~2 .lut_mask = 16'hF4F0;
defparam \iic_ctrl|iic_bit_shift|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N0
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector4~3 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector4~3_combout  = (\iic_ctrl|iic_bit_shift|Selector4~2_combout ) # ((\iic_ctrl|iic_bit_shift|trans_done~q  & ((!\iic_ctrl|iic_bit_shift|Selector4~0_combout ) # (!\iic_ctrl|iic_bit_shift|cnt[4]~5_combout ))))

	.dataa(\iic_ctrl|iic_bit_shift|cnt[4]~5_combout ),
	.datab(\iic_ctrl|iic_bit_shift|Selector4~0_combout ),
	.datac(\iic_ctrl|iic_bit_shift|trans_done~q ),
	.datad(\iic_ctrl|iic_bit_shift|Selector4~2_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector4~3 .lut_mask = 16'hFF70;
defparam \iic_ctrl|iic_bit_shift|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N1
dffeas \iic_ctrl|iic_bit_shift|trans_done (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|Selector4~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|trans_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|trans_done .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|trans_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N26
cycloneive_lcell_comb \iic_ctrl|Selector36~0 (
// Equation(s):
// \iic_ctrl|Selector36~0_combout  = (\iic_ctrl|state.RD_REG~q ) # ((\iic_ctrl|state.WAIT_RD_DONE~q  & !\iic_ctrl|iic_bit_shift|trans_done~q ))

	.dataa(\iic_ctrl|state.RD_REG~q ),
	.datab(gnd),
	.datac(\iic_ctrl|state.WAIT_RD_DONE~q ),
	.datad(\iic_ctrl|iic_bit_shift|trans_done~q ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector36~0 .lut_mask = 16'hAAFA;
defparam \iic_ctrl|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N27
dffeas \iic_ctrl|state.WAIT_RD_DONE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector36~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|state.WAIT_RD_DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|state.WAIT_RD_DONE .is_wysiwyg = "true";
defparam \iic_ctrl|state.WAIT_RD_DONE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N0
cycloneive_lcell_comb \iic_ctrl|Selector45~0 (
// Equation(s):
// \iic_ctrl|Selector45~0_combout  = (\iic_ctrl|cnt [1] & (\iic_ctrl|cnt [0] & \iic_ctrl|state.RD_REG~q ))

	.dataa(gnd),
	.datab(\iic_ctrl|cnt [1]),
	.datac(\iic_ctrl|cnt [0]),
	.datad(\iic_ctrl|state.RD_REG~q ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector45~0 .lut_mask = 16'hC000;
defparam \iic_ctrl|Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N12
cycloneive_lcell_comb \iic_ctrl|r_cnt[0]~10 (
// Equation(s):
// \iic_ctrl|r_cnt[0]~10_combout  = (\iic_ctrl|Selector41~0_combout  & ((\iic_ctrl|Selector28~2_combout  & ((\iic_ctrl|Selector45~0_combout ))) # (!\iic_ctrl|Selector28~2_combout  & (\iic_ctrl|Selector32~3_combout )))) # (!\iic_ctrl|Selector41~0_combout  & 
// (((\iic_ctrl|Selector32~3_combout ))))

	.dataa(\iic_ctrl|Selector41~0_combout ),
	.datab(\iic_ctrl|Selector28~2_combout ),
	.datac(\iic_ctrl|Selector32~3_combout ),
	.datad(\iic_ctrl|Selector45~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|r_cnt[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|r_cnt[0]~10 .lut_mask = 16'hF870;
defparam \iic_ctrl|r_cnt[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N19
dffeas \iic_ctrl|r_cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|r_cnt[0]~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\iic_ctrl|state.WAIT_RD_DONE~q ),
	.sload(gnd),
	.ena(\iic_ctrl|r_cnt[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|r_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|r_cnt[0] .is_wysiwyg = "true";
defparam \iic_ctrl|r_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N20
cycloneive_lcell_comb \iic_ctrl|r_cnt[1]~8 (
// Equation(s):
// \iic_ctrl|r_cnt[1]~8_combout  = (\iic_ctrl|r_cnt [1] & (!\iic_ctrl|r_cnt[0]~7 )) # (!\iic_ctrl|r_cnt [1] & ((\iic_ctrl|r_cnt[0]~7 ) # (GND)))
// \iic_ctrl|r_cnt[1]~9  = CARRY((!\iic_ctrl|r_cnt[0]~7 ) # (!\iic_ctrl|r_cnt [1]))

	.dataa(gnd),
	.datab(\iic_ctrl|r_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|r_cnt[0]~7 ),
	.combout(\iic_ctrl|r_cnt[1]~8_combout ),
	.cout(\iic_ctrl|r_cnt[1]~9 ));
// synopsys translate_off
defparam \iic_ctrl|r_cnt[1]~8 .lut_mask = 16'h3C3F;
defparam \iic_ctrl|r_cnt[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y18_N21
dffeas \iic_ctrl|r_cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|r_cnt[1]~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\iic_ctrl|state.WAIT_RD_DONE~q ),
	.sload(gnd),
	.ena(\iic_ctrl|r_cnt[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|r_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|r_cnt[1] .is_wysiwyg = "true";
defparam \iic_ctrl|r_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N22
cycloneive_lcell_comb \iic_ctrl|r_cnt[2]~11 (
// Equation(s):
// \iic_ctrl|r_cnt[2]~11_combout  = (\iic_ctrl|r_cnt [2] & (\iic_ctrl|r_cnt[1]~9  $ (GND))) # (!\iic_ctrl|r_cnt [2] & (!\iic_ctrl|r_cnt[1]~9  & VCC))
// \iic_ctrl|r_cnt[2]~12  = CARRY((\iic_ctrl|r_cnt [2] & !\iic_ctrl|r_cnt[1]~9 ))

	.dataa(\iic_ctrl|r_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|r_cnt[1]~9 ),
	.combout(\iic_ctrl|r_cnt[2]~11_combout ),
	.cout(\iic_ctrl|r_cnt[2]~12 ));
// synopsys translate_off
defparam \iic_ctrl|r_cnt[2]~11 .lut_mask = 16'hA50A;
defparam \iic_ctrl|r_cnt[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y18_N23
dffeas \iic_ctrl|r_cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|r_cnt[2]~11_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\iic_ctrl|state.WAIT_RD_DONE~q ),
	.sload(gnd),
	.ena(\iic_ctrl|r_cnt[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|r_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|r_cnt[2] .is_wysiwyg = "true";
defparam \iic_ctrl|r_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N24
cycloneive_lcell_comb \iic_ctrl|r_cnt[3]~13 (
// Equation(s):
// \iic_ctrl|r_cnt[3]~13_combout  = (\iic_ctrl|r_cnt [3] & (!\iic_ctrl|r_cnt[2]~12 )) # (!\iic_ctrl|r_cnt [3] & ((\iic_ctrl|r_cnt[2]~12 ) # (GND)))
// \iic_ctrl|r_cnt[3]~14  = CARRY((!\iic_ctrl|r_cnt[2]~12 ) # (!\iic_ctrl|r_cnt [3]))

	.dataa(gnd),
	.datab(\iic_ctrl|r_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|r_cnt[2]~12 ),
	.combout(\iic_ctrl|r_cnt[3]~13_combout ),
	.cout(\iic_ctrl|r_cnt[3]~14 ));
// synopsys translate_off
defparam \iic_ctrl|r_cnt[3]~13 .lut_mask = 16'h3C3F;
defparam \iic_ctrl|r_cnt[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y18_N25
dffeas \iic_ctrl|r_cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|r_cnt[3]~13_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\iic_ctrl|state.WAIT_RD_DONE~q ),
	.sload(gnd),
	.ena(\iic_ctrl|r_cnt[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|r_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|r_cnt[3] .is_wysiwyg = "true";
defparam \iic_ctrl|r_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N26
cycloneive_lcell_comb \iic_ctrl|r_cnt[4]~15 (
// Equation(s):
// \iic_ctrl|r_cnt[4]~15_combout  = (\iic_ctrl|r_cnt [4] & (\iic_ctrl|r_cnt[3]~14  $ (GND))) # (!\iic_ctrl|r_cnt [4] & (!\iic_ctrl|r_cnt[3]~14  & VCC))
// \iic_ctrl|r_cnt[4]~16  = CARRY((\iic_ctrl|r_cnt [4] & !\iic_ctrl|r_cnt[3]~14 ))

	.dataa(\iic_ctrl|r_cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|r_cnt[3]~14 ),
	.combout(\iic_ctrl|r_cnt[4]~15_combout ),
	.cout(\iic_ctrl|r_cnt[4]~16 ));
// synopsys translate_off
defparam \iic_ctrl|r_cnt[4]~15 .lut_mask = 16'hA50A;
defparam \iic_ctrl|r_cnt[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y18_N27
dffeas \iic_ctrl|r_cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|r_cnt[4]~15_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\iic_ctrl|state.WAIT_RD_DONE~q ),
	.sload(gnd),
	.ena(\iic_ctrl|r_cnt[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|r_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|r_cnt[4] .is_wysiwyg = "true";
defparam \iic_ctrl|r_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N28
cycloneive_lcell_comb \iic_ctrl|r_cnt[5]~17 (
// Equation(s):
// \iic_ctrl|r_cnt[5]~17_combout  = \iic_ctrl|r_cnt[4]~16  $ (\iic_ctrl|r_cnt [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\iic_ctrl|r_cnt [5]),
	.cin(\iic_ctrl|r_cnt[4]~16 ),
	.combout(\iic_ctrl|r_cnt[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|r_cnt[5]~17 .lut_mask = 16'h0FF0;
defparam \iic_ctrl|r_cnt[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y18_N29
dffeas \iic_ctrl|r_cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|r_cnt[5]~17_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\iic_ctrl|state.WAIT_RD_DONE~q ),
	.sload(gnd),
	.ena(\iic_ctrl|r_cnt[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|r_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|r_cnt[5] .is_wysiwyg = "true";
defparam \iic_ctrl|r_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N28
cycloneive_lcell_comb \ee_r_num[1]~0 (
// Equation(s):
// \ee_r_num[1]~0_combout  = (ee_r_num[1]) # ((\Equal0~6_combout  & !\state.IDLE~q ))

	.dataa(gnd),
	.datab(\Equal0~6_combout ),
	.datac(ee_r_num[1]),
	.datad(\state.IDLE~q ),
	.cin(gnd),
	.combout(\ee_r_num[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ee_r_num[1]~0 .lut_mask = 16'hF0FC;
defparam \ee_r_num[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N29
dffeas \ee_r_num[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ee_r_num[1]~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ee_r_num[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ee_r_num[1] .is_wysiwyg = "true";
defparam \ee_r_num[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N16
cycloneive_lcell_comb \iic_ctrl|Equal3~0 (
// Equation(s):
// \iic_ctrl|Equal3~0_combout  = (((\iic_ctrl|r_cnt [1]) # (!ee_r_num[1])) # (!\iic_ctrl|r_cnt [0])) # (!\iic_ctrl|r_cnt [2])

	.dataa(\iic_ctrl|r_cnt [2]),
	.datab(\iic_ctrl|r_cnt [0]),
	.datac(ee_r_num[1]),
	.datad(\iic_ctrl|r_cnt [1]),
	.cin(gnd),
	.combout(\iic_ctrl|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Equal3~0 .lut_mask = 16'hFF7F;
defparam \iic_ctrl|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N30
cycloneive_lcell_comb \iic_ctrl|Equal3~1 (
// Equation(s):
// \iic_ctrl|Equal3~1_combout  = (\iic_ctrl|r_cnt [5]) # ((\iic_ctrl|r_cnt [3]) # ((\iic_ctrl|r_cnt [4]) # (\iic_ctrl|Equal3~0_combout )))

	.dataa(\iic_ctrl|r_cnt [5]),
	.datab(\iic_ctrl|r_cnt [3]),
	.datac(\iic_ctrl|r_cnt [4]),
	.datad(\iic_ctrl|Equal3~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Equal3~1 .lut_mask = 16'hFFFE;
defparam \iic_ctrl|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N14
cycloneive_lcell_comb \iic_ctrl|Selector35~1 (
// Equation(s):
// \iic_ctrl|Selector35~1_combout  = (\iic_ctrl|Selector35~0_combout ) # ((\iic_ctrl|Selector32~3_combout  & ((\iic_ctrl|Equal3~1_combout ) # (\iic_ctrl|Selector28~7_combout ))))

	.dataa(\iic_ctrl|Selector35~0_combout ),
	.datab(\iic_ctrl|Equal3~1_combout ),
	.datac(\iic_ctrl|Selector32~3_combout ),
	.datad(\iic_ctrl|Selector28~7_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector35~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector35~1 .lut_mask = 16'hFAEA;
defparam \iic_ctrl|Selector35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N15
dffeas \iic_ctrl|state.RD_REG (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector35~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|state.RD_REG~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|state.RD_REG .is_wysiwyg = "true";
defparam \iic_ctrl|state.RD_REG .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N16
cycloneive_lcell_comb \iic_ctrl|Selector38~0 (
// Equation(s):
// \iic_ctrl|Selector38~0_combout  = (!\iic_ctrl|state.RD_REG~q  & !\iic_ctrl|state.WR_REG~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\iic_ctrl|state.RD_REG~q ),
	.datad(\iic_ctrl|state.WR_REG~q ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector38~0 .lut_mask = 16'h000F;
defparam \iic_ctrl|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N18
cycloneive_lcell_comb \iic_ctrl|Selector32~4 (
// Equation(s):
// \iic_ctrl|Selector32~4_combout  = (\iic_ctrl|Selector32~6_combout  & (!\iic_ctrl|Selector32~3_combout  & ((\iic_ctrl|Equal1~1_combout ) # (!\iic_ctrl|Selector32~2_combout )))) # (!\iic_ctrl|Selector32~6_combout  & (((\iic_ctrl|Equal1~1_combout ) # 
// (!\iic_ctrl|Selector32~2_combout ))))

	.dataa(\iic_ctrl|Selector32~6_combout ),
	.datab(\iic_ctrl|Selector32~3_combout ),
	.datac(\iic_ctrl|Selector32~2_combout ),
	.datad(\iic_ctrl|Equal1~1_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector32~4_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector32~4 .lut_mask = 16'h7707;
defparam \iic_ctrl|Selector32~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N24
cycloneive_lcell_comb \iic_ctrl|Selector30~1 (
// Equation(s):
// \iic_ctrl|Selector30~1_combout  = ((\iic_ctrl|wr_done~q  & ((!\iic_ctrl|Selector30~0_combout ) # (!\iic_ctrl|Selector38~0_combout )))) # (!\iic_ctrl|Selector32~4_combout )

	.dataa(\iic_ctrl|Selector38~0_combout ),
	.datab(\iic_ctrl|Selector30~0_combout ),
	.datac(\iic_ctrl|wr_done~q ),
	.datad(\iic_ctrl|Selector32~4_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector30~1 .lut_mask = 16'h70FF;
defparam \iic_ctrl|Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N25
dffeas \iic_ctrl|wr_done (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector30~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|wr_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|wr_done .is_wysiwyg = "true";
defparam \iic_ctrl|wr_done .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y20_N27
dffeas ee_wr_done_dly(
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\iic_ctrl|wr_done~q ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ee_wr_done_dly~q ),
	.prn(vcc));
// synopsys translate_off
defparam ee_wr_done_dly.is_wysiwyg = "true";
defparam ee_wr_done_dly.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N22
cycloneive_lcell_comb \Selector4~3 (
// Equation(s):
// \Selector4~3_combout  = (\state.RD_RAM~q  & ((!\rd_req_dly~q ))) # (!\state.RD_RAM~q  & (\ee_wr_done_dly~q ))

	.dataa(\state.RD_RAM~q ),
	.datab(\ee_wr_done_dly~q ),
	.datac(gnd),
	.datad(\rd_req_dly~q ),
	.cin(gnd),
	.combout(\Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~3 .lut_mask = 16'h44EE;
defparam \Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N12
cycloneive_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (\Selector4~2_combout ) # ((\state.IDLE~q  & ((\state.WR_RAM~q ) # (!\Selector4~3_combout ))))

	.dataa(\Selector4~3_combout ),
	.datab(\state.WR_RAM~q ),
	.datac(\state.IDLE~q ),
	.datad(\Selector4~2_combout ),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'hFFD0;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y20_N13
dffeas \state.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.IDLE .is_wysiwyg = "true";
defparam \state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N28
cycloneive_lcell_comb \ee_w_num[1]~0 (
// Equation(s):
// \ee_w_num[1]~0_combout  = (!\wr_req_dly~q  & \update_req~input_o )

	.dataa(\wr_req_dly~q ),
	.datab(\update_req~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ee_w_num[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ee_w_num[1]~0 .lut_mask = 16'h4444;
defparam \ee_w_num[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N2
cycloneive_lcell_comb \ee_w_num[1]~1 (
// Equation(s):
// \ee_w_num[1]~1_combout  = (!\state.IDLE~q  & (!\rd_req_dly~q  & (!\Equal0~6_combout  & \ee_w_num[1]~0_combout )))

	.dataa(\state.IDLE~q ),
	.datab(\rd_req_dly~q ),
	.datac(\Equal0~6_combout ),
	.datad(\ee_w_num[1]~0_combout ),
	.cin(gnd),
	.combout(\ee_w_num[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ee_w_num[1]~1 .lut_mask = 16'h0100;
defparam \ee_w_num[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y20_N3
dffeas \state.SAVE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ee_w_num[1]~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector4~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.SAVE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.SAVE .is_wysiwyg = "true";
defparam \state.SAVE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N20
cycloneive_lcell_comb \Selector46~0 (
// Equation(s):
// \Selector46~0_combout  = (\ee_w_num[1]~1_combout ) # ((\ee_w_req~q  & ((!\state.IDLE~q ) # (!\state.SAVE~q ))))

	.dataa(\state.SAVE~q ),
	.datab(\state.IDLE~q ),
	.datac(\ee_w_req~q ),
	.datad(\ee_w_num[1]~1_combout ),
	.cin(gnd),
	.combout(\Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector46~0 .lut_mask = 16'hFF70;
defparam \Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y20_N21
dffeas ee_w_req(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector46~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ee_w_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam ee_w_req.is_wysiwyg = "true";
defparam ee_w_req.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N0
cycloneive_lcell_comb \iic_ctrl|Selector32~5 (
// Equation(s):
// \iic_ctrl|Selector32~5_combout  = (\iic_ctrl|Selector32~4_combout  & ((\ee_w_req~q ) # ((\iic_ctrl|state.IDLE~q ) # (\ee_r_req~q ))))

	.dataa(\ee_w_req~q ),
	.datab(\iic_ctrl|Selector32~4_combout ),
	.datac(\iic_ctrl|state.IDLE~q ),
	.datad(\ee_r_req~q ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector32~5_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector32~5 .lut_mask = 16'hCCC8;
defparam \iic_ctrl|Selector32~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N1
dffeas \iic_ctrl|state.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector32~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|state.IDLE .is_wysiwyg = "true";
defparam \iic_ctrl|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N2
cycloneive_lcell_comb \iic_ctrl|Selector51~0 (
// Equation(s):
// \iic_ctrl|Selector51~0_combout  = (\iic_ctrl|state.RD_REG~q ) # ((\iic_ctrl|state.WR_REG~q ) # ((!\iic_ctrl|state.IDLE~q  & \iic_ctrl|go~q )))

	.dataa(\iic_ctrl|state.IDLE~q ),
	.datab(\iic_ctrl|state.RD_REG~q ),
	.datac(\iic_ctrl|go~q ),
	.datad(\iic_ctrl|state.WR_REG~q ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector51~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector51~0 .lut_mask = 16'hFFDC;
defparam \iic_ctrl|Selector51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N3
dffeas \iic_ctrl|go (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector51~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|go~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|go .is_wysiwyg = "true";
defparam \iic_ctrl|go .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N30
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector7~0 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector7~0_combout  = (\iic_ctrl|go~q  & (\iic_ctrl|cmd [1] & !\iic_ctrl|iic_bit_shift|state.IDLE~q ))

	.dataa(\iic_ctrl|go~q ),
	.datab(gnd),
	.datac(\iic_ctrl|cmd [1]),
	.datad(\iic_ctrl|iic_bit_shift|state.IDLE~q ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector7~0 .lut_mask = 16'h00A0;
defparam \iic_ctrl|iic_bit_shift|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N30
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector7~1 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector7~1_combout  = (\iic_ctrl|iic_bit_shift|Selector7~0_combout ) # ((\iic_ctrl|iic_bit_shift|state.GEN_STA~q  & !\iic_ctrl|iic_bit_shift|state~23_combout ))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|Selector7~0_combout ),
	.datac(\iic_ctrl|iic_bit_shift|state.GEN_STA~q ),
	.datad(\iic_ctrl|iic_bit_shift|state~23_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector7~1 .lut_mask = 16'hCCFC;
defparam \iic_ctrl|iic_bit_shift|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N31
dffeas \iic_ctrl|iic_bit_shift|state.GEN_STA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|Selector7~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|state.GEN_STA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|state.GEN_STA .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|state.GEN_STA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N10
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector8~1 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector8~1_combout  = (\iic_ctrl|iic_bit_shift|state.WR_DATA~q  & (((\iic_ctrl|cmd [0] & \iic_ctrl|iic_bit_shift|Selector8~0_combout )) # (!\iic_ctrl|iic_bit_shift|state~24_combout ))) # (!\iic_ctrl|iic_bit_shift|state.WR_DATA~q  
// & (\iic_ctrl|cmd [0] & ((\iic_ctrl|iic_bit_shift|Selector8~0_combout ))))

	.dataa(\iic_ctrl|iic_bit_shift|state.WR_DATA~q ),
	.datab(\iic_ctrl|cmd [0]),
	.datac(\iic_ctrl|iic_bit_shift|state~24_combout ),
	.datad(\iic_ctrl|iic_bit_shift|Selector8~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector8~1 .lut_mask = 16'hCE0A;
defparam \iic_ctrl|iic_bit_shift|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N18
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector8~2 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector8~2_combout  = (\iic_ctrl|iic_bit_shift|Selector8~1_combout ) # ((\iic_ctrl|iic_bit_shift|state.GEN_STA~q  & (\iic_ctrl|iic_bit_shift|state~23_combout  & \iic_ctrl|cmd [0])))

	.dataa(\iic_ctrl|iic_bit_shift|state.GEN_STA~q ),
	.datab(\iic_ctrl|iic_bit_shift|state~23_combout ),
	.datac(\iic_ctrl|cmd [0]),
	.datad(\iic_ctrl|iic_bit_shift|Selector8~1_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector8~2 .lut_mask = 16'hFF80;
defparam \iic_ctrl|iic_bit_shift|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N19
dffeas \iic_ctrl|iic_bit_shift|state.WR_DATA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|Selector8~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|state.WR_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|state.WR_DATA .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|state.WR_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N10
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Equal0~7 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Equal0~7_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [6] & (\iic_ctrl|iic_bit_shift|Equal0~5_combout  & (\iic_ctrl|iic_bit_shift|Equal0~4_combout  & \iic_ctrl|iic_bit_shift|Equal0~3_combout )))

	.dataa(\iic_ctrl|iic_bit_shift|div_cnt [6]),
	.datab(\iic_ctrl|iic_bit_shift|Equal0~5_combout ),
	.datac(\iic_ctrl|iic_bit_shift|Equal0~4_combout ),
	.datad(\iic_ctrl|iic_bit_shift|Equal0~3_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Equal0~7 .lut_mask = 16'h8000;
defparam \iic_ctrl|iic_bit_shift|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N6
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|iic_sda_od~0 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|iic_sda_od~0_combout  = (!\iic_ctrl|iic_bit_shift|cnt [0] & (!\iic_ctrl|iic_bit_shift|cnt [1] & \iic_ctrl|iic_bit_shift|Equal0~7_combout ))

	.dataa(\iic_ctrl|iic_bit_shift|cnt [0]),
	.datab(gnd),
	.datac(\iic_ctrl|iic_bit_shift|cnt [1]),
	.datad(\iic_ctrl|iic_bit_shift|Equal0~7_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|iic_sda_od~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|iic_sda_od~0 .lut_mask = 16'h0500;
defparam \iic_ctrl|iic_bit_shift|iic_sda_od~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N10
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector5~2 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector5~2_combout  = (!\iic_ctrl|iic_bit_shift|state.CHECK_ACK~q  & (!\iic_ctrl|iic_bit_shift|state.RD_DATA~q  & ((\iic_ctrl|iic_bit_shift|iic_sda_od~0_combout ) # (!\iic_ctrl|iic_bit_shift|state.WR_DATA~q ))))

	.dataa(\iic_ctrl|iic_bit_shift|state.WR_DATA~q ),
	.datab(\iic_ctrl|iic_bit_shift|state.CHECK_ACK~q ),
	.datac(\iic_ctrl|iic_bit_shift|state.RD_DATA~q ),
	.datad(\iic_ctrl|iic_bit_shift|iic_sda_od~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector5~2 .lut_mask = 16'h0301;
defparam \iic_ctrl|iic_bit_shift|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N4
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Decoder0~0 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Decoder0~0_combout  = (!\iic_ctrl|iic_bit_shift|cnt [0] & (!\iic_ctrl|iic_bit_shift|cnt [1] & \iic_ctrl|iic_bit_shift|state~21_combout ))

	.dataa(\iic_ctrl|iic_bit_shift|cnt [0]),
	.datab(gnd),
	.datac(\iic_ctrl|iic_bit_shift|cnt [1]),
	.datad(\iic_ctrl|iic_bit_shift|state~21_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Decoder0~0 .lut_mask = 16'h0500;
defparam \iic_ctrl|iic_bit_shift|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N24
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector5~3 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector5~3_combout  = (!\iic_ctrl|iic_bit_shift|state.GEN_STOP~q  & (!\iic_ctrl|iic_bit_shift|state.GEN_ACK~q  & !\iic_ctrl|iic_bit_shift|state.GEN_STA~q ))

	.dataa(\iic_ctrl|iic_bit_shift|state.GEN_STOP~q ),
	.datab(\iic_ctrl|iic_bit_shift|state.GEN_ACK~q ),
	.datac(gnd),
	.datad(\iic_ctrl|iic_bit_shift|state.GEN_STA~q ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector5~3 .lut_mask = 16'h0011;
defparam \iic_ctrl|iic_bit_shift|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N2
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector5~0 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector5~0_combout  = (\iic_ctrl|iic_bit_shift|iic_sda_oe~q  & (!\iic_ctrl|iic_bit_shift|iic_sda_od~0_combout  & ((!\iic_ctrl|iic_bit_shift|Decoder0~0_combout ) # (!\iic_ctrl|iic_bit_shift|state.CHECK_ACK~q ))))

	.dataa(\iic_ctrl|iic_bit_shift|iic_sda_oe~q ),
	.datab(\iic_ctrl|iic_bit_shift|state.CHECK_ACK~q ),
	.datac(\iic_ctrl|iic_bit_shift|Decoder0~0_combout ),
	.datad(\iic_ctrl|iic_bit_shift|iic_sda_od~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector5~0 .lut_mask = 16'h002A;
defparam \iic_ctrl|iic_bit_shift|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N28
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector5~1 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector5~1_combout  = (\iic_ctrl|iic_bit_shift|Selector5~0_combout ) # ((\iic_ctrl|iic_bit_shift|iic_sda_oe~q  & (!\iic_ctrl|iic_bit_shift|state.RD_DATA~q  & !\iic_ctrl|iic_bit_shift|Decoder0~0_combout )))

	.dataa(\iic_ctrl|iic_bit_shift|iic_sda_oe~q ),
	.datab(\iic_ctrl|iic_bit_shift|state.RD_DATA~q ),
	.datac(\iic_ctrl|iic_bit_shift|Decoder0~0_combout ),
	.datad(\iic_ctrl|iic_bit_shift|Selector5~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector5~1 .lut_mask = 16'hFF02;
defparam \iic_ctrl|iic_bit_shift|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N30
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector5~4 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector5~4_combout  = (\iic_ctrl|iic_bit_shift|Selector5~1_combout ) # ((\iic_ctrl|iic_bit_shift|Selector5~2_combout  & ((\iic_ctrl|iic_bit_shift|Decoder0~0_combout ) # (\iic_ctrl|iic_bit_shift|Selector5~3_combout ))))

	.dataa(\iic_ctrl|iic_bit_shift|Selector5~2_combout ),
	.datab(\iic_ctrl|iic_bit_shift|Decoder0~0_combout ),
	.datac(\iic_ctrl|iic_bit_shift|Selector5~3_combout ),
	.datad(\iic_ctrl|iic_bit_shift|Selector5~1_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector5~4 .lut_mask = 16'hFFA8;
defparam \iic_ctrl|iic_bit_shift|Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N31
dffeas \iic_ctrl|iic_bit_shift|iic_sda_oe (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|Selector5~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|iic_sda_oe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|iic_sda_oe .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|iic_sda_oe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N22
cycloneive_lcell_comb \iic_ctrl|Selector46~4 (
// Equation(s):
// \iic_ctrl|Selector46~4_combout  = (\iic_ctrl|state.RD_REG~q  & ((\iic_ctrl|cnt [3]) # ((\iic_ctrl|cnt [2]) # (!\iic_ctrl|Selector41~0_combout ))))

	.dataa(\iic_ctrl|state.RD_REG~q ),
	.datab(\iic_ctrl|cnt [3]),
	.datac(\iic_ctrl|cnt [2]),
	.datad(\iic_ctrl|Selector41~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector46~4_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector46~4 .lut_mask = 16'hA8AA;
defparam \iic_ctrl|Selector46~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N30
cycloneive_lcell_comb \iic_ctrl|Selector38~1 (
// Equation(s):
// \iic_ctrl|Selector38~1_combout  = (\iic_ctrl|Equal3~1_combout  & ((\iic_ctrl|Selector46~4_combout ) # ((\iic_ctrl|cmd [4] & \iic_ctrl|Selector38~0_combout )))) # (!\iic_ctrl|Equal3~1_combout  & (((\iic_ctrl|cmd [4] & \iic_ctrl|Selector38~0_combout ))))

	.dataa(\iic_ctrl|Equal3~1_combout ),
	.datab(\iic_ctrl|Selector46~4_combout ),
	.datac(\iic_ctrl|cmd [4]),
	.datad(\iic_ctrl|Selector38~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector38~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector38~1 .lut_mask = 16'hF888;
defparam \iic_ctrl|Selector38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N31
dffeas \iic_ctrl|cmd[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector38~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|cmd [4]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|cmd[4] .is_wysiwyg = "true";
defparam \iic_ctrl|cmd[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N6
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector19~0 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector19~0_combout  = (\iic_ctrl|iic_bit_shift|state.GEN_ACK~q  & (\iic_ctrl|iic_bit_shift|Decoder0~0_combout  & !\iic_ctrl|cmd [4]))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|state.GEN_ACK~q ),
	.datac(\iic_ctrl|iic_bit_shift|Decoder0~0_combout ),
	.datad(\iic_ctrl|cmd [4]),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector19~0 .lut_mask = 16'h00C0;
defparam \iic_ctrl|iic_bit_shift|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N20
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector19~2 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector19~2_combout  = (\iic_ctrl|iic_bit_shift|cnt [1] & (((\iic_ctrl|iic_bit_shift|state.GEN_STOP~q )))) # (!\iic_ctrl|iic_bit_shift|cnt [1] & (\iic_ctrl|iic_bit_shift|state.GEN_STA~q  & ((!\iic_ctrl|iic_bit_shift|cnt [0]))))

	.dataa(\iic_ctrl|iic_bit_shift|cnt [1]),
	.datab(\iic_ctrl|iic_bit_shift|state.GEN_STA~q ),
	.datac(\iic_ctrl|iic_bit_shift|state.GEN_STOP~q ),
	.datad(\iic_ctrl|iic_bit_shift|cnt [0]),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector19~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector19~2 .lut_mask = 16'hA0E4;
defparam \iic_ctrl|iic_bit_shift|Selector19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N30
cycloneive_lcell_comb \iic_ctrl|Selector17~0 (
// Equation(s):
// \iic_ctrl|Selector17~0_combout  = (!\iic_ctrl|cnt [5] & (!\iic_ctrl|cnt [6] & (!\iic_ctrl|cnt [4] & \iic_ctrl|Selector28~2_combout )))

	.dataa(\iic_ctrl|cnt [5]),
	.datab(\iic_ctrl|cnt [6]),
	.datac(\iic_ctrl|cnt [4]),
	.datad(\iic_ctrl|Selector28~2_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector17~0 .lut_mask = 16'h0100;
defparam \iic_ctrl|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N2
cycloneive_lcell_comb \iic_ctrl|tx_data[0]~2 (
// Equation(s):
// \iic_ctrl|tx_data[0]~2_combout  = (\rst_n~input_o  & ((\iic_ctrl|state.RD_REG~q  & ((!\iic_ctrl|cnt [7]))) # (!\iic_ctrl|state.RD_REG~q  & (\iic_ctrl|state.WR_REG~q ))))

	.dataa(\iic_ctrl|state.RD_REG~q ),
	.datab(\rst_n~input_o ),
	.datac(\iic_ctrl|state.WR_REG~q ),
	.datad(\iic_ctrl|cnt [7]),
	.cin(gnd),
	.combout(\iic_ctrl|tx_data[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|tx_data[0]~2 .lut_mask = 16'h40C8;
defparam \iic_ctrl|tx_data[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N6
cycloneive_lcell_comb \iic_ctrl|tx_data[0]~3 (
// Equation(s):
// \iic_ctrl|tx_data[0]~3_combout  = (\iic_ctrl|tx_data [0] & (((\iic_ctrl|state.RD_REG~q  & !\iic_ctrl|Selector17~0_combout )) # (!\iic_ctrl|tx_data[0]~2_combout )))

	.dataa(\iic_ctrl|state.RD_REG~q ),
	.datab(\iic_ctrl|tx_data [0]),
	.datac(\iic_ctrl|Selector17~0_combout ),
	.datad(\iic_ctrl|tx_data[0]~2_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|tx_data[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|tx_data[0]~3 .lut_mask = 16'h08CC;
defparam \iic_ctrl|tx_data[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N16
cycloneive_lcell_comb \iic_ctrl|Selector31~0 (
// Equation(s):
// \iic_ctrl|Selector31~0_combout  = (\iic_ctrl|state.WR_REG~q ) # ((\iic_ctrl|state.WAIT_WR_DONE~q ) # ((\iic_ctrl|state.RD_REG~q  & \iic_ctrl|Selector28~7_combout )))

	.dataa(\iic_ctrl|state.RD_REG~q ),
	.datab(\iic_ctrl|state.WR_REG~q ),
	.datac(\iic_ctrl|state.WAIT_WR_DONE~q ),
	.datad(\iic_ctrl|Selector28~7_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector31~0 .lut_mask = 16'hFEFC;
defparam \iic_ctrl|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N8
cycloneive_lcell_comb \iic_ctrl|Selector31~1 (
// Equation(s):
// \iic_ctrl|Selector31~1_combout  = (\iic_ctrl|Selector32~3_combout  & (((\iic_ctrl|r_valid~q )) # (!\iic_ctrl|Selector28~7_combout ))) # (!\iic_ctrl|Selector32~3_combout  & (((\iic_ctrl|r_valid~q  & \iic_ctrl|Selector31~0_combout ))))

	.dataa(\iic_ctrl|Selector32~3_combout ),
	.datab(\iic_ctrl|Selector28~7_combout ),
	.datac(\iic_ctrl|r_valid~q ),
	.datad(\iic_ctrl|Selector31~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector31~1 .lut_mask = 16'hF2A2;
defparam \iic_ctrl|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N9
dffeas \iic_ctrl|r_valid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector31~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|r_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|r_valid .is_wysiwyg = "true";
defparam \iic_ctrl|r_valid .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N23
dffeas ee_rvalid_dly(
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\iic_ctrl|r_valid~q ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ee_rvalid_dly~q ),
	.prn(vcc));
// synopsys translate_off
defparam ee_rvalid_dly.is_wysiwyg = "true";
defparam ee_rvalid_dly.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N28
cycloneive_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (\state.IDLE~q  & ((\state.INIT~q  & (\ee_rvalid_dly~q )) # (!\state.INIT~q  & ((\ram_wr~q )))))

	.dataa(\ee_rvalid_dly~q ),
	.datab(\ram_wr~q ),
	.datac(\state.INIT~q ),
	.datad(\state.IDLE~q ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'hAC00;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N18
cycloneive_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = (\Selector0~0_combout ) # (\Selector4~5_combout )

	.dataa(gnd),
	.datab(\Selector0~0_combout ),
	.datac(gnd),
	.datad(\Selector4~5_combout ),
	.cin(gnd),
	.combout(\Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~1 .lut_mask = 16'hFFCC;
defparam \Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N19
dffeas ram_wr(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam ram_wr.is_wysiwyg = "true";
defparam ram_wr.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N10
cycloneive_lcell_comb \ram_w_addr_dly[0]~10 (
// Equation(s):
// \ram_w_addr_dly[0]~10_combout  = (ram_w_addr_dly[0] & (\ee_rvalid_dly~q  $ (VCC))) # (!ram_w_addr_dly[0] & (\ee_rvalid_dly~q  & VCC))
// \ram_w_addr_dly[0]~11  = CARRY((ram_w_addr_dly[0] & \ee_rvalid_dly~q ))

	.dataa(ram_w_addr_dly[0]),
	.datab(\ee_rvalid_dly~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ram_w_addr_dly[0]~10_combout ),
	.cout(\ram_w_addr_dly[0]~11 ));
// synopsys translate_off
defparam \ram_w_addr_dly[0]~10 .lut_mask = 16'h6688;
defparam \ram_w_addr_dly[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N2
cycloneive_lcell_comb \ram_w_addr_dly[0]~12 (
// Equation(s):
// \ram_w_addr_dly[0]~12_combout  = (\rst_n~input_o  & ((\state.IDLE~q  & (\state.INIT~q )) # (!\state.IDLE~q  & ((\Equal0~6_combout )))))

	.dataa(\state.IDLE~q ),
	.datab(\rst_n~input_o ),
	.datac(\state.INIT~q ),
	.datad(\Equal0~6_combout ),
	.cin(gnd),
	.combout(\ram_w_addr_dly[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ram_w_addr_dly[0]~12 .lut_mask = 16'hC480;
defparam \ram_w_addr_dly[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y21_N11
dffeas \ram_w_addr_dly[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram_w_addr_dly[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.INIT~q ),
	.sload(gnd),
	.ena(\ram_w_addr_dly[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_w_addr_dly[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_w_addr_dly[0] .is_wysiwyg = "true";
defparam \ram_w_addr_dly[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N22
cycloneive_io_ibuf \wr_data[0]~input (
	.i(wr_data[0]),
	.ibar(gnd),
	.o(\wr_data[0]~input_o ));
// synopsys translate_off
defparam \wr_data[0]~input .bus_hold = "false";
defparam \wr_data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y20_N11
dffeas \wr_data_dly[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data[0]~input_o ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wr_data_dly[0]),
	.prn(vcc));
// synopsys translate_off
defparam \wr_data_dly[0] .is_wysiwyg = "true";
defparam \wr_data_dly[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N10
cycloneive_lcell_comb \ram_w_data[0]~7 (
// Equation(s):
// \ram_w_data[0]~7_combout  = (\state.INIT~q  & (ram_w_addr_dly[0])) # (!\state.INIT~q  & ((wr_data_dly[0])))

	.dataa(gnd),
	.datab(ram_w_addr_dly[0]),
	.datac(wr_data_dly[0]),
	.datad(\state.INIT~q ),
	.cin(gnd),
	.combout(\ram_w_data[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram_w_data[0]~7 .lut_mask = 16'hCCF0;
defparam \ram_w_data[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N16
cycloneive_lcell_comb \ram_w_data[7]~8 (
// Equation(s):
// \ram_w_data[7]~8_combout  = (!\rd_req_dly~q  & (\wr_req_dly~q  & !\state.IDLE~q ))

	.dataa(gnd),
	.datab(\rd_req_dly~q ),
	.datac(\wr_req_dly~q ),
	.datad(\state.IDLE~q ),
	.cin(gnd),
	.combout(\ram_w_data[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ram_w_data[7]~8 .lut_mask = 16'h0030;
defparam \ram_w_data[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N24
cycloneive_lcell_comb \ram_w_data[7]~9 (
// Equation(s):
// \ram_w_data[7]~9_combout  = (\ee_rvalid_dly~q  & ((\state.INIT~q ) # ((!\Equal0~6_combout  & \ram_w_data[7]~8_combout )))) # (!\ee_rvalid_dly~q  & (((!\Equal0~6_combout  & \ram_w_data[7]~8_combout ))))

	.dataa(\ee_rvalid_dly~q ),
	.datab(\state.INIT~q ),
	.datac(\Equal0~6_combout ),
	.datad(\ram_w_data[7]~8_combout ),
	.cin(gnd),
	.combout(\ram_w_data[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ram_w_data[7]~9 .lut_mask = 16'h8F88;
defparam \ram_w_data[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N20
cycloneive_lcell_comb \ram_w_data[0]~10 (
// Equation(s):
// \ram_w_data[0]~10_combout  = (\ram_w_data[7]~9_combout  & (\ram_w_data[0]~7_combout )) # (!\ram_w_data[7]~9_combout  & ((ram_w_data[0])))

	.dataa(\ram_w_data[0]~7_combout ),
	.datab(gnd),
	.datac(ram_w_data[0]),
	.datad(\ram_w_data[7]~9_combout ),
	.cin(gnd),
	.combout(\ram_w_data[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ram_w_data[0]~10 .lut_mask = 16'hAAF0;
defparam \ram_w_data[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N21
dffeas \ram_w_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram_w_data[0]~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_w_data[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_w_data[0] .is_wysiwyg = "true";
defparam \ram_w_data[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y24_N8
cycloneive_io_ibuf \wr_addr[0]~input (
	.i(wr_addr[0]),
	.ibar(gnd),
	.o(\wr_addr[0]~input_o ));
// synopsys translate_off
defparam \wr_addr[0]~input .bus_hold = "false";
defparam \wr_addr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N2
cycloneive_lcell_comb \wr_addr_dly[0]~feeder (
// Equation(s):
// \wr_addr_dly[0]~feeder_combout  = \wr_addr[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_addr[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\wr_addr_dly[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wr_addr_dly[0]~feeder .lut_mask = 16'hF0F0;
defparam \wr_addr_dly[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N3
dffeas \wr_addr_dly[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wr_addr_dly[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wr_addr_dly[0]),
	.prn(vcc));
// synopsys translate_off
defparam \wr_addr_dly[0] .is_wysiwyg = "true";
defparam \wr_addr_dly[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N30
cycloneive_lcell_comb \Selector27~0 (
// Equation(s):
// \Selector27~0_combout  = (\state.INIT~q  & (ram_w_addr_dly[0])) # (!\state.INIT~q  & (((wr_addr_dly[0] & !\Equal0~6_combout ))))

	.dataa(\state.INIT~q ),
	.datab(ram_w_addr_dly[0]),
	.datac(wr_addr_dly[0]),
	.datad(\Equal0~6_combout ),
	.cin(gnd),
	.combout(\Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector27~0 .lut_mask = 16'h88D8;
defparam \Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N28
cycloneive_lcell_comb \ram_w_addr[0]~0 (
// Equation(s):
// \ram_w_addr[0]~0_combout  = (!\state.IDLE~q  & ((\Equal0~6_combout ) # ((\wr_req_dly~q  & !\rd_req_dly~q ))))

	.dataa(\wr_req_dly~q ),
	.datab(\rd_req_dly~q ),
	.datac(\state.IDLE~q ),
	.datad(\Equal0~6_combout ),
	.cin(gnd),
	.combout(\ram_w_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_w_addr[0]~0 .lut_mask = 16'h0F02;
defparam \ram_w_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N26
cycloneive_lcell_comb \ram_w_addr[0]~1 (
// Equation(s):
// \ram_w_addr[0]~1_combout  = (\rst_n~input_o  & ((\ram_w_addr[0]~0_combout ) # ((\state.INIT~q  & \ee_rvalid_dly~q ))))

	.dataa(\state.INIT~q ),
	.datab(\ee_rvalid_dly~q ),
	.datac(\rst_n~input_o ),
	.datad(\ram_w_addr[0]~0_combout ),
	.cin(gnd),
	.combout(\ram_w_addr[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_w_addr[0]~1 .lut_mask = 16'hF080;
defparam \ram_w_addr[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N31
dffeas \ram_w_addr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_w_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_w_addr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_w_addr[0] .is_wysiwyg = "true";
defparam \ram_w_addr[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y24_N8
cycloneive_io_ibuf \wr_addr[1]~input (
	.i(wr_addr[1]),
	.ibar(gnd),
	.o(\wr_addr[1]~input_o ));
// synopsys translate_off
defparam \wr_addr[1]~input .bus_hold = "false";
defparam \wr_addr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N8
cycloneive_lcell_comb \wr_addr_dly[1]~feeder (
// Equation(s):
// \wr_addr_dly[1]~feeder_combout  = \wr_addr[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_addr[1]~input_o ),
	.cin(gnd),
	.combout(\wr_addr_dly[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wr_addr_dly[1]~feeder .lut_mask = 16'hFF00;
defparam \wr_addr_dly[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y21_N9
dffeas \wr_addr_dly[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wr_addr_dly[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wr_addr_dly[1]),
	.prn(vcc));
// synopsys translate_off
defparam \wr_addr_dly[1] .is_wysiwyg = "true";
defparam \wr_addr_dly[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N12
cycloneive_lcell_comb \ram_w_addr_dly[1]~13 (
// Equation(s):
// \ram_w_addr_dly[1]~13_combout  = (ram_w_addr_dly[1] & (!\ram_w_addr_dly[0]~11 )) # (!ram_w_addr_dly[1] & ((\ram_w_addr_dly[0]~11 ) # (GND)))
// \ram_w_addr_dly[1]~14  = CARRY((!\ram_w_addr_dly[0]~11 ) # (!ram_w_addr_dly[1]))

	.dataa(ram_w_addr_dly[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_w_addr_dly[0]~11 ),
	.combout(\ram_w_addr_dly[1]~13_combout ),
	.cout(\ram_w_addr_dly[1]~14 ));
// synopsys translate_off
defparam \ram_w_addr_dly[1]~13 .lut_mask = 16'h5A5F;
defparam \ram_w_addr_dly[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y21_N13
dffeas \ram_w_addr_dly[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram_w_addr_dly[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.INIT~q ),
	.sload(gnd),
	.ena(\ram_w_addr_dly[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_w_addr_dly[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_w_addr_dly[1] .is_wysiwyg = "true";
defparam \ram_w_addr_dly[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N20
cycloneive_lcell_comb \Selector26~0 (
// Equation(s):
// \Selector26~0_combout  = (\state.INIT~q  & (((ram_w_addr_dly[1])))) # (!\state.INIT~q  & (wr_addr_dly[1] & (!\Equal0~6_combout )))

	.dataa(wr_addr_dly[1]),
	.datab(\Equal0~6_combout ),
	.datac(ram_w_addr_dly[1]),
	.datad(\state.INIT~q ),
	.cin(gnd),
	.combout(\Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector26~0 .lut_mask = 16'hF022;
defparam \Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N21
dffeas \ram_w_addr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_w_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_w_addr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_w_addr[1] .is_wysiwyg = "true";
defparam \ram_w_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N14
cycloneive_lcell_comb \ram_w_addr_dly[2]~15 (
// Equation(s):
// \ram_w_addr_dly[2]~15_combout  = (ram_w_addr_dly[2] & (\ram_w_addr_dly[1]~14  $ (GND))) # (!ram_w_addr_dly[2] & (!\ram_w_addr_dly[1]~14  & VCC))
// \ram_w_addr_dly[2]~16  = CARRY((ram_w_addr_dly[2] & !\ram_w_addr_dly[1]~14 ))

	.dataa(gnd),
	.datab(ram_w_addr_dly[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_w_addr_dly[1]~14 ),
	.combout(\ram_w_addr_dly[2]~15_combout ),
	.cout(\ram_w_addr_dly[2]~16 ));
// synopsys translate_off
defparam \ram_w_addr_dly[2]~15 .lut_mask = 16'hC30C;
defparam \ram_w_addr_dly[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y21_N15
dffeas \ram_w_addr_dly[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram_w_addr_dly[2]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.INIT~q ),
	.sload(gnd),
	.ena(\ram_w_addr_dly[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_w_addr_dly[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_w_addr_dly[2] .is_wysiwyg = "true";
defparam \ram_w_addr_dly[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N8
cycloneive_io_ibuf \wr_addr[2]~input (
	.i(wr_addr[2]),
	.ibar(gnd),
	.o(\wr_addr[2]~input_o ));
// synopsys translate_off
defparam \wr_addr[2]~input .bus_hold = "false";
defparam \wr_addr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y23_N9
dffeas \wr_addr_dly[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_addr[2]~input_o ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wr_addr_dly[2]),
	.prn(vcc));
// synopsys translate_off
defparam \wr_addr_dly[2] .is_wysiwyg = "true";
defparam \wr_addr_dly[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N6
cycloneive_lcell_comb \Selector25~0 (
// Equation(s):
// \Selector25~0_combout  = (\state.INIT~q  & (ram_w_addr_dly[2])) # (!\state.INIT~q  & (((wr_addr_dly[2] & !\Equal0~6_combout ))))

	.dataa(\state.INIT~q ),
	.datab(ram_w_addr_dly[2]),
	.datac(wr_addr_dly[2]),
	.datad(\Equal0~6_combout ),
	.cin(gnd),
	.combout(\Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector25~0 .lut_mask = 16'h88D8;
defparam \Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N7
dffeas \ram_w_addr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_w_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_w_addr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_w_addr[2] .is_wysiwyg = "true";
defparam \ram_w_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N16
cycloneive_lcell_comb \ram_w_addr_dly[3]~17 (
// Equation(s):
// \ram_w_addr_dly[3]~17_combout  = (ram_w_addr_dly[3] & (!\ram_w_addr_dly[2]~16 )) # (!ram_w_addr_dly[3] & ((\ram_w_addr_dly[2]~16 ) # (GND)))
// \ram_w_addr_dly[3]~18  = CARRY((!\ram_w_addr_dly[2]~16 ) # (!ram_w_addr_dly[3]))

	.dataa(gnd),
	.datab(ram_w_addr_dly[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_w_addr_dly[2]~16 ),
	.combout(\ram_w_addr_dly[3]~17_combout ),
	.cout(\ram_w_addr_dly[3]~18 ));
// synopsys translate_off
defparam \ram_w_addr_dly[3]~17 .lut_mask = 16'h3C3F;
defparam \ram_w_addr_dly[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y21_N17
dffeas \ram_w_addr_dly[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram_w_addr_dly[3]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.INIT~q ),
	.sload(gnd),
	.ena(\ram_w_addr_dly[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_w_addr_dly[3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_w_addr_dly[3] .is_wysiwyg = "true";
defparam \ram_w_addr_dly[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X13_Y24_N1
cycloneive_io_ibuf \wr_addr[3]~input (
	.i(wr_addr[3]),
	.ibar(gnd),
	.o(\wr_addr[3]~input_o ));
// synopsys translate_off
defparam \wr_addr[3]~input .bus_hold = "false";
defparam \wr_addr[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y20_N5
dffeas \wr_addr_dly[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_addr[3]~input_o ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wr_addr_dly[3]),
	.prn(vcc));
// synopsys translate_off
defparam \wr_addr_dly[3] .is_wysiwyg = "true";
defparam \wr_addr_dly[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N16
cycloneive_lcell_comb \Selector24~0 (
// Equation(s):
// \Selector24~0_combout  = (\state.INIT~q  & (ram_w_addr_dly[3])) # (!\state.INIT~q  & (((!\Equal0~6_combout  & wr_addr_dly[3]))))

	.dataa(ram_w_addr_dly[3]),
	.datab(\Equal0~6_combout ),
	.datac(wr_addr_dly[3]),
	.datad(\state.INIT~q ),
	.cin(gnd),
	.combout(\Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector24~0 .lut_mask = 16'hAA30;
defparam \Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N17
dffeas \ram_w_addr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_w_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_w_addr[3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_w_addr[3] .is_wysiwyg = "true";
defparam \ram_w_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N18
cycloneive_lcell_comb \ram_w_addr_dly[4]~19 (
// Equation(s):
// \ram_w_addr_dly[4]~19_combout  = (ram_w_addr_dly[4] & (\ram_w_addr_dly[3]~18  $ (GND))) # (!ram_w_addr_dly[4] & (!\ram_w_addr_dly[3]~18  & VCC))
// \ram_w_addr_dly[4]~20  = CARRY((ram_w_addr_dly[4] & !\ram_w_addr_dly[3]~18 ))

	.dataa(gnd),
	.datab(ram_w_addr_dly[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_w_addr_dly[3]~18 ),
	.combout(\ram_w_addr_dly[4]~19_combout ),
	.cout(\ram_w_addr_dly[4]~20 ));
// synopsys translate_off
defparam \ram_w_addr_dly[4]~19 .lut_mask = 16'hC30C;
defparam \ram_w_addr_dly[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y21_N19
dffeas \ram_w_addr_dly[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram_w_addr_dly[4]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.INIT~q ),
	.sload(gnd),
	.ena(\ram_w_addr_dly[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_w_addr_dly[4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_w_addr_dly[4] .is_wysiwyg = "true";
defparam \ram_w_addr_dly[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X13_Y24_N15
cycloneive_io_ibuf \wr_addr[4]~input (
	.i(wr_addr[4]),
	.ibar(gnd),
	.o(\wr_addr[4]~input_o ));
// synopsys translate_off
defparam \wr_addr[4]~input .bus_hold = "false";
defparam \wr_addr[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N8
cycloneive_lcell_comb \wr_addr_dly[4]~feeder (
// Equation(s):
// \wr_addr_dly[4]~feeder_combout  = \wr_addr[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_addr[4]~input_o ),
	.cin(gnd),
	.combout(\wr_addr_dly[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wr_addr_dly[4]~feeder .lut_mask = 16'hFF00;
defparam \wr_addr_dly[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y21_N9
dffeas \wr_addr_dly[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wr_addr_dly[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wr_addr_dly[4]),
	.prn(vcc));
// synopsys translate_off
defparam \wr_addr_dly[4] .is_wysiwyg = "true";
defparam \wr_addr_dly[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N14
cycloneive_lcell_comb \Selector23~0 (
// Equation(s):
// \Selector23~0_combout  = (\state.INIT~q  & (((ram_w_addr_dly[4])))) # (!\state.INIT~q  & (!\Equal0~6_combout  & ((wr_addr_dly[4]))))

	.dataa(\state.INIT~q ),
	.datab(\Equal0~6_combout ),
	.datac(ram_w_addr_dly[4]),
	.datad(wr_addr_dly[4]),
	.cin(gnd),
	.combout(\Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~0 .lut_mask = 16'hB1A0;
defparam \Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N15
dffeas \ram_w_addr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_w_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_w_addr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_w_addr[4] .is_wysiwyg = "true";
defparam \ram_w_addr[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N1
cycloneive_io_ibuf \wr_addr[5]~input (
	.i(wr_addr[5]),
	.ibar(gnd),
	.o(\wr_addr[5]~input_o ));
// synopsys translate_off
defparam \wr_addr[5]~input .bus_hold = "false";
defparam \wr_addr[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N26
cycloneive_lcell_comb \wr_addr_dly[5]~feeder (
// Equation(s):
// \wr_addr_dly[5]~feeder_combout  = \wr_addr[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_addr[5]~input_o ),
	.cin(gnd),
	.combout(\wr_addr_dly[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wr_addr_dly[5]~feeder .lut_mask = 16'hFF00;
defparam \wr_addr_dly[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N27
dffeas \wr_addr_dly[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wr_addr_dly[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wr_addr_dly[5]),
	.prn(vcc));
// synopsys translate_off
defparam \wr_addr_dly[5] .is_wysiwyg = "true";
defparam \wr_addr_dly[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N20
cycloneive_lcell_comb \ram_w_addr_dly[5]~21 (
// Equation(s):
// \ram_w_addr_dly[5]~21_combout  = (ram_w_addr_dly[5] & (!\ram_w_addr_dly[4]~20 )) # (!ram_w_addr_dly[5] & ((\ram_w_addr_dly[4]~20 ) # (GND)))
// \ram_w_addr_dly[5]~22  = CARRY((!\ram_w_addr_dly[4]~20 ) # (!ram_w_addr_dly[5]))

	.dataa(gnd),
	.datab(ram_w_addr_dly[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_w_addr_dly[4]~20 ),
	.combout(\ram_w_addr_dly[5]~21_combout ),
	.cout(\ram_w_addr_dly[5]~22 ));
// synopsys translate_off
defparam \ram_w_addr_dly[5]~21 .lut_mask = 16'h3C3F;
defparam \ram_w_addr_dly[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y21_N21
dffeas \ram_w_addr_dly[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram_w_addr_dly[5]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.INIT~q ),
	.sload(gnd),
	.ena(\ram_w_addr_dly[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_w_addr_dly[5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_w_addr_dly[5] .is_wysiwyg = "true";
defparam \ram_w_addr_dly[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N24
cycloneive_lcell_comb \Selector22~0 (
// Equation(s):
// \Selector22~0_combout  = (\state.INIT~q  & (((ram_w_addr_dly[5])))) # (!\state.INIT~q  & (wr_addr_dly[5] & ((!\Equal0~6_combout ))))

	.dataa(\state.INIT~q ),
	.datab(wr_addr_dly[5]),
	.datac(ram_w_addr_dly[5]),
	.datad(\Equal0~6_combout ),
	.cin(gnd),
	.combout(\Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector22~0 .lut_mask = 16'hA0E4;
defparam \Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N25
dffeas \ram_w_addr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_w_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_w_addr[5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_w_addr[5] .is_wysiwyg = "true";
defparam \ram_w_addr[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N22
cycloneive_io_ibuf \wr_addr[6]~input (
	.i(wr_addr[6]),
	.ibar(gnd),
	.o(\wr_addr[6]~input_o ));
// synopsys translate_off
defparam \wr_addr[6]~input .bus_hold = "false";
defparam \wr_addr[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X6_Y21_N25
dffeas \wr_addr_dly[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_addr[6]~input_o ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wr_addr_dly[6]),
	.prn(vcc));
// synopsys translate_off
defparam \wr_addr_dly[6] .is_wysiwyg = "true";
defparam \wr_addr_dly[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N22
cycloneive_lcell_comb \ram_w_addr_dly[6]~23 (
// Equation(s):
// \ram_w_addr_dly[6]~23_combout  = (ram_w_addr_dly[6] & (\ram_w_addr_dly[5]~22  $ (GND))) # (!ram_w_addr_dly[6] & (!\ram_w_addr_dly[5]~22  & VCC))
// \ram_w_addr_dly[6]~24  = CARRY((ram_w_addr_dly[6] & !\ram_w_addr_dly[5]~22 ))

	.dataa(ram_w_addr_dly[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_w_addr_dly[5]~22 ),
	.combout(\ram_w_addr_dly[6]~23_combout ),
	.cout(\ram_w_addr_dly[6]~24 ));
// synopsys translate_off
defparam \ram_w_addr_dly[6]~23 .lut_mask = 16'hA50A;
defparam \ram_w_addr_dly[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y21_N23
dffeas \ram_w_addr_dly[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram_w_addr_dly[6]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.INIT~q ),
	.sload(gnd),
	.ena(\ram_w_addr_dly[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_w_addr_dly[6]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_w_addr_dly[6] .is_wysiwyg = "true";
defparam \ram_w_addr_dly[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N2
cycloneive_lcell_comb \Selector21~0 (
// Equation(s):
// \Selector21~0_combout  = (\state.INIT~q  & (((ram_w_addr_dly[6])))) # (!\state.INIT~q  & (!\Equal0~6_combout  & (wr_addr_dly[6])))

	.dataa(\state.INIT~q ),
	.datab(\Equal0~6_combout ),
	.datac(wr_addr_dly[6]),
	.datad(ram_w_addr_dly[6]),
	.cin(gnd),
	.combout(\Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector21~0 .lut_mask = 16'hBA10;
defparam \Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N3
dffeas \ram_w_addr[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_w_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_w_addr[6]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_w_addr[6] .is_wysiwyg = "true";
defparam \ram_w_addr[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X13_Y24_N22
cycloneive_io_ibuf \wr_addr[7]~input (
	.i(wr_addr[7]),
	.ibar(gnd),
	.o(\wr_addr[7]~input_o ));
// synopsys translate_off
defparam \wr_addr[7]~input .bus_hold = "false";
defparam \wr_addr[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N18
cycloneive_lcell_comb \wr_addr_dly[7]~feeder (
// Equation(s):
// \wr_addr_dly[7]~feeder_combout  = \wr_addr[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_addr[7]~input_o ),
	.cin(gnd),
	.combout(\wr_addr_dly[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wr_addr_dly[7]~feeder .lut_mask = 16'hFF00;
defparam \wr_addr_dly[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N19
dffeas \wr_addr_dly[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wr_addr_dly[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wr_addr_dly[7]),
	.prn(vcc));
// synopsys translate_off
defparam \wr_addr_dly[7] .is_wysiwyg = "true";
defparam \wr_addr_dly[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N24
cycloneive_lcell_comb \ram_w_addr_dly[7]~25 (
// Equation(s):
// \ram_w_addr_dly[7]~25_combout  = (ram_w_addr_dly[7] & (!\ram_w_addr_dly[6]~24 )) # (!ram_w_addr_dly[7] & ((\ram_w_addr_dly[6]~24 ) # (GND)))
// \ram_w_addr_dly[7]~26  = CARRY((!\ram_w_addr_dly[6]~24 ) # (!ram_w_addr_dly[7]))

	.dataa(gnd),
	.datab(ram_w_addr_dly[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_w_addr_dly[6]~24 ),
	.combout(\ram_w_addr_dly[7]~25_combout ),
	.cout(\ram_w_addr_dly[7]~26 ));
// synopsys translate_off
defparam \ram_w_addr_dly[7]~25 .lut_mask = 16'h3C3F;
defparam \ram_w_addr_dly[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y21_N25
dffeas \ram_w_addr_dly[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram_w_addr_dly[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.INIT~q ),
	.sload(gnd),
	.ena(\ram_w_addr_dly[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_w_addr_dly[7]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_w_addr_dly[7] .is_wysiwyg = "true";
defparam \ram_w_addr_dly[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N8
cycloneive_lcell_comb \Selector20~0 (
// Equation(s):
// \Selector20~0_combout  = (\state.INIT~q  & (((ram_w_addr_dly[7])))) # (!\state.INIT~q  & (wr_addr_dly[7] & ((!\Equal0~6_combout ))))

	.dataa(\state.INIT~q ),
	.datab(wr_addr_dly[7]),
	.datac(ram_w_addr_dly[7]),
	.datad(\Equal0~6_combout ),
	.cin(gnd),
	.combout(\Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~0 .lut_mask = 16'hA0E4;
defparam \Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N9
dffeas \ram_w_addr[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_w_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_w_addr[7]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_w_addr[7] .is_wysiwyg = "true";
defparam \ram_w_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N26
cycloneive_lcell_comb \ram_w_addr_dly[8]~27 (
// Equation(s):
// \ram_w_addr_dly[8]~27_combout  = (ram_w_addr_dly[8] & (\ram_w_addr_dly[7]~26  $ (GND))) # (!ram_w_addr_dly[8] & (!\ram_w_addr_dly[7]~26  & VCC))
// \ram_w_addr_dly[8]~28  = CARRY((ram_w_addr_dly[8] & !\ram_w_addr_dly[7]~26 ))

	.dataa(ram_w_addr_dly[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_w_addr_dly[7]~26 ),
	.combout(\ram_w_addr_dly[8]~27_combout ),
	.cout(\ram_w_addr_dly[8]~28 ));
// synopsys translate_off
defparam \ram_w_addr_dly[8]~27 .lut_mask = 16'hA50A;
defparam \ram_w_addr_dly[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y21_N27
dffeas \ram_w_addr_dly[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram_w_addr_dly[8]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.INIT~q ),
	.sload(gnd),
	.ena(\ram_w_addr_dly[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_w_addr_dly[8]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_w_addr_dly[8] .is_wysiwyg = "true";
defparam \ram_w_addr_dly[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X13_Y24_N8
cycloneive_io_ibuf \wr_addr[8]~input (
	.i(wr_addr[8]),
	.ibar(gnd),
	.o(\wr_addr[8]~input_o ));
// synopsys translate_off
defparam \wr_addr[8]~input .bus_hold = "false";
defparam \wr_addr[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N28
cycloneive_lcell_comb \wr_addr_dly[8]~feeder (
// Equation(s):
// \wr_addr_dly[8]~feeder_combout  = \wr_addr[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_addr[8]~input_o ),
	.cin(gnd),
	.combout(\wr_addr_dly[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wr_addr_dly[8]~feeder .lut_mask = 16'hFF00;
defparam \wr_addr_dly[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y23_N29
dffeas \wr_addr_dly[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wr_addr_dly[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wr_addr_dly[8]),
	.prn(vcc));
// synopsys translate_off
defparam \wr_addr_dly[8] .is_wysiwyg = "true";
defparam \wr_addr_dly[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N22
cycloneive_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = (\state.INIT~q  & (ram_w_addr_dly[8])) # (!\state.INIT~q  & (((wr_addr_dly[8] & !\Equal0~6_combout ))))

	.dataa(\state.INIT~q ),
	.datab(ram_w_addr_dly[8]),
	.datac(wr_addr_dly[8]),
	.datad(\Equal0~6_combout ),
	.cin(gnd),
	.combout(\Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~0 .lut_mask = 16'h88D8;
defparam \Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N23
dffeas \ram_w_addr[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_w_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_w_addr[8]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_w_addr[8] .is_wysiwyg = "true";
defparam \ram_w_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N28
cycloneive_lcell_comb \ram_w_addr_dly[9]~29 (
// Equation(s):
// \ram_w_addr_dly[9]~29_combout  = ram_w_addr_dly[9] $ (\ram_w_addr_dly[8]~28 )

	.dataa(gnd),
	.datab(ram_w_addr_dly[9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\ram_w_addr_dly[8]~28 ),
	.combout(\ram_w_addr_dly[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ram_w_addr_dly[9]~29 .lut_mask = 16'h3C3C;
defparam \ram_w_addr_dly[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y21_N29
dffeas \ram_w_addr_dly[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram_w_addr_dly[9]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.INIT~q ),
	.sload(gnd),
	.ena(\ram_w_addr_dly[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_w_addr_dly[9]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_w_addr_dly[9] .is_wysiwyg = "true";
defparam \ram_w_addr_dly[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X5_Y24_N15
cycloneive_io_ibuf \wr_addr[9]~input (
	.i(wr_addr[9]),
	.ibar(gnd),
	.o(\wr_addr[9]~input_o ));
// synopsys translate_off
defparam \wr_addr[9]~input .bus_hold = "false";
defparam \wr_addr[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X9_Y21_N31
dffeas \wr_addr_dly[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_addr[9]~input_o ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wr_addr_dly[9]),
	.prn(vcc));
// synopsys translate_off
defparam \wr_addr_dly[9] .is_wysiwyg = "true";
defparam \wr_addr_dly[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N12
cycloneive_lcell_comb \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = (\state.INIT~q  & (((ram_w_addr_dly[9])))) # (!\state.INIT~q  & (!\Equal0~6_combout  & ((wr_addr_dly[9]))))

	.dataa(\state.INIT~q ),
	.datab(\Equal0~6_combout ),
	.datac(ram_w_addr_dly[9]),
	.datad(wr_addr_dly[9]),
	.cin(gnd),
	.combout(\Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~0 .lut_mask = 16'hB1A0;
defparam \Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N13
dffeas \ram_w_addr[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_w_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_w_addr[9]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_w_addr[9] .is_wysiwyg = "true";
defparam \ram_w_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N4
cycloneive_lcell_comb \Selector37~0 (
// Equation(s):
// \Selector37~0_combout  = (\state.SAVE~q ) # ((!\state.IDLE~q  & !\rd_req_dly~q ))

	.dataa(\state.IDLE~q ),
	.datab(\state.SAVE~q ),
	.datac(gnd),
	.datad(\rd_req_dly~q ),
	.cin(gnd),
	.combout(\Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector37~0 .lut_mask = 16'hCCDD;
defparam \Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N24
cycloneive_lcell_comb \iic_ctrl|Selector58~0 (
// Equation(s):
// \iic_ctrl|Selector58~0_combout  = (\iic_ctrl|Selector32~2_combout ) # ((\iic_ctrl|iic_bit_shift|trans_done~q  & \iic_ctrl|w_valid~q ))

	.dataa(\iic_ctrl|iic_bit_shift|trans_done~q ),
	.datab(\iic_ctrl|w_valid~q ),
	.datac(\iic_ctrl|Selector32~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\iic_ctrl|Selector58~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector58~0 .lut_mask = 16'hF8F8;
defparam \iic_ctrl|Selector58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N2
cycloneive_lcell_comb \iic_ctrl|Selector58~1 (
// Equation(s):
// \iic_ctrl|Selector58~1_combout  = (\iic_ctrl|Selector58~0_combout ) # ((!\iic_ctrl|state.WAIT_WR_DONE~q  & ((\iic_ctrl|w_valid~q ) # (!\iic_ctrl|w_cnt[4]~10_combout ))))

	.dataa(\iic_ctrl|state.WAIT_WR_DONE~q ),
	.datab(\iic_ctrl|Selector58~0_combout ),
	.datac(\iic_ctrl|w_valid~q ),
	.datad(\iic_ctrl|w_cnt[4]~10_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector58~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector58~1 .lut_mask = 16'hDCDD;
defparam \iic_ctrl|Selector58~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N3
dffeas \iic_ctrl|w_valid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector58~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|w_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|w_valid .is_wysiwyg = "true";
defparam \iic_ctrl|w_valid .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y20_N7
dffeas ee_wvalid_dly(
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\iic_ctrl|w_valid~q ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ee_wvalid_dly~q ),
	.prn(vcc));
// synopsys translate_off
defparam ee_wvalid_dly.is_wysiwyg = "true";
defparam ee_wvalid_dly.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N6
cycloneive_lcell_comb \Add3~0 (
// Equation(s):
// \Add3~0_combout  = (\ee_wvalid_dly~q  & (ram_r_addr[0] $ (VCC))) # (!\ee_wvalid_dly~q  & (ram_r_addr[0] & VCC))
// \Add3~1  = CARRY((\ee_wvalid_dly~q  & ram_r_addr[0]))

	.dataa(\ee_wvalid_dly~q ),
	.datab(ram_r_addr[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add3~0_combout ),
	.cout(\Add3~1 ));
// synopsys translate_off
defparam \Add3~0 .lut_mask = 16'h6688;
defparam \Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y24_N22
cycloneive_io_ibuf \rd_addr[0]~input (
	.i(rd_addr[0]),
	.ibar(gnd),
	.o(\rd_addr[0]~input_o ));
// synopsys translate_off
defparam \rd_addr[0]~input .bus_hold = "false";
defparam \rd_addr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N20
cycloneive_lcell_comb \rd_addr_dly[0]~feeder (
// Equation(s):
// \rd_addr_dly[0]~feeder_combout  = \rd_addr[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rd_addr[0]~input_o ),
	.cin(gnd),
	.combout(\rd_addr_dly[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_addr_dly[0]~feeder .lut_mask = 16'hFF00;
defparam \rd_addr_dly[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N21
dffeas \rd_addr_dly[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_addr_dly[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_addr_dly[0]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_addr_dly[0] .is_wysiwyg = "true";
defparam \rd_addr_dly[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N12
cycloneive_lcell_comb \Selector37~1 (
// Equation(s):
// \Selector37~1_combout  = (\state.SAVE~q  & ((\Add3~0_combout ) # ((!\Selector37~0_combout  & rd_addr_dly[0])))) # (!\state.SAVE~q  & (!\Selector37~0_combout  & ((rd_addr_dly[0]))))

	.dataa(\state.SAVE~q ),
	.datab(\Selector37~0_combout ),
	.datac(\Add3~0_combout ),
	.datad(rd_addr_dly[0]),
	.cin(gnd),
	.combout(\Selector37~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector37~1 .lut_mask = 16'hB3A0;
defparam \Selector37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N4
cycloneive_lcell_comb \ram_r_addr[3]~0 (
// Equation(s):
// \ram_r_addr[3]~0_combout  = (\state.RD_RAM~q ) # ((!\state.IDLE~q  & ((\wr_req_dly~q ) # (!\update_req~input_o ))))

	.dataa(\wr_req_dly~q ),
	.datab(\update_req~input_o ),
	.datac(\state.RD_RAM~q ),
	.datad(\state.IDLE~q ),
	.cin(gnd),
	.combout(\ram_r_addr[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_r_addr[3]~0 .lut_mask = 16'hF0FB;
defparam \ram_r_addr[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N10
cycloneive_lcell_comb \ram_r_addr[3]~1 (
// Equation(s):
// \ram_r_addr[3]~1_combout  = (\state.INIT~q ) # ((\state.WR_RAM~q ) # ((!\rd_req_dly~q  & \ram_r_addr[3]~0_combout )))

	.dataa(\state.INIT~q ),
	.datab(\rd_req_dly~q ),
	.datac(\ram_r_addr[3]~0_combout ),
	.datad(\state.WR_RAM~q ),
	.cin(gnd),
	.combout(\ram_r_addr[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_r_addr[3]~1 .lut_mask = 16'hFFBA;
defparam \ram_r_addr[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N30
cycloneive_lcell_comb \ram_r_addr[3]~2 (
// Equation(s):
// \ram_r_addr[3]~2_combout  = (!\ram_r_addr[3]~1_combout  & ((\state.IDLE~q ) # (!\Equal0~6_combout )))

	.dataa(\Equal0~6_combout ),
	.datab(\state.IDLE~q ),
	.datac(gnd),
	.datad(\ram_r_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\ram_r_addr[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram_r_addr[3]~2 .lut_mask = 16'h00DD;
defparam \ram_r_addr[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N13
dffeas \ram_r_addr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector37~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_r_addr[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_r_addr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_r_addr[0] .is_wysiwyg = "true";
defparam \ram_r_addr[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y24_N8
cycloneive_io_ibuf \rd_addr[1]~input (
	.i(rd_addr[1]),
	.ibar(gnd),
	.o(\rd_addr[1]~input_o ));
// synopsys translate_off
defparam \rd_addr[1]~input .bus_hold = "false";
defparam \rd_addr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N4
cycloneive_lcell_comb \rd_addr_dly[1]~feeder (
// Equation(s):
// \rd_addr_dly[1]~feeder_combout  = \rd_addr[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rd_addr[1]~input_o ),
	.cin(gnd),
	.combout(\rd_addr_dly[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_addr_dly[1]~feeder .lut_mask = 16'hFF00;
defparam \rd_addr_dly[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N5
dffeas \rd_addr_dly[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_addr_dly[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_addr_dly[1]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_addr_dly[1] .is_wysiwyg = "true";
defparam \rd_addr_dly[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N8
cycloneive_lcell_comb \Add3~2 (
// Equation(s):
// \Add3~2_combout  = (ram_r_addr[1] & (!\Add3~1 )) # (!ram_r_addr[1] & ((\Add3~1 ) # (GND)))
// \Add3~3  = CARRY((!\Add3~1 ) # (!ram_r_addr[1]))

	.dataa(ram_r_addr[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~1 ),
	.combout(\Add3~2_combout ),
	.cout(\Add3~3 ));
// synopsys translate_off
defparam \Add3~2 .lut_mask = 16'h5A5F;
defparam \Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N26
cycloneive_lcell_comb \Selector36~0 (
// Equation(s):
// \Selector36~0_combout  = (\state.SAVE~q  & ((\Add3~2_combout ) # ((!\Selector37~0_combout  & rd_addr_dly[1])))) # (!\state.SAVE~q  & (!\Selector37~0_combout  & (rd_addr_dly[1])))

	.dataa(\state.SAVE~q ),
	.datab(\Selector37~0_combout ),
	.datac(rd_addr_dly[1]),
	.datad(\Add3~2_combout ),
	.cin(gnd),
	.combout(\Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector36~0 .lut_mask = 16'hBA30;
defparam \Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N27
dffeas \ram_r_addr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector36~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_r_addr[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_r_addr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_r_addr[1] .is_wysiwyg = "true";
defparam \ram_r_addr[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X21_Y24_N1
cycloneive_io_ibuf \rd_addr[2]~input (
	.i(rd_addr[2]),
	.ibar(gnd),
	.o(\rd_addr[2]~input_o ));
// synopsys translate_off
defparam \rd_addr[2]~input .bus_hold = "false";
defparam \rd_addr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N22
cycloneive_lcell_comb \rd_addr_dly[2]~feeder (
// Equation(s):
// \rd_addr_dly[2]~feeder_combout  = \rd_addr[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rd_addr[2]~input_o ),
	.cin(gnd),
	.combout(\rd_addr_dly[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_addr_dly[2]~feeder .lut_mask = 16'hFF00;
defparam \rd_addr_dly[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N23
dffeas \rd_addr_dly[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_addr_dly[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_addr_dly[2]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_addr_dly[2] .is_wysiwyg = "true";
defparam \rd_addr_dly[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N10
cycloneive_lcell_comb \Add3~4 (
// Equation(s):
// \Add3~4_combout  = (ram_r_addr[2] & (\Add3~3  $ (GND))) # (!ram_r_addr[2] & (!\Add3~3  & VCC))
// \Add3~5  = CARRY((ram_r_addr[2] & !\Add3~3 ))

	.dataa(gnd),
	.datab(ram_r_addr[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~3 ),
	.combout(\Add3~4_combout ),
	.cout(\Add3~5 ));
// synopsys translate_off
defparam \Add3~4 .lut_mask = 16'hC30C;
defparam \Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N8
cycloneive_lcell_comb \Selector35~0 (
// Equation(s):
// \Selector35~0_combout  = (\state.SAVE~q  & ((\Add3~4_combout ) # ((!\Selector37~0_combout  & rd_addr_dly[2])))) # (!\state.SAVE~q  & (!\Selector37~0_combout  & (rd_addr_dly[2])))

	.dataa(\state.SAVE~q ),
	.datab(\Selector37~0_combout ),
	.datac(rd_addr_dly[2]),
	.datad(\Add3~4_combout ),
	.cin(gnd),
	.combout(\Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector35~0 .lut_mask = 16'hBA30;
defparam \Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N9
dffeas \ram_r_addr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector35~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_r_addr[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_r_addr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_r_addr[2] .is_wysiwyg = "true";
defparam \ram_r_addr[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y24_N15
cycloneive_io_ibuf \rd_addr[3]~input (
	.i(rd_addr[3]),
	.ibar(gnd),
	.o(\rd_addr[3]~input_o ));
// synopsys translate_off
defparam \rd_addr[3]~input .bus_hold = "false";
defparam \rd_addr[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X14_Y20_N25
dffeas \rd_addr_dly[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rd_addr[3]~input_o ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_addr_dly[3]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_addr_dly[3] .is_wysiwyg = "true";
defparam \rd_addr_dly[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N12
cycloneive_lcell_comb \Add3~6 (
// Equation(s):
// \Add3~6_combout  = (ram_r_addr[3] & (!\Add3~5 )) # (!ram_r_addr[3] & ((\Add3~5 ) # (GND)))
// \Add3~7  = CARRY((!\Add3~5 ) # (!ram_r_addr[3]))

	.dataa(ram_r_addr[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~5 ),
	.combout(\Add3~6_combout ),
	.cout(\Add3~7 ));
// synopsys translate_off
defparam \Add3~6 .lut_mask = 16'h5A5F;
defparam \Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N6
cycloneive_lcell_comb \Selector34~0 (
// Equation(s):
// \Selector34~0_combout  = (\state.SAVE~q  & ((\Add3~6_combout ) # ((rd_addr_dly[3] & !\Selector37~0_combout )))) # (!\state.SAVE~q  & (rd_addr_dly[3] & (!\Selector37~0_combout )))

	.dataa(\state.SAVE~q ),
	.datab(rd_addr_dly[3]),
	.datac(\Selector37~0_combout ),
	.datad(\Add3~6_combout ),
	.cin(gnd),
	.combout(\Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector34~0 .lut_mask = 16'hAE0C;
defparam \Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N7
dffeas \ram_r_addr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector34~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_r_addr[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_r_addr[3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_r_addr[3] .is_wysiwyg = "true";
defparam \ram_r_addr[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X21_Y24_N8
cycloneive_io_ibuf \rd_addr[4]~input (
	.i(rd_addr[4]),
	.ibar(gnd),
	.o(\rd_addr[4]~input_o ));
// synopsys translate_off
defparam \rd_addr[4]~input .bus_hold = "false";
defparam \rd_addr[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N28
cycloneive_lcell_comb \rd_addr_dly[4]~feeder (
// Equation(s):
// \rd_addr_dly[4]~feeder_combout  = \rd_addr[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rd_addr[4]~input_o ),
	.cin(gnd),
	.combout(\rd_addr_dly[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_addr_dly[4]~feeder .lut_mask = 16'hFF00;
defparam \rd_addr_dly[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N29
dffeas \rd_addr_dly[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_addr_dly[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_addr_dly[4]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_addr_dly[4] .is_wysiwyg = "true";
defparam \rd_addr_dly[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N14
cycloneive_lcell_comb \Add3~8 (
// Equation(s):
// \Add3~8_combout  = (ram_r_addr[4] & (\Add3~7  $ (GND))) # (!ram_r_addr[4] & (!\Add3~7  & VCC))
// \Add3~9  = CARRY((ram_r_addr[4] & !\Add3~7 ))

	.dataa(ram_r_addr[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~7 ),
	.combout(\Add3~8_combout ),
	.cout(\Add3~9 ));
// synopsys translate_off
defparam \Add3~8 .lut_mask = 16'hA50A;
defparam \Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N16
cycloneive_lcell_comb \Selector33~0 (
// Equation(s):
// \Selector33~0_combout  = (rd_addr_dly[4] & (((\Add3~8_combout  & \state.SAVE~q )) # (!\Selector37~0_combout ))) # (!rd_addr_dly[4] & (((\Add3~8_combout  & \state.SAVE~q ))))

	.dataa(rd_addr_dly[4]),
	.datab(\Selector37~0_combout ),
	.datac(\Add3~8_combout ),
	.datad(\state.SAVE~q ),
	.cin(gnd),
	.combout(\Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector33~0 .lut_mask = 16'hF222;
defparam \Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N17
dffeas \ram_r_addr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector33~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_r_addr[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_r_addr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_r_addr[4] .is_wysiwyg = "true";
defparam \ram_r_addr[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y24_N15
cycloneive_io_ibuf \rd_addr[5]~input (
	.i(rd_addr[5]),
	.ibar(gnd),
	.o(\rd_addr[5]~input_o ));
// synopsys translate_off
defparam \rd_addr[5]~input .bus_hold = "false";
defparam \rd_addr[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N20
cycloneive_lcell_comb \rd_addr_dly[5]~feeder (
// Equation(s):
// \rd_addr_dly[5]~feeder_combout  = \rd_addr[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rd_addr[5]~input_o ),
	.cin(gnd),
	.combout(\rd_addr_dly[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_addr_dly[5]~feeder .lut_mask = 16'hFF00;
defparam \rd_addr_dly[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y20_N21
dffeas \rd_addr_dly[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_addr_dly[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_addr_dly[5]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_addr_dly[5] .is_wysiwyg = "true";
defparam \rd_addr_dly[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N16
cycloneive_lcell_comb \Add3~10 (
// Equation(s):
// \Add3~10_combout  = (ram_r_addr[5] & (!\Add3~9 )) # (!ram_r_addr[5] & ((\Add3~9 ) # (GND)))
// \Add3~11  = CARRY((!\Add3~9 ) # (!ram_r_addr[5]))

	.dataa(gnd),
	.datab(ram_r_addr[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~9 ),
	.combout(\Add3~10_combout ),
	.cout(\Add3~11 ));
// synopsys translate_off
defparam \Add3~10 .lut_mask = 16'h3C3F;
defparam \Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N2
cycloneive_lcell_comb \Selector32~0 (
// Equation(s):
// \Selector32~0_combout  = (\state.SAVE~q  & ((\Add3~10_combout ) # ((rd_addr_dly[5] & !\Selector37~0_combout )))) # (!\state.SAVE~q  & (rd_addr_dly[5] & (!\Selector37~0_combout )))

	.dataa(\state.SAVE~q ),
	.datab(rd_addr_dly[5]),
	.datac(\Selector37~0_combout ),
	.datad(\Add3~10_combout ),
	.cin(gnd),
	.combout(\Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector32~0 .lut_mask = 16'hAE0C;
defparam \Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N3
dffeas \ram_r_addr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector32~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_r_addr[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_r_addr[5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_r_addr[5] .is_wysiwyg = "true";
defparam \ram_r_addr[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y24_N22
cycloneive_io_ibuf \rd_addr[6]~input (
	.i(rd_addr[6]),
	.ibar(gnd),
	.o(\rd_addr[6]~input_o ));
// synopsys translate_off
defparam \rd_addr[6]~input .bus_hold = "false";
defparam \rd_addr[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N14
cycloneive_lcell_comb \rd_addr_dly[6]~feeder (
// Equation(s):
// \rd_addr_dly[6]~feeder_combout  = \rd_addr[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rd_addr[6]~input_o ),
	.cin(gnd),
	.combout(\rd_addr_dly[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_addr_dly[6]~feeder .lut_mask = 16'hFF00;
defparam \rd_addr_dly[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y20_N15
dffeas \rd_addr_dly[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_addr_dly[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_addr_dly[6]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_addr_dly[6] .is_wysiwyg = "true";
defparam \rd_addr_dly[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N18
cycloneive_lcell_comb \Add3~12 (
// Equation(s):
// \Add3~12_combout  = (ram_r_addr[6] & (\Add3~11  $ (GND))) # (!ram_r_addr[6] & (!\Add3~11  & VCC))
// \Add3~13  = CARRY((ram_r_addr[6] & !\Add3~11 ))

	.dataa(ram_r_addr[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~11 ),
	.combout(\Add3~12_combout ),
	.cout(\Add3~13 ));
// synopsys translate_off
defparam \Add3~12 .lut_mask = 16'hA50A;
defparam \Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N28
cycloneive_lcell_comb \Selector31~0 (
// Equation(s):
// \Selector31~0_combout  = (rd_addr_dly[6] & (((\Add3~12_combout  & \state.SAVE~q )) # (!\Selector37~0_combout ))) # (!rd_addr_dly[6] & (((\Add3~12_combout  & \state.SAVE~q ))))

	.dataa(rd_addr_dly[6]),
	.datab(\Selector37~0_combout ),
	.datac(\Add3~12_combout ),
	.datad(\state.SAVE~q ),
	.cin(gnd),
	.combout(\Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector31~0 .lut_mask = 16'hF222;
defparam \Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N29
dffeas \ram_r_addr[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector31~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_r_addr[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_r_addr[6]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_r_addr[6] .is_wysiwyg = "true";
defparam \ram_r_addr[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y24_N1
cycloneive_io_ibuf \rd_addr[7]~input (
	.i(rd_addr[7]),
	.ibar(gnd),
	.o(\rd_addr[7]~input_o ));
// synopsys translate_off
defparam \rd_addr[7]~input .bus_hold = "false";
defparam \rd_addr[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N2
cycloneive_lcell_comb \rd_addr_dly[7]~feeder (
// Equation(s):
// \rd_addr_dly[7]~feeder_combout  = \rd_addr[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rd_addr[7]~input_o ),
	.cin(gnd),
	.combout(\rd_addr_dly[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_addr_dly[7]~feeder .lut_mask = 16'hFF00;
defparam \rd_addr_dly[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N3
dffeas \rd_addr_dly[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_addr_dly[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_addr_dly[7]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_addr_dly[7] .is_wysiwyg = "true";
defparam \rd_addr_dly[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N20
cycloneive_lcell_comb \Add3~14 (
// Equation(s):
// \Add3~14_combout  = (ram_r_addr[7] & (!\Add3~13 )) # (!ram_r_addr[7] & ((\Add3~13 ) # (GND)))
// \Add3~15  = CARRY((!\Add3~13 ) # (!ram_r_addr[7]))

	.dataa(gnd),
	.datab(ram_r_addr[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~13 ),
	.combout(\Add3~14_combout ),
	.cout(\Add3~15 ));
// synopsys translate_off
defparam \Add3~14 .lut_mask = 16'h3C3F;
defparam \Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N18
cycloneive_lcell_comb \Selector30~0 (
// Equation(s):
// \Selector30~0_combout  = (\state.SAVE~q  & ((\Add3~14_combout ) # ((!\Selector37~0_combout  & rd_addr_dly[7])))) # (!\state.SAVE~q  & (!\Selector37~0_combout  & (rd_addr_dly[7])))

	.dataa(\state.SAVE~q ),
	.datab(\Selector37~0_combout ),
	.datac(rd_addr_dly[7]),
	.datad(\Add3~14_combout ),
	.cin(gnd),
	.combout(\Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector30~0 .lut_mask = 16'hBA30;
defparam \Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N19
dffeas \ram_r_addr[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector30~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_r_addr[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_r_addr[7]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_r_addr[7] .is_wysiwyg = "true";
defparam \ram_r_addr[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N22
cycloneive_io_ibuf \rd_addr[8]~input (
	.i(rd_addr[8]),
	.ibar(gnd),
	.o(\rd_addr[8]~input_o ));
// synopsys translate_off
defparam \rd_addr[8]~input .bus_hold = "false";
defparam \rd_addr[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X14_Y20_N11
dffeas \rd_addr_dly[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rd_addr[8]~input_o ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_addr_dly[8]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_addr_dly[8] .is_wysiwyg = "true";
defparam \rd_addr_dly[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N22
cycloneive_lcell_comb \Add3~16 (
// Equation(s):
// \Add3~16_combout  = (ram_r_addr[8] & (\Add3~15  $ (GND))) # (!ram_r_addr[8] & (!\Add3~15  & VCC))
// \Add3~17  = CARRY((ram_r_addr[8] & !\Add3~15 ))

	.dataa(ram_r_addr[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~15 ),
	.combout(\Add3~16_combout ),
	.cout(\Add3~17 ));
// synopsys translate_off
defparam \Add3~16 .lut_mask = 16'hA50A;
defparam \Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N0
cycloneive_lcell_comb \Selector29~0 (
// Equation(s):
// \Selector29~0_combout  = (rd_addr_dly[8] & (((\Add3~16_combout  & \state.SAVE~q )) # (!\Selector37~0_combout ))) # (!rd_addr_dly[8] & (((\Add3~16_combout  & \state.SAVE~q ))))

	.dataa(rd_addr_dly[8]),
	.datab(\Selector37~0_combout ),
	.datac(\Add3~16_combout ),
	.datad(\state.SAVE~q ),
	.cin(gnd),
	.combout(\Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector29~0 .lut_mask = 16'hF222;
defparam \Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N1
dffeas \ram_r_addr[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector29~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_r_addr[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_r_addr[8]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_r_addr[8] .is_wysiwyg = "true";
defparam \ram_r_addr[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N15
cycloneive_io_ibuf \rd_addr[9]~input (
	.i(rd_addr[9]),
	.ibar(gnd),
	.o(\rd_addr[9]~input_o ));
// synopsys translate_off
defparam \rd_addr[9]~input .bus_hold = "false";
defparam \rd_addr[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X14_Y20_N31
dffeas \rd_addr_dly[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rd_addr[9]~input_o ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_addr_dly[9]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_addr_dly[9] .is_wysiwyg = "true";
defparam \rd_addr_dly[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N24
cycloneive_lcell_comb \Add3~18 (
// Equation(s):
// \Add3~18_combout  = \Add3~17  $ (ram_r_addr[9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(ram_r_addr[9]),
	.cin(\Add3~17 ),
	.combout(\Add3~18_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~18 .lut_mask = 16'h0FF0;
defparam \Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N14
cycloneive_lcell_comb \Selector28~0 (
// Equation(s):
// \Selector28~0_combout  = (\state.SAVE~q  & ((\Add3~18_combout ) # ((rd_addr_dly[9] & !\Selector37~0_combout )))) # (!\state.SAVE~q  & (rd_addr_dly[9] & (!\Selector37~0_combout )))

	.dataa(\state.SAVE~q ),
	.datab(rd_addr_dly[9]),
	.datac(\Selector37~0_combout ),
	.datad(\Add3~18_combout ),
	.cin(gnd),
	.combout(\Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector28~0 .lut_mask = 16'hAE0C;
defparam \Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N15
dffeas \ram_r_addr[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector28~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_r_addr[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_r_addr[9]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_r_addr[9] .is_wysiwyg = "true";
defparam \ram_r_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N4
cycloneive_lcell_comb \ram_w_data[1]~11 (
// Equation(s):
// \ram_w_data[1]~11_combout  = ram_w_addr_dly[1] $ (VCC)
// \ram_w_data[1]~12  = CARRY(ram_w_addr_dly[1])

	.dataa(ram_w_addr_dly[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ram_w_data[1]~11_combout ),
	.cout(\ram_w_data[1]~12 ));
// synopsys translate_off
defparam \ram_w_data[1]~11 .lut_mask = 16'h55AA;
defparam \ram_w_data[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N22
cycloneive_io_ibuf \wr_data[1]~input (
	.i(wr_data[1]),
	.ibar(gnd),
	.o(\wr_data[1]~input_o ));
// synopsys translate_off
defparam \wr_data[1]~input .bus_hold = "false";
defparam \wr_data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N16
cycloneive_lcell_comb \wr_data_dly[1]~feeder (
// Equation(s):
// \wr_data_dly[1]~feeder_combout  = \wr_data[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data[1]~input_o ),
	.cin(gnd),
	.combout(\wr_data_dly[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wr_data_dly[1]~feeder .lut_mask = 16'hFF00;
defparam \wr_data_dly[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y20_N17
dffeas \wr_data_dly[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wr_data_dly[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wr_data_dly[1]),
	.prn(vcc));
// synopsys translate_off
defparam \wr_data_dly[1] .is_wysiwyg = "true";
defparam \wr_data_dly[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y20_N5
dffeas \ram_w_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram_w_data[1]~11_combout ),
	.asdata(wr_data_dly[1]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.INIT~q ),
	.ena(\ram_w_data[7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_w_data[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_w_data[1] .is_wysiwyg = "true";
defparam \ram_w_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N6
cycloneive_lcell_comb \ram_w_data[2]~13 (
// Equation(s):
// \ram_w_data[2]~13_combout  = (ram_w_addr_dly[2] & (!\ram_w_data[1]~12 )) # (!ram_w_addr_dly[2] & ((\ram_w_data[1]~12 ) # (GND)))
// \ram_w_data[2]~14  = CARRY((!\ram_w_data[1]~12 ) # (!ram_w_addr_dly[2]))

	.dataa(gnd),
	.datab(ram_w_addr_dly[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_w_data[1]~12 ),
	.combout(\ram_w_data[2]~13_combout ),
	.cout(\ram_w_data[2]~14 ));
// synopsys translate_off
defparam \ram_w_data[2]~13 .lut_mask = 16'h3C3F;
defparam \ram_w_data[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N8
cycloneive_io_ibuf \wr_data[2]~input (
	.i(wr_data[2]),
	.ibar(gnd),
	.o(\wr_data[2]~input_o ));
// synopsys translate_off
defparam \wr_data[2]~input .bus_hold = "false";
defparam \wr_data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N22
cycloneive_lcell_comb \wr_data_dly[2]~feeder (
// Equation(s):
// \wr_data_dly[2]~feeder_combout  = \wr_data[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data[2]~input_o ),
	.cin(gnd),
	.combout(\wr_data_dly[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wr_data_dly[2]~feeder .lut_mask = 16'hFF00;
defparam \wr_data_dly[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N23
dffeas \wr_data_dly[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wr_data_dly[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wr_data_dly[2]),
	.prn(vcc));
// synopsys translate_off
defparam \wr_data_dly[2] .is_wysiwyg = "true";
defparam \wr_data_dly[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y20_N7
dffeas \ram_w_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram_w_data[2]~13_combout ),
	.asdata(wr_data_dly[2]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.INIT~q ),
	.ena(\ram_w_data[7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_w_data[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_w_data[2] .is_wysiwyg = "true";
defparam \ram_w_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N8
cycloneive_lcell_comb \ram_w_data[3]~15 (
// Equation(s):
// \ram_w_data[3]~15_combout  = (ram_w_addr_dly[3] & ((GND) # (!\ram_w_data[2]~14 ))) # (!ram_w_addr_dly[3] & (\ram_w_data[2]~14  $ (GND)))
// \ram_w_data[3]~16  = CARRY((ram_w_addr_dly[3]) # (!\ram_w_data[2]~14 ))

	.dataa(gnd),
	.datab(ram_w_addr_dly[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_w_data[2]~14 ),
	.combout(\ram_w_data[3]~15_combout ),
	.cout(\ram_w_data[3]~16 ));
// synopsys translate_off
defparam \ram_w_data[3]~15 .lut_mask = 16'h3CCF;
defparam \ram_w_data[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N1
cycloneive_io_ibuf \wr_data[3]~input (
	.i(wr_data[3]),
	.ibar(gnd),
	.o(\wr_data[3]~input_o ));
// synopsys translate_off
defparam \wr_data[3]~input .bus_hold = "false";
defparam \wr_data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N30
cycloneive_lcell_comb \wr_data_dly[3]~feeder (
// Equation(s):
// \wr_data_dly[3]~feeder_combout  = \wr_data[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data[3]~input_o ),
	.cin(gnd),
	.combout(\wr_data_dly[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wr_data_dly[3]~feeder .lut_mask = 16'hFF00;
defparam \wr_data_dly[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N31
dffeas \wr_data_dly[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wr_data_dly[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wr_data_dly[3]),
	.prn(vcc));
// synopsys translate_off
defparam \wr_data_dly[3] .is_wysiwyg = "true";
defparam \wr_data_dly[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y20_N9
dffeas \ram_w_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram_w_data[3]~15_combout ),
	.asdata(wr_data_dly[3]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.INIT~q ),
	.ena(\ram_w_data[7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_w_data[3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_w_data[3] .is_wysiwyg = "true";
defparam \ram_w_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N10
cycloneive_lcell_comb \ram_w_data[4]~17 (
// Equation(s):
// \ram_w_data[4]~17_combout  = (ram_w_addr_dly[4] & (!\ram_w_data[3]~16 )) # (!ram_w_addr_dly[4] & ((\ram_w_data[3]~16 ) # (GND)))
// \ram_w_data[4]~18  = CARRY((!\ram_w_data[3]~16 ) # (!ram_w_addr_dly[4]))

	.dataa(ram_w_addr_dly[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_w_data[3]~16 ),
	.combout(\ram_w_data[4]~17_combout ),
	.cout(\ram_w_data[4]~18 ));
// synopsys translate_off
defparam \ram_w_data[4]~17 .lut_mask = 16'h5A5F;
defparam \ram_w_data[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X3_Y24_N22
cycloneive_io_ibuf \wr_data[4]~input (
	.i(wr_data[4]),
	.ibar(gnd),
	.o(\wr_data[4]~input_o ));
// synopsys translate_off
defparam \wr_data[4]~input .bus_hold = "false";
defparam \wr_data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N26
cycloneive_lcell_comb \wr_data_dly[4]~feeder (
// Equation(s):
// \wr_data_dly[4]~feeder_combout  = \wr_data[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data[4]~input_o ),
	.cin(gnd),
	.combout(\wr_data_dly[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wr_data_dly[4]~feeder .lut_mask = 16'hFF00;
defparam \wr_data_dly[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N27
dffeas \wr_data_dly[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wr_data_dly[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wr_data_dly[4]),
	.prn(vcc));
// synopsys translate_off
defparam \wr_data_dly[4] .is_wysiwyg = "true";
defparam \wr_data_dly[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y20_N11
dffeas \ram_w_data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram_w_data[4]~17_combout ),
	.asdata(wr_data_dly[4]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.INIT~q ),
	.ena(\ram_w_data[7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_w_data[4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_w_data[4] .is_wysiwyg = "true";
defparam \ram_w_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N12
cycloneive_lcell_comb \ram_w_data[5]~19 (
// Equation(s):
// \ram_w_data[5]~19_combout  = (ram_w_addr_dly[5] & (\ram_w_data[4]~18  $ (GND))) # (!ram_w_addr_dly[5] & (!\ram_w_data[4]~18  & VCC))
// \ram_w_data[5]~20  = CARRY((ram_w_addr_dly[5] & !\ram_w_data[4]~18 ))

	.dataa(gnd),
	.datab(ram_w_addr_dly[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_w_data[4]~18 ),
	.combout(\ram_w_data[5]~19_combout ),
	.cout(\ram_w_data[5]~20 ));
// synopsys translate_off
defparam \ram_w_data[5]~19 .lut_mask = 16'hC30C;
defparam \ram_w_data[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N8
cycloneive_io_ibuf \wr_data[5]~input (
	.i(wr_data[5]),
	.ibar(gnd),
	.o(\wr_data[5]~input_o ));
// synopsys translate_off
defparam \wr_data[5]~input .bus_hold = "false";
defparam \wr_data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N26
cycloneive_lcell_comb \wr_data_dly[5]~feeder (
// Equation(s):
// \wr_data_dly[5]~feeder_combout  = \wr_data[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data[5]~input_o ),
	.cin(gnd),
	.combout(\wr_data_dly[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wr_data_dly[5]~feeder .lut_mask = 16'hFF00;
defparam \wr_data_dly[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y20_N27
dffeas \wr_data_dly[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wr_data_dly[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wr_data_dly[5]),
	.prn(vcc));
// synopsys translate_off
defparam \wr_data_dly[5] .is_wysiwyg = "true";
defparam \wr_data_dly[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y20_N13
dffeas \ram_w_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram_w_data[5]~19_combout ),
	.asdata(wr_data_dly[5]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.INIT~q ),
	.ena(\ram_w_data[7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_w_data[5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_w_data[5] .is_wysiwyg = "true";
defparam \ram_w_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N14
cycloneive_lcell_comb \ram_w_data[6]~21 (
// Equation(s):
// \ram_w_data[6]~21_combout  = (ram_w_addr_dly[6] & (!\ram_w_data[5]~20 )) # (!ram_w_addr_dly[6] & ((\ram_w_data[5]~20 ) # (GND)))
// \ram_w_data[6]~22  = CARRY((!\ram_w_data[5]~20 ) # (!ram_w_addr_dly[6]))

	.dataa(gnd),
	.datab(ram_w_addr_dly[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_w_data[5]~20 ),
	.combout(\ram_w_data[6]~21_combout ),
	.cout(\ram_w_data[6]~22 ));
// synopsys translate_off
defparam \ram_w_data[6]~21 .lut_mask = 16'h3C3F;
defparam \ram_w_data[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X7_Y24_N1
cycloneive_io_ibuf \wr_data[6]~input (
	.i(wr_data[6]),
	.ibar(gnd),
	.o(\wr_data[6]~input_o ));
// synopsys translate_off
defparam \wr_data[6]~input .bus_hold = "false";
defparam \wr_data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N28
cycloneive_lcell_comb \wr_data_dly[6]~feeder (
// Equation(s):
// \wr_data_dly[6]~feeder_combout  = \wr_data[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data[6]~input_o ),
	.cin(gnd),
	.combout(\wr_data_dly[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wr_data_dly[6]~feeder .lut_mask = 16'hFF00;
defparam \wr_data_dly[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N29
dffeas \wr_data_dly[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wr_data_dly[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wr_data_dly[6]),
	.prn(vcc));
// synopsys translate_off
defparam \wr_data_dly[6] .is_wysiwyg = "true";
defparam \wr_data_dly[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y20_N15
dffeas \ram_w_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram_w_data[6]~21_combout ),
	.asdata(wr_data_dly[6]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.INIT~q ),
	.ena(\ram_w_data[7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_w_data[6]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_w_data[6] .is_wysiwyg = "true";
defparam \ram_w_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N16
cycloneive_lcell_comb \ram_w_data[7]~23 (
// Equation(s):
// \ram_w_data[7]~23_combout  = \ram_w_data[6]~22  $ (!ram_w_addr_dly[7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(ram_w_addr_dly[7]),
	.cin(\ram_w_data[6]~22 ),
	.combout(\ram_w_data[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ram_w_data[7]~23 .lut_mask = 16'hF00F;
defparam \ram_w_data[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X7_Y24_N15
cycloneive_io_ibuf \wr_data[7]~input (
	.i(wr_data[7]),
	.ibar(gnd),
	.o(\wr_data[7]~input_o ));
// synopsys translate_off
defparam \wr_data[7]~input .bus_hold = "false";
defparam \wr_data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N18
cycloneive_lcell_comb \wr_data_dly[7]~feeder (
// Equation(s):
// \wr_data_dly[7]~feeder_combout  = \wr_data[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data[7]~input_o ),
	.cin(gnd),
	.combout(\wr_data_dly[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wr_data_dly[7]~feeder .lut_mask = 16'hFF00;
defparam \wr_data_dly[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N19
dffeas \wr_data_dly[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wr_data_dly[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wr_data_dly[7]),
	.prn(vcc));
// synopsys translate_off
defparam \wr_data_dly[7] .is_wysiwyg = "true";
defparam \wr_data_dly[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y20_N17
dffeas \ram_w_data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram_w_data[7]~23_combout ),
	.asdata(wr_data_dly[7]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.INIT~q ),
	.ena(\ram_w_data[7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_w_data[7]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_w_data[7] .is_wysiwyg = "true";
defparam \ram_w_data[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y20_N0
cycloneive_ram_block \cail_param|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\ram_wr~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\ram_wr~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,ram_w_data[7],ram_w_data[6],ram_w_data[5],ram_w_data[4],ram_w_data[3],ram_w_data[2],ram_w_data[1],ram_w_data[0]}),
	.portaaddr({ram_w_addr[9],ram_w_addr[8],ram_w_addr[7],ram_w_addr[6],ram_w_addr[5],ram_w_addr[4],ram_w_addr[3],ram_w_addr[2],ram_w_addr[1],ram_w_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({ram_r_addr[9],ram_r_addr[8],ram_r_addr[7],ram_r_addr[6],ram_r_addr[5],ram_r_addr[4],ram_r_addr[3],ram_r_addr[2],ram_r_addr[1],ram_r_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cail_param|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ALTSYNCRAM";
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N4
cycloneive_lcell_comb \ee_w_data[0]~feeder (
// Equation(s):
// \ee_w_data[0]~feeder_combout  = \cail_param|altsyncram_component|auto_generated|q_b [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cail_param|altsyncram_component|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\ee_w_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ee_w_data[0]~feeder .lut_mask = 16'hFF00;
defparam \ee_w_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N5
dffeas \ee_w_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ee_w_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state.SAVE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ee_w_data[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ee_w_data[0] .is_wysiwyg = "true";
defparam \ee_w_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N18
cycloneive_lcell_comb \iic_ctrl|Selector46~2 (
// Equation(s):
// \iic_ctrl|Selector46~2_combout  = (!\iic_ctrl|state.RD_REG~q  & ((\iic_ctrl|WideOr1~0_combout ) # (!\iic_ctrl|Selector41~0_combout )))

	.dataa(\iic_ctrl|WideOr1~0_combout ),
	.datab(\iic_ctrl|Selector41~0_combout ),
	.datac(gnd),
	.datad(\iic_ctrl|state.RD_REG~q ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector46~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector46~2 .lut_mask = 16'h00BB;
defparam \iic_ctrl|Selector46~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N12
cycloneive_lcell_comb \iic_ctrl|tx_data[0]~4 (
// Equation(s):
// \iic_ctrl|tx_data[0]~4_combout  = (\iic_ctrl|tx_data[0]~3_combout ) # ((\iic_ctrl|tx_data[0]~2_combout  & (ee_w_data[0] & \iic_ctrl|Selector46~2_combout )))

	.dataa(\iic_ctrl|tx_data[0]~3_combout ),
	.datab(\iic_ctrl|tx_data[0]~2_combout ),
	.datac(ee_w_data[0]),
	.datad(\iic_ctrl|Selector46~2_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|tx_data[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|tx_data[0]~4 .lut_mask = 16'hEAAA;
defparam \iic_ctrl|tx_data[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N20
cycloneive_lcell_comb \iic_ctrl|tx_data[0]~5 (
// Equation(s):
// \iic_ctrl|tx_data[0]~5_combout  = (\iic_ctrl|tx_data[0]~4_combout ) # ((\iic_ctrl|Selector17~0_combout  & (\iic_ctrl|tx_data[0]~2_combout  & \iic_ctrl|Selector45~0_combout )))

	.dataa(\iic_ctrl|Selector17~0_combout ),
	.datab(\iic_ctrl|tx_data[0]~2_combout ),
	.datac(\iic_ctrl|Selector45~0_combout ),
	.datad(\iic_ctrl|tx_data[0]~4_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|tx_data[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|tx_data[0]~5 .lut_mask = 16'hFF80;
defparam \iic_ctrl|tx_data[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N21
dffeas \iic_ctrl|tx_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|tx_data[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|tx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|tx_data[0] .is_wysiwyg = "true";
defparam \iic_ctrl|tx_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N30
cycloneive_lcell_comb \ee_w_data[3]~feeder (
// Equation(s):
// \ee_w_data[3]~feeder_combout  = \cail_param|altsyncram_component|auto_generated|q_b [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cail_param|altsyncram_component|auto_generated|q_b [3]),
	.cin(gnd),
	.combout(\ee_w_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ee_w_data[3]~feeder .lut_mask = 16'hFF00;
defparam \ee_w_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N31
dffeas \ee_w_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ee_w_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state.SAVE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ee_w_data[3]),
	.prn(vcc));
// synopsys translate_off
defparam \ee_w_data[3] .is_wysiwyg = "true";
defparam \ee_w_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N14
cycloneive_lcell_comb \iic_ctrl|Selector47~0 (
// Equation(s):
// \iic_ctrl|Selector47~0_combout  = (\iic_ctrl|Selector46~4_combout  & ((\iic_ctrl|tx_data [3]) # ((ee_w_data[3] & \iic_ctrl|Selector46~2_combout )))) # (!\iic_ctrl|Selector46~4_combout  & (ee_w_data[3] & ((\iic_ctrl|Selector46~2_combout ))))

	.dataa(\iic_ctrl|Selector46~4_combout ),
	.datab(ee_w_data[3]),
	.datac(\iic_ctrl|tx_data [3]),
	.datad(\iic_ctrl|Selector46~2_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector47~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector47~0 .lut_mask = 16'hECA0;
defparam \iic_ctrl|Selector47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N15
dffeas \iic_ctrl|tx_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector47~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iic_ctrl|cmd[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|tx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|tx_data[3] .is_wysiwyg = "true";
defparam \iic_ctrl|tx_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N4
cycloneive_lcell_comb \ee_w_data[1]~feeder (
// Equation(s):
// \ee_w_data[1]~feeder_combout  = \cail_param|altsyncram_component|auto_generated|q_b [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cail_param|altsyncram_component|auto_generated|q_b [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ee_w_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ee_w_data[1]~feeder .lut_mask = 16'hF0F0;
defparam \ee_w_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N5
dffeas \ee_w_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ee_w_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state.SAVE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ee_w_data[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ee_w_data[1] .is_wysiwyg = "true";
defparam \ee_w_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N4
cycloneive_lcell_comb \iic_ctrl|Selector49~0 (
// Equation(s):
// \iic_ctrl|Selector49~0_combout  = (\iic_ctrl|Selector46~4_combout  & ((\iic_ctrl|tx_data [1]) # ((ee_w_data[1] & \iic_ctrl|Selector46~2_combout )))) # (!\iic_ctrl|Selector46~4_combout  & (ee_w_data[1] & ((\iic_ctrl|Selector46~2_combout ))))

	.dataa(\iic_ctrl|Selector46~4_combout ),
	.datab(ee_w_data[1]),
	.datac(\iic_ctrl|tx_data [1]),
	.datad(\iic_ctrl|Selector46~2_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector49~0 .lut_mask = 16'hECA0;
defparam \iic_ctrl|Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N5
dffeas \iic_ctrl|tx_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector49~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iic_ctrl|cmd[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|tx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|tx_data[1] .is_wysiwyg = "true";
defparam \iic_ctrl|tx_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N4
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Mux0~0 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Mux0~0_combout  = (\iic_ctrl|iic_bit_shift|cnt [3] & ((\iic_ctrl|iic_bit_shift|cnt [2]) # ((\iic_ctrl|tx_data [1])))) # (!\iic_ctrl|iic_bit_shift|cnt [3] & (!\iic_ctrl|iic_bit_shift|cnt [2] & (\iic_ctrl|tx_data [3])))

	.dataa(\iic_ctrl|iic_bit_shift|cnt [3]),
	.datab(\iic_ctrl|iic_bit_shift|cnt [2]),
	.datac(\iic_ctrl|tx_data [3]),
	.datad(\iic_ctrl|tx_data [1]),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Mux0~0 .lut_mask = 16'hBA98;
defparam \iic_ctrl|iic_bit_shift|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N6
cycloneive_lcell_comb \ee_w_data[2]~feeder (
// Equation(s):
// \ee_w_data[2]~feeder_combout  = \cail_param|altsyncram_component|auto_generated|q_b [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cail_param|altsyncram_component|auto_generated|q_b [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ee_w_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ee_w_data[2]~feeder .lut_mask = 16'hF0F0;
defparam \ee_w_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N7
dffeas \ee_w_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ee_w_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state.SAVE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ee_w_data[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ee_w_data[2] .is_wysiwyg = "true";
defparam \ee_w_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N26
cycloneive_lcell_comb \iic_ctrl|Selector48~0 (
// Equation(s):
// \iic_ctrl|Selector48~0_combout  = (\iic_ctrl|Selector46~4_combout  & ((\iic_ctrl|tx_data [2]) # ((\iic_ctrl|Selector46~2_combout  & ee_w_data[2])))) # (!\iic_ctrl|Selector46~4_combout  & (\iic_ctrl|Selector46~2_combout  & ((ee_w_data[2]))))

	.dataa(\iic_ctrl|Selector46~4_combout ),
	.datab(\iic_ctrl|Selector46~2_combout ),
	.datac(\iic_ctrl|tx_data [2]),
	.datad(ee_w_data[2]),
	.cin(gnd),
	.combout(\iic_ctrl|Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector48~0 .lut_mask = 16'hECA0;
defparam \iic_ctrl|Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N27
dffeas \iic_ctrl|tx_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector48~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iic_ctrl|cmd[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|tx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|tx_data[2] .is_wysiwyg = "true";
defparam \iic_ctrl|tx_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N30
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Mux0~1 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Mux0~1_combout  = (\iic_ctrl|iic_bit_shift|cnt [2] & ((\iic_ctrl|iic_bit_shift|Mux0~0_combout  & (\iic_ctrl|tx_data [0])) # (!\iic_ctrl|iic_bit_shift|Mux0~0_combout  & ((\iic_ctrl|tx_data [2]))))) # (!\iic_ctrl|iic_bit_shift|cnt 
// [2] & (((\iic_ctrl|iic_bit_shift|Mux0~0_combout ))))

	.dataa(\iic_ctrl|tx_data [0]),
	.datab(\iic_ctrl|iic_bit_shift|cnt [2]),
	.datac(\iic_ctrl|iic_bit_shift|Mux0~0_combout ),
	.datad(\iic_ctrl|tx_data [2]),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Mux0~1 .lut_mask = 16'hBCB0;
defparam \iic_ctrl|iic_bit_shift|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N2
cycloneive_lcell_comb \ee_w_data[4]~feeder (
// Equation(s):
// \ee_w_data[4]~feeder_combout  = \cail_param|altsyncram_component|auto_generated|q_b [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cail_param|altsyncram_component|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\ee_w_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ee_w_data[4]~feeder .lut_mask = 16'hFF00;
defparam \ee_w_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N3
dffeas \ee_w_data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ee_w_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state.SAVE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ee_w_data[4]),
	.prn(vcc));
// synopsys translate_off
defparam \ee_w_data[4] .is_wysiwyg = "true";
defparam \ee_w_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N30
cycloneive_lcell_comb \iic_ctrl|Selector46~3 (
// Equation(s):
// \iic_ctrl|Selector46~3_combout  = (\iic_ctrl|Selector46~4_combout  & ((\iic_ctrl|tx_data [4]) # ((ee_w_data[4] & \iic_ctrl|Selector46~2_combout )))) # (!\iic_ctrl|Selector46~4_combout  & (ee_w_data[4] & ((\iic_ctrl|Selector46~2_combout ))))

	.dataa(\iic_ctrl|Selector46~4_combout ),
	.datab(ee_w_data[4]),
	.datac(\iic_ctrl|tx_data [4]),
	.datad(\iic_ctrl|Selector46~2_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector46~3_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector46~3 .lut_mask = 16'hECA0;
defparam \iic_ctrl|Selector46~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N31
dffeas \iic_ctrl|tx_data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector46~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iic_ctrl|cmd[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|tx_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|tx_data[4] .is_wysiwyg = "true";
defparam \iic_ctrl|tx_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N22
cycloneive_lcell_comb \iic_ctrl|Selector45~1 (
// Equation(s):
// \iic_ctrl|Selector45~1_combout  = (!\iic_ctrl|cnt [1] & !\iic_ctrl|cnt [0])

	.dataa(gnd),
	.datab(\iic_ctrl|cnt [1]),
	.datac(\iic_ctrl|cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\iic_ctrl|Selector45~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector45~1 .lut_mask = 16'h0303;
defparam \iic_ctrl|Selector45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N24
cycloneive_lcell_comb \ee_w_data[5]~feeder (
// Equation(s):
// \ee_w_data[5]~feeder_combout  = \cail_param|altsyncram_component|auto_generated|q_b [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cail_param|altsyncram_component|auto_generated|q_b [5]),
	.cin(gnd),
	.combout(\ee_w_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ee_w_data[5]~feeder .lut_mask = 16'hFF00;
defparam \ee_w_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N25
dffeas \ee_w_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ee_w_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state.SAVE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ee_w_data[5]),
	.prn(vcc));
// synopsys translate_off
defparam \ee_w_data[5] .is_wysiwyg = "true";
defparam \ee_w_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N12
cycloneive_lcell_comb \iic_ctrl|tx_data[7]~6 (
// Equation(s):
// \iic_ctrl|tx_data[7]~6_combout  = (!\iic_ctrl|state.RD_REG~q  & (((\iic_ctrl|cnt [1] & \iic_ctrl|cnt [0])) # (!\iic_ctrl|Selector28~7_combout )))

	.dataa(\iic_ctrl|cnt [1]),
	.datab(\iic_ctrl|cnt [0]),
	.datac(\iic_ctrl|state.RD_REG~q ),
	.datad(\iic_ctrl|Selector28~7_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|tx_data[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|tx_data[7]~6 .lut_mask = 16'h080F;
defparam \iic_ctrl|tx_data[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N20
cycloneive_lcell_comb \iic_ctrl|Selector45~2 (
// Equation(s):
// \iic_ctrl|Selector45~2_combout  = (\iic_ctrl|tx_data[7]~6_combout  & (((ee_w_data[5])))) # (!\iic_ctrl|tx_data[7]~6_combout  & ((\iic_ctrl|Selector45~1_combout ) # ((\iic_ctrl|Selector45~0_combout ))))

	.dataa(\iic_ctrl|Selector45~1_combout ),
	.datab(\iic_ctrl|Selector45~0_combout ),
	.datac(ee_w_data[5]),
	.datad(\iic_ctrl|tx_data[7]~6_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector45~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector45~2 .lut_mask = 16'hF0EE;
defparam \iic_ctrl|Selector45~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N8
cycloneive_lcell_comb \iic_ctrl|tx_data[5]~7 (
// Equation(s):
// \iic_ctrl|tx_data[5]~7_combout  = (\rst_n~input_o  & ((\iic_ctrl|state.RD_REG~q  & ((\iic_ctrl|Selector28~7_combout ))) # (!\iic_ctrl|state.RD_REG~q  & (\iic_ctrl|state.WR_REG~q ))))

	.dataa(\iic_ctrl|state.WR_REG~q ),
	.datab(\rst_n~input_o ),
	.datac(\iic_ctrl|state.RD_REG~q ),
	.datad(\iic_ctrl|Selector28~7_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|tx_data[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|tx_data[5]~7 .lut_mask = 16'hC808;
defparam \iic_ctrl|tx_data[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N21
dffeas \iic_ctrl|tx_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector45~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iic_ctrl|tx_data[5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|tx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|tx_data[5] .is_wysiwyg = "true";
defparam \iic_ctrl|tx_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N20
cycloneive_lcell_comb \ee_w_data[7]~feeder (
// Equation(s):
// \ee_w_data[7]~feeder_combout  = \cail_param|altsyncram_component|auto_generated|q_b [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cail_param|altsyncram_component|auto_generated|q_b [7]),
	.cin(gnd),
	.combout(\ee_w_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ee_w_data[7]~feeder .lut_mask = 16'hFF00;
defparam \ee_w_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N21
dffeas \ee_w_data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ee_w_data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state.SAVE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ee_w_data[7]),
	.prn(vcc));
// synopsys translate_off
defparam \ee_w_data[7] .is_wysiwyg = "true";
defparam \ee_w_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N30
cycloneive_lcell_comb \iic_ctrl|Selector43~0 (
// Equation(s):
// \iic_ctrl|Selector43~0_combout  = (\iic_ctrl|tx_data[7]~6_combout  & (((ee_w_data[7])))) # (!\iic_ctrl|tx_data[7]~6_combout  & ((\iic_ctrl|Selector45~1_combout ) # ((\iic_ctrl|Selector45~0_combout ))))

	.dataa(\iic_ctrl|Selector45~1_combout ),
	.datab(\iic_ctrl|Selector45~0_combout ),
	.datac(ee_w_data[7]),
	.datad(\iic_ctrl|tx_data[7]~6_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector43~0 .lut_mask = 16'hF0EE;
defparam \iic_ctrl|Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N31
dffeas \iic_ctrl|tx_data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector43~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iic_ctrl|tx_data[5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|tx_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|tx_data[7] .is_wysiwyg = "true";
defparam \iic_ctrl|tx_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N14
cycloneive_lcell_comb \ee_w_data[6]~feeder (
// Equation(s):
// \ee_w_data[6]~feeder_combout  = \cail_param|altsyncram_component|auto_generated|q_b [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cail_param|altsyncram_component|auto_generated|q_b [6]),
	.cin(gnd),
	.combout(\ee_w_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ee_w_data[6]~feeder .lut_mask = 16'hFF00;
defparam \ee_w_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N15
dffeas \ee_w_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ee_w_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state.SAVE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ee_w_data[6]),
	.prn(vcc));
// synopsys translate_off
defparam \ee_w_data[6] .is_wysiwyg = "true";
defparam \ee_w_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N12
cycloneive_lcell_comb \iic_ctrl|Selector44~0 (
// Equation(s):
// \iic_ctrl|Selector44~0_combout  = (\iic_ctrl|Selector46~4_combout  & ((\iic_ctrl|tx_data [6]) # ((ee_w_data[6] & \iic_ctrl|Selector46~2_combout )))) # (!\iic_ctrl|Selector46~4_combout  & (ee_w_data[6] & ((\iic_ctrl|Selector46~2_combout ))))

	.dataa(\iic_ctrl|Selector46~4_combout ),
	.datab(ee_w_data[6]),
	.datac(\iic_ctrl|tx_data [6]),
	.datad(\iic_ctrl|Selector46~2_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector44~0 .lut_mask = 16'hECA0;
defparam \iic_ctrl|Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N13
dffeas \iic_ctrl|tx_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector44~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iic_ctrl|cmd[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|tx_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|tx_data[6] .is_wysiwyg = "true";
defparam \iic_ctrl|tx_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N6
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Mux0~2 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Mux0~2_combout  = (\iic_ctrl|iic_bit_shift|cnt [3] & (\iic_ctrl|iic_bit_shift|cnt [2])) # (!\iic_ctrl|iic_bit_shift|cnt [3] & ((\iic_ctrl|iic_bit_shift|cnt [2] & ((\iic_ctrl|tx_data [6]))) # (!\iic_ctrl|iic_bit_shift|cnt [2] & 
// (\iic_ctrl|tx_data [7]))))

	.dataa(\iic_ctrl|iic_bit_shift|cnt [3]),
	.datab(\iic_ctrl|iic_bit_shift|cnt [2]),
	.datac(\iic_ctrl|tx_data [7]),
	.datad(\iic_ctrl|tx_data [6]),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Mux0~2 .lut_mask = 16'hDC98;
defparam \iic_ctrl|iic_bit_shift|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N0
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Mux0~3 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Mux0~3_combout  = (\iic_ctrl|iic_bit_shift|cnt [3] & ((\iic_ctrl|iic_bit_shift|Mux0~2_combout  & (\iic_ctrl|tx_data [4])) # (!\iic_ctrl|iic_bit_shift|Mux0~2_combout  & ((\iic_ctrl|tx_data [5]))))) # (!\iic_ctrl|iic_bit_shift|cnt 
// [3] & (((\iic_ctrl|iic_bit_shift|Mux0~2_combout ))))

	.dataa(\iic_ctrl|tx_data [4]),
	.datab(\iic_ctrl|tx_data [5]),
	.datac(\iic_ctrl|iic_bit_shift|cnt [3]),
	.datad(\iic_ctrl|iic_bit_shift|Mux0~2_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Mux0~3 .lut_mask = 16'hAFC0;
defparam \iic_ctrl|iic_bit_shift|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N2
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector19~1 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector19~1_combout  = (\iic_ctrl|iic_bit_shift|state.WR_DATA~q  & ((\iic_ctrl|iic_bit_shift|cnt [4] & (\iic_ctrl|iic_bit_shift|Mux0~1_combout )) # (!\iic_ctrl|iic_bit_shift|cnt [4] & ((\iic_ctrl|iic_bit_shift|Mux0~3_combout )))))

	.dataa(\iic_ctrl|iic_bit_shift|state.WR_DATA~q ),
	.datab(\iic_ctrl|iic_bit_shift|cnt [4]),
	.datac(\iic_ctrl|iic_bit_shift|Mux0~1_combout ),
	.datad(\iic_ctrl|iic_bit_shift|Mux0~3_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector19~1 .lut_mask = 16'hA280;
defparam \iic_ctrl|iic_bit_shift|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N18
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector19~3 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector19~3_combout  = (\iic_ctrl|iic_bit_shift|state~21_combout  & ((\iic_ctrl|iic_bit_shift|Selector19~2_combout ) # ((\iic_ctrl|iic_bit_shift|Selector19~1_combout  & \iic_ctrl|iic_bit_shift|iic_sda_od~0_combout )))) # 
// (!\iic_ctrl|iic_bit_shift|state~21_combout  & (((\iic_ctrl|iic_bit_shift|Selector19~1_combout  & \iic_ctrl|iic_bit_shift|iic_sda_od~0_combout ))))

	.dataa(\iic_ctrl|iic_bit_shift|state~21_combout ),
	.datab(\iic_ctrl|iic_bit_shift|Selector19~2_combout ),
	.datac(\iic_ctrl|iic_bit_shift|Selector19~1_combout ),
	.datad(\iic_ctrl|iic_bit_shift|iic_sda_od~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector19~3_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector19~3 .lut_mask = 16'hF888;
defparam \iic_ctrl|iic_bit_shift|Selector19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N16
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector19~4 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector19~4_combout  = (\iic_ctrl|iic_bit_shift|state.GEN_ACK~q  & ((\iic_ctrl|iic_bit_shift|cnt [0]) # ((\iic_ctrl|iic_bit_shift|cnt [1]) # (!\iic_ctrl|iic_bit_shift|state~21_combout ))))

	.dataa(\iic_ctrl|iic_bit_shift|cnt [0]),
	.datab(\iic_ctrl|iic_bit_shift|state.GEN_ACK~q ),
	.datac(\iic_ctrl|iic_bit_shift|cnt [1]),
	.datad(\iic_ctrl|iic_bit_shift|state~21_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector19~4_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector19~4 .lut_mask = 16'hC8CC;
defparam \iic_ctrl|iic_bit_shift|Selector19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N14
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector19~5 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector19~5_combout  = (\iic_ctrl|iic_bit_shift|cnt [0] & ((\iic_ctrl|iic_bit_shift|state.GEN_STA~q ) # ((\iic_ctrl|iic_bit_shift|state.GEN_STOP~q )))) # (!\iic_ctrl|iic_bit_shift|cnt [0] & 
// (!\iic_ctrl|iic_bit_shift|state~21_combout  & ((\iic_ctrl|iic_bit_shift|state.GEN_STA~q ) # (\iic_ctrl|iic_bit_shift|state.GEN_STOP~q ))))

	.dataa(\iic_ctrl|iic_bit_shift|cnt [0]),
	.datab(\iic_ctrl|iic_bit_shift|state.GEN_STA~q ),
	.datac(\iic_ctrl|iic_bit_shift|state.GEN_STOP~q ),
	.datad(\iic_ctrl|iic_bit_shift|state~21_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector19~5_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector19~5 .lut_mask = 16'hA8FC;
defparam \iic_ctrl|iic_bit_shift|Selector19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N12
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector19~6 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector19~6_combout  = ((\iic_ctrl|iic_bit_shift|Selector19~4_combout ) # ((\iic_ctrl|iic_bit_shift|Selector19~5_combout ) # (!\iic_ctrl|iic_bit_shift|Selector5~2_combout ))) # (!\iic_ctrl|iic_bit_shift|state.IDLE~q )

	.dataa(\iic_ctrl|iic_bit_shift|state.IDLE~q ),
	.datab(\iic_ctrl|iic_bit_shift|Selector19~4_combout ),
	.datac(\iic_ctrl|iic_bit_shift|Selector19~5_combout ),
	.datad(\iic_ctrl|iic_bit_shift|Selector5~2_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector19~6_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector19~6 .lut_mask = 16'hFDFF;
defparam \iic_ctrl|iic_bit_shift|Selector19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N0
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector19~7 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector19~7_combout  = (!\iic_ctrl|iic_bit_shift|Selector19~0_combout  & (!\iic_ctrl|iic_bit_shift|Selector19~3_combout  & ((\iic_ctrl|iic_bit_shift|iic_sda_od~q ) # (!\iic_ctrl|iic_bit_shift|Selector19~6_combout ))))

	.dataa(\iic_ctrl|iic_bit_shift|Selector19~0_combout ),
	.datab(\iic_ctrl|iic_bit_shift|Selector19~3_combout ),
	.datac(\iic_ctrl|iic_bit_shift|iic_sda_od~q ),
	.datad(\iic_ctrl|iic_bit_shift|Selector19~6_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector19~7_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector19~7 .lut_mask = 16'h1011;
defparam \iic_ctrl|iic_bit_shift|Selector19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N1
dffeas \iic_ctrl|iic_bit_shift|iic_sda_od (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|Selector19~7_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|iic_sda_od~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|iic_sda_od .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|iic_sda_od .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N22
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|iic_sda~1 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|iic_sda~1_combout  = (!\iic_ctrl|iic_bit_shift|iic_sda_od~q ) # (!\iic_ctrl|iic_bit_shift|iic_sda_oe~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\iic_ctrl|iic_bit_shift|iic_sda_oe~q ),
	.datad(\iic_ctrl|iic_bit_shift|iic_sda_od~q ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|iic_sda~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|iic_sda~1 .lut_mask = 16'h0FFF;
defparam \iic_ctrl|iic_bit_shift|iic_sda~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N12
cycloneive_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (\state.INIT~q  & ((\ee_wr_done_dly~q ) # ((\init_done~reg0_q )))) # (!\state.INIT~q  & (((\init_done~reg0_q  & \state.IDLE~q ))))

	.dataa(\ee_wr_done_dly~q ),
	.datab(\state.INIT~q ),
	.datac(\init_done~reg0_q ),
	.datad(\state.IDLE~q ),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'hF8C8;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N13
dffeas \init_done~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_done~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \init_done~reg0 .is_wysiwyg = "true";
defparam \init_done~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N0
cycloneive_lcell_comb \rd_data[0]~reg0feeder (
// Equation(s):
// \rd_data[0]~reg0feeder_combout  = \cail_param|altsyncram_component|auto_generated|q_b [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cail_param|altsyncram_component|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\rd_data[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \rd_data[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N1
dffeas \rd_data[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_data[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_data[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_data[0]~reg0 .is_wysiwyg = "true";
defparam \rd_data[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N28
cycloneive_lcell_comb \rd_data[1]~reg0feeder (
// Equation(s):
// \rd_data[1]~reg0feeder_combout  = \cail_param|altsyncram_component|auto_generated|q_b [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cail_param|altsyncram_component|auto_generated|q_b [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\rd_data[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data[1]~reg0feeder .lut_mask = 16'hF0F0;
defparam \rd_data[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N29
dffeas \rd_data[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_data[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_data[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_data[1]~reg0 .is_wysiwyg = "true";
defparam \rd_data[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N26
cycloneive_lcell_comb \rd_data[2]~reg0feeder (
// Equation(s):
// \rd_data[2]~reg0feeder_combout  = \cail_param|altsyncram_component|auto_generated|q_b [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cail_param|altsyncram_component|auto_generated|q_b [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\rd_data[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data[2]~reg0feeder .lut_mask = 16'hF0F0;
defparam \rd_data[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N27
dffeas \rd_data[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_data[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_data[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_data[2]~reg0 .is_wysiwyg = "true";
defparam \rd_data[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N8
cycloneive_lcell_comb \rd_data[3]~reg0feeder (
// Equation(s):
// \rd_data[3]~reg0feeder_combout  = \cail_param|altsyncram_component|auto_generated|q_b [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cail_param|altsyncram_component|auto_generated|q_b [3]),
	.cin(gnd),
	.combout(\rd_data[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \rd_data[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N9
dffeas \rd_data[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_data[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_data[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_data[3]~reg0 .is_wysiwyg = "true";
defparam \rd_data[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N10
cycloneive_lcell_comb \rd_data[4]~reg0feeder (
// Equation(s):
// \rd_data[4]~reg0feeder_combout  = \cail_param|altsyncram_component|auto_generated|q_b [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cail_param|altsyncram_component|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\rd_data[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \rd_data[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N11
dffeas \rd_data[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_data[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_data[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_data[4]~reg0 .is_wysiwyg = "true";
defparam \rd_data[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N0
cycloneive_lcell_comb \rd_data[5]~reg0feeder (
// Equation(s):
// \rd_data[5]~reg0feeder_combout  = \cail_param|altsyncram_component|auto_generated|q_b [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cail_param|altsyncram_component|auto_generated|q_b [5]),
	.cin(gnd),
	.combout(\rd_data[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \rd_data[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N1
dffeas \rd_data[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_data[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_data[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_data[5]~reg0 .is_wysiwyg = "true";
defparam \rd_data[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N22
cycloneive_lcell_comb \rd_data[6]~reg0feeder (
// Equation(s):
// \rd_data[6]~reg0feeder_combout  = \cail_param|altsyncram_component|auto_generated|q_b [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cail_param|altsyncram_component|auto_generated|q_b [6]),
	.cin(gnd),
	.combout(\rd_data[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data[6]~reg0feeder .lut_mask = 16'hFF00;
defparam \rd_data[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N23
dffeas \rd_data[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_data[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_data[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_data[6]~reg0 .is_wysiwyg = "true";
defparam \rd_data[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N12
cycloneive_lcell_comb \rd_data[7]~reg0feeder (
// Equation(s):
// \rd_data[7]~reg0feeder_combout  = \cail_param|altsyncram_component|auto_generated|q_b [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cail_param|altsyncram_component|auto_generated|q_b [7]),
	.cin(gnd),
	.combout(\rd_data[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data[7]~reg0feeder .lut_mask = 16'hFF00;
defparam \rd_data[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N13
dffeas \rd_data[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_data[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_data[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_data[7]~reg0 .is_wysiwyg = "true";
defparam \rd_data[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N28
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector18~5 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector18~5_combout  = (\iic_ctrl|iic_bit_shift|Equal0~7_combout  & (\iic_ctrl|iic_bit_shift|cnt [1] $ (((\iic_ctrl|iic_bit_shift|cnt [0]))))) # (!\iic_ctrl|iic_bit_shift|Equal0~7_combout  & (((!\iic_ctrl|iic_bit_shift|iic_clk~q 
// ))))

	.dataa(\iic_ctrl|iic_bit_shift|cnt [1]),
	.datab(\iic_ctrl|iic_bit_shift|iic_clk~q ),
	.datac(\iic_ctrl|iic_bit_shift|cnt [0]),
	.datad(\iic_ctrl|iic_bit_shift|Equal0~7_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector18~5_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector18~5 .lut_mask = 16'h5A33;
defparam \iic_ctrl|iic_bit_shift|Selector18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N2
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector18~0 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector18~0_combout  = (\iic_ctrl|iic_bit_shift|cnt [0] & \iic_ctrl|iic_bit_shift|state~21_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\iic_ctrl|iic_bit_shift|cnt [0]),
	.datad(\iic_ctrl|iic_bit_shift|state~21_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector18~0 .lut_mask = 16'hF000;
defparam \iic_ctrl|iic_bit_shift|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N22
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector18~1 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector18~1_combout  = (!\iic_ctrl|iic_bit_shift|cnt [1] & (\iic_ctrl|iic_bit_shift|Selector18~0_combout  & ((\iic_ctrl|iic_bit_shift|state.GEN_STOP~q ) # (\iic_ctrl|iic_bit_shift|state.GEN_STA~q ))))

	.dataa(\iic_ctrl|iic_bit_shift|cnt [1]),
	.datab(\iic_ctrl|iic_bit_shift|state.GEN_STOP~q ),
	.datac(\iic_ctrl|iic_bit_shift|state.GEN_STA~q ),
	.datad(\iic_ctrl|iic_bit_shift|Selector18~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector18~1 .lut_mask = 16'h5400;
defparam \iic_ctrl|iic_bit_shift|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N30
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector18~2 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector18~2_combout  = (!\iic_ctrl|iic_bit_shift|iic_clk~q  & ((\iic_ctrl|iic_bit_shift|state.GEN_STOP~q ) # (!\iic_ctrl|iic_bit_shift|state.IDLE~q )))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|state.GEN_STOP~q ),
	.datac(\iic_ctrl|iic_bit_shift|iic_clk~q ),
	.datad(\iic_ctrl|iic_bit_shift|state.IDLE~q ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector18~2 .lut_mask = 16'h0C0F;
defparam \iic_ctrl|iic_bit_shift|Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N20
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|iic_clk~0 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|iic_clk~0_combout  = (\iic_ctrl|iic_bit_shift|state~21_combout  & (\iic_ctrl|iic_bit_shift|cnt [1] $ (((\iic_ctrl|iic_bit_shift|cnt [0]))))) # (!\iic_ctrl|iic_bit_shift|state~21_combout  & (((!\iic_ctrl|iic_bit_shift|iic_clk~q ))))

	.dataa(\iic_ctrl|iic_bit_shift|cnt [1]),
	.datab(\iic_ctrl|iic_bit_shift|iic_clk~q ),
	.datac(\iic_ctrl|iic_bit_shift|cnt [0]),
	.datad(\iic_ctrl|iic_bit_shift|state~21_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|iic_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|iic_clk~0 .lut_mask = 16'h5A33;
defparam \iic_ctrl|iic_bit_shift|iic_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N16
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector18~3 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector18~3_combout  = (\iic_ctrl|iic_bit_shift|Selector18~2_combout ) # ((\iic_ctrl|iic_bit_shift|iic_clk~0_combout  & ((\iic_ctrl|iic_bit_shift|state.CHECK_ACK~q ) # (\iic_ctrl|iic_bit_shift|state.GEN_ACK~q ))))

	.dataa(\iic_ctrl|iic_bit_shift|state.CHECK_ACK~q ),
	.datab(\iic_ctrl|iic_bit_shift|state.GEN_ACK~q ),
	.datac(\iic_ctrl|iic_bit_shift|Selector18~2_combout ),
	.datad(\iic_ctrl|iic_bit_shift|iic_clk~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector18~3_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector18~3 .lut_mask = 16'hFEF0;
defparam \iic_ctrl|iic_bit_shift|Selector18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N10
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector18~4 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector18~4_combout  = (\iic_ctrl|iic_bit_shift|Selector18~3_combout ) # ((\iic_ctrl|iic_bit_shift|state.GEN_STA~q  & (!\iic_ctrl|iic_bit_shift|Selector18~0_combout  & !\iic_ctrl|iic_bit_shift|iic_clk~q )))

	.dataa(\iic_ctrl|iic_bit_shift|state.GEN_STA~q ),
	.datab(\iic_ctrl|iic_bit_shift|Selector18~0_combout ),
	.datac(\iic_ctrl|iic_bit_shift|iic_clk~q ),
	.datad(\iic_ctrl|iic_bit_shift|Selector18~3_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector18~4_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector18~4 .lut_mask = 16'hFF02;
defparam \iic_ctrl|iic_bit_shift|Selector18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N4
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector18~6 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector18~6_combout  = (!\iic_ctrl|iic_bit_shift|Selector18~1_combout  & (!\iic_ctrl|iic_bit_shift|Selector18~4_combout  & ((\iic_ctrl|iic_bit_shift|cnt[4]~5_combout ) # (!\iic_ctrl|iic_bit_shift|Selector18~5_combout ))))

	.dataa(\iic_ctrl|iic_bit_shift|cnt[4]~5_combout ),
	.datab(\iic_ctrl|iic_bit_shift|Selector18~5_combout ),
	.datac(\iic_ctrl|iic_bit_shift|Selector18~1_combout ),
	.datad(\iic_ctrl|iic_bit_shift|Selector18~4_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector18~6_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector18~6 .lut_mask = 16'h000B;
defparam \iic_ctrl|iic_bit_shift|Selector18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N5
dffeas \iic_ctrl|iic_bit_shift|iic_clk (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|Selector18~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|iic_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|iic_clk .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|iic_clk .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N15
cycloneive_io_ibuf \iic_sda~input (
	.i(iic_sda),
	.ibar(gnd),
	.o(\iic_sda~input_o ));
// synopsys translate_off
defparam \iic_sda~input .bus_hold = "false";
defparam \iic_sda~input .simulate_z_as = "z";
// synopsys translate_on

assign init_done = \init_done~output_o ;

assign rd_data[0] = \rd_data[0]~output_o ;

assign rd_data[1] = \rd_data[1]~output_o ;

assign rd_data[2] = \rd_data[2]~output_o ;

assign rd_data[3] = \rd_data[3]~output_o ;

assign rd_data[4] = \rd_data[4]~output_o ;

assign rd_data[5] = \rd_data[5]~output_o ;

assign rd_data[6] = \rd_data[6]~output_o ;

assign rd_data[7] = \rd_data[7]~output_o ;

assign iic_clk = \iic_clk~output_o ;

assign iic_sda = \iic_sda~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
