$date
	Fri Jul  5 20:16:24 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tbComp2bit $end
$var wire 1 ! AlB $end
$var wire 1 " AgB $end
$var wire 1 # AeB $end
$var reg 2 $ A [1:0] $end
$var reg 2 % B [1:0] $end
$scope module instance1 $end
$var wire 2 & A [1:0] $end
$var wire 1 # AeB $end
$var wire 1 " AgB $end
$var wire 1 ! AlB $end
$var wire 2 ' B [1:0] $end
$var wire 3 ( c [2:0] $end
$var wire 4 ) b [3:0] $end
$var wire 3 * a [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 *
b1 )
b0 (
b0 '
b0 &
b0 %
b0 $
1#
0"
0!
$end
#10
0#
1"
b0 )
b1 *
b1 $
b1 &
#20
b10 *
b10 $
b10 &
#30
b111 *
b11 $
b11 &
#40
1!
0"
b1 (
b0 *
b1 %
b1 '
b0 $
b0 &
#50
1#
0!
b10 )
b0 (
b1 $
b1 &
#60
0#
1"
b0 )
b10 *
b10 $
b10 &
#70
b11 $
b11 &
#80
1!
0"
b10 (
b0 *
b10 %
b10 '
b0 $
b0 &
#90
b1 $
b1 &
#100
1#
0!
b100 )
b0 (
b10 $
b10 &
#110
0#
1"
b0 )
b100 *
b11 $
b11 &
#120
1!
0"
b111 (
b0 *
b11 %
b11 '
b0 $
b0 &
#130
b10 (
b1 $
b1 &
#140
b100 (
b10 $
b10 &
#150
0!
1#
b0 (
b1000 )
b11 $
b11 &
#160
