\t (00:47:37) allegro 16.6 P004 (v16-6-112G) Windows 32
\t (00:47:37)     Journal start - Tue Oct 11 22:43:50 2016
\t (00:47:37)         Host=DAXIONG-PC User=daxiong Pid=3480 CPUs=4
\t (00:47:37) 
\d (00:47:37) Database opened: E:/嵌入式/git/PCB/board/BBear_balance_car.brd
\i (00:47:37) generaledit 
\i (00:47:57) netin 
\i (00:47:59) setwindow form.niparams
\i (00:47:59) FORM niparams capture_netlist YES 
\i (00:48:01) FORM niparams browse  
\i (00:48:10) fillin "E:/嵌入式/git/PCB/schematic/allegro"
\i (00:48:36) FORM niparams browse  
\i (00:48:42) fillin "E:/嵌入式/git/PCB/schematic/allegro"
\i (00:48:43) FORM niparams import  
\t (00:48:43) Starting Cadence Logic Import...
\w (00:48:44) WARNING(SPMHGE-269): netrev had warnings, use Viewlog to review the log file.
\t (00:48:44) Opening existing design...
\i (00:48:44) setwindow pcb
\i (00:48:44) trapsize 1935
\i (00:48:46) generaledit 
\i (00:53:28) setwindow text
\i (00:53:28) close 
\i (00:53:32) setwindow pcb
\i (00:53:32) netin 
\i (00:53:33) setwindow form.niparams
\i (00:53:33) FORM niparams import  
\t (00:53:33) Starting Cadence Logic Import...
\w (00:53:35) WARNING(SPMHGE-269): netrev had warnings, use Viewlog to review the log file.
\t (00:53:35) Opening existing design...
\i (00:53:35) setwindow pcb
\i (00:53:35) trapsize 1935
\i (00:53:36) generaledit 
\i (00:54:03) setwindow text
\i (00:54:03) close 
\i (00:54:06) setwindow pcb
\i (00:54:06) netin 
\i (00:54:07) setwindow form.niparams
\i (00:54:07) FORM niparams import  
\t (00:54:07) Starting Cadence Logic Import...
\w (00:54:08) WARNING(SPMHGE-269): netrev had warnings, use Viewlog to review the log file.
\t (00:54:08) Opening existing design...
\i (00:54:08) setwindow pcb
\i (00:54:08) trapsize 1935
\i (00:54:10) generaledit 
\i (00:54:23) setwindow text
\i (00:54:23) close 
\i (00:54:25) setwindow pcb
\i (00:54:25) enved 
\i (00:54:26) generaledit 
\i (00:54:29) setwindow form.prfedit
\i (00:54:29) FORM prfedit padpath  
\i (00:55:01) FORM prfedit cancel  
\i (00:55:05) setwindow pcb
\i (00:55:05) enved 
\i (00:55:06) generaledit 
\i (00:55:08) setwindow form.prfedit
\i (00:55:08) FORM prfedit apply  
\i (00:55:18) FORM prfedit done  
\i (00:55:28) setwindow pcb
\i (00:55:28) netin 
\i (00:55:32) setwindow form.niparams
\i (00:55:32) FORM niparams browse  
\i (00:55:38) fillin "E:/嵌入式/git/PCB/schematic/allegro"
\i (00:55:42) FORM niparams import  
\t (00:55:42) Starting Cadence Logic Import...
\w (00:55:43) WARNING(SPMHGE-269): netrev had warnings, use Viewlog to review the log file.
\t (00:55:43) Opening existing design...
\i (00:55:43) setwindow pcb
\i (00:55:43) trapsize 1935
\i (00:55:44) generaledit 
\i (00:57:06) setwindow text
\i (00:57:06) close 
\i (00:57:08) setwindow pcb
\i (00:57:08) netin 
\i (00:57:11) setwindow form.niparams
\i (00:57:11) FORM niparams import  
\t (00:57:11) Starting Cadence Logic Import...
\w (00:57:12) WARNING(SPMHGE-269): netrev had warnings, use Viewlog to review the log file.
\t (00:57:12) Opening existing design...
\i (00:57:12) setwindow pcb
\i (00:57:12) trapsize 1935
\i (00:57:13) generaledit 
\i (00:57:34) setwindow text
\i (00:57:34) close 
\i (00:57:50) setwindow pcb
\i (00:57:50) netin 
\i (00:57:52) setwindow form.niparams
\i (00:57:52) FORM niparams browse  
\i (00:57:57) fillin "E:/嵌入式/git/PCB/schematic/allegro"
\i (00:57:58) FORM niparams import  
\t (00:57:58) Starting Cadence Logic Import...
\w (00:57:59) WARNING(SPMHGE-269): netrev had warnings, use Viewlog to review the log file.
\t (00:57:59) Opening existing design...
\i (00:57:59) setwindow pcb
\i (00:57:59) trapsize 1935
\i (00:58:00) generaledit 
\i (00:59:23) setwindow text
\i (00:59:23) close 
\i (00:59:26) setwindow pcb
\i (00:59:26) netin 
\i (00:59:28) setwindow form.niparams
\i (00:59:28) FORM niparams import  
\t (00:59:28) Starting Cadence Logic Import...
\w (00:59:29) WARNING(SPMHGE-269): netrev had warnings, use Viewlog to review the log file.
\t (00:59:29) Opening existing design...
\i (00:59:29) setwindow pcb
\i (00:59:29) trapsize 1935
\i (00:59:30) generaledit 
\i (00:59:47) setwindow text
\i (00:59:47) close 
\i (00:59:49) setwindow pcb
\i (00:59:49) save 
\i (00:59:50) fillin yes 
\i (00:59:50) generaledit 
\i (00:59:51) open 
\i (00:59:59) fillin "E:\嵌入式\git\PCB\pcb_lib\button_6x6x5.dra"
\i (00:59:59) cd "E:\嵌入式\git\PCB\pcb_lib"
\t (00:59:59) Opening existing design...
\i (01:00:00) trapsize 5470
\i (01:00:00) trapsize 5326
\i (01:00:00) trapsize 5470
\i (01:00:00) trapsize 14409
\t (01:00:00)     Journal end - Tue Oct 11 22:56:13 2016
