

================================================================
== Vitis HLS Report for 'projNeg28'
================================================================
* Date:           Fri Jan  9 14:23:50 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.427 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- projNeg  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.42>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [./basic_helper.hpp:369->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%muxLogicCE_to_p_read22 = muxlogic"   --->   Operation 7 'muxlogic' 'muxLogicCE_to_p_read22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read22 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read" [./basic_helper.hpp:362->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 8 'read' 'p_read22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%muxLogicCE_to_problem_nEqs_read = muxlogic"   --->   Operation 9 'muxlogic' 'muxLogicCE_to_problem_nEqs_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%problem_nEqs_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %problem_nEqs" [./basic_helper.hpp:362->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 10 'read' 'problem_nEqs_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %primalInfeasBound_fifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %primalInfeasConstr_SVfifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln369 = muxlogic i31 0"   --->   Operation 13 'muxlogic' 'muxLogicData_to_store_ln369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln369 = muxlogic i31 %i"   --->   Operation 14 'muxlogic' 'muxLogicAddr_to_store_ln369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.40ns)   --->   "%store_ln369 = store i31 0, i31 %i" [./basic_helper.hpp:369->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 15 'store' 'store_ln369' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln369 = br void %VITIS_LOOP_373_1.i" [./basic_helper.hpp:369->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 16 'br' 'br_ln369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_i_2 = muxlogic i31 %i"   --->   Operation 17 'muxlogic' 'MuxLogicAddr_to_i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_2 = load i31 %i"   --->   Operation 18 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln369 = zext i31 %i_2" [./basic_helper.hpp:369->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 19 'zext' 'zext_ln369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.66ns)   --->   "%icmp_ln369 = icmp_slt  i32 %zext_ln369, i32 %p_read22" [./basic_helper.hpp:369->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 20 'icmp' 'icmp_ln369' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln369 = br i1 %icmp_ln369, void %projNeg.exit, void %VITIS_LOOP_373_1.split.i" [./basic_helper.hpp:369->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 21 'br' 'br_ln369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.86ns)   --->   "%i_1 = add i31 %i_2, i31 1" [./basic_helper.hpp:369->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 22 'add' 'i_1' <Predicate = (icmp_ln369)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%muxLogicCE_to_primalInfeasConstr_SVfifo_i_read = muxlogic"   --->   Operation 23 'muxlogic' 'muxLogicCE_to_primalInfeasConstr_SVfifo_i_read' <Predicate = (icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.75ns)   --->   "%primalInfeasConstr_SVfifo_i_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %primalInfeasConstr_SVfifo_i" [./basic_helper.hpp:371->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 24 'read' 'primalInfeasConstr_SVfifo_i_read' <Predicate = (icmp_ln369)> <Delay = 0.75> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln371 = trunc i512 %primalInfeasConstr_SVfifo_i_read" [./basic_helper.hpp:371->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 25 'trunc' 'trunc_ln371' <Predicate = (icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln371_7 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %primalInfeasConstr_SVfifo_i_read, i32 64, i32 127" [./basic_helper.hpp:371->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 26 'partselect' 'trunc_ln371_7' <Predicate = (icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln371_8 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %primalInfeasConstr_SVfifo_i_read, i32 128, i32 191" [./basic_helper.hpp:371->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 27 'partselect' 'trunc_ln371_8' <Predicate = (icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln371_9 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %primalInfeasConstr_SVfifo_i_read, i32 192, i32 255" [./basic_helper.hpp:371->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 28 'partselect' 'trunc_ln371_9' <Predicate = (icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln371_s = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %primalInfeasConstr_SVfifo_i_read, i32 256, i32 319" [./basic_helper.hpp:371->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 29 'partselect' 'trunc_ln371_s' <Predicate = (icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln371_1 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %primalInfeasConstr_SVfifo_i_read, i32 320, i32 383" [./basic_helper.hpp:371->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 30 'partselect' 'trunc_ln371_1' <Predicate = (icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln371_2 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %primalInfeasConstr_SVfifo_i_read, i32 384, i32 447" [./basic_helper.hpp:371->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 31 'partselect' 'trunc_ln371_2' <Predicate = (icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln371_3 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %primalInfeasConstr_SVfifo_i_read, i32 448, i32 511" [./basic_helper.hpp:371->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 32 'partselect' 'trunc_ln371_3' <Predicate = (icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty = trunc i31 %i_2"   --->   Operation 33 'trunc' 'empty' <Predicate = (icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%index = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %empty, i3 0"   --->   Operation 34 'bitconcatenate' 'index' <Predicate = (icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.66ns)   --->   "%icmp_ln376 = icmp_slt  i32 %index, i32 %problem_nEqs_read" [./basic_helper.hpp:376->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 35 'icmp' 'icmp_ln376' <Predicate = (icmp_ln369)> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i512.i32.i32, i512 %primalInfeasConstr_SVfifo_i_read, i32 52, i32 62" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 36 'partselect' 'tmp' <Predicate = (icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln377 = trunc i512 %primalInfeasConstr_SVfifo_i_read" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 37 'trunc' 'trunc_ln377' <Predicate = (icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.61ns)   --->   "%icmp_ln377 = icmp_ne  i11 %tmp, i11 2047" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 38 'icmp' 'icmp_ln377' <Predicate = (icmp_ln369)> <Delay = 0.61> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%index_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %empty, i3 1" [./basic_helper.hpp:375->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 39 'bitconcatenate' 'index_1' <Predicate = (icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.66ns)   --->   "%icmp_ln376_1 = icmp_slt  i32 %index_1, i32 %problem_nEqs_read" [./basic_helper.hpp:376->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 40 'icmp' 'icmp_ln376_1' <Predicate = (icmp_ln369)> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i11 @_ssdm_op_PartSelect.i11.i512.i32.i32, i512 %primalInfeasConstr_SVfifo_i_read, i32 116, i32 126" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 41 'partselect' 'tmp_15' <Predicate = (icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln377_1 = partselect i52 @_ssdm_op_PartSelect.i52.i512.i32.i32, i512 %primalInfeasConstr_SVfifo_i_read, i32 64, i32 115" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 42 'partselect' 'trunc_ln377_1' <Predicate = (icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.61ns)   --->   "%icmp_ln377_2 = icmp_ne  i11 %tmp_15, i11 2047" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 43 'icmp' 'icmp_ln377_2' <Predicate = (icmp_ln369)> <Delay = 0.61> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%index_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %empty, i3 2" [./basic_helper.hpp:375->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 44 'bitconcatenate' 'index_2' <Predicate = (icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.66ns)   --->   "%icmp_ln376_2 = icmp_slt  i32 %index_2, i32 %problem_nEqs_read" [./basic_helper.hpp:376->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 45 'icmp' 'icmp_ln376_2' <Predicate = (icmp_ln369)> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i11 @_ssdm_op_PartSelect.i11.i512.i32.i32, i512 %primalInfeasConstr_SVfifo_i_read, i32 180, i32 190" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 46 'partselect' 'tmp_17' <Predicate = (icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln377_2 = partselect i52 @_ssdm_op_PartSelect.i52.i512.i32.i32, i512 %primalInfeasConstr_SVfifo_i_read, i32 128, i32 179" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 47 'partselect' 'trunc_ln377_2' <Predicate = (icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.61ns)   --->   "%icmp_ln377_4 = icmp_ne  i11 %tmp_17, i11 2047" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 48 'icmp' 'icmp_ln377_4' <Predicate = (icmp_ln369)> <Delay = 0.61> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%index_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %empty, i3 3" [./basic_helper.hpp:375->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 49 'bitconcatenate' 'index_3' <Predicate = (icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.66ns)   --->   "%icmp_ln376_3 = icmp_slt  i32 %index_3, i32 %problem_nEqs_read" [./basic_helper.hpp:376->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 50 'icmp' 'icmp_ln376_3' <Predicate = (icmp_ln369)> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i11 @_ssdm_op_PartSelect.i11.i512.i32.i32, i512 %primalInfeasConstr_SVfifo_i_read, i32 244, i32 254" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 51 'partselect' 'tmp_19' <Predicate = (icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln377_3 = partselect i52 @_ssdm_op_PartSelect.i52.i512.i32.i32, i512 %primalInfeasConstr_SVfifo_i_read, i32 192, i32 243" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 52 'partselect' 'trunc_ln377_3' <Predicate = (icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.61ns)   --->   "%icmp_ln377_6 = icmp_ne  i11 %tmp_19, i11 2047" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 53 'icmp' 'icmp_ln377_6' <Predicate = (icmp_ln369)> <Delay = 0.61> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%index_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %empty, i3 4" [./basic_helper.hpp:375->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 54 'bitconcatenate' 'index_4' <Predicate = (icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.66ns)   --->   "%icmp_ln376_4 = icmp_slt  i32 %index_4, i32 %problem_nEqs_read" [./basic_helper.hpp:376->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 55 'icmp' 'icmp_ln376_4' <Predicate = (icmp_ln369)> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i11 @_ssdm_op_PartSelect.i11.i512.i32.i32, i512 %primalInfeasConstr_SVfifo_i_read, i32 308, i32 318" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 56 'partselect' 'tmp_21' <Predicate = (icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln377_4 = partselect i52 @_ssdm_op_PartSelect.i52.i512.i32.i32, i512 %primalInfeasConstr_SVfifo_i_read, i32 256, i32 307" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 57 'partselect' 'trunc_ln377_4' <Predicate = (icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.61ns)   --->   "%icmp_ln377_8 = icmp_ne  i11 %tmp_21, i11 2047" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 58 'icmp' 'icmp_ln377_8' <Predicate = (icmp_ln369)> <Delay = 0.61> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%index_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %empty, i3 5" [./basic_helper.hpp:375->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 59 'bitconcatenate' 'index_5' <Predicate = (icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.66ns)   --->   "%icmp_ln376_5 = icmp_slt  i32 %index_5, i32 %problem_nEqs_read" [./basic_helper.hpp:376->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 60 'icmp' 'icmp_ln376_5' <Predicate = (icmp_ln369)> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i11 @_ssdm_op_PartSelect.i11.i512.i32.i32, i512 %primalInfeasConstr_SVfifo_i_read, i32 372, i32 382" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 61 'partselect' 'tmp_23' <Predicate = (icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln377_5 = partselect i52 @_ssdm_op_PartSelect.i52.i512.i32.i32, i512 %primalInfeasConstr_SVfifo_i_read, i32 320, i32 371" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 62 'partselect' 'trunc_ln377_5' <Predicate = (icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.61ns)   --->   "%icmp_ln377_10 = icmp_ne  i11 %tmp_23, i11 2047" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 63 'icmp' 'icmp_ln377_10' <Predicate = (icmp_ln369)> <Delay = 0.61> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%index_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %empty, i3 6" [./basic_helper.hpp:375->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 64 'bitconcatenate' 'index_6' <Predicate = (icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.66ns)   --->   "%icmp_ln376_6 = icmp_slt  i32 %index_6, i32 %problem_nEqs_read" [./basic_helper.hpp:376->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 65 'icmp' 'icmp_ln376_6' <Predicate = (icmp_ln369)> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i11 @_ssdm_op_PartSelect.i11.i512.i32.i32, i512 %primalInfeasConstr_SVfifo_i_read, i32 436, i32 446" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 66 'partselect' 'tmp_25' <Predicate = (icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln377_6 = partselect i52 @_ssdm_op_PartSelect.i52.i512.i32.i32, i512 %primalInfeasConstr_SVfifo_i_read, i32 384, i32 435" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 67 'partselect' 'trunc_ln377_6' <Predicate = (icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.61ns)   --->   "%icmp_ln377_12 = icmp_ne  i11 %tmp_25, i11 2047" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 68 'icmp' 'icmp_ln377_12' <Predicate = (icmp_ln369)> <Delay = 0.61> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%index_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %empty, i3 7" [./basic_helper.hpp:375->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 69 'bitconcatenate' 'index_7' <Predicate = (icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.66ns)   --->   "%icmp_ln376_7 = icmp_slt  i32 %index_7, i32 %problem_nEqs_read" [./basic_helper.hpp:376->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 70 'icmp' 'icmp_ln376_7' <Predicate = (icmp_ln369)> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i11 @_ssdm_op_PartSelect.i11.i512.i32.i32, i512 %primalInfeasConstr_SVfifo_i_read, i32 500, i32 510" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 71 'partselect' 'tmp_27' <Predicate = (icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln377_7 = partselect i52 @_ssdm_op_PartSelect.i52.i512.i32.i32, i512 %primalInfeasConstr_SVfifo_i_read, i32 448, i32 499" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 72 'partselect' 'trunc_ln377_7' <Predicate = (icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.61ns)   --->   "%icmp_ln377_14 = icmp_ne  i11 %tmp_27, i11 2047" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 73 'icmp' 'icmp_ln377_14' <Predicate = (icmp_ln369)> <Delay = 0.61> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln369 = muxlogic i31 %i_1"   --->   Operation 74 'muxlogic' 'muxLogicData_to_store_ln369' <Predicate = (icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln369 = muxlogic i31 %i"   --->   Operation 75 'muxlogic' 'muxLogicAddr_to_store_ln369' <Predicate = (icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.40ns)   --->   "%store_ln369 = store i31 %i_1, i31 %i" [./basic_helper.hpp:369->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 76 'store' 'store_ln369' <Predicate = (icmp_ln369)> <Delay = 0.40>

State 2 <SV = 1> <Delay = 2.23>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%bitcast_ln371 = bitcast i64 %trunc_ln371" [./basic_helper.hpp:371->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 77 'bitcast' 'bitcast_ln371' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%bitcast_ln371_1 = bitcast i64 %trunc_ln371_7" [./basic_helper.hpp:371->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 78 'bitcast' 'bitcast_ln371_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%bitcast_ln371_2 = bitcast i64 %trunc_ln371_8" [./basic_helper.hpp:371->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 79 'bitcast' 'bitcast_ln371_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%bitcast_ln371_3 = bitcast i64 %trunc_ln371_9" [./basic_helper.hpp:371->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 80 'bitcast' 'bitcast_ln371_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%bitcast_ln371_4 = bitcast i64 %trunc_ln371_s" [./basic_helper.hpp:371->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 81 'bitcast' 'bitcast_ln371_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%bitcast_ln371_5 = bitcast i64 %trunc_ln371_1" [./basic_helper.hpp:371->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 82 'bitcast' 'bitcast_ln371_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%bitcast_ln371_6 = bitcast i64 %trunc_ln371_2" [./basic_helper.hpp:371->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 83 'bitcast' 'bitcast_ln371_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%bitcast_ln371_7 = bitcast i64 %trunc_ln371_3" [./basic_helper.hpp:371->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 84 'bitcast' 'bitcast_ln371_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.73ns)   --->   "%icmp_ln377_1 = icmp_eq  i52 %trunc_ln377, i52 0" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 85 'icmp' 'icmp_ln377_1' <Predicate = true> <Delay = 0.73> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.65ns) (share mux size 8)   --->   "%muxLogicI0_to_tmp_s = muxlogic i64 %bitcast_ln371"   --->   Operation 86 'muxlogic' 'muxLogicI0_to_tmp_s' <Predicate = true> <Delay = 0.65>
ST_2 : Operation 87 [1/1] (0.65ns) (share mux size 8)   --->   "%muxLogicI1_to_tmp_s = muxlogic i64 0"   --->   Operation 87 'muxlogic' 'muxLogicI1_to_tmp_s' <Predicate = true> <Delay = 0.65>
ST_2 : Operation 88 [1/1] (1.58ns)   --->   "%tmp_s = fcmp_ogt  i64 %bitcast_ln371, i64 0" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 88 'dcmp' 'tmp_s' <Predicate = true> <Delay = 1.58> <CoreInst = "DCompare">   --->   Core 42 'DCompare' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.73ns)   --->   "%icmp_ln377_3 = icmp_eq  i52 %trunc_ln377_1, i52 0" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 89 'icmp' 'icmp_ln377_3' <Predicate = true> <Delay = 0.73> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.65ns) (share mux size 8)   --->   "%muxLogicI0_to_tmp_16 = muxlogic i64 %bitcast_ln371_1"   --->   Operation 90 'muxlogic' 'muxLogicI0_to_tmp_16' <Predicate = true> <Delay = 0.65>
ST_2 : Operation 91 [1/1] (0.65ns) (share mux size 8)   --->   "%muxLogicI1_to_tmp_16 = muxlogic i64 0"   --->   Operation 91 'muxlogic' 'muxLogicI1_to_tmp_16' <Predicate = true> <Delay = 0.65>
ST_2 : Operation 92 [1/1] (1.58ns)   --->   "%tmp_16 = fcmp_ogt  i64 %bitcast_ln371_1, i64 0" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 92 'dcmp' 'tmp_16' <Predicate = true> <Delay = 1.58> <CoreInst = "DCompare">   --->   Core 42 'DCompare' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.73ns)   --->   "%icmp_ln377_5 = icmp_eq  i52 %trunc_ln377_2, i52 0" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 93 'icmp' 'icmp_ln377_5' <Predicate = true> <Delay = 0.73> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.65ns) (share mux size 8)   --->   "%muxLogicI0_to_tmp_18 = muxlogic i64 %bitcast_ln371_2"   --->   Operation 94 'muxlogic' 'muxLogicI0_to_tmp_18' <Predicate = true> <Delay = 0.65>
ST_2 : Operation 95 [1/1] (0.65ns) (share mux size 8)   --->   "%muxLogicI1_to_tmp_18 = muxlogic i64 0"   --->   Operation 95 'muxlogic' 'muxLogicI1_to_tmp_18' <Predicate = true> <Delay = 0.65>
ST_2 : Operation 96 [1/1] (1.58ns)   --->   "%tmp_18 = fcmp_ogt  i64 %bitcast_ln371_2, i64 0" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 96 'dcmp' 'tmp_18' <Predicate = true> <Delay = 1.58> <CoreInst = "DCompare">   --->   Core 42 'DCompare' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.73ns)   --->   "%icmp_ln377_7 = icmp_eq  i52 %trunc_ln377_3, i52 0" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 97 'icmp' 'icmp_ln377_7' <Predicate = true> <Delay = 0.73> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.65ns) (share mux size 8)   --->   "%muxLogicI0_to_tmp_20 = muxlogic i64 %bitcast_ln371_3"   --->   Operation 98 'muxlogic' 'muxLogicI0_to_tmp_20' <Predicate = true> <Delay = 0.65>
ST_2 : Operation 99 [1/1] (0.65ns) (share mux size 8)   --->   "%muxLogicI1_to_tmp_20 = muxlogic i64 0"   --->   Operation 99 'muxlogic' 'muxLogicI1_to_tmp_20' <Predicate = true> <Delay = 0.65>
ST_2 : Operation 100 [1/1] (1.58ns)   --->   "%tmp_20 = fcmp_ogt  i64 %bitcast_ln371_3, i64 0" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 100 'dcmp' 'tmp_20' <Predicate = true> <Delay = 1.58> <CoreInst = "DCompare">   --->   Core 42 'DCompare' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.73ns)   --->   "%icmp_ln377_9 = icmp_eq  i52 %trunc_ln377_4, i52 0" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 101 'icmp' 'icmp_ln377_9' <Predicate = true> <Delay = 0.73> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.65ns) (share mux size 8)   --->   "%muxLogicI0_to_tmp_22 = muxlogic i64 %bitcast_ln371_4"   --->   Operation 102 'muxlogic' 'muxLogicI0_to_tmp_22' <Predicate = true> <Delay = 0.65>
ST_2 : Operation 103 [1/1] (0.65ns) (share mux size 8)   --->   "%muxLogicI1_to_tmp_22 = muxlogic i64 0"   --->   Operation 103 'muxlogic' 'muxLogicI1_to_tmp_22' <Predicate = true> <Delay = 0.65>
ST_2 : Operation 104 [1/1] (1.58ns)   --->   "%tmp_22 = fcmp_ogt  i64 %bitcast_ln371_4, i64 0" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 104 'dcmp' 'tmp_22' <Predicate = true> <Delay = 1.58> <CoreInst = "DCompare">   --->   Core 42 'DCompare' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.73ns)   --->   "%icmp_ln377_11 = icmp_eq  i52 %trunc_ln377_5, i52 0" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 105 'icmp' 'icmp_ln377_11' <Predicate = true> <Delay = 0.73> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.65ns) (share mux size 8)   --->   "%muxLogicI0_to_tmp_24 = muxlogic i64 %bitcast_ln371_5"   --->   Operation 106 'muxlogic' 'muxLogicI0_to_tmp_24' <Predicate = true> <Delay = 0.65>
ST_2 : Operation 107 [1/1] (0.65ns) (share mux size 8)   --->   "%muxLogicI1_to_tmp_24 = muxlogic i64 0"   --->   Operation 107 'muxlogic' 'muxLogicI1_to_tmp_24' <Predicate = true> <Delay = 0.65>
ST_2 : Operation 108 [1/1] (1.58ns)   --->   "%tmp_24 = fcmp_ogt  i64 %bitcast_ln371_5, i64 0" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 108 'dcmp' 'tmp_24' <Predicate = true> <Delay = 1.58> <CoreInst = "DCompare">   --->   Core 42 'DCompare' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.73ns)   --->   "%icmp_ln377_13 = icmp_eq  i52 %trunc_ln377_6, i52 0" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 109 'icmp' 'icmp_ln377_13' <Predicate = true> <Delay = 0.73> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.65ns) (share mux size 8)   --->   "%muxLogicI0_to_tmp_26 = muxlogic i64 %bitcast_ln371_6"   --->   Operation 110 'muxlogic' 'muxLogicI0_to_tmp_26' <Predicate = true> <Delay = 0.65>
ST_2 : Operation 111 [1/1] (0.65ns) (share mux size 8)   --->   "%muxLogicI1_to_tmp_26 = muxlogic i64 0"   --->   Operation 111 'muxlogic' 'muxLogicI1_to_tmp_26' <Predicate = true> <Delay = 0.65>
ST_2 : Operation 112 [1/1] (1.58ns)   --->   "%tmp_26 = fcmp_ogt  i64 %bitcast_ln371_6, i64 0" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 112 'dcmp' 'tmp_26' <Predicate = true> <Delay = 1.58> <CoreInst = "DCompare">   --->   Core 42 'DCompare' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.73ns)   --->   "%icmp_ln377_15 = icmp_eq  i52 %trunc_ln377_7, i52 0" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 113 'icmp' 'icmp_ln377_15' <Predicate = true> <Delay = 0.73> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.65ns) (share mux size 8)   --->   "%muxLogicI0_to_tmp_28 = muxlogic i64 %bitcast_ln371_7"   --->   Operation 114 'muxlogic' 'muxLogicI0_to_tmp_28' <Predicate = true> <Delay = 0.65>
ST_2 : Operation 115 [1/1] (0.65ns) (share mux size 8)   --->   "%muxLogicI1_to_tmp_28 = muxlogic i64 0"   --->   Operation 115 'muxlogic' 'muxLogicI1_to_tmp_28' <Predicate = true> <Delay = 0.65>
ST_2 : Operation 116 [1/1] (1.58ns)   --->   "%tmp_28 = fcmp_ogt  i64 %bitcast_ln371_7, i64 0" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 116 'dcmp' 'tmp_28' <Predicate = true> <Delay = 1.58> <CoreInst = "DCompare">   --->   Core 42 'DCompare' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.38ns)   --->   "%ret_ln19 = ret" [./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 171 'ret' 'ret_ln19' <Predicate = (!icmp_ln369)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%specpipeline_ln370 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [./basic_helper.hpp:370->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 117 'specpipeline' 'specpipeline_ln370' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%specloopname_ln369 = specloopname void @_ssdm_op_SpecLoopName, void @empty_47" [./basic_helper.hpp:369->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 118 'specloopname' 'specloopname_ln369' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln376)   --->   "%xor_ln376 = xor i1 %icmp_ln376, i1 1" [./basic_helper.hpp:376->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 119 'xor' 'xor_ln376' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln376)   --->   "%or_ln377 = or i1 %icmp_ln377_1, i1 %icmp_ln377" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 120 'or' 'or_ln377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln376)   --->   "%and_ln377 = and i1 %or_ln377, i1 %tmp_s" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 121 'and' 'and_ln377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln376)   --->   "%select_ln377 = select i1 %and_ln377, i64 0, i64 %bitcast_ln371" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 122 'select' 'select_ln377' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln376 = select i1 %xor_ln376, i64 %select_ln377, i64 %bitcast_ln371" [./basic_helper.hpp:376->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 123 'select' 'select_ln376' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln376_1)   --->   "%xor_ln376_1 = xor i1 %icmp_ln376_1, i1 1" [./basic_helper.hpp:376->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 124 'xor' 'xor_ln376_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln376_1)   --->   "%or_ln377_1 = or i1 %icmp_ln377_3, i1 %icmp_ln377_2" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 125 'or' 'or_ln377_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln376_1)   --->   "%and_ln377_1 = and i1 %or_ln377_1, i1 %tmp_16" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 126 'and' 'and_ln377_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln376_1)   --->   "%select_ln377_1 = select i1 %and_ln377_1, i64 0, i64 %bitcast_ln371_1" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 127 'select' 'select_ln377_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln376_1 = select i1 %xor_ln376_1, i64 %select_ln377_1, i64 %bitcast_ln371_1" [./basic_helper.hpp:376->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 128 'select' 'select_ln376_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln376_2)   --->   "%xor_ln376_2 = xor i1 %icmp_ln376_2, i1 1" [./basic_helper.hpp:376->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 129 'xor' 'xor_ln376_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln376_2)   --->   "%or_ln377_2 = or i1 %icmp_ln377_5, i1 %icmp_ln377_4" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 130 'or' 'or_ln377_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln376_2)   --->   "%and_ln377_2 = and i1 %or_ln377_2, i1 %tmp_18" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 131 'and' 'and_ln377_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln376_2)   --->   "%select_ln377_2 = select i1 %and_ln377_2, i64 0, i64 %bitcast_ln371_2" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 132 'select' 'select_ln377_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln376_2 = select i1 %xor_ln376_2, i64 %select_ln377_2, i64 %bitcast_ln371_2" [./basic_helper.hpp:376->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 133 'select' 'select_ln376_2' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln376_3)   --->   "%xor_ln376_3 = xor i1 %icmp_ln376_3, i1 1" [./basic_helper.hpp:376->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 134 'xor' 'xor_ln376_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln376_3)   --->   "%or_ln377_3 = or i1 %icmp_ln377_7, i1 %icmp_ln377_6" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 135 'or' 'or_ln377_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln376_3)   --->   "%and_ln377_3 = and i1 %or_ln377_3, i1 %tmp_20" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 136 'and' 'and_ln377_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln376_3)   --->   "%select_ln377_3 = select i1 %and_ln377_3, i64 0, i64 %bitcast_ln371_3" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 137 'select' 'select_ln377_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln376_3 = select i1 %xor_ln376_3, i64 %select_ln377_3, i64 %bitcast_ln371_3" [./basic_helper.hpp:376->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 138 'select' 'select_ln376_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln376_4)   --->   "%xor_ln376_4 = xor i1 %icmp_ln376_4, i1 1" [./basic_helper.hpp:376->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 139 'xor' 'xor_ln376_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln376_4)   --->   "%or_ln377_4 = or i1 %icmp_ln377_9, i1 %icmp_ln377_8" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 140 'or' 'or_ln377_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln376_4)   --->   "%and_ln377_4 = and i1 %or_ln377_4, i1 %tmp_22" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 141 'and' 'and_ln377_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln376_4)   --->   "%select_ln377_4 = select i1 %and_ln377_4, i64 0, i64 %bitcast_ln371_4" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 142 'select' 'select_ln377_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln376_4 = select i1 %xor_ln376_4, i64 %select_ln377_4, i64 %bitcast_ln371_4" [./basic_helper.hpp:376->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 143 'select' 'select_ln376_4' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln376_5)   --->   "%xor_ln376_5 = xor i1 %icmp_ln376_5, i1 1" [./basic_helper.hpp:376->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 144 'xor' 'xor_ln376_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln376_5)   --->   "%or_ln377_5 = or i1 %icmp_ln377_11, i1 %icmp_ln377_10" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 145 'or' 'or_ln377_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln376_5)   --->   "%and_ln377_5 = and i1 %or_ln377_5, i1 %tmp_24" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 146 'and' 'and_ln377_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln376_5)   --->   "%select_ln377_5 = select i1 %and_ln377_5, i64 0, i64 %bitcast_ln371_5" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 147 'select' 'select_ln377_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln376_5 = select i1 %xor_ln376_5, i64 %select_ln377_5, i64 %bitcast_ln371_5" [./basic_helper.hpp:376->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 148 'select' 'select_ln376_5' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln376_6)   --->   "%xor_ln376_6 = xor i1 %icmp_ln376_6, i1 1" [./basic_helper.hpp:376->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 149 'xor' 'xor_ln376_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln376_6)   --->   "%or_ln377_6 = or i1 %icmp_ln377_13, i1 %icmp_ln377_12" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 150 'or' 'or_ln377_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln376_6)   --->   "%and_ln377_6 = and i1 %or_ln377_6, i1 %tmp_26" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 151 'and' 'and_ln377_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln376_6)   --->   "%select_ln377_6 = select i1 %and_ln377_6, i64 0, i64 %bitcast_ln371_6" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 152 'select' 'select_ln377_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln376_6 = select i1 %xor_ln376_6, i64 %select_ln377_6, i64 %bitcast_ln371_6" [./basic_helper.hpp:376->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 153 'select' 'select_ln376_6' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln376_7)   --->   "%xor_ln376_7 = xor i1 %icmp_ln376_7, i1 1" [./basic_helper.hpp:376->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 154 'xor' 'xor_ln376_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln376_7)   --->   "%or_ln377_7 = or i1 %icmp_ln377_15, i1 %icmp_ln377_14" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 155 'or' 'or_ln377_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln376_7)   --->   "%and_ln377_7 = and i1 %or_ln377_7, i1 %tmp_28" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 156 'and' 'and_ln377_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln376_7)   --->   "%select_ln377_7 = select i1 %and_ln377_7, i64 0, i64 %bitcast_ln371_7" [./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 157 'select' 'select_ln377_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln376_7 = select i1 %xor_ln376_7, i64 %select_ln377_7, i64 %bitcast_ln371_7" [./basic_helper.hpp:376->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 158 'select' 'select_ln376_7' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%bitcast_ln380 = bitcast i64 %select_ln376" [./basic_helper.hpp:380->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 159 'bitcast' 'bitcast_ln380' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%bitcast_ln380_1 = bitcast i64 %select_ln376_1" [./basic_helper.hpp:380->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 160 'bitcast' 'bitcast_ln380_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%bitcast_ln380_2 = bitcast i64 %select_ln376_2" [./basic_helper.hpp:380->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 161 'bitcast' 'bitcast_ln380_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%bitcast_ln380_3 = bitcast i64 %select_ln376_3" [./basic_helper.hpp:380->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 162 'bitcast' 'bitcast_ln380_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%bitcast_ln380_4 = bitcast i64 %select_ln376_4" [./basic_helper.hpp:380->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 163 'bitcast' 'bitcast_ln380_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%bitcast_ln380_5 = bitcast i64 %select_ln376_5" [./basic_helper.hpp:380->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 164 'bitcast' 'bitcast_ln380_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%bitcast_ln380_6 = bitcast i64 %select_ln376_6" [./basic_helper.hpp:380->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 165 'bitcast' 'bitcast_ln380_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%bitcast_ln380_7 = bitcast i64 %select_ln376_7" [./basic_helper.hpp:380->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 166 'bitcast' 'bitcast_ln380_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%or_ln380_i = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %bitcast_ln380_7, i64 %bitcast_ln380_6, i64 %bitcast_ln380_5, i64 %bitcast_ln380_4, i64 %bitcast_ln380_3, i64 %bitcast_ln380_2, i64 %bitcast_ln380_1, i64 %bitcast_ln380" [./basic_helper.hpp:380->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 167 'bitconcatenate' 'or_ln380_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln380 = muxlogic i512 %or_ln380_i"   --->   Operation 168 'muxlogic' 'muxLogicData_to_write_ln380' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.91ns)   --->   "%write_ln380 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %primalInfeasBound_fifo_i, i512 %or_ln380_i" [./basic_helper.hpp:380->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 169 'write' 'write_ln380' <Predicate = true> <Delay = 0.91> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln369 = br void %VITIS_LOOP_373_1.i" [./basic_helper.hpp:369->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 170 'br' 'br_ln369' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 2.427ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln369', ./basic_helper.hpp:369->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111) of constant 0 on local variable 'i', ./basic_helper.hpp:369->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111 [14]  (0.400 ns)
	'load' operation 31 bit ('i') on local variable 'i', ./basic_helper.hpp:369->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111 [18]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln369', ./basic_helper.hpp:369->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111) [20]  (0.661 ns)
	fifo read operation ('primalInfeasConstr_SVfifo_i_read', ./basic_helper.hpp:371->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111) on port 'primalInfeasConstr_SVfifo_i' (./basic_helper.hpp:371->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111) [27]  (0.753 ns)
	'icmp' operation 1 bit ('icmp_ln377', ./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111) [50]  (0.613 ns)

 <State 2>: 2.235ns
The critical path consists of the following:
	'muxlogic' operation 1 bit ('muxLogicI0_to_tmp_s') [53]  (0.654 ns)
	'dcmp' operation 1 bit ('tmp_s', ./basic_helper.hpp:377->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111) [55]  (1.581 ns)

 <State 3>: 1.355ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln376', ./basic_helper.hpp:376->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111) [47]  (0.000 ns)
	'select' operation 64 bit ('select_ln376', ./basic_helper.hpp:376->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111) [58]  (0.438 ns)
	'muxlogic' operation 0 bit ('muxLogicData_to_write_ln380') [166]  (0.000 ns)
	fifo write operation ('write_ln380', ./basic_helper.hpp:380->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111) on port 'primalInfeasBound_fifo_i' (./basic_helper.hpp:380->./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111) [167]  (0.917 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
