POP,NOP,ADD,ADD,ADD,ADD,DB,INC,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,LOCK,ADD,DB,MOV,INT,MOV,PUSH,PUSH,JB,JB,INS,AND,OUTS,OUTS,OUTS,JZ,DB,AND,OUTS,AND,AND,AND,OR,ADD,ADD,ADD,XCHG,DB,MOV,XCHG,SAL,XCHG,FISTTP,POP,XCHG,FIDIV,XCHG,DB,DB,INT,SAL,XCHG,DB,DB,RETF,JBE,XCHG,SAL,XCHG,DIV,XCHG,DB,DB,IRET,XCHG,DB,JBE,XCHG,DB,DB,DB,XCHG,SAL,XCHG,DB,DB,RET,XCHG,SAL,XCHG,DB,DB,XOR,DB,DB,INT,XCHG,SAL,XCHG,PUSH,IMUL,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,PUSH,ADD,ADD,SBB,ADD,ADD,ADD,ADD,ADD,AND,ADD,OR,AND,ADD,AND,ADD,ADD,ADD,SBB,ADD,ADC,ADD,XOR,ADD,ADD,ADC,ADC,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,JO,ADD,ADD,ADD,DB,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADC,ADD,ADD,ADD,ADD,ADC,ADD,ADD,ADD,DB,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,PUSH,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADC,ADD,ADD,ADD,ADD,ADD,ADD,TEST,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,JZ,JS,ADD,ADD,DB,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,DB,DB,DB,DB,JZ,ADD,ADD,ADD,ADD,ADD,AND,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,IMUL,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,JB,JB,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,JB,INS,OUTS,MOVSXD,ADD,ADD,ADD,DB,ADD,ADD,ADD,CMP,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,CMP,ADC,CMP,ADC,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,RCL,ADD,ADD,ADD,TEST,ADD,ADD,ADD,MOV,ADD,ADC,ADD,ADD,ADC,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,MOV,ADD,ADD,SBB,ADD,SBB,ADD,DB,DB,ADD,ADD,ADD,ADD,ADD,AND,AND,AND,DB,ADD,ADD,DB,DB,ADD,ADD,ADD,ADD,SUB,ADD,SUB,ADD,ADC,ADD,ADD,MOV,ADD,ADD,SUB,ADD,ADD,ADD,ADD,PUSH,JZ,IMUL,JB,JAE,ADD,PUSH,PUSH,PUSH,JZ,OUTS,MOVSXD,JZ,OUTS,OUTS,JB,DB,JZ,OUTS,OUTS,ADD,JO,OUTS,PUSH,OUTS,MOVSXD,JZ,ADD,PUSH,PUSH,JO,OUTS,PUSH,OUTS,MOVSXD,JZ,ADD,PUSH,PUSH,OUTS,JZ,JNS,ADD,PUSH,PUSH,OUTS,IMUL,PUSH,PUSH,OUTS,MOVSXD,ADD,ADD,JZ,IMUL,DB,JO,IMUL,PUSH,PUSH,JZ,IMUL,OUTS,MOVSXD,JB,ADD,JZ,PUSH,PUSH,JB,JZ,MOVSXD,OUTS,OUTS,ADD,ADD,JZ,OUTS,MOVSXD,JZ,OUTS,OUTS,JB,DB,JZ,OUTS