# Week 2: Getting started with logic design, Verilog simulations

## Material
- [Prof Chuck Pateros](https://www.sandiego.edu/engineering/undergraduate/computer-science/biography.php?profile_id=6276#:~:text=(Chuck)%20Pateros%20is%20Professor%20of,overseeing%20laboratories%20and%20network%20facilities.) 
  - [Slide deck](https://docs.google.com/presentation/d/1oOwXZfakxP4jgxQA-depaYAc3wtBubVJPcbfLCDveWg/edit?usp=sharing)
- Basic simulation of logic using verilator/verilog testbenches
- [ZipCPU Wires and Combinatorial logic](http://zipcpu.com/tutorial/lsn-01-wires.pdf)

## Tasks

## Suggested setup:
- Online Verilog Simulators:
  - [EDA Playground](https://www.edaplayground.com/)
  - [8 Bit Workshop](https://8bitworkshop.com/)
  - [CircuitVerse](https://learn.circuitverse.org/)
- Graphical FPGA Building Tool: [ICE Studio](https://github.com/fpgawars/icestudio)

## Challenge
 - [Circuitverse Digital Logic Course](https://learn.circuitverse.org/)

### Advanced Challenge
