{"Source Block": ["hdl/library/axi_adrv9001/adrv9001_tx_link.v@133:146@HdlStmAssign", "     end\n    end\n  end\n\n  // Double each bit due to the DDR PHY\n  assign data16sdr_0 = {data16_0[15],data16_0[15],\n                        data16_0[14],data16_0[14],\n                        data16_0[13],data16_0[13],\n                        data16_0[12],data16_0[12]}; \n  assign strobe16sdr = {strobe16[15],strobe16[15],\n                        strobe16[14],strobe16[14],\n                        strobe16[13],strobe16[13],\n                        strobe16[12],strobe16[12]};\n\n"], "Clone Blocks": [["hdl/library/axi_adrv9001/adrv9001_tx_link.v@137:150", "  // Double each bit due to the DDR PHY\n  assign data16sdr_0 = {data16_0[15],data16_0[15],\n                        data16_0[14],data16_0[14],\n                        data16_0[13],data16_0[13],\n                        data16_0[12],data16_0[12]}; \n  assign strobe16sdr = {strobe16[15],strobe16[15],\n                        strobe16[14],strobe16[14],\n                        strobe16[13],strobe16[13],\n                        strobe16[12],strobe16[12]};\n\n  // Serialization factor Per data lane 8\n  always @(posedge tx_clk) begin\n    if (tx_data_valid) begin\n      data8_0 <= tx_data_i[7:0];\n"]], "Diff Content": {"Delete": [[141, "                        data16_0[12],data16_0[12]}; \n"]], "Add": [[141, "                        data16_0[12],data16_0[12]};\n"]]}}