Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto df3d67f5a55c4359b7253e40e09c96eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab2_111060013_Decode_And_Execute_t_behav xil_defaultlib.Lab2_111060013_Decode_And_Execute_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a' [D:/Logic_Design_Lab/Lab_2/Advance/Lab2_111060013_Decode_And_Execute/Lab2_111060013_Decode_And_Execute.v:324]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'b' [D:/Logic_Design_Lab/Lab_2/Advance/Lab2_111060013_Decode_And_Execute/Lab2_111060013_Decode_And_Execute.v:332]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'out' [D:/Logic_Design_Lab/Lab_2/Advance/Lab2_111060013_Decode_And_Execute/Lab2_111060013_Decode_And_Execute.v:206]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'out' [D:/Logic_Design_Lab/Lab_2/Advance/Lab2_111060013_Decode_And_Execute/Lab2_111060013_Decode_And_Execute.v:217]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'out' [D:/Logic_Design_Lab/Lab_2/Advance/Lab2_111060013_Decode_And_Execute/Lab2_111060013_Decode_And_Execute.v:218]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'out' [D:/Logic_Design_Lab/Lab_2/Advance/Lab2_111060013_Decode_And_Execute/Lab2_111060013_Decode_And_Execute.v:219]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'a' [D:/Logic_Design_Lab/Lab_2/Advance/Lab2_111060013_Decode_And_Execute/Lab2_111060013_Decode_And_Execute.v:224]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'a' [D:/Logic_Design_Lab/Lab_2/Advance/Lab2_111060013_Decode_And_Execute/Lab2_111060013_Decode_And_Execute.v:227]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'a' [D:/Logic_Design_Lab/Lab_2/Advance/Lab2_111060013_Decode_And_Execute/Lab2_111060013_Decode_And_Execute.v:231]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'a' [D:/Logic_Design_Lab/Lab_2/Advance/Lab2_111060013_Decode_And_Execute/Lab2_111060013_Decode_And_Execute.v:232]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
