r004.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006158  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000011c  08006308  08006308  00007308  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006424  08006424  0000806c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006424  08006424  00007424  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800642c  0800642c  0000806c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800642c  0800642c  0000742c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006430  08006430  00007430  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08006434  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000806c  2**0
                  CONTENTS
 10 .bss          000048cc  2000006c  2000006c  0000806c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20004938  20004938  0000806c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000806c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00018b43  00000000  00000000  0000809c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003507  00000000  00000000  00020bdf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001658  00000000  00000000  000240e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000115a  00000000  00000000  00025740  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027830  00000000  00000000  0002689a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018387  00000000  00000000  0004e0ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ecc06  00000000  00000000  00066451  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00153057  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000066ac  00000000  00000000  0015309c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000055  00000000  00000000  00159748  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080062f0 	.word	0x080062f0

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000070 	.word	0x20000070
 80001ec:	080062f0 	.word	0x080062f0

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005bc:	b480      	push	{r7}
 80005be:	b085      	sub	sp, #20
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	60f8      	str	r0, [r7, #12]
 80005c4:	60b9      	str	r1, [r7, #8]
 80005c6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005c8:	68fb      	ldr	r3, [r7, #12]
 80005ca:	4a07      	ldr	r2, [pc, #28]	@ (80005e8 <vApplicationGetIdleTaskMemory+0x2c>)
 80005cc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005ce:	68bb      	ldr	r3, [r7, #8]
 80005d0:	4a06      	ldr	r2, [pc, #24]	@ (80005ec <vApplicationGetIdleTaskMemory+0x30>)
 80005d2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	2280      	movs	r2, #128	@ 0x80
 80005d8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005da:	bf00      	nop
 80005dc:	3714      	adds	r7, #20
 80005de:	46bd      	mov	sp, r7
 80005e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop
 80005e8:	20000088 	.word	0x20000088
 80005ec:	200000dc 	.word	0x200000dc

080005f0 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b082      	sub	sp, #8
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80005f8:	1d39      	adds	r1, r7, #4
 80005fa:	f04f 33ff 	mov.w	r3, #4294967295
 80005fe:	2201      	movs	r2, #1
 8000600:	4803      	ldr	r0, [pc, #12]	@ (8000610 <__io_putchar+0x20>)
 8000602:	f002 fcad 	bl	8002f60 <HAL_UART_Transmit>
  return ch;
 8000606:	687b      	ldr	r3, [r7, #4]
}
 8000608:	4618      	mov	r0, r3
 800060a:	3708      	adds	r7, #8
 800060c:	46bd      	mov	sp, r7
 800060e:	bd80      	pop	{r7, pc}
 8000610:	20000504 	.word	0x20000504

08000614 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000614:	b5b0      	push	{r4, r5, r7, lr}
 8000616:	b096      	sub	sp, #88	@ 0x58
 8000618:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800061a:	f000 fd7f 	bl	800111c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800061e:	f000 f84f 	bl	80006c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000622:	f000 f95d 	bl	80008e0 <MX_GPIO_Init>
  MX_ETH_Init();
 8000626:	f000 f8b5 	bl	8000794 <MX_ETH_Init>
  MX_USART3_UART_Init();
 800062a:	f000 f901 	bl	8000830 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 800062e:	f000 f929 	bl	8000884 <MX_USB_OTG_FS_PCD_Init>

  /* Create the thread(s) */
  /* definition and creation of defaultTask */

  /* definition and creation of task01 */
  osThreadDef(task01, Task01_init, osPriorityNormal, 0, 128);
 8000632:	4b1d      	ldr	r3, [pc, #116]	@ (80006a8 <main+0x94>)
 8000634:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8000638:	461d      	mov	r5, r3
 800063a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800063c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800063e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000642:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  task01Handle = osThreadCreate(osThread(task01), NULL);
 8000646:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800064a:	2100      	movs	r1, #0
 800064c:	4618      	mov	r0, r3
 800064e:	f003 fb8a 	bl	8003d66 <osThreadCreate>
 8000652:	4603      	mov	r3, r0
 8000654:	4a15      	ldr	r2, [pc, #84]	@ (80006ac <main+0x98>)
 8000656:	6013      	str	r3, [r2, #0]

  osThreadDef(task02, Task02_init, osPriorityNormal, 0, 128);
 8000658:	4b15      	ldr	r3, [pc, #84]	@ (80006b0 <main+0x9c>)
 800065a:	f107 0420 	add.w	r4, r7, #32
 800065e:	461d      	mov	r5, r3
 8000660:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000662:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000664:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000668:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  task02Handle = osThreadCreate(osThread(task02), NULL);
 800066c:	f107 0320 	add.w	r3, r7, #32
 8000670:	2100      	movs	r1, #0
 8000672:	4618      	mov	r0, r3
 8000674:	f003 fb77 	bl	8003d66 <osThreadCreate>
 8000678:	4603      	mov	r3, r0
 800067a:	4a0e      	ldr	r2, [pc, #56]	@ (80006b4 <main+0xa0>)
 800067c:	6013      	str	r3, [r2, #0]

  osThreadDef(task03, Task03_init, osPriorityNormal, 0, 128);
 800067e:	4b0e      	ldr	r3, [pc, #56]	@ (80006b8 <main+0xa4>)
 8000680:	1d3c      	adds	r4, r7, #4
 8000682:	461d      	mov	r5, r3
 8000684:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000686:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000688:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800068c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  task03Handle = osThreadCreate(osThread(task03), NULL);
 8000690:	1d3b      	adds	r3, r7, #4
 8000692:	2100      	movs	r1, #0
 8000694:	4618      	mov	r0, r3
 8000696:	f003 fb66 	bl	8003d66 <osThreadCreate>
 800069a:	4603      	mov	r3, r0
 800069c:	4a07      	ldr	r2, [pc, #28]	@ (80006bc <main+0xa8>)
 800069e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80006a0:	f003 fb4a 	bl	8003d38 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006a4:	bf00      	nop
 80006a6:	e7fd      	b.n	80006a4 <main+0x90>
 80006a8:	08006310 	.word	0x08006310
 80006ac:	20000a30 	.word	0x20000a30
 80006b0:	08006334 	.word	0x08006334
 80006b4:	20000a34 	.word	0x20000a34
 80006b8:	08006358 	.word	0x08006358
 80006bc:	20000a38 	.word	0x20000a38

080006c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b094      	sub	sp, #80	@ 0x50
 80006c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006c6:	f107 0320 	add.w	r3, r7, #32
 80006ca:	2230      	movs	r2, #48	@ 0x30
 80006cc:	2100      	movs	r1, #0
 80006ce:	4618      	mov	r0, r3
 80006d0:	f005 f88c 	bl	80057ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006d4:	f107 030c 	add.w	r3, r7, #12
 80006d8:	2200      	movs	r2, #0
 80006da:	601a      	str	r2, [r3, #0]
 80006dc:	605a      	str	r2, [r3, #4]
 80006de:	609a      	str	r2, [r3, #8]
 80006e0:	60da      	str	r2, [r3, #12]
 80006e2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006e4:	2300      	movs	r3, #0
 80006e6:	60bb      	str	r3, [r7, #8]
 80006e8:	4b28      	ldr	r3, [pc, #160]	@ (800078c <SystemClock_Config+0xcc>)
 80006ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006ec:	4a27      	ldr	r2, [pc, #156]	@ (800078c <SystemClock_Config+0xcc>)
 80006ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006f2:	6413      	str	r3, [r2, #64]	@ 0x40
 80006f4:	4b25      	ldr	r3, [pc, #148]	@ (800078c <SystemClock_Config+0xcc>)
 80006f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006fc:	60bb      	str	r3, [r7, #8]
 80006fe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000700:	2300      	movs	r3, #0
 8000702:	607b      	str	r3, [r7, #4]
 8000704:	4b22      	ldr	r3, [pc, #136]	@ (8000790 <SystemClock_Config+0xd0>)
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	4a21      	ldr	r2, [pc, #132]	@ (8000790 <SystemClock_Config+0xd0>)
 800070a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800070e:	6013      	str	r3, [r2, #0]
 8000710:	4b1f      	ldr	r3, [pc, #124]	@ (8000790 <SystemClock_Config+0xd0>)
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000718:	607b      	str	r3, [r7, #4]
 800071a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800071c:	2301      	movs	r3, #1
 800071e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000720:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000724:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000726:	2302      	movs	r3, #2
 8000728:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800072a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800072e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000730:	2304      	movs	r3, #4
 8000732:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000734:	23a8      	movs	r3, #168	@ 0xa8
 8000736:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000738:	2302      	movs	r3, #2
 800073a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800073c:	2307      	movs	r3, #7
 800073e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000740:	f107 0320 	add.w	r3, r7, #32
 8000744:	4618      	mov	r0, r3
 8000746:	f001 fc55 	bl	8001ff4 <HAL_RCC_OscConfig>
 800074a:	4603      	mov	r3, r0
 800074c:	2b00      	cmp	r3, #0
 800074e:	d001      	beq.n	8000754 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000750:	f000 f9d0 	bl	8000af4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000754:	230f      	movs	r3, #15
 8000756:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000758:	2302      	movs	r3, #2
 800075a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800075c:	2300      	movs	r3, #0
 800075e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000760:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000764:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000766:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800076a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800076c:	f107 030c 	add.w	r3, r7, #12
 8000770:	2105      	movs	r1, #5
 8000772:	4618      	mov	r0, r3
 8000774:	f001 feb6 	bl	80024e4 <HAL_RCC_ClockConfig>
 8000778:	4603      	mov	r3, r0
 800077a:	2b00      	cmp	r3, #0
 800077c:	d001      	beq.n	8000782 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800077e:	f000 f9b9 	bl	8000af4 <Error_Handler>
  }
}
 8000782:	bf00      	nop
 8000784:	3750      	adds	r7, #80	@ 0x50
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}
 800078a:	bf00      	nop
 800078c:	40023800 	.word	0x40023800
 8000790:	40007000 	.word	0x40007000

08000794 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000798:	4b1f      	ldr	r3, [pc, #124]	@ (8000818 <MX_ETH_Init+0x84>)
 800079a:	4a20      	ldr	r2, [pc, #128]	@ (800081c <MX_ETH_Init+0x88>)
 800079c:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800079e:	4b20      	ldr	r3, [pc, #128]	@ (8000820 <MX_ETH_Init+0x8c>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 80007a4:	4b1e      	ldr	r3, [pc, #120]	@ (8000820 <MX_ETH_Init+0x8c>)
 80007a6:	2280      	movs	r2, #128	@ 0x80
 80007a8:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 80007aa:	4b1d      	ldr	r3, [pc, #116]	@ (8000820 <MX_ETH_Init+0x8c>)
 80007ac:	22e1      	movs	r2, #225	@ 0xe1
 80007ae:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 80007b0:	4b1b      	ldr	r3, [pc, #108]	@ (8000820 <MX_ETH_Init+0x8c>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 80007b6:	4b1a      	ldr	r3, [pc, #104]	@ (8000820 <MX_ETH_Init+0x8c>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80007bc:	4b18      	ldr	r3, [pc, #96]	@ (8000820 <MX_ETH_Init+0x8c>)
 80007be:	2200      	movs	r2, #0
 80007c0:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80007c2:	4b15      	ldr	r3, [pc, #84]	@ (8000818 <MX_ETH_Init+0x84>)
 80007c4:	4a16      	ldr	r2, [pc, #88]	@ (8000820 <MX_ETH_Init+0x8c>)
 80007c6:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80007c8:	4b13      	ldr	r3, [pc, #76]	@ (8000818 <MX_ETH_Init+0x84>)
 80007ca:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80007ce:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80007d0:	4b11      	ldr	r3, [pc, #68]	@ (8000818 <MX_ETH_Init+0x84>)
 80007d2:	4a14      	ldr	r2, [pc, #80]	@ (8000824 <MX_ETH_Init+0x90>)
 80007d4:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80007d6:	4b10      	ldr	r3, [pc, #64]	@ (8000818 <MX_ETH_Init+0x84>)
 80007d8:	4a13      	ldr	r2, [pc, #76]	@ (8000828 <MX_ETH_Init+0x94>)
 80007da:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80007dc:	4b0e      	ldr	r3, [pc, #56]	@ (8000818 <MX_ETH_Init+0x84>)
 80007de:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 80007e2:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80007e4:	480c      	ldr	r0, [pc, #48]	@ (8000818 <MX_ETH_Init+0x84>)
 80007e6:	f000 fde1 	bl	80013ac <HAL_ETH_Init>
 80007ea:	4603      	mov	r3, r0
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d001      	beq.n	80007f4 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 80007f0:	f000 f980 	bl	8000af4 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80007f4:	2238      	movs	r2, #56	@ 0x38
 80007f6:	2100      	movs	r1, #0
 80007f8:	480c      	ldr	r0, [pc, #48]	@ (800082c <MX_ETH_Init+0x98>)
 80007fa:	f004 fff7 	bl	80057ec <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80007fe:	4b0b      	ldr	r3, [pc, #44]	@ (800082c <MX_ETH_Init+0x98>)
 8000800:	2221      	movs	r2, #33	@ 0x21
 8000802:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000804:	4b09      	ldr	r3, [pc, #36]	@ (800082c <MX_ETH_Init+0x98>)
 8000806:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 800080a:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800080c:	4b07      	ldr	r3, [pc, #28]	@ (800082c <MX_ETH_Init+0x98>)
 800080e:	2200      	movs	r2, #0
 8000810:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000812:	bf00      	nop
 8000814:	bd80      	pop	{r7, pc}
 8000816:	bf00      	nop
 8000818:	20000454 	.word	0x20000454
 800081c:	40028000 	.word	0x40028000
 8000820:	20000a40 	.word	0x20000a40
 8000824:	200003b4 	.word	0x200003b4
 8000828:	20000314 	.word	0x20000314
 800082c:	200002dc 	.word	0x200002dc

08000830 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000834:	4b11      	ldr	r3, [pc, #68]	@ (800087c <MX_USART3_UART_Init+0x4c>)
 8000836:	4a12      	ldr	r2, [pc, #72]	@ (8000880 <MX_USART3_UART_Init+0x50>)
 8000838:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800083a:	4b10      	ldr	r3, [pc, #64]	@ (800087c <MX_USART3_UART_Init+0x4c>)
 800083c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000840:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000842:	4b0e      	ldr	r3, [pc, #56]	@ (800087c <MX_USART3_UART_Init+0x4c>)
 8000844:	2200      	movs	r2, #0
 8000846:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000848:	4b0c      	ldr	r3, [pc, #48]	@ (800087c <MX_USART3_UART_Init+0x4c>)
 800084a:	2200      	movs	r2, #0
 800084c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800084e:	4b0b      	ldr	r3, [pc, #44]	@ (800087c <MX_USART3_UART_Init+0x4c>)
 8000850:	2200      	movs	r2, #0
 8000852:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000854:	4b09      	ldr	r3, [pc, #36]	@ (800087c <MX_USART3_UART_Init+0x4c>)
 8000856:	220c      	movs	r2, #12
 8000858:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800085a:	4b08      	ldr	r3, [pc, #32]	@ (800087c <MX_USART3_UART_Init+0x4c>)
 800085c:	2200      	movs	r2, #0
 800085e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000860:	4b06      	ldr	r3, [pc, #24]	@ (800087c <MX_USART3_UART_Init+0x4c>)
 8000862:	2200      	movs	r2, #0
 8000864:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000866:	4805      	ldr	r0, [pc, #20]	@ (800087c <MX_USART3_UART_Init+0x4c>)
 8000868:	f002 fb2a 	bl	8002ec0 <HAL_UART_Init>
 800086c:	4603      	mov	r3, r0
 800086e:	2b00      	cmp	r3, #0
 8000870:	d001      	beq.n	8000876 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000872:	f000 f93f 	bl	8000af4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000876:	bf00      	nop
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	20000504 	.word	0x20000504
 8000880:	40004800 	.word	0x40004800

08000884 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000888:	4b14      	ldr	r3, [pc, #80]	@ (80008dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 800088a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800088e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8000890:	4b12      	ldr	r3, [pc, #72]	@ (80008dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000892:	2204      	movs	r2, #4
 8000894:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000896:	4b11      	ldr	r3, [pc, #68]	@ (80008dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000898:	2202      	movs	r2, #2
 800089a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800089c:	4b0f      	ldr	r3, [pc, #60]	@ (80008dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 800089e:	2200      	movs	r2, #0
 80008a0:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80008a2:	4b0e      	ldr	r3, [pc, #56]	@ (80008dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008a4:	2202      	movs	r2, #2
 80008a6:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80008a8:	4b0c      	ldr	r3, [pc, #48]	@ (80008dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008aa:	2201      	movs	r2, #1
 80008ac:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80008ae:	4b0b      	ldr	r3, [pc, #44]	@ (80008dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80008b4:	4b09      	ldr	r3, [pc, #36]	@ (80008dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80008ba:	4b08      	ldr	r3, [pc, #32]	@ (80008dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008bc:	2201      	movs	r2, #1
 80008be:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80008c0:	4b06      	ldr	r3, [pc, #24]	@ (80008dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80008c6:	4805      	ldr	r0, [pc, #20]	@ (80008dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008c8:	f001 fa85 	bl	8001dd6 <HAL_PCD_Init>
 80008cc:	4603      	mov	r3, r0
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d001      	beq.n	80008d6 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80008d2:	f000 f90f 	bl	8000af4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80008d6:	bf00      	nop
 80008d8:	bd80      	pop	{r7, pc}
 80008da:	bf00      	nop
 80008dc:	2000054c 	.word	0x2000054c

080008e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b08c      	sub	sp, #48	@ 0x30
 80008e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008e6:	f107 031c 	add.w	r3, r7, #28
 80008ea:	2200      	movs	r2, #0
 80008ec:	601a      	str	r2, [r3, #0]
 80008ee:	605a      	str	r2, [r3, #4]
 80008f0:	609a      	str	r2, [r3, #8]
 80008f2:	60da      	str	r2, [r3, #12]
 80008f4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008f6:	2300      	movs	r3, #0
 80008f8:	61bb      	str	r3, [r7, #24]
 80008fa:	4b4c      	ldr	r3, [pc, #304]	@ (8000a2c <MX_GPIO_Init+0x14c>)
 80008fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008fe:	4a4b      	ldr	r2, [pc, #300]	@ (8000a2c <MX_GPIO_Init+0x14c>)
 8000900:	f043 0304 	orr.w	r3, r3, #4
 8000904:	6313      	str	r3, [r2, #48]	@ 0x30
 8000906:	4b49      	ldr	r3, [pc, #292]	@ (8000a2c <MX_GPIO_Init+0x14c>)
 8000908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800090a:	f003 0304 	and.w	r3, r3, #4
 800090e:	61bb      	str	r3, [r7, #24]
 8000910:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000912:	2300      	movs	r3, #0
 8000914:	617b      	str	r3, [r7, #20]
 8000916:	4b45      	ldr	r3, [pc, #276]	@ (8000a2c <MX_GPIO_Init+0x14c>)
 8000918:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800091a:	4a44      	ldr	r2, [pc, #272]	@ (8000a2c <MX_GPIO_Init+0x14c>)
 800091c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000920:	6313      	str	r3, [r2, #48]	@ 0x30
 8000922:	4b42      	ldr	r3, [pc, #264]	@ (8000a2c <MX_GPIO_Init+0x14c>)
 8000924:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000926:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800092a:	617b      	str	r3, [r7, #20]
 800092c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800092e:	2300      	movs	r3, #0
 8000930:	613b      	str	r3, [r7, #16]
 8000932:	4b3e      	ldr	r3, [pc, #248]	@ (8000a2c <MX_GPIO_Init+0x14c>)
 8000934:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000936:	4a3d      	ldr	r2, [pc, #244]	@ (8000a2c <MX_GPIO_Init+0x14c>)
 8000938:	f043 0301 	orr.w	r3, r3, #1
 800093c:	6313      	str	r3, [r2, #48]	@ 0x30
 800093e:	4b3b      	ldr	r3, [pc, #236]	@ (8000a2c <MX_GPIO_Init+0x14c>)
 8000940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000942:	f003 0301 	and.w	r3, r3, #1
 8000946:	613b      	str	r3, [r7, #16]
 8000948:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800094a:	2300      	movs	r3, #0
 800094c:	60fb      	str	r3, [r7, #12]
 800094e:	4b37      	ldr	r3, [pc, #220]	@ (8000a2c <MX_GPIO_Init+0x14c>)
 8000950:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000952:	4a36      	ldr	r2, [pc, #216]	@ (8000a2c <MX_GPIO_Init+0x14c>)
 8000954:	f043 0302 	orr.w	r3, r3, #2
 8000958:	6313      	str	r3, [r2, #48]	@ 0x30
 800095a:	4b34      	ldr	r3, [pc, #208]	@ (8000a2c <MX_GPIO_Init+0x14c>)
 800095c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800095e:	f003 0302 	and.w	r3, r3, #2
 8000962:	60fb      	str	r3, [r7, #12]
 8000964:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000966:	2300      	movs	r3, #0
 8000968:	60bb      	str	r3, [r7, #8]
 800096a:	4b30      	ldr	r3, [pc, #192]	@ (8000a2c <MX_GPIO_Init+0x14c>)
 800096c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800096e:	4a2f      	ldr	r2, [pc, #188]	@ (8000a2c <MX_GPIO_Init+0x14c>)
 8000970:	f043 0308 	orr.w	r3, r3, #8
 8000974:	6313      	str	r3, [r2, #48]	@ 0x30
 8000976:	4b2d      	ldr	r3, [pc, #180]	@ (8000a2c <MX_GPIO_Init+0x14c>)
 8000978:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800097a:	f003 0308 	and.w	r3, r3, #8
 800097e:	60bb      	str	r3, [r7, #8]
 8000980:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000982:	2300      	movs	r3, #0
 8000984:	607b      	str	r3, [r7, #4]
 8000986:	4b29      	ldr	r3, [pc, #164]	@ (8000a2c <MX_GPIO_Init+0x14c>)
 8000988:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800098a:	4a28      	ldr	r2, [pc, #160]	@ (8000a2c <MX_GPIO_Init+0x14c>)
 800098c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000990:	6313      	str	r3, [r2, #48]	@ 0x30
 8000992:	4b26      	ldr	r3, [pc, #152]	@ (8000a2c <MX_GPIO_Init+0x14c>)
 8000994:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000996:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800099a:	607b      	str	r3, [r7, #4]
 800099c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800099e:	2200      	movs	r2, #0
 80009a0:	f244 0181 	movw	r1, #16513	@ 0x4081
 80009a4:	4822      	ldr	r0, [pc, #136]	@ (8000a30 <MX_GPIO_Init+0x150>)
 80009a6:	f001 f9fd 	bl	8001da4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80009aa:	2200      	movs	r2, #0
 80009ac:	2140      	movs	r1, #64	@ 0x40
 80009ae:	4821      	ldr	r0, [pc, #132]	@ (8000a34 <MX_GPIO_Init+0x154>)
 80009b0:	f001 f9f8 	bl	8001da4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80009b4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80009b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80009ba:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80009be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c0:	2300      	movs	r3, #0
 80009c2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80009c4:	f107 031c 	add.w	r3, r7, #28
 80009c8:	4619      	mov	r1, r3
 80009ca:	481b      	ldr	r0, [pc, #108]	@ (8000a38 <MX_GPIO_Init+0x158>)
 80009cc:	f001 f83e 	bl	8001a4c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80009d0:	f244 0381 	movw	r3, #16513	@ 0x4081
 80009d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009d6:	2301      	movs	r3, #1
 80009d8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009da:	2300      	movs	r3, #0
 80009dc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009de:	2300      	movs	r3, #0
 80009e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009e2:	f107 031c 	add.w	r3, r7, #28
 80009e6:	4619      	mov	r1, r3
 80009e8:	4811      	ldr	r0, [pc, #68]	@ (8000a30 <MX_GPIO_Init+0x150>)
 80009ea:	f001 f82f 	bl	8001a4c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80009ee:	2340      	movs	r3, #64	@ 0x40
 80009f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009f2:	2301      	movs	r3, #1
 80009f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f6:	2300      	movs	r3, #0
 80009f8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009fa:	2300      	movs	r3, #0
 80009fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80009fe:	f107 031c 	add.w	r3, r7, #28
 8000a02:	4619      	mov	r1, r3
 8000a04:	480b      	ldr	r0, [pc, #44]	@ (8000a34 <MX_GPIO_Init+0x154>)
 8000a06:	f001 f821 	bl	8001a4c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000a0a:	2380      	movs	r3, #128	@ 0x80
 8000a0c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a12:	2300      	movs	r3, #0
 8000a14:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000a16:	f107 031c 	add.w	r3, r7, #28
 8000a1a:	4619      	mov	r1, r3
 8000a1c:	4805      	ldr	r0, [pc, #20]	@ (8000a34 <MX_GPIO_Init+0x154>)
 8000a1e:	f001 f815 	bl	8001a4c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000a22:	bf00      	nop
 8000a24:	3730      	adds	r7, #48	@ 0x30
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bd80      	pop	{r7, pc}
 8000a2a:	bf00      	nop
 8000a2c:	40023800 	.word	0x40023800
 8000a30:	40020400 	.word	0x40020400
 8000a34:	40021800 	.word	0x40021800
 8000a38:	40020800 	.word	0x40020800

08000a3c <Task01_init>:

/* USER CODE END 4 */


void Task01_init(void const * argument)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b082      	sub	sp, #8
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
  
  for(;;)
  {
    //uint8_t test =0;
   // printf("Task01,indx:%d\r\n", test);
    printf("t1------%d\r\n", indx);
 8000a44:	4b05      	ldr	r3, [pc, #20]	@ (8000a5c <Task01_init+0x20>)
 8000a46:	781b      	ldrb	r3, [r3, #0]
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4805      	ldr	r0, [pc, #20]	@ (8000a60 <Task01_init+0x24>)
 8000a4c:	f004 fd86 	bl	800555c <iprintf>
    osDelay(1000); // 
 8000a50:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000a54:	f003 f9d3 	bl	8003dfe <osDelay>
    printf("t1------%d\r\n", indx);
 8000a58:	bf00      	nop
 8000a5a:	e7f3      	b.n	8000a44 <Task01_init+0x8>
 8000a5c:	20000a3c 	.word	0x20000a3c
 8000a60:	08006374 	.word	0x08006374

08000a64 <Task02_init>:
  
}

/* USER CODE END Header_Task02_init */
void Task02_init(void const * argument)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b084      	sub	sp, #16
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]
  while(1){
    printf("Task02,indx:%d\r\n", indx++);
 8000a6c:	4b10      	ldr	r3, [pc, #64]	@ (8000ab0 <Task02_init+0x4c>)
 8000a6e:	781b      	ldrb	r3, [r3, #0]
 8000a70:	1c5a      	adds	r2, r3, #1
 8000a72:	b2d1      	uxtb	r1, r2
 8000a74:	4a0e      	ldr	r2, [pc, #56]	@ (8000ab0 <Task02_init+0x4c>)
 8000a76:	7011      	strb	r1, [r2, #0]
 8000a78:	4619      	mov	r1, r3
 8000a7a:	480e      	ldr	r0, [pc, #56]	@ (8000ab4 <Task02_init+0x50>)
 8000a7c:	f004 fd6e 	bl	800555c <iprintf>
    // }
    // if(indx == 7){ // 7초 후에 Task 01을 다시 시작
    //   print_uart("Task 02 resumed Task 01\r\n");
    //   osThreadResume(task01Handle);
    // }
   if (indx  == 7){
 8000a80:	4b0b      	ldr	r3, [pc, #44]	@ (8000ab0 <Task02_init+0x4c>)
 8000a82:	781b      	ldrb	r3, [r3, #0]
 8000a84:	2b07      	cmp	r3, #7
 8000a86:	d10d      	bne.n	8000aa4 <Task02_init+0x40>
      printf("Task 02 will delay for 5 seconds using vTaskDelayUntil\r\n");
 8000a88:	480b      	ldr	r0, [pc, #44]	@ (8000ab8 <Task02_init+0x54>)
 8000a8a:	f004 fdcf 	bl	800562c <puts>
      uint32_t previousTime = osKernelSysTick(); 
 8000a8e:	f003 f95a 	bl	8003d46 <osKernelSysTick>
 8000a92:	4603      	mov	r3, r0
 8000a94:	60fb      	str	r3, [r7, #12]
      osDelayUntil(&previousTime, 5000); 
 8000a96:	f107 030c 	add.w	r3, r7, #12
 8000a9a:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	f003 f9c1 	bl	8003e26 <osDelayUntil>
   } 
    osDelay(1000);
 8000aa4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000aa8:	f003 f9a9 	bl	8003dfe <osDelay>
    printf("Task02,indx:%d\r\n", indx++);
 8000aac:	e7de      	b.n	8000a6c <Task02_init+0x8>
 8000aae:	bf00      	nop
 8000ab0:	20000a3c 	.word	0x20000a3c
 8000ab4:	08006384 	.word	0x08006384
 8000ab8:	08006398 	.word	0x08006398

08000abc <Task03_init>:
  }
    
}

void Task03_init(void const * argument)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b082      	sub	sp, #8
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
  for(;;){
    //print_uart("Task 03\r\n");
    osDelay(1000);
 8000ac4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000ac8:	f003 f999 	bl	8003dfe <osDelay>
 8000acc:	e7fa      	b.n	8000ac4 <Task03_init+0x8>
	...

08000ad0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b082      	sub	sp, #8
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	4a04      	ldr	r2, [pc, #16]	@ (8000af0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000ade:	4293      	cmp	r3, r2
 8000ae0:	d101      	bne.n	8000ae6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000ae2:	f000 fb3d 	bl	8001160 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000ae6:	bf00      	nop
 8000ae8:	3708      	adds	r7, #8
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	bf00      	nop
 8000af0:	40010000 	.word	0x40010000

08000af4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000af4:	b480      	push	{r7}
 8000af6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000af8:	b672      	cpsid	i
}
 8000afa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000afc:	bf00      	nop
 8000afe:	e7fd      	b.n	8000afc <Error_Handler+0x8>

08000b00 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b082      	sub	sp, #8
 8000b04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b06:	2300      	movs	r3, #0
 8000b08:	607b      	str	r3, [r7, #4]
 8000b0a:	4b12      	ldr	r3, [pc, #72]	@ (8000b54 <HAL_MspInit+0x54>)
 8000b0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b0e:	4a11      	ldr	r2, [pc, #68]	@ (8000b54 <HAL_MspInit+0x54>)
 8000b10:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b14:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b16:	4b0f      	ldr	r3, [pc, #60]	@ (8000b54 <HAL_MspInit+0x54>)
 8000b18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b1a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b1e:	607b      	str	r3, [r7, #4]
 8000b20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b22:	2300      	movs	r3, #0
 8000b24:	603b      	str	r3, [r7, #0]
 8000b26:	4b0b      	ldr	r3, [pc, #44]	@ (8000b54 <HAL_MspInit+0x54>)
 8000b28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b2a:	4a0a      	ldr	r2, [pc, #40]	@ (8000b54 <HAL_MspInit+0x54>)
 8000b2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b30:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b32:	4b08      	ldr	r3, [pc, #32]	@ (8000b54 <HAL_MspInit+0x54>)
 8000b34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b3a:	603b      	str	r3, [r7, #0]
 8000b3c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000b3e:	2200      	movs	r2, #0
 8000b40:	210f      	movs	r1, #15
 8000b42:	f06f 0001 	mvn.w	r0, #1
 8000b46:	f000 fc07 	bl	8001358 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b4a:	bf00      	nop
 8000b4c:	3708      	adds	r7, #8
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	40023800 	.word	0x40023800

08000b58 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b08e      	sub	sp, #56	@ 0x38
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b60:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b64:	2200      	movs	r2, #0
 8000b66:	601a      	str	r2, [r3, #0]
 8000b68:	605a      	str	r2, [r3, #4]
 8000b6a:	609a      	str	r2, [r3, #8]
 8000b6c:	60da      	str	r2, [r3, #12]
 8000b6e:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	4a55      	ldr	r2, [pc, #340]	@ (8000ccc <HAL_ETH_MspInit+0x174>)
 8000b76:	4293      	cmp	r3, r2
 8000b78:	f040 80a4 	bne.w	8000cc4 <HAL_ETH_MspInit+0x16c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	623b      	str	r3, [r7, #32]
 8000b80:	4b53      	ldr	r3, [pc, #332]	@ (8000cd0 <HAL_ETH_MspInit+0x178>)
 8000b82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b84:	4a52      	ldr	r2, [pc, #328]	@ (8000cd0 <HAL_ETH_MspInit+0x178>)
 8000b86:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000b8a:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b8c:	4b50      	ldr	r3, [pc, #320]	@ (8000cd0 <HAL_ETH_MspInit+0x178>)
 8000b8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000b94:	623b      	str	r3, [r7, #32]
 8000b96:	6a3b      	ldr	r3, [r7, #32]
 8000b98:	2300      	movs	r3, #0
 8000b9a:	61fb      	str	r3, [r7, #28]
 8000b9c:	4b4c      	ldr	r3, [pc, #304]	@ (8000cd0 <HAL_ETH_MspInit+0x178>)
 8000b9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ba0:	4a4b      	ldr	r2, [pc, #300]	@ (8000cd0 <HAL_ETH_MspInit+0x178>)
 8000ba2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000ba6:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ba8:	4b49      	ldr	r3, [pc, #292]	@ (8000cd0 <HAL_ETH_MspInit+0x178>)
 8000baa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bac:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000bb0:	61fb      	str	r3, [r7, #28]
 8000bb2:	69fb      	ldr	r3, [r7, #28]
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	61bb      	str	r3, [r7, #24]
 8000bb8:	4b45      	ldr	r3, [pc, #276]	@ (8000cd0 <HAL_ETH_MspInit+0x178>)
 8000bba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bbc:	4a44      	ldr	r2, [pc, #272]	@ (8000cd0 <HAL_ETH_MspInit+0x178>)
 8000bbe:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8000bc2:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bc4:	4b42      	ldr	r3, [pc, #264]	@ (8000cd0 <HAL_ETH_MspInit+0x178>)
 8000bc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bc8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8000bcc:	61bb      	str	r3, [r7, #24]
 8000bce:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	617b      	str	r3, [r7, #20]
 8000bd4:	4b3e      	ldr	r3, [pc, #248]	@ (8000cd0 <HAL_ETH_MspInit+0x178>)
 8000bd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bd8:	4a3d      	ldr	r2, [pc, #244]	@ (8000cd0 <HAL_ETH_MspInit+0x178>)
 8000bda:	f043 0304 	orr.w	r3, r3, #4
 8000bde:	6313      	str	r3, [r2, #48]	@ 0x30
 8000be0:	4b3b      	ldr	r3, [pc, #236]	@ (8000cd0 <HAL_ETH_MspInit+0x178>)
 8000be2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000be4:	f003 0304 	and.w	r3, r3, #4
 8000be8:	617b      	str	r3, [r7, #20]
 8000bea:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bec:	2300      	movs	r3, #0
 8000bee:	613b      	str	r3, [r7, #16]
 8000bf0:	4b37      	ldr	r3, [pc, #220]	@ (8000cd0 <HAL_ETH_MspInit+0x178>)
 8000bf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bf4:	4a36      	ldr	r2, [pc, #216]	@ (8000cd0 <HAL_ETH_MspInit+0x178>)
 8000bf6:	f043 0301 	orr.w	r3, r3, #1
 8000bfa:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bfc:	4b34      	ldr	r3, [pc, #208]	@ (8000cd0 <HAL_ETH_MspInit+0x178>)
 8000bfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c00:	f003 0301 	and.w	r3, r3, #1
 8000c04:	613b      	str	r3, [r7, #16]
 8000c06:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c08:	2300      	movs	r3, #0
 8000c0a:	60fb      	str	r3, [r7, #12]
 8000c0c:	4b30      	ldr	r3, [pc, #192]	@ (8000cd0 <HAL_ETH_MspInit+0x178>)
 8000c0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c10:	4a2f      	ldr	r2, [pc, #188]	@ (8000cd0 <HAL_ETH_MspInit+0x178>)
 8000c12:	f043 0302 	orr.w	r3, r3, #2
 8000c16:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c18:	4b2d      	ldr	r3, [pc, #180]	@ (8000cd0 <HAL_ETH_MspInit+0x178>)
 8000c1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c1c:	f003 0302 	and.w	r3, r3, #2
 8000c20:	60fb      	str	r3, [r7, #12]
 8000c22:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000c24:	2300      	movs	r3, #0
 8000c26:	60bb      	str	r3, [r7, #8]
 8000c28:	4b29      	ldr	r3, [pc, #164]	@ (8000cd0 <HAL_ETH_MspInit+0x178>)
 8000c2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c2c:	4a28      	ldr	r2, [pc, #160]	@ (8000cd0 <HAL_ETH_MspInit+0x178>)
 8000c2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000c32:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c34:	4b26      	ldr	r3, [pc, #152]	@ (8000cd0 <HAL_ETH_MspInit+0x178>)
 8000c36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000c3c:	60bb      	str	r3, [r7, #8]
 8000c3e:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000c40:	2332      	movs	r3, #50	@ 0x32
 8000c42:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c44:	2302      	movs	r3, #2
 8000c46:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c4c:	2303      	movs	r3, #3
 8000c4e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000c50:	230b      	movs	r3, #11
 8000c52:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c54:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c58:	4619      	mov	r1, r3
 8000c5a:	481e      	ldr	r0, [pc, #120]	@ (8000cd4 <HAL_ETH_MspInit+0x17c>)
 8000c5c:	f000 fef6 	bl	8001a4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000c60:	2386      	movs	r3, #134	@ 0x86
 8000c62:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c64:	2302      	movs	r3, #2
 8000c66:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c6c:	2303      	movs	r3, #3
 8000c6e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000c70:	230b      	movs	r3, #11
 8000c72:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c74:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c78:	4619      	mov	r1, r3
 8000c7a:	4817      	ldr	r0, [pc, #92]	@ (8000cd8 <HAL_ETH_MspInit+0x180>)
 8000c7c:	f000 fee6 	bl	8001a4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000c80:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c84:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c86:	2302      	movs	r3, #2
 8000c88:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c8e:	2303      	movs	r3, #3
 8000c90:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000c92:	230b      	movs	r3, #11
 8000c94:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000c96:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c9a:	4619      	mov	r1, r3
 8000c9c:	480f      	ldr	r0, [pc, #60]	@ (8000cdc <HAL_ETH_MspInit+0x184>)
 8000c9e:	f000 fed5 	bl	8001a4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000ca2:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000ca6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ca8:	2302      	movs	r3, #2
 8000caa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cac:	2300      	movs	r3, #0
 8000cae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cb0:	2303      	movs	r3, #3
 8000cb2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000cb4:	230b      	movs	r3, #11
 8000cb6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000cb8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cbc:	4619      	mov	r1, r3
 8000cbe:	4808      	ldr	r0, [pc, #32]	@ (8000ce0 <HAL_ETH_MspInit+0x188>)
 8000cc0:	f000 fec4 	bl	8001a4c <HAL_GPIO_Init>

  /* USER CODE END ETH_MspInit 1 */

  }

}
 8000cc4:	bf00      	nop
 8000cc6:	3738      	adds	r7, #56	@ 0x38
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bd80      	pop	{r7, pc}
 8000ccc:	40028000 	.word	0x40028000
 8000cd0:	40023800 	.word	0x40023800
 8000cd4:	40020800 	.word	0x40020800
 8000cd8:	40020000 	.word	0x40020000
 8000cdc:	40020400 	.word	0x40020400
 8000ce0:	40021800 	.word	0x40021800

08000ce4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b08a      	sub	sp, #40	@ 0x28
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cec:	f107 0314 	add.w	r3, r7, #20
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	601a      	str	r2, [r3, #0]
 8000cf4:	605a      	str	r2, [r3, #4]
 8000cf6:	609a      	str	r2, [r3, #8]
 8000cf8:	60da      	str	r2, [r3, #12]
 8000cfa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	4a19      	ldr	r2, [pc, #100]	@ (8000d68 <HAL_UART_MspInit+0x84>)
 8000d02:	4293      	cmp	r3, r2
 8000d04:	d12c      	bne.n	8000d60 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000d06:	2300      	movs	r3, #0
 8000d08:	613b      	str	r3, [r7, #16]
 8000d0a:	4b18      	ldr	r3, [pc, #96]	@ (8000d6c <HAL_UART_MspInit+0x88>)
 8000d0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d0e:	4a17      	ldr	r2, [pc, #92]	@ (8000d6c <HAL_UART_MspInit+0x88>)
 8000d10:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000d14:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d16:	4b15      	ldr	r3, [pc, #84]	@ (8000d6c <HAL_UART_MspInit+0x88>)
 8000d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d1a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000d1e:	613b      	str	r3, [r7, #16]
 8000d20:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d22:	2300      	movs	r3, #0
 8000d24:	60fb      	str	r3, [r7, #12]
 8000d26:	4b11      	ldr	r3, [pc, #68]	@ (8000d6c <HAL_UART_MspInit+0x88>)
 8000d28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d2a:	4a10      	ldr	r2, [pc, #64]	@ (8000d6c <HAL_UART_MspInit+0x88>)
 8000d2c:	f043 0308 	orr.w	r3, r3, #8
 8000d30:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d32:	4b0e      	ldr	r3, [pc, #56]	@ (8000d6c <HAL_UART_MspInit+0x88>)
 8000d34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d36:	f003 0308 	and.w	r3, r3, #8
 8000d3a:	60fb      	str	r3, [r7, #12]
 8000d3c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000d3e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000d42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d44:	2302      	movs	r3, #2
 8000d46:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d4c:	2303      	movs	r3, #3
 8000d4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000d50:	2307      	movs	r3, #7
 8000d52:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d54:	f107 0314 	add.w	r3, r7, #20
 8000d58:	4619      	mov	r1, r3
 8000d5a:	4805      	ldr	r0, [pc, #20]	@ (8000d70 <HAL_UART_MspInit+0x8c>)
 8000d5c:	f000 fe76 	bl	8001a4c <HAL_GPIO_Init>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 8000d60:	bf00      	nop
 8000d62:	3728      	adds	r7, #40	@ 0x28
 8000d64:	46bd      	mov	sp, r7
 8000d66:	bd80      	pop	{r7, pc}
 8000d68:	40004800 	.word	0x40004800
 8000d6c:	40023800 	.word	0x40023800
 8000d70:	40020c00 	.word	0x40020c00

08000d74 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b08a      	sub	sp, #40	@ 0x28
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d7c:	f107 0314 	add.w	r3, r7, #20
 8000d80:	2200      	movs	r2, #0
 8000d82:	601a      	str	r2, [r3, #0]
 8000d84:	605a      	str	r2, [r3, #4]
 8000d86:	609a      	str	r2, [r3, #8]
 8000d88:	60da      	str	r2, [r3, #12]
 8000d8a:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000d94:	d13f      	bne.n	8000e16 <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d96:	2300      	movs	r3, #0
 8000d98:	613b      	str	r3, [r7, #16]
 8000d9a:	4b21      	ldr	r3, [pc, #132]	@ (8000e20 <HAL_PCD_MspInit+0xac>)
 8000d9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d9e:	4a20      	ldr	r2, [pc, #128]	@ (8000e20 <HAL_PCD_MspInit+0xac>)
 8000da0:	f043 0301 	orr.w	r3, r3, #1
 8000da4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000da6:	4b1e      	ldr	r3, [pc, #120]	@ (8000e20 <HAL_PCD_MspInit+0xac>)
 8000da8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000daa:	f003 0301 	and.w	r3, r3, #1
 8000dae:	613b      	str	r3, [r7, #16]
 8000db0:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000db2:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8000db6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000db8:	2302      	movs	r3, #2
 8000dba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dc0:	2303      	movs	r3, #3
 8000dc2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000dc4:	230a      	movs	r3, #10
 8000dc6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dc8:	f107 0314 	add.w	r3, r7, #20
 8000dcc:	4619      	mov	r1, r3
 8000dce:	4815      	ldr	r0, [pc, #84]	@ (8000e24 <HAL_PCD_MspInit+0xb0>)
 8000dd0:	f000 fe3c 	bl	8001a4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000dd4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000dd8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dde:	2300      	movs	r3, #0
 8000de0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000de2:	f107 0314 	add.w	r3, r7, #20
 8000de6:	4619      	mov	r1, r3
 8000de8:	480e      	ldr	r0, [pc, #56]	@ (8000e24 <HAL_PCD_MspInit+0xb0>)
 8000dea:	f000 fe2f 	bl	8001a4c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000dee:	4b0c      	ldr	r3, [pc, #48]	@ (8000e20 <HAL_PCD_MspInit+0xac>)
 8000df0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000df2:	4a0b      	ldr	r2, [pc, #44]	@ (8000e20 <HAL_PCD_MspInit+0xac>)
 8000df4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000df8:	6353      	str	r3, [r2, #52]	@ 0x34
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	60fb      	str	r3, [r7, #12]
 8000dfe:	4b08      	ldr	r3, [pc, #32]	@ (8000e20 <HAL_PCD_MspInit+0xac>)
 8000e00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e02:	4a07      	ldr	r2, [pc, #28]	@ (8000e20 <HAL_PCD_MspInit+0xac>)
 8000e04:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e08:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e0a:	4b05      	ldr	r3, [pc, #20]	@ (8000e20 <HAL_PCD_MspInit+0xac>)
 8000e0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e12:	60fb      	str	r3, [r7, #12]
 8000e14:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8000e16:	bf00      	nop
 8000e18:	3728      	adds	r7, #40	@ 0x28
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bd80      	pop	{r7, pc}
 8000e1e:	bf00      	nop
 8000e20:	40023800 	.word	0x40023800
 8000e24:	40020000 	.word	0x40020000

08000e28 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b08c      	sub	sp, #48	@ 0x30
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000e30:	2300      	movs	r3, #0
 8000e32:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000e34:	2300      	movs	r3, #0
 8000e36:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000e38:	2300      	movs	r3, #0
 8000e3a:	60bb      	str	r3, [r7, #8]
 8000e3c:	4b2f      	ldr	r3, [pc, #188]	@ (8000efc <HAL_InitTick+0xd4>)
 8000e3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e40:	4a2e      	ldr	r2, [pc, #184]	@ (8000efc <HAL_InitTick+0xd4>)
 8000e42:	f043 0301 	orr.w	r3, r3, #1
 8000e46:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e48:	4b2c      	ldr	r3, [pc, #176]	@ (8000efc <HAL_InitTick+0xd4>)
 8000e4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e4c:	f003 0301 	and.w	r3, r3, #1
 8000e50:	60bb      	str	r3, [r7, #8]
 8000e52:	68bb      	ldr	r3, [r7, #8]

/* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000e54:	f107 020c 	add.w	r2, r7, #12
 8000e58:	f107 0310 	add.w	r3, r7, #16
 8000e5c:	4611      	mov	r1, r2
 8000e5e:	4618      	mov	r0, r3
 8000e60:	f001 fd60 	bl	8002924 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8000e64:	f001 fd4a 	bl	80028fc <HAL_RCC_GetPCLK2Freq>
 8000e68:	4603      	mov	r3, r0
 8000e6a:	005b      	lsls	r3, r3, #1
 8000e6c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000e6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e70:	4a23      	ldr	r2, [pc, #140]	@ (8000f00 <HAL_InitTick+0xd8>)
 8000e72:	fba2 2303 	umull	r2, r3, r2, r3
 8000e76:	0c9b      	lsrs	r3, r3, #18
 8000e78:	3b01      	subs	r3, #1
 8000e7a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000e7c:	4b21      	ldr	r3, [pc, #132]	@ (8000f04 <HAL_InitTick+0xdc>)
 8000e7e:	4a22      	ldr	r2, [pc, #136]	@ (8000f08 <HAL_InitTick+0xe0>)
 8000e80:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000e82:	4b20      	ldr	r3, [pc, #128]	@ (8000f04 <HAL_InitTick+0xdc>)
 8000e84:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000e88:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000e8a:	4a1e      	ldr	r2, [pc, #120]	@ (8000f04 <HAL_InitTick+0xdc>)
 8000e8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e8e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000e90:	4b1c      	ldr	r3, [pc, #112]	@ (8000f04 <HAL_InitTick+0xdc>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e96:	4b1b      	ldr	r3, [pc, #108]	@ (8000f04 <HAL_InitTick+0xdc>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e9c:	4b19      	ldr	r3, [pc, #100]	@ (8000f04 <HAL_InitTick+0xdc>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000ea2:	4818      	ldr	r0, [pc, #96]	@ (8000f04 <HAL_InitTick+0xdc>)
 8000ea4:	f001 fd70 	bl	8002988 <HAL_TIM_Base_Init>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000eae:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d11b      	bne.n	8000eee <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000eb6:	4813      	ldr	r0, [pc, #76]	@ (8000f04 <HAL_InitTick+0xdc>)
 8000eb8:	f001 fdc0 	bl	8002a3c <HAL_TIM_Base_Start_IT>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000ec2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d111      	bne.n	8000eee <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000eca:	2019      	movs	r0, #25
 8000ecc:	f000 fa60 	bl	8001390 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	2b0f      	cmp	r3, #15
 8000ed4:	d808      	bhi.n	8000ee8 <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	6879      	ldr	r1, [r7, #4]
 8000eda:	2019      	movs	r0, #25
 8000edc:	f000 fa3c 	bl	8001358 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000ee0:	4a0a      	ldr	r2, [pc, #40]	@ (8000f0c <HAL_InitTick+0xe4>)
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	6013      	str	r3, [r2, #0]
 8000ee6:	e002      	b.n	8000eee <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 8000ee8:	2301      	movs	r3, #1
 8000eea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000eee:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	3730      	adds	r7, #48	@ 0x30
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	bf00      	nop
 8000efc:	40023800 	.word	0x40023800
 8000f00:	431bde83 	.word	0x431bde83
 8000f04:	20000a48 	.word	0x20000a48
 8000f08:	40010000 	.word	0x40010000
 8000f0c:	20000004 	.word	0x20000004

08000f10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f10:	b480      	push	{r7}
 8000f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f14:	bf00      	nop
 8000f16:	e7fd      	b.n	8000f14 <NMI_Handler+0x4>

08000f18 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f1c:	bf00      	nop
 8000f1e:	e7fd      	b.n	8000f1c <HardFault_Handler+0x4>

08000f20 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f20:	b480      	push	{r7}
 8000f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f24:	bf00      	nop
 8000f26:	e7fd      	b.n	8000f24 <MemManage_Handler+0x4>

08000f28 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f2c:	bf00      	nop
 8000f2e:	e7fd      	b.n	8000f2c <BusFault_Handler+0x4>

08000f30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f30:	b480      	push	{r7}
 8000f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f34:	bf00      	nop
 8000f36:	e7fd      	b.n	8000f34 <UsageFault_Handler+0x4>

08000f38 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f3c:	bf00      	nop
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f44:	4770      	bx	lr
	...

08000f48 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000f4c:	4802      	ldr	r0, [pc, #8]	@ (8000f58 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000f4e:	f001 fde5 	bl	8002b1c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000f52:	bf00      	nop
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	bf00      	nop
 8000f58:	20000a48 	.word	0x20000a48

08000f5c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b086      	sub	sp, #24
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	60f8      	str	r0, [r7, #12]
 8000f64:	60b9      	str	r1, [r7, #8]
 8000f66:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f68:	2300      	movs	r3, #0
 8000f6a:	617b      	str	r3, [r7, #20]
 8000f6c:	e00a      	b.n	8000f84 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000f6e:	f3af 8000 	nop.w
 8000f72:	4601      	mov	r1, r0
 8000f74:	68bb      	ldr	r3, [r7, #8]
 8000f76:	1c5a      	adds	r2, r3, #1
 8000f78:	60ba      	str	r2, [r7, #8]
 8000f7a:	b2ca      	uxtb	r2, r1
 8000f7c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f7e:	697b      	ldr	r3, [r7, #20]
 8000f80:	3301      	adds	r3, #1
 8000f82:	617b      	str	r3, [r7, #20]
 8000f84:	697a      	ldr	r2, [r7, #20]
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	429a      	cmp	r2, r3
 8000f8a:	dbf0      	blt.n	8000f6e <_read+0x12>
  }

  return len;
 8000f8c:	687b      	ldr	r3, [r7, #4]
}
 8000f8e:	4618      	mov	r0, r3
 8000f90:	3718      	adds	r7, #24
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}

08000f96 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000f96:	b580      	push	{r7, lr}
 8000f98:	b086      	sub	sp, #24
 8000f9a:	af00      	add	r7, sp, #0
 8000f9c:	60f8      	str	r0, [r7, #12]
 8000f9e:	60b9      	str	r1, [r7, #8]
 8000fa0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	617b      	str	r3, [r7, #20]
 8000fa6:	e009      	b.n	8000fbc <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000fa8:	68bb      	ldr	r3, [r7, #8]
 8000faa:	1c5a      	adds	r2, r3, #1
 8000fac:	60ba      	str	r2, [r7, #8]
 8000fae:	781b      	ldrb	r3, [r3, #0]
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f7ff fb1d 	bl	80005f0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fb6:	697b      	ldr	r3, [r7, #20]
 8000fb8:	3301      	adds	r3, #1
 8000fba:	617b      	str	r3, [r7, #20]
 8000fbc:	697a      	ldr	r2, [r7, #20]
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	429a      	cmp	r2, r3
 8000fc2:	dbf1      	blt.n	8000fa8 <_write+0x12>
  }
  return len;
 8000fc4:	687b      	ldr	r3, [r7, #4]
}
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	3718      	adds	r7, #24
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}

08000fce <_close>:

int _close(int file)
{
 8000fce:	b480      	push	{r7}
 8000fd0:	b083      	sub	sp, #12
 8000fd2:	af00      	add	r7, sp, #0
 8000fd4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000fd6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000fda:	4618      	mov	r0, r3
 8000fdc:	370c      	adds	r7, #12
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe4:	4770      	bx	lr

08000fe6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000fe6:	b480      	push	{r7}
 8000fe8:	b083      	sub	sp, #12
 8000fea:	af00      	add	r7, sp, #0
 8000fec:	6078      	str	r0, [r7, #4]
 8000fee:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000ff0:	683b      	ldr	r3, [r7, #0]
 8000ff2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ff6:	605a      	str	r2, [r3, #4]
  return 0;
 8000ff8:	2300      	movs	r3, #0
}
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	370c      	adds	r7, #12
 8000ffe:	46bd      	mov	sp, r7
 8001000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001004:	4770      	bx	lr

08001006 <_isatty>:

int _isatty(int file)
{
 8001006:	b480      	push	{r7}
 8001008:	b083      	sub	sp, #12
 800100a:	af00      	add	r7, sp, #0
 800100c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800100e:	2301      	movs	r3, #1
}
 8001010:	4618      	mov	r0, r3
 8001012:	370c      	adds	r7, #12
 8001014:	46bd      	mov	sp, r7
 8001016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101a:	4770      	bx	lr

0800101c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800101c:	b480      	push	{r7}
 800101e:	b085      	sub	sp, #20
 8001020:	af00      	add	r7, sp, #0
 8001022:	60f8      	str	r0, [r7, #12]
 8001024:	60b9      	str	r1, [r7, #8]
 8001026:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001028:	2300      	movs	r3, #0
}
 800102a:	4618      	mov	r0, r3
 800102c:	3714      	adds	r7, #20
 800102e:	46bd      	mov	sp, r7
 8001030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001034:	4770      	bx	lr
	...

08001038 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b086      	sub	sp, #24
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001040:	4a14      	ldr	r2, [pc, #80]	@ (8001094 <_sbrk+0x5c>)
 8001042:	4b15      	ldr	r3, [pc, #84]	@ (8001098 <_sbrk+0x60>)
 8001044:	1ad3      	subs	r3, r2, r3
 8001046:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001048:	697b      	ldr	r3, [r7, #20]
 800104a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800104c:	4b13      	ldr	r3, [pc, #76]	@ (800109c <_sbrk+0x64>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d102      	bne.n	800105a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001054:	4b11      	ldr	r3, [pc, #68]	@ (800109c <_sbrk+0x64>)
 8001056:	4a12      	ldr	r2, [pc, #72]	@ (80010a0 <_sbrk+0x68>)
 8001058:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800105a:	4b10      	ldr	r3, [pc, #64]	@ (800109c <_sbrk+0x64>)
 800105c:	681a      	ldr	r2, [r3, #0]
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	4413      	add	r3, r2
 8001062:	693a      	ldr	r2, [r7, #16]
 8001064:	429a      	cmp	r2, r3
 8001066:	d207      	bcs.n	8001078 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001068:	f004 fc0e 	bl	8005888 <__errno>
 800106c:	4603      	mov	r3, r0
 800106e:	220c      	movs	r2, #12
 8001070:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001072:	f04f 33ff 	mov.w	r3, #4294967295
 8001076:	e009      	b.n	800108c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001078:	4b08      	ldr	r3, [pc, #32]	@ (800109c <_sbrk+0x64>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800107e:	4b07      	ldr	r3, [pc, #28]	@ (800109c <_sbrk+0x64>)
 8001080:	681a      	ldr	r2, [r3, #0]
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	4413      	add	r3, r2
 8001086:	4a05      	ldr	r2, [pc, #20]	@ (800109c <_sbrk+0x64>)
 8001088:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800108a:	68fb      	ldr	r3, [r7, #12]
}
 800108c:	4618      	mov	r0, r3
 800108e:	3718      	adds	r7, #24
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}
 8001094:	20030000 	.word	0x20030000
 8001098:	00000400 	.word	0x00000400
 800109c:	20000a90 	.word	0x20000a90
 80010a0:	20004938 	.word	0x20004938

080010a4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80010a8:	4b06      	ldr	r3, [pc, #24]	@ (80010c4 <SystemInit+0x20>)
 80010aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80010ae:	4a05      	ldr	r2, [pc, #20]	@ (80010c4 <SystemInit+0x20>)
 80010b0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80010b4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010b8:	bf00      	nop
 80010ba:	46bd      	mov	sp, r7
 80010bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c0:	4770      	bx	lr
 80010c2:	bf00      	nop
 80010c4:	e000ed00 	.word	0xe000ed00

080010c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80010c8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001100 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80010cc:	f7ff ffea 	bl	80010a4 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80010d0:	480c      	ldr	r0, [pc, #48]	@ (8001104 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80010d2:	490d      	ldr	r1, [pc, #52]	@ (8001108 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80010d4:	4a0d      	ldr	r2, [pc, #52]	@ (800110c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80010d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010d8:	e002      	b.n	80010e0 <LoopCopyDataInit>

080010da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010de:	3304      	adds	r3, #4

080010e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010e4:	d3f9      	bcc.n	80010da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010e6:	4a0a      	ldr	r2, [pc, #40]	@ (8001110 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80010e8:	4c0a      	ldr	r4, [pc, #40]	@ (8001114 <LoopFillZerobss+0x22>)
  movs r3, #0
 80010ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010ec:	e001      	b.n	80010f2 <LoopFillZerobss>

080010ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010f0:	3204      	adds	r2, #4

080010f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010f4:	d3fb      	bcc.n	80010ee <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80010f6:	f004 fbcd 	bl	8005894 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80010fa:	f7ff fa8b 	bl	8000614 <main>
  bx  lr    
 80010fe:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001100:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001104:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001108:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 800110c:	08006434 	.word	0x08006434
  ldr r2, =_sbss
 8001110:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001114:	20004938 	.word	0x20004938

08001118 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001118:	e7fe      	b.n	8001118 <ADC_IRQHandler>
	...

0800111c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001120:	4b0e      	ldr	r3, [pc, #56]	@ (800115c <HAL_Init+0x40>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	4a0d      	ldr	r2, [pc, #52]	@ (800115c <HAL_Init+0x40>)
 8001126:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800112a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800112c:	4b0b      	ldr	r3, [pc, #44]	@ (800115c <HAL_Init+0x40>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	4a0a      	ldr	r2, [pc, #40]	@ (800115c <HAL_Init+0x40>)
 8001132:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001136:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001138:	4b08      	ldr	r3, [pc, #32]	@ (800115c <HAL_Init+0x40>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	4a07      	ldr	r2, [pc, #28]	@ (800115c <HAL_Init+0x40>)
 800113e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001142:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001144:	2003      	movs	r0, #3
 8001146:	f000 f8fc 	bl	8001342 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800114a:	200f      	movs	r0, #15
 800114c:	f7ff fe6c 	bl	8000e28 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001150:	f7ff fcd6 	bl	8000b00 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001154:	2300      	movs	r3, #0
}
 8001156:	4618      	mov	r0, r3
 8001158:	bd80      	pop	{r7, pc}
 800115a:	bf00      	nop
 800115c:	40023c00 	.word	0x40023c00

08001160 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001160:	b480      	push	{r7}
 8001162:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001164:	4b06      	ldr	r3, [pc, #24]	@ (8001180 <HAL_IncTick+0x20>)
 8001166:	781b      	ldrb	r3, [r3, #0]
 8001168:	461a      	mov	r2, r3
 800116a:	4b06      	ldr	r3, [pc, #24]	@ (8001184 <HAL_IncTick+0x24>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	4413      	add	r3, r2
 8001170:	4a04      	ldr	r2, [pc, #16]	@ (8001184 <HAL_IncTick+0x24>)
 8001172:	6013      	str	r3, [r2, #0]
}
 8001174:	bf00      	nop
 8001176:	46bd      	mov	sp, r7
 8001178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117c:	4770      	bx	lr
 800117e:	bf00      	nop
 8001180:	20000008 	.word	0x20000008
 8001184:	20000a94 	.word	0x20000a94

08001188 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0
  return uwTick;
 800118c:	4b03      	ldr	r3, [pc, #12]	@ (800119c <HAL_GetTick+0x14>)
 800118e:	681b      	ldr	r3, [r3, #0]
}
 8001190:	4618      	mov	r0, r3
 8001192:	46bd      	mov	sp, r7
 8001194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001198:	4770      	bx	lr
 800119a:	bf00      	nop
 800119c:	20000a94 	.word	0x20000a94

080011a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b084      	sub	sp, #16
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80011a8:	f7ff ffee 	bl	8001188 <HAL_GetTick>
 80011ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011b8:	d005      	beq.n	80011c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80011ba:	4b0a      	ldr	r3, [pc, #40]	@ (80011e4 <HAL_Delay+0x44>)
 80011bc:	781b      	ldrb	r3, [r3, #0]
 80011be:	461a      	mov	r2, r3
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	4413      	add	r3, r2
 80011c4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80011c6:	bf00      	nop
 80011c8:	f7ff ffde 	bl	8001188 <HAL_GetTick>
 80011cc:	4602      	mov	r2, r0
 80011ce:	68bb      	ldr	r3, [r7, #8]
 80011d0:	1ad3      	subs	r3, r2, r3
 80011d2:	68fa      	ldr	r2, [r7, #12]
 80011d4:	429a      	cmp	r2, r3
 80011d6:	d8f7      	bhi.n	80011c8 <HAL_Delay+0x28>
  {
  }
}
 80011d8:	bf00      	nop
 80011da:	bf00      	nop
 80011dc:	3710      	adds	r7, #16
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	20000008 	.word	0x20000008

080011e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011e8:	b480      	push	{r7}
 80011ea:	b085      	sub	sp, #20
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	f003 0307 	and.w	r3, r3, #7
 80011f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011f8:	4b0c      	ldr	r3, [pc, #48]	@ (800122c <__NVIC_SetPriorityGrouping+0x44>)
 80011fa:	68db      	ldr	r3, [r3, #12]
 80011fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011fe:	68ba      	ldr	r2, [r7, #8]
 8001200:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001204:	4013      	ands	r3, r2
 8001206:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800120c:	68bb      	ldr	r3, [r7, #8]
 800120e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001210:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001214:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001218:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800121a:	4a04      	ldr	r2, [pc, #16]	@ (800122c <__NVIC_SetPriorityGrouping+0x44>)
 800121c:	68bb      	ldr	r3, [r7, #8]
 800121e:	60d3      	str	r3, [r2, #12]
}
 8001220:	bf00      	nop
 8001222:	3714      	adds	r7, #20
 8001224:	46bd      	mov	sp, r7
 8001226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122a:	4770      	bx	lr
 800122c:	e000ed00 	.word	0xe000ed00

08001230 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001230:	b480      	push	{r7}
 8001232:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001234:	4b04      	ldr	r3, [pc, #16]	@ (8001248 <__NVIC_GetPriorityGrouping+0x18>)
 8001236:	68db      	ldr	r3, [r3, #12]
 8001238:	0a1b      	lsrs	r3, r3, #8
 800123a:	f003 0307 	and.w	r3, r3, #7
}
 800123e:	4618      	mov	r0, r3
 8001240:	46bd      	mov	sp, r7
 8001242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001246:	4770      	bx	lr
 8001248:	e000ed00 	.word	0xe000ed00

0800124c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800124c:	b480      	push	{r7}
 800124e:	b083      	sub	sp, #12
 8001250:	af00      	add	r7, sp, #0
 8001252:	4603      	mov	r3, r0
 8001254:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001256:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800125a:	2b00      	cmp	r3, #0
 800125c:	db0b      	blt.n	8001276 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800125e:	79fb      	ldrb	r3, [r7, #7]
 8001260:	f003 021f 	and.w	r2, r3, #31
 8001264:	4907      	ldr	r1, [pc, #28]	@ (8001284 <__NVIC_EnableIRQ+0x38>)
 8001266:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800126a:	095b      	lsrs	r3, r3, #5
 800126c:	2001      	movs	r0, #1
 800126e:	fa00 f202 	lsl.w	r2, r0, r2
 8001272:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001276:	bf00      	nop
 8001278:	370c      	adds	r7, #12
 800127a:	46bd      	mov	sp, r7
 800127c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001280:	4770      	bx	lr
 8001282:	bf00      	nop
 8001284:	e000e100 	.word	0xe000e100

08001288 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001288:	b480      	push	{r7}
 800128a:	b083      	sub	sp, #12
 800128c:	af00      	add	r7, sp, #0
 800128e:	4603      	mov	r3, r0
 8001290:	6039      	str	r1, [r7, #0]
 8001292:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001294:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001298:	2b00      	cmp	r3, #0
 800129a:	db0a      	blt.n	80012b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	b2da      	uxtb	r2, r3
 80012a0:	490c      	ldr	r1, [pc, #48]	@ (80012d4 <__NVIC_SetPriority+0x4c>)
 80012a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012a6:	0112      	lsls	r2, r2, #4
 80012a8:	b2d2      	uxtb	r2, r2
 80012aa:	440b      	add	r3, r1
 80012ac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012b0:	e00a      	b.n	80012c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	b2da      	uxtb	r2, r3
 80012b6:	4908      	ldr	r1, [pc, #32]	@ (80012d8 <__NVIC_SetPriority+0x50>)
 80012b8:	79fb      	ldrb	r3, [r7, #7]
 80012ba:	f003 030f 	and.w	r3, r3, #15
 80012be:	3b04      	subs	r3, #4
 80012c0:	0112      	lsls	r2, r2, #4
 80012c2:	b2d2      	uxtb	r2, r2
 80012c4:	440b      	add	r3, r1
 80012c6:	761a      	strb	r2, [r3, #24]
}
 80012c8:	bf00      	nop
 80012ca:	370c      	adds	r7, #12
 80012cc:	46bd      	mov	sp, r7
 80012ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d2:	4770      	bx	lr
 80012d4:	e000e100 	.word	0xe000e100
 80012d8:	e000ed00 	.word	0xe000ed00

080012dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012dc:	b480      	push	{r7}
 80012de:	b089      	sub	sp, #36	@ 0x24
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	60f8      	str	r0, [r7, #12]
 80012e4:	60b9      	str	r1, [r7, #8]
 80012e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	f003 0307 	and.w	r3, r3, #7
 80012ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012f0:	69fb      	ldr	r3, [r7, #28]
 80012f2:	f1c3 0307 	rsb	r3, r3, #7
 80012f6:	2b04      	cmp	r3, #4
 80012f8:	bf28      	it	cs
 80012fa:	2304      	movcs	r3, #4
 80012fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012fe:	69fb      	ldr	r3, [r7, #28]
 8001300:	3304      	adds	r3, #4
 8001302:	2b06      	cmp	r3, #6
 8001304:	d902      	bls.n	800130c <NVIC_EncodePriority+0x30>
 8001306:	69fb      	ldr	r3, [r7, #28]
 8001308:	3b03      	subs	r3, #3
 800130a:	e000      	b.n	800130e <NVIC_EncodePriority+0x32>
 800130c:	2300      	movs	r3, #0
 800130e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001310:	f04f 32ff 	mov.w	r2, #4294967295
 8001314:	69bb      	ldr	r3, [r7, #24]
 8001316:	fa02 f303 	lsl.w	r3, r2, r3
 800131a:	43da      	mvns	r2, r3
 800131c:	68bb      	ldr	r3, [r7, #8]
 800131e:	401a      	ands	r2, r3
 8001320:	697b      	ldr	r3, [r7, #20]
 8001322:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001324:	f04f 31ff 	mov.w	r1, #4294967295
 8001328:	697b      	ldr	r3, [r7, #20]
 800132a:	fa01 f303 	lsl.w	r3, r1, r3
 800132e:	43d9      	mvns	r1, r3
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001334:	4313      	orrs	r3, r2
         );
}
 8001336:	4618      	mov	r0, r3
 8001338:	3724      	adds	r7, #36	@ 0x24
 800133a:	46bd      	mov	sp, r7
 800133c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001340:	4770      	bx	lr

08001342 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001342:	b580      	push	{r7, lr}
 8001344:	b082      	sub	sp, #8
 8001346:	af00      	add	r7, sp, #0
 8001348:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800134a:	6878      	ldr	r0, [r7, #4]
 800134c:	f7ff ff4c 	bl	80011e8 <__NVIC_SetPriorityGrouping>
}
 8001350:	bf00      	nop
 8001352:	3708      	adds	r7, #8
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}

08001358 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001358:	b580      	push	{r7, lr}
 800135a:	b086      	sub	sp, #24
 800135c:	af00      	add	r7, sp, #0
 800135e:	4603      	mov	r3, r0
 8001360:	60b9      	str	r1, [r7, #8]
 8001362:	607a      	str	r2, [r7, #4]
 8001364:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001366:	2300      	movs	r3, #0
 8001368:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800136a:	f7ff ff61 	bl	8001230 <__NVIC_GetPriorityGrouping>
 800136e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001370:	687a      	ldr	r2, [r7, #4]
 8001372:	68b9      	ldr	r1, [r7, #8]
 8001374:	6978      	ldr	r0, [r7, #20]
 8001376:	f7ff ffb1 	bl	80012dc <NVIC_EncodePriority>
 800137a:	4602      	mov	r2, r0
 800137c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001380:	4611      	mov	r1, r2
 8001382:	4618      	mov	r0, r3
 8001384:	f7ff ff80 	bl	8001288 <__NVIC_SetPriority>
}
 8001388:	bf00      	nop
 800138a:	3718      	adds	r7, #24
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}

08001390 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b082      	sub	sp, #8
 8001394:	af00      	add	r7, sp, #0
 8001396:	4603      	mov	r3, r0
 8001398:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800139a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800139e:	4618      	mov	r0, r3
 80013a0:	f7ff ff54 	bl	800124c <__NVIC_EnableIRQ>
}
 80013a4:	bf00      	nop
 80013a6:	3708      	adds	r7, #8
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd80      	pop	{r7, pc}

080013ac <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b084      	sub	sp, #16
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d101      	bne.n	80013be <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80013ba:	2301      	movs	r3, #1
 80013bc:	e08a      	b.n	80014d4 <HAL_ETH_Init+0x128>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d106      	bne.n	80013d6 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	2220      	movs	r2, #32
 80013cc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80013d0:	6878      	ldr	r0, [r7, #4]
 80013d2:	f7ff fbc1 	bl	8000b58 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013d6:	2300      	movs	r3, #0
 80013d8:	60bb      	str	r3, [r7, #8]
 80013da:	4b40      	ldr	r3, [pc, #256]	@ (80014dc <HAL_ETH_Init+0x130>)
 80013dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013de:	4a3f      	ldr	r2, [pc, #252]	@ (80014dc <HAL_ETH_Init+0x130>)
 80013e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80013e6:	4b3d      	ldr	r3, [pc, #244]	@ (80014dc <HAL_ETH_Init+0x130>)
 80013e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013ee:	60bb      	str	r3, [r7, #8]
 80013f0:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80013f2:	4b3b      	ldr	r3, [pc, #236]	@ (80014e0 <HAL_ETH_Init+0x134>)
 80013f4:	685b      	ldr	r3, [r3, #4]
 80013f6:	4a3a      	ldr	r2, [pc, #232]	@ (80014e0 <HAL_ETH_Init+0x134>)
 80013f8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80013fc:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80013fe:	4b38      	ldr	r3, [pc, #224]	@ (80014e0 <HAL_ETH_Init+0x134>)
 8001400:	685a      	ldr	r2, [r3, #4]
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	689b      	ldr	r3, [r3, #8]
 8001406:	4936      	ldr	r1, [pc, #216]	@ (80014e0 <HAL_ETH_Init+0x134>)
 8001408:	4313      	orrs	r3, r2
 800140a:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 800140c:	4b34      	ldr	r3, [pc, #208]	@ (80014e0 <HAL_ETH_Init+0x134>)
 800140e:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	687a      	ldr	r2, [r7, #4]
 800141c:	6812      	ldr	r2, [r2, #0]
 800141e:	f043 0301 	orr.w	r3, r3, #1
 8001422:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001426:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001428:	f7ff feae 	bl	8001188 <HAL_GetTick>
 800142c:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800142e:	e011      	b.n	8001454 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8001430:	f7ff feaa 	bl	8001188 <HAL_GetTick>
 8001434:	4602      	mov	r2, r0
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	1ad3      	subs	r3, r2, r3
 800143a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800143e:	d909      	bls.n	8001454 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	2204      	movs	r2, #4
 8001444:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	22e0      	movs	r2, #224	@ 0xe0
 800144c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8001450:	2301      	movs	r3, #1
 8001452:	e03f      	b.n	80014d4 <HAL_ETH_Init+0x128>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f003 0301 	and.w	r3, r3, #1
 8001462:	2b00      	cmp	r3, #0
 8001464:	d1e4      	bne.n	8001430 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8001466:	6878      	ldr	r0, [r7, #4]
 8001468:	f000 f97a 	bl	8001760 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 800146c:	6878      	ldr	r0, [r7, #4]
 800146e:	f000 fa25 	bl	80018bc <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8001472:	6878      	ldr	r0, [r7, #4]
 8001474:	f000 fa7b 	bl	800196e <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	685b      	ldr	r3, [r3, #4]
 800147c:	461a      	mov	r2, r3
 800147e:	2100      	movs	r1, #0
 8001480:	6878      	ldr	r0, [r7, #4]
 8001482:	f000 f9e3 	bl	800184c <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8001494:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 800149e:	687a      	ldr	r2, [r7, #4]
 80014a0:	6812      	ldr	r2, [r2, #0]
 80014a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014a6:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80014aa:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 80014be:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	2200      	movs	r2, #0
 80014c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	2210      	movs	r2, #16
 80014ce:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80014d2:	2300      	movs	r3, #0
}
 80014d4:	4618      	mov	r0, r3
 80014d6:	3710      	adds	r7, #16
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	40023800 	.word	0x40023800
 80014e0:	40013800 	.word	0x40013800

080014e4 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b084      	sub	sp, #16
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
 80014ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80014f6:	68fa      	ldr	r2, [r7, #12]
 80014f8:	4b53      	ldr	r3, [pc, #332]	@ (8001648 <ETH_SetMACConfig+0x164>)
 80014fa:	4013      	ands	r3, r2
 80014fc:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	7b9b      	ldrb	r3, [r3, #14]
 8001502:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001504:	683a      	ldr	r2, [r7, #0]
 8001506:	7c12      	ldrb	r2, [r2, #16]
 8001508:	2a00      	cmp	r2, #0
 800150a:	d102      	bne.n	8001512 <ETH_SetMACConfig+0x2e>
 800150c:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001510:	e000      	b.n	8001514 <ETH_SetMACConfig+0x30>
 8001512:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8001514:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001516:	683a      	ldr	r2, [r7, #0]
 8001518:	7c52      	ldrb	r2, [r2, #17]
 800151a:	2a00      	cmp	r2, #0
 800151c:	d102      	bne.n	8001524 <ETH_SetMACConfig+0x40>
 800151e:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001522:	e000      	b.n	8001526 <ETH_SetMACConfig+0x42>
 8001524:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001526:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 800152c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800152e:	683b      	ldr	r3, [r7, #0]
 8001530:	7fdb      	ldrb	r3, [r3, #31]
 8001532:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8001534:	431a      	orrs	r2, r3
                        macconf->Speed |
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800153a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 800153c:	683a      	ldr	r2, [r7, #0]
 800153e:	7f92      	ldrb	r2, [r2, #30]
 8001540:	2a00      	cmp	r2, #0
 8001542:	d102      	bne.n	800154a <ETH_SetMACConfig+0x66>
 8001544:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001548:	e000      	b.n	800154c <ETH_SetMACConfig+0x68>
 800154a:	2200      	movs	r2, #0
                        macconf->Speed |
 800154c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	7f1b      	ldrb	r3, [r3, #28]
 8001552:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001554:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8001556:	683b      	ldr	r3, [r7, #0]
 8001558:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800155a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 800155c:	683b      	ldr	r3, [r7, #0]
 800155e:	791b      	ldrb	r3, [r3, #4]
 8001560:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8001562:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001564:	683a      	ldr	r2, [r7, #0]
 8001566:	f892 2020 	ldrb.w	r2, [r2, #32]
 800156a:	2a00      	cmp	r2, #0
 800156c:	d102      	bne.n	8001574 <ETH_SetMACConfig+0x90>
 800156e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001572:	e000      	b.n	8001576 <ETH_SetMACConfig+0x92>
 8001574:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001576:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001578:	683b      	ldr	r3, [r7, #0]
 800157a:	7bdb      	ldrb	r3, [r3, #15]
 800157c:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 800157e:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001584:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8001586:	683b      	ldr	r3, [r7, #0]
 8001588:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800158c:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800158e:	4313      	orrs	r3, r2
 8001590:	68fa      	ldr	r2, [r7, #12]
 8001592:	4313      	orrs	r3, r2
 8001594:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	68fa      	ldr	r2, [r7, #12]
 800159c:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80015a6:	2001      	movs	r0, #1
 80015a8:	f7ff fdfa 	bl	80011a0 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	68fa      	ldr	r2, [r7, #12]
 80015b2:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	699b      	ldr	r3, [r3, #24]
 80015ba:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80015bc:	68fa      	ldr	r2, [r7, #12]
 80015be:	f64f 7341 	movw	r3, #65345	@ 0xff41
 80015c2:	4013      	ands	r3, r2
 80015c4:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80015ca:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80015cc:	683a      	ldr	r2, [r7, #0]
 80015ce:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 80015d2:	2a00      	cmp	r2, #0
 80015d4:	d101      	bne.n	80015da <ETH_SetMACConfig+0xf6>
 80015d6:	2280      	movs	r2, #128	@ 0x80
 80015d8:	e000      	b.n	80015dc <ETH_SetMACConfig+0xf8>
 80015da:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80015dc:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80015e2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80015e4:	683a      	ldr	r2, [r7, #0]
 80015e6:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 80015ea:	2a01      	cmp	r2, #1
 80015ec:	d101      	bne.n	80015f2 <ETH_SetMACConfig+0x10e>
 80015ee:	2208      	movs	r2, #8
 80015f0:	e000      	b.n	80015f4 <ETH_SetMACConfig+0x110>
 80015f2:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 80015f4:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 80015f6:	683a      	ldr	r2, [r7, #0]
 80015f8:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 80015fc:	2a01      	cmp	r2, #1
 80015fe:	d101      	bne.n	8001604 <ETH_SetMACConfig+0x120>
 8001600:	2204      	movs	r2, #4
 8001602:	e000      	b.n	8001606 <ETH_SetMACConfig+0x122>
 8001604:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001606:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8001608:	683a      	ldr	r2, [r7, #0]
 800160a:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 800160e:	2a01      	cmp	r2, #1
 8001610:	d101      	bne.n	8001616 <ETH_SetMACConfig+0x132>
 8001612:	2202      	movs	r2, #2
 8001614:	e000      	b.n	8001618 <ETH_SetMACConfig+0x134>
 8001616:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001618:	4313      	orrs	r3, r2
 800161a:	68fa      	ldr	r2, [r7, #12]
 800161c:	4313      	orrs	r3, r2
 800161e:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	68fa      	ldr	r2, [r7, #12]
 8001626:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	699b      	ldr	r3, [r3, #24]
 800162e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001630:	2001      	movs	r0, #1
 8001632:	f7ff fdb5 	bl	80011a0 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	68fa      	ldr	r2, [r7, #12]
 800163c:	619a      	str	r2, [r3, #24]
}
 800163e:	bf00      	nop
 8001640:	3710      	adds	r7, #16
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	fd20810f 	.word	0xfd20810f

0800164c <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b084      	sub	sp, #16
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
 8001654:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800165e:	699b      	ldr	r3, [r3, #24]
 8001660:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8001662:	68fa      	ldr	r2, [r7, #12]
 8001664:	4b3d      	ldr	r3, [pc, #244]	@ (800175c <ETH_SetDMAConfig+0x110>)
 8001666:	4013      	ands	r3, r2
 8001668:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	7b1b      	ldrb	r3, [r3, #12]
 800166e:	2b00      	cmp	r3, #0
 8001670:	d102      	bne.n	8001678 <ETH_SetDMAConfig+0x2c>
 8001672:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001676:	e000      	b.n	800167a <ETH_SetDMAConfig+0x2e>
 8001678:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800167a:	683b      	ldr	r3, [r7, #0]
 800167c:	7b5b      	ldrb	r3, [r3, #13]
 800167e:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001680:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8001682:	683a      	ldr	r2, [r7, #0]
 8001684:	7f52      	ldrb	r2, [r2, #29]
 8001686:	2a00      	cmp	r2, #0
 8001688:	d102      	bne.n	8001690 <ETH_SetDMAConfig+0x44>
 800168a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800168e:	e000      	b.n	8001692 <ETH_SetDMAConfig+0x46>
 8001690:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8001692:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001694:	683b      	ldr	r3, [r7, #0]
 8001696:	7b9b      	ldrb	r3, [r3, #14]
 8001698:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800169a:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80016a0:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	7f1b      	ldrb	r3, [r3, #28]
 80016a6:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 80016a8:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	7f9b      	ldrb	r3, [r3, #30]
 80016ae:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80016b0:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 80016b2:	683b      	ldr	r3, [r7, #0]
 80016b4:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80016b6:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80016be:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80016c0:	4313      	orrs	r3, r2
 80016c2:	68fa      	ldr	r2, [r7, #12]
 80016c4:	4313      	orrs	r3, r2
 80016c6:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80016d0:	461a      	mov	r2, r3
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80016de:	699b      	ldr	r3, [r3, #24]
 80016e0:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80016e2:	2001      	movs	r0, #1
 80016e4:	f7ff fd5c 	bl	80011a0 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80016f0:	461a      	mov	r2, r3
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80016f6:	683b      	ldr	r3, [r7, #0]
 80016f8:	791b      	ldrb	r3, [r3, #4]
 80016fa:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001700:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8001702:	683b      	ldr	r3, [r7, #0]
 8001704:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8001706:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 800170c:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001714:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8001716:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001718:	683b      	ldr	r3, [r7, #0]
 800171a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800171c:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800171e:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8001720:	683b      	ldr	r3, [r7, #0]
 8001722:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001724:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001726:	687a      	ldr	r2, [r7, #4]
 8001728:	6812      	ldr	r2, [r2, #0]
 800172a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800172e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001732:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001740:	2001      	movs	r0, #1
 8001742:	f7ff fd2d 	bl	80011a0 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800174e:	461a      	mov	r2, r3
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	6013      	str	r3, [r2, #0]
}
 8001754:	bf00      	nop
 8001756:	3710      	adds	r7, #16
 8001758:	46bd      	mov	sp, r7
 800175a:	bd80      	pop	{r7, pc}
 800175c:	f8de3f23 	.word	0xf8de3f23

08001760 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b0a6      	sub	sp, #152	@ 0x98
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8001768:	2301      	movs	r3, #1
 800176a:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 800176e:	2301      	movs	r3, #1
 8001770:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8001774:	2300      	movs	r3, #0
 8001776:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8001778:	2300      	movs	r3, #0
 800177a:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 800177e:	2301      	movs	r3, #1
 8001780:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8001784:	2300      	movs	r3, #0
 8001786:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 800178a:	2301      	movs	r3, #1
 800178c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8001790:	2301      	movs	r3, #1
 8001792:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8001796:	2300      	movs	r3, #0
 8001798:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 800179c:	2300      	movs	r3, #0
 800179e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80017a2:	2300      	movs	r3, #0
 80017a4:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 80017a6:	2300      	movs	r3, #0
 80017a8:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 80017ac:	2300      	movs	r3, #0
 80017ae:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 80017b0:	2300      	movs	r3, #0
 80017b2:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80017b6:	2300      	movs	r3, #0
 80017b8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80017bc:	2300      	movs	r3, #0
 80017be:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 80017c2:	2300      	movs	r3, #0
 80017c4:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 80017c8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80017cc:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80017ce:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80017d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80017d4:	2300      	movs	r3, #0
 80017d6:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80017da:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80017de:	4619      	mov	r1, r3
 80017e0:	6878      	ldr	r0, [r7, #4]
 80017e2:	f7ff fe7f 	bl	80014e4 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 80017e6:	2301      	movs	r3, #1
 80017e8:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 80017ea:	2301      	movs	r3, #1
 80017ec:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 80017ee:	2301      	movs	r3, #1
 80017f0:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 80017f4:	2301      	movs	r3, #1
 80017f6:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80017f8:	2300      	movs	r3, #0
 80017fa:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 80017fc:	2300      	movs	r3, #0
 80017fe:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8001802:	2300      	movs	r3, #0
 8001804:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8001808:	2300      	movs	r3, #0
 800180a:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 800180c:	2301      	movs	r3, #1
 800180e:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8001812:	2301      	movs	r3, #1
 8001814:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8001816:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800181a:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800181c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001820:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8001822:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001826:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8001828:	2301      	movs	r3, #1
 800182a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 800182e:	2300      	movs	r3, #0
 8001830:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8001832:	2300      	movs	r3, #0
 8001834:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8001836:	f107 0308 	add.w	r3, r7, #8
 800183a:	4619      	mov	r1, r3
 800183c:	6878      	ldr	r0, [r7, #4]
 800183e:	f7ff ff05 	bl	800164c <ETH_SetDMAConfig>
}
 8001842:	bf00      	nop
 8001844:	3798      	adds	r7, #152	@ 0x98
 8001846:	46bd      	mov	sp, r7
 8001848:	bd80      	pop	{r7, pc}
	...

0800184c <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 800184c:	b480      	push	{r7}
 800184e:	b087      	sub	sp, #28
 8001850:	af00      	add	r7, sp, #0
 8001852:	60f8      	str	r0, [r7, #12]
 8001854:	60b9      	str	r1, [r7, #8]
 8001856:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	3305      	adds	r3, #5
 800185c:	781b      	ldrb	r3, [r3, #0]
 800185e:	021b      	lsls	r3, r3, #8
 8001860:	687a      	ldr	r2, [r7, #4]
 8001862:	3204      	adds	r2, #4
 8001864:	7812      	ldrb	r2, [r2, #0]
 8001866:	4313      	orrs	r3, r2
 8001868:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 800186a:	68ba      	ldr	r2, [r7, #8]
 800186c:	4b11      	ldr	r3, [pc, #68]	@ (80018b4 <ETH_MACAddressConfig+0x68>)
 800186e:	4413      	add	r3, r2
 8001870:	461a      	mov	r2, r3
 8001872:	697b      	ldr	r3, [r7, #20]
 8001874:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	3303      	adds	r3, #3
 800187a:	781b      	ldrb	r3, [r3, #0]
 800187c:	061a      	lsls	r2, r3, #24
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	3302      	adds	r3, #2
 8001882:	781b      	ldrb	r3, [r3, #0]
 8001884:	041b      	lsls	r3, r3, #16
 8001886:	431a      	orrs	r2, r3
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	3301      	adds	r3, #1
 800188c:	781b      	ldrb	r3, [r3, #0]
 800188e:	021b      	lsls	r3, r3, #8
 8001890:	4313      	orrs	r3, r2
 8001892:	687a      	ldr	r2, [r7, #4]
 8001894:	7812      	ldrb	r2, [r2, #0]
 8001896:	4313      	orrs	r3, r2
 8001898:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 800189a:	68ba      	ldr	r2, [r7, #8]
 800189c:	4b06      	ldr	r3, [pc, #24]	@ (80018b8 <ETH_MACAddressConfig+0x6c>)
 800189e:	4413      	add	r3, r2
 80018a0:	461a      	mov	r2, r3
 80018a2:	697b      	ldr	r3, [r7, #20]
 80018a4:	6013      	str	r3, [r2, #0]
}
 80018a6:	bf00      	nop
 80018a8:	371c      	adds	r7, #28
 80018aa:	46bd      	mov	sp, r7
 80018ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b0:	4770      	bx	lr
 80018b2:	bf00      	nop
 80018b4:	40028040 	.word	0x40028040
 80018b8:	40028044 	.word	0x40028044

080018bc <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80018bc:	b480      	push	{r7}
 80018be:	b085      	sub	sp, #20
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80018c4:	2300      	movs	r3, #0
 80018c6:	60fb      	str	r3, [r7, #12]
 80018c8:	e03e      	b.n	8001948 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	68d9      	ldr	r1, [r3, #12]
 80018ce:	68fa      	ldr	r2, [r7, #12]
 80018d0:	4613      	mov	r3, r2
 80018d2:	009b      	lsls	r3, r3, #2
 80018d4:	4413      	add	r3, r2
 80018d6:	00db      	lsls	r3, r3, #3
 80018d8:	440b      	add	r3, r1
 80018da:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 80018dc:	68bb      	ldr	r3, [r7, #8]
 80018de:	2200      	movs	r2, #0
 80018e0:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 80018e2:	68bb      	ldr	r3, [r7, #8]
 80018e4:	2200      	movs	r2, #0
 80018e6:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 80018e8:	68bb      	ldr	r3, [r7, #8]
 80018ea:	2200      	movs	r2, #0
 80018ec:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 80018ee:	68bb      	ldr	r3, [r7, #8]
 80018f0:	2200      	movs	r2, #0
 80018f2:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80018f4:	68b9      	ldr	r1, [r7, #8]
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	68fa      	ldr	r2, [r7, #12]
 80018fa:	3206      	adds	r2, #6
 80018fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8001900:	68bb      	ldr	r3, [r7, #8]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001908:	68bb      	ldr	r3, [r7, #8]
 800190a:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	2b02      	cmp	r3, #2
 8001910:	d80c      	bhi.n	800192c <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	68d9      	ldr	r1, [r3, #12]
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	1c5a      	adds	r2, r3, #1
 800191a:	4613      	mov	r3, r2
 800191c:	009b      	lsls	r3, r3, #2
 800191e:	4413      	add	r3, r2
 8001920:	00db      	lsls	r3, r3, #3
 8001922:	440b      	add	r3, r1
 8001924:	461a      	mov	r2, r3
 8001926:	68bb      	ldr	r3, [r7, #8]
 8001928:	60da      	str	r2, [r3, #12]
 800192a:	e004      	b.n	8001936 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	68db      	ldr	r3, [r3, #12]
 8001930:	461a      	mov	r2, r3
 8001932:	68bb      	ldr	r3, [r7, #8]
 8001934:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8001936:	68bb      	ldr	r3, [r7, #8]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 800193e:	68bb      	ldr	r3, [r7, #8]
 8001940:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	3301      	adds	r3, #1
 8001946:	60fb      	str	r3, [r7, #12]
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	2b03      	cmp	r3, #3
 800194c:	d9bd      	bls.n	80018ca <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	2200      	movs	r2, #0
 8001952:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	68da      	ldr	r2, [r3, #12]
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001960:	611a      	str	r2, [r3, #16]
}
 8001962:	bf00      	nop
 8001964:	3714      	adds	r7, #20
 8001966:	46bd      	mov	sp, r7
 8001968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196c:	4770      	bx	lr

0800196e <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800196e:	b480      	push	{r7}
 8001970:	b085      	sub	sp, #20
 8001972:	af00      	add	r7, sp, #0
 8001974:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001976:	2300      	movs	r3, #0
 8001978:	60fb      	str	r3, [r7, #12]
 800197a:	e048      	b.n	8001a0e <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	6919      	ldr	r1, [r3, #16]
 8001980:	68fa      	ldr	r2, [r7, #12]
 8001982:	4613      	mov	r3, r2
 8001984:	009b      	lsls	r3, r3, #2
 8001986:	4413      	add	r3, r2
 8001988:	00db      	lsls	r3, r3, #3
 800198a:	440b      	add	r3, r1
 800198c:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 800198e:	68bb      	ldr	r3, [r7, #8]
 8001990:	2200      	movs	r2, #0
 8001992:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8001994:	68bb      	ldr	r3, [r7, #8]
 8001996:	2200      	movs	r2, #0
 8001998:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 800199a:	68bb      	ldr	r3, [r7, #8]
 800199c:	2200      	movs	r2, #0
 800199e:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 80019a0:	68bb      	ldr	r3, [r7, #8]
 80019a2:	2200      	movs	r2, #0
 80019a4:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 80019a6:	68bb      	ldr	r3, [r7, #8]
 80019a8:	2200      	movs	r2, #0
 80019aa:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 80019ac:	68bb      	ldr	r3, [r7, #8]
 80019ae:	2200      	movs	r2, #0
 80019b0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 80019b2:	68bb      	ldr	r3, [r7, #8]
 80019b4:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80019b8:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	695b      	ldr	r3, [r3, #20]
 80019be:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80019c2:	68bb      	ldr	r3, [r7, #8]
 80019c4:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 80019c6:	68bb      	ldr	r3, [r7, #8]
 80019c8:	685b      	ldr	r3, [r3, #4]
 80019ca:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80019ce:	68bb      	ldr	r3, [r7, #8]
 80019d0:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 80019d2:	68b9      	ldr	r1, [r7, #8]
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	68fa      	ldr	r2, [r7, #12]
 80019d8:	3212      	adds	r2, #18
 80019da:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	2b02      	cmp	r3, #2
 80019e2:	d80c      	bhi.n	80019fe <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	6919      	ldr	r1, [r3, #16]
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	1c5a      	adds	r2, r3, #1
 80019ec:	4613      	mov	r3, r2
 80019ee:	009b      	lsls	r3, r3, #2
 80019f0:	4413      	add	r3, r2
 80019f2:	00db      	lsls	r3, r3, #3
 80019f4:	440b      	add	r3, r1
 80019f6:	461a      	mov	r2, r3
 80019f8:	68bb      	ldr	r3, [r7, #8]
 80019fa:	60da      	str	r2, [r3, #12]
 80019fc:	e004      	b.n	8001a08 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	691b      	ldr	r3, [r3, #16]
 8001a02:	461a      	mov	r2, r3
 8001a04:	68bb      	ldr	r3, [r7, #8]
 8001a06:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	3301      	adds	r3, #1
 8001a0c:	60fb      	str	r3, [r7, #12]
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	2b03      	cmp	r3, #3
 8001a12:	d9b3      	bls.n	800197c <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	2200      	movs	r2, #0
 8001a18:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	2200      	movs	r2, #0
 8001a24:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	2200      	movs	r2, #0
 8001a2a:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	2200      	movs	r2, #0
 8001a30:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	691a      	ldr	r2, [r3, #16]
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001a3e:	60da      	str	r2, [r3, #12]
}
 8001a40:	bf00      	nop
 8001a42:	3714      	adds	r7, #20
 8001a44:	46bd      	mov	sp, r7
 8001a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4a:	4770      	bx	lr

08001a4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	b089      	sub	sp, #36	@ 0x24
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
 8001a54:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001a56:	2300      	movs	r3, #0
 8001a58:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a62:	2300      	movs	r3, #0
 8001a64:	61fb      	str	r3, [r7, #28]
 8001a66:	e177      	b.n	8001d58 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001a68:	2201      	movs	r2, #1
 8001a6a:	69fb      	ldr	r3, [r7, #28]
 8001a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a70:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	697a      	ldr	r2, [r7, #20]
 8001a78:	4013      	ands	r3, r2
 8001a7a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001a7c:	693a      	ldr	r2, [r7, #16]
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	429a      	cmp	r2, r3
 8001a82:	f040 8166 	bne.w	8001d52 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	f003 0303 	and.w	r3, r3, #3
 8001a8e:	2b01      	cmp	r3, #1
 8001a90:	d005      	beq.n	8001a9e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	685b      	ldr	r3, [r3, #4]
 8001a96:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a9a:	2b02      	cmp	r3, #2
 8001a9c:	d130      	bne.n	8001b00 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	689b      	ldr	r3, [r3, #8]
 8001aa2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001aa4:	69fb      	ldr	r3, [r7, #28]
 8001aa6:	005b      	lsls	r3, r3, #1
 8001aa8:	2203      	movs	r2, #3
 8001aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8001aae:	43db      	mvns	r3, r3
 8001ab0:	69ba      	ldr	r2, [r7, #24]
 8001ab2:	4013      	ands	r3, r2
 8001ab4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001ab6:	683b      	ldr	r3, [r7, #0]
 8001ab8:	68da      	ldr	r2, [r3, #12]
 8001aba:	69fb      	ldr	r3, [r7, #28]
 8001abc:	005b      	lsls	r3, r3, #1
 8001abe:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac2:	69ba      	ldr	r2, [r7, #24]
 8001ac4:	4313      	orrs	r3, r2
 8001ac6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	69ba      	ldr	r2, [r7, #24]
 8001acc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	685b      	ldr	r3, [r3, #4]
 8001ad2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ad4:	2201      	movs	r2, #1
 8001ad6:	69fb      	ldr	r3, [r7, #28]
 8001ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8001adc:	43db      	mvns	r3, r3
 8001ade:	69ba      	ldr	r2, [r7, #24]
 8001ae0:	4013      	ands	r3, r2
 8001ae2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	091b      	lsrs	r3, r3, #4
 8001aea:	f003 0201 	and.w	r2, r3, #1
 8001aee:	69fb      	ldr	r3, [r7, #28]
 8001af0:	fa02 f303 	lsl.w	r3, r2, r3
 8001af4:	69ba      	ldr	r2, [r7, #24]
 8001af6:	4313      	orrs	r3, r2
 8001af8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	69ba      	ldr	r2, [r7, #24]
 8001afe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	f003 0303 	and.w	r3, r3, #3
 8001b08:	2b03      	cmp	r3, #3
 8001b0a:	d017      	beq.n	8001b3c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	68db      	ldr	r3, [r3, #12]
 8001b10:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001b12:	69fb      	ldr	r3, [r7, #28]
 8001b14:	005b      	lsls	r3, r3, #1
 8001b16:	2203      	movs	r2, #3
 8001b18:	fa02 f303 	lsl.w	r3, r2, r3
 8001b1c:	43db      	mvns	r3, r3
 8001b1e:	69ba      	ldr	r2, [r7, #24]
 8001b20:	4013      	ands	r3, r2
 8001b22:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	689a      	ldr	r2, [r3, #8]
 8001b28:	69fb      	ldr	r3, [r7, #28]
 8001b2a:	005b      	lsls	r3, r3, #1
 8001b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b30:	69ba      	ldr	r2, [r7, #24]
 8001b32:	4313      	orrs	r3, r2
 8001b34:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	69ba      	ldr	r2, [r7, #24]
 8001b3a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	f003 0303 	and.w	r3, r3, #3
 8001b44:	2b02      	cmp	r3, #2
 8001b46:	d123      	bne.n	8001b90 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001b48:	69fb      	ldr	r3, [r7, #28]
 8001b4a:	08da      	lsrs	r2, r3, #3
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	3208      	adds	r2, #8
 8001b50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b54:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001b56:	69fb      	ldr	r3, [r7, #28]
 8001b58:	f003 0307 	and.w	r3, r3, #7
 8001b5c:	009b      	lsls	r3, r3, #2
 8001b5e:	220f      	movs	r2, #15
 8001b60:	fa02 f303 	lsl.w	r3, r2, r3
 8001b64:	43db      	mvns	r3, r3
 8001b66:	69ba      	ldr	r2, [r7, #24]
 8001b68:	4013      	ands	r3, r2
 8001b6a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	691a      	ldr	r2, [r3, #16]
 8001b70:	69fb      	ldr	r3, [r7, #28]
 8001b72:	f003 0307 	and.w	r3, r3, #7
 8001b76:	009b      	lsls	r3, r3, #2
 8001b78:	fa02 f303 	lsl.w	r3, r2, r3
 8001b7c:	69ba      	ldr	r2, [r7, #24]
 8001b7e:	4313      	orrs	r3, r2
 8001b80:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001b82:	69fb      	ldr	r3, [r7, #28]
 8001b84:	08da      	lsrs	r2, r3, #3
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	3208      	adds	r2, #8
 8001b8a:	69b9      	ldr	r1, [r7, #24]
 8001b8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001b96:	69fb      	ldr	r3, [r7, #28]
 8001b98:	005b      	lsls	r3, r3, #1
 8001b9a:	2203      	movs	r2, #3
 8001b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba0:	43db      	mvns	r3, r3
 8001ba2:	69ba      	ldr	r2, [r7, #24]
 8001ba4:	4013      	ands	r3, r2
 8001ba6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	685b      	ldr	r3, [r3, #4]
 8001bac:	f003 0203 	and.w	r2, r3, #3
 8001bb0:	69fb      	ldr	r3, [r7, #28]
 8001bb2:	005b      	lsls	r3, r3, #1
 8001bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb8:	69ba      	ldr	r2, [r7, #24]
 8001bba:	4313      	orrs	r3, r2
 8001bbc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	69ba      	ldr	r2, [r7, #24]
 8001bc2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	f000 80c0 	beq.w	8001d52 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	60fb      	str	r3, [r7, #12]
 8001bd6:	4b66      	ldr	r3, [pc, #408]	@ (8001d70 <HAL_GPIO_Init+0x324>)
 8001bd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bda:	4a65      	ldr	r2, [pc, #404]	@ (8001d70 <HAL_GPIO_Init+0x324>)
 8001bdc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001be0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001be2:	4b63      	ldr	r3, [pc, #396]	@ (8001d70 <HAL_GPIO_Init+0x324>)
 8001be4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001be6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001bea:	60fb      	str	r3, [r7, #12]
 8001bec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001bee:	4a61      	ldr	r2, [pc, #388]	@ (8001d74 <HAL_GPIO_Init+0x328>)
 8001bf0:	69fb      	ldr	r3, [r7, #28]
 8001bf2:	089b      	lsrs	r3, r3, #2
 8001bf4:	3302      	adds	r3, #2
 8001bf6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bfa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001bfc:	69fb      	ldr	r3, [r7, #28]
 8001bfe:	f003 0303 	and.w	r3, r3, #3
 8001c02:	009b      	lsls	r3, r3, #2
 8001c04:	220f      	movs	r2, #15
 8001c06:	fa02 f303 	lsl.w	r3, r2, r3
 8001c0a:	43db      	mvns	r3, r3
 8001c0c:	69ba      	ldr	r2, [r7, #24]
 8001c0e:	4013      	ands	r3, r2
 8001c10:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	4a58      	ldr	r2, [pc, #352]	@ (8001d78 <HAL_GPIO_Init+0x32c>)
 8001c16:	4293      	cmp	r3, r2
 8001c18:	d037      	beq.n	8001c8a <HAL_GPIO_Init+0x23e>
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	4a57      	ldr	r2, [pc, #348]	@ (8001d7c <HAL_GPIO_Init+0x330>)
 8001c1e:	4293      	cmp	r3, r2
 8001c20:	d031      	beq.n	8001c86 <HAL_GPIO_Init+0x23a>
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	4a56      	ldr	r2, [pc, #344]	@ (8001d80 <HAL_GPIO_Init+0x334>)
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d02b      	beq.n	8001c82 <HAL_GPIO_Init+0x236>
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	4a55      	ldr	r2, [pc, #340]	@ (8001d84 <HAL_GPIO_Init+0x338>)
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	d025      	beq.n	8001c7e <HAL_GPIO_Init+0x232>
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	4a54      	ldr	r2, [pc, #336]	@ (8001d88 <HAL_GPIO_Init+0x33c>)
 8001c36:	4293      	cmp	r3, r2
 8001c38:	d01f      	beq.n	8001c7a <HAL_GPIO_Init+0x22e>
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	4a53      	ldr	r2, [pc, #332]	@ (8001d8c <HAL_GPIO_Init+0x340>)
 8001c3e:	4293      	cmp	r3, r2
 8001c40:	d019      	beq.n	8001c76 <HAL_GPIO_Init+0x22a>
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	4a52      	ldr	r2, [pc, #328]	@ (8001d90 <HAL_GPIO_Init+0x344>)
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d013      	beq.n	8001c72 <HAL_GPIO_Init+0x226>
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	4a51      	ldr	r2, [pc, #324]	@ (8001d94 <HAL_GPIO_Init+0x348>)
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d00d      	beq.n	8001c6e <HAL_GPIO_Init+0x222>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	4a50      	ldr	r2, [pc, #320]	@ (8001d98 <HAL_GPIO_Init+0x34c>)
 8001c56:	4293      	cmp	r3, r2
 8001c58:	d007      	beq.n	8001c6a <HAL_GPIO_Init+0x21e>
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	4a4f      	ldr	r2, [pc, #316]	@ (8001d9c <HAL_GPIO_Init+0x350>)
 8001c5e:	4293      	cmp	r3, r2
 8001c60:	d101      	bne.n	8001c66 <HAL_GPIO_Init+0x21a>
 8001c62:	2309      	movs	r3, #9
 8001c64:	e012      	b.n	8001c8c <HAL_GPIO_Init+0x240>
 8001c66:	230a      	movs	r3, #10
 8001c68:	e010      	b.n	8001c8c <HAL_GPIO_Init+0x240>
 8001c6a:	2308      	movs	r3, #8
 8001c6c:	e00e      	b.n	8001c8c <HAL_GPIO_Init+0x240>
 8001c6e:	2307      	movs	r3, #7
 8001c70:	e00c      	b.n	8001c8c <HAL_GPIO_Init+0x240>
 8001c72:	2306      	movs	r3, #6
 8001c74:	e00a      	b.n	8001c8c <HAL_GPIO_Init+0x240>
 8001c76:	2305      	movs	r3, #5
 8001c78:	e008      	b.n	8001c8c <HAL_GPIO_Init+0x240>
 8001c7a:	2304      	movs	r3, #4
 8001c7c:	e006      	b.n	8001c8c <HAL_GPIO_Init+0x240>
 8001c7e:	2303      	movs	r3, #3
 8001c80:	e004      	b.n	8001c8c <HAL_GPIO_Init+0x240>
 8001c82:	2302      	movs	r3, #2
 8001c84:	e002      	b.n	8001c8c <HAL_GPIO_Init+0x240>
 8001c86:	2301      	movs	r3, #1
 8001c88:	e000      	b.n	8001c8c <HAL_GPIO_Init+0x240>
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	69fa      	ldr	r2, [r7, #28]
 8001c8e:	f002 0203 	and.w	r2, r2, #3
 8001c92:	0092      	lsls	r2, r2, #2
 8001c94:	4093      	lsls	r3, r2
 8001c96:	69ba      	ldr	r2, [r7, #24]
 8001c98:	4313      	orrs	r3, r2
 8001c9a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001c9c:	4935      	ldr	r1, [pc, #212]	@ (8001d74 <HAL_GPIO_Init+0x328>)
 8001c9e:	69fb      	ldr	r3, [r7, #28]
 8001ca0:	089b      	lsrs	r3, r3, #2
 8001ca2:	3302      	adds	r3, #2
 8001ca4:	69ba      	ldr	r2, [r7, #24]
 8001ca6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001caa:	4b3d      	ldr	r3, [pc, #244]	@ (8001da0 <HAL_GPIO_Init+0x354>)
 8001cac:	689b      	ldr	r3, [r3, #8]
 8001cae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cb0:	693b      	ldr	r3, [r7, #16]
 8001cb2:	43db      	mvns	r3, r3
 8001cb4:	69ba      	ldr	r2, [r7, #24]
 8001cb6:	4013      	ands	r3, r2
 8001cb8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	685b      	ldr	r3, [r3, #4]
 8001cbe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d003      	beq.n	8001cce <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001cc6:	69ba      	ldr	r2, [r7, #24]
 8001cc8:	693b      	ldr	r3, [r7, #16]
 8001cca:	4313      	orrs	r3, r2
 8001ccc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001cce:	4a34      	ldr	r2, [pc, #208]	@ (8001da0 <HAL_GPIO_Init+0x354>)
 8001cd0:	69bb      	ldr	r3, [r7, #24]
 8001cd2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001cd4:	4b32      	ldr	r3, [pc, #200]	@ (8001da0 <HAL_GPIO_Init+0x354>)
 8001cd6:	68db      	ldr	r3, [r3, #12]
 8001cd8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cda:	693b      	ldr	r3, [r7, #16]
 8001cdc:	43db      	mvns	r3, r3
 8001cde:	69ba      	ldr	r2, [r7, #24]
 8001ce0:	4013      	ands	r3, r2
 8001ce2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	685b      	ldr	r3, [r3, #4]
 8001ce8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d003      	beq.n	8001cf8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001cf0:	69ba      	ldr	r2, [r7, #24]
 8001cf2:	693b      	ldr	r3, [r7, #16]
 8001cf4:	4313      	orrs	r3, r2
 8001cf6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001cf8:	4a29      	ldr	r2, [pc, #164]	@ (8001da0 <HAL_GPIO_Init+0x354>)
 8001cfa:	69bb      	ldr	r3, [r7, #24]
 8001cfc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001cfe:	4b28      	ldr	r3, [pc, #160]	@ (8001da0 <HAL_GPIO_Init+0x354>)
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d04:	693b      	ldr	r3, [r7, #16]
 8001d06:	43db      	mvns	r3, r3
 8001d08:	69ba      	ldr	r2, [r7, #24]
 8001d0a:	4013      	ands	r3, r2
 8001d0c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	685b      	ldr	r3, [r3, #4]
 8001d12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d003      	beq.n	8001d22 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001d1a:	69ba      	ldr	r2, [r7, #24]
 8001d1c:	693b      	ldr	r3, [r7, #16]
 8001d1e:	4313      	orrs	r3, r2
 8001d20:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001d22:	4a1f      	ldr	r2, [pc, #124]	@ (8001da0 <HAL_GPIO_Init+0x354>)
 8001d24:	69bb      	ldr	r3, [r7, #24]
 8001d26:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d28:	4b1d      	ldr	r3, [pc, #116]	@ (8001da0 <HAL_GPIO_Init+0x354>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d2e:	693b      	ldr	r3, [r7, #16]
 8001d30:	43db      	mvns	r3, r3
 8001d32:	69ba      	ldr	r2, [r7, #24]
 8001d34:	4013      	ands	r3, r2
 8001d36:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d003      	beq.n	8001d4c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001d44:	69ba      	ldr	r2, [r7, #24]
 8001d46:	693b      	ldr	r3, [r7, #16]
 8001d48:	4313      	orrs	r3, r2
 8001d4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001d4c:	4a14      	ldr	r2, [pc, #80]	@ (8001da0 <HAL_GPIO_Init+0x354>)
 8001d4e:	69bb      	ldr	r3, [r7, #24]
 8001d50:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d52:	69fb      	ldr	r3, [r7, #28]
 8001d54:	3301      	adds	r3, #1
 8001d56:	61fb      	str	r3, [r7, #28]
 8001d58:	69fb      	ldr	r3, [r7, #28]
 8001d5a:	2b0f      	cmp	r3, #15
 8001d5c:	f67f ae84 	bls.w	8001a68 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001d60:	bf00      	nop
 8001d62:	bf00      	nop
 8001d64:	3724      	adds	r7, #36	@ 0x24
 8001d66:	46bd      	mov	sp, r7
 8001d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6c:	4770      	bx	lr
 8001d6e:	bf00      	nop
 8001d70:	40023800 	.word	0x40023800
 8001d74:	40013800 	.word	0x40013800
 8001d78:	40020000 	.word	0x40020000
 8001d7c:	40020400 	.word	0x40020400
 8001d80:	40020800 	.word	0x40020800
 8001d84:	40020c00 	.word	0x40020c00
 8001d88:	40021000 	.word	0x40021000
 8001d8c:	40021400 	.word	0x40021400
 8001d90:	40021800 	.word	0x40021800
 8001d94:	40021c00 	.word	0x40021c00
 8001d98:	40022000 	.word	0x40022000
 8001d9c:	40022400 	.word	0x40022400
 8001da0:	40013c00 	.word	0x40013c00

08001da4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001da4:	b480      	push	{r7}
 8001da6:	b083      	sub	sp, #12
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
 8001dac:	460b      	mov	r3, r1
 8001dae:	807b      	strh	r3, [r7, #2]
 8001db0:	4613      	mov	r3, r2
 8001db2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001db4:	787b      	ldrb	r3, [r7, #1]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d003      	beq.n	8001dc2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001dba:	887a      	ldrh	r2, [r7, #2]
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001dc0:	e003      	b.n	8001dca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001dc2:	887b      	ldrh	r3, [r7, #2]
 8001dc4:	041a      	lsls	r2, r3, #16
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	619a      	str	r2, [r3, #24]
}
 8001dca:	bf00      	nop
 8001dcc:	370c      	adds	r7, #12
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd4:	4770      	bx	lr

08001dd6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001dd6:	b580      	push	{r7, lr}
 8001dd8:	b086      	sub	sp, #24
 8001dda:	af02      	add	r7, sp, #8
 8001ddc:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d101      	bne.n	8001de8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001de4:	2301      	movs	r3, #1
 8001de6:	e101      	b.n	8001fec <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8001df4:	b2db      	uxtb	r3, r3
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d106      	bne.n	8001e08 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001e02:	6878      	ldr	r0, [r7, #4]
 8001e04:	f7fe ffb6 	bl	8000d74 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2203      	movs	r2, #3
 8001e0c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8001e10:	68bb      	ldr	r3, [r7, #8]
 8001e12:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001e16:	d102      	bne.n	8001e1e <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	4618      	mov	r0, r3
 8001e24:	f001 fcbc 	bl	80037a0 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6818      	ldr	r0, [r3, #0]
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	7c1a      	ldrb	r2, [r3, #16]
 8001e30:	f88d 2000 	strb.w	r2, [sp]
 8001e34:	3304      	adds	r3, #4
 8001e36:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e38:	f001 fc4e 	bl	80036d8 <USB_CoreInit>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d005      	beq.n	8001e4e <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	2202      	movs	r2, #2
 8001e46:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	e0ce      	b.n	8001fec <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	2100      	movs	r1, #0
 8001e54:	4618      	mov	r0, r3
 8001e56:	f001 fcb4 	bl	80037c2 <USB_SetCurrentMode>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d005      	beq.n	8001e6c <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	2202      	movs	r2, #2
 8001e64:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001e68:	2301      	movs	r3, #1
 8001e6a:	e0bf      	b.n	8001fec <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	73fb      	strb	r3, [r7, #15]
 8001e70:	e04a      	b.n	8001f08 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001e72:	7bfa      	ldrb	r2, [r7, #15]
 8001e74:	6879      	ldr	r1, [r7, #4]
 8001e76:	4613      	mov	r3, r2
 8001e78:	00db      	lsls	r3, r3, #3
 8001e7a:	4413      	add	r3, r2
 8001e7c:	009b      	lsls	r3, r3, #2
 8001e7e:	440b      	add	r3, r1
 8001e80:	3315      	adds	r3, #21
 8001e82:	2201      	movs	r2, #1
 8001e84:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001e86:	7bfa      	ldrb	r2, [r7, #15]
 8001e88:	6879      	ldr	r1, [r7, #4]
 8001e8a:	4613      	mov	r3, r2
 8001e8c:	00db      	lsls	r3, r3, #3
 8001e8e:	4413      	add	r3, r2
 8001e90:	009b      	lsls	r3, r3, #2
 8001e92:	440b      	add	r3, r1
 8001e94:	3314      	adds	r3, #20
 8001e96:	7bfa      	ldrb	r2, [r7, #15]
 8001e98:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001e9a:	7bfa      	ldrb	r2, [r7, #15]
 8001e9c:	7bfb      	ldrb	r3, [r7, #15]
 8001e9e:	b298      	uxth	r0, r3
 8001ea0:	6879      	ldr	r1, [r7, #4]
 8001ea2:	4613      	mov	r3, r2
 8001ea4:	00db      	lsls	r3, r3, #3
 8001ea6:	4413      	add	r3, r2
 8001ea8:	009b      	lsls	r3, r3, #2
 8001eaa:	440b      	add	r3, r1
 8001eac:	332e      	adds	r3, #46	@ 0x2e
 8001eae:	4602      	mov	r2, r0
 8001eb0:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001eb2:	7bfa      	ldrb	r2, [r7, #15]
 8001eb4:	6879      	ldr	r1, [r7, #4]
 8001eb6:	4613      	mov	r3, r2
 8001eb8:	00db      	lsls	r3, r3, #3
 8001eba:	4413      	add	r3, r2
 8001ebc:	009b      	lsls	r3, r3, #2
 8001ebe:	440b      	add	r3, r1
 8001ec0:	3318      	adds	r3, #24
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001ec6:	7bfa      	ldrb	r2, [r7, #15]
 8001ec8:	6879      	ldr	r1, [r7, #4]
 8001eca:	4613      	mov	r3, r2
 8001ecc:	00db      	lsls	r3, r3, #3
 8001ece:	4413      	add	r3, r2
 8001ed0:	009b      	lsls	r3, r3, #2
 8001ed2:	440b      	add	r3, r1
 8001ed4:	331c      	adds	r3, #28
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001eda:	7bfa      	ldrb	r2, [r7, #15]
 8001edc:	6879      	ldr	r1, [r7, #4]
 8001ede:	4613      	mov	r3, r2
 8001ee0:	00db      	lsls	r3, r3, #3
 8001ee2:	4413      	add	r3, r2
 8001ee4:	009b      	lsls	r3, r3, #2
 8001ee6:	440b      	add	r3, r1
 8001ee8:	3320      	adds	r3, #32
 8001eea:	2200      	movs	r2, #0
 8001eec:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001eee:	7bfa      	ldrb	r2, [r7, #15]
 8001ef0:	6879      	ldr	r1, [r7, #4]
 8001ef2:	4613      	mov	r3, r2
 8001ef4:	00db      	lsls	r3, r3, #3
 8001ef6:	4413      	add	r3, r2
 8001ef8:	009b      	lsls	r3, r3, #2
 8001efa:	440b      	add	r3, r1
 8001efc:	3324      	adds	r3, #36	@ 0x24
 8001efe:	2200      	movs	r2, #0
 8001f00:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001f02:	7bfb      	ldrb	r3, [r7, #15]
 8001f04:	3301      	adds	r3, #1
 8001f06:	73fb      	strb	r3, [r7, #15]
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	791b      	ldrb	r3, [r3, #4]
 8001f0c:	7bfa      	ldrb	r2, [r7, #15]
 8001f0e:	429a      	cmp	r2, r3
 8001f10:	d3af      	bcc.n	8001e72 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001f12:	2300      	movs	r3, #0
 8001f14:	73fb      	strb	r3, [r7, #15]
 8001f16:	e044      	b.n	8001fa2 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001f18:	7bfa      	ldrb	r2, [r7, #15]
 8001f1a:	6879      	ldr	r1, [r7, #4]
 8001f1c:	4613      	mov	r3, r2
 8001f1e:	00db      	lsls	r3, r3, #3
 8001f20:	4413      	add	r3, r2
 8001f22:	009b      	lsls	r3, r3, #2
 8001f24:	440b      	add	r3, r1
 8001f26:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001f2e:	7bfa      	ldrb	r2, [r7, #15]
 8001f30:	6879      	ldr	r1, [r7, #4]
 8001f32:	4613      	mov	r3, r2
 8001f34:	00db      	lsls	r3, r3, #3
 8001f36:	4413      	add	r3, r2
 8001f38:	009b      	lsls	r3, r3, #2
 8001f3a:	440b      	add	r3, r1
 8001f3c:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8001f40:	7bfa      	ldrb	r2, [r7, #15]
 8001f42:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001f44:	7bfa      	ldrb	r2, [r7, #15]
 8001f46:	6879      	ldr	r1, [r7, #4]
 8001f48:	4613      	mov	r3, r2
 8001f4a:	00db      	lsls	r3, r3, #3
 8001f4c:	4413      	add	r3, r2
 8001f4e:	009b      	lsls	r3, r3, #2
 8001f50:	440b      	add	r3, r1
 8001f52:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001f56:	2200      	movs	r2, #0
 8001f58:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001f5a:	7bfa      	ldrb	r2, [r7, #15]
 8001f5c:	6879      	ldr	r1, [r7, #4]
 8001f5e:	4613      	mov	r3, r2
 8001f60:	00db      	lsls	r3, r3, #3
 8001f62:	4413      	add	r3, r2
 8001f64:	009b      	lsls	r3, r3, #2
 8001f66:	440b      	add	r3, r1
 8001f68:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001f70:	7bfa      	ldrb	r2, [r7, #15]
 8001f72:	6879      	ldr	r1, [r7, #4]
 8001f74:	4613      	mov	r3, r2
 8001f76:	00db      	lsls	r3, r3, #3
 8001f78:	4413      	add	r3, r2
 8001f7a:	009b      	lsls	r3, r3, #2
 8001f7c:	440b      	add	r3, r1
 8001f7e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8001f82:	2200      	movs	r2, #0
 8001f84:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001f86:	7bfa      	ldrb	r2, [r7, #15]
 8001f88:	6879      	ldr	r1, [r7, #4]
 8001f8a:	4613      	mov	r3, r2
 8001f8c:	00db      	lsls	r3, r3, #3
 8001f8e:	4413      	add	r3, r2
 8001f90:	009b      	lsls	r3, r3, #2
 8001f92:	440b      	add	r3, r1
 8001f94:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8001f98:	2200      	movs	r2, #0
 8001f9a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001f9c:	7bfb      	ldrb	r3, [r7, #15]
 8001f9e:	3301      	adds	r3, #1
 8001fa0:	73fb      	strb	r3, [r7, #15]
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	791b      	ldrb	r3, [r3, #4]
 8001fa6:	7bfa      	ldrb	r2, [r7, #15]
 8001fa8:	429a      	cmp	r2, r3
 8001faa:	d3b5      	bcc.n	8001f18 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6818      	ldr	r0, [r3, #0]
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	7c1a      	ldrb	r2, [r3, #16]
 8001fb4:	f88d 2000 	strb.w	r2, [sp]
 8001fb8:	3304      	adds	r3, #4
 8001fba:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001fbc:	f001 fc4e 	bl	800385c <USB_DevInit>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d005      	beq.n	8001fd2 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	2202      	movs	r2, #2
 8001fca:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001fce:	2301      	movs	r3, #1
 8001fd0:	e00c      	b.n	8001fec <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	2201      	movs	r2, #1
 8001fdc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	f001 fe16 	bl	8003c16 <USB_DevDisconnect>

  return HAL_OK;
 8001fea:	2300      	movs	r3, #0
}
 8001fec:	4618      	mov	r0, r3
 8001fee:	3710      	adds	r7, #16
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}

08001ff4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b086      	sub	sp, #24
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d101      	bne.n	8002006 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002002:	2301      	movs	r3, #1
 8002004:	e267      	b.n	80024d6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f003 0301 	and.w	r3, r3, #1
 800200e:	2b00      	cmp	r3, #0
 8002010:	d075      	beq.n	80020fe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002012:	4b88      	ldr	r3, [pc, #544]	@ (8002234 <HAL_RCC_OscConfig+0x240>)
 8002014:	689b      	ldr	r3, [r3, #8]
 8002016:	f003 030c 	and.w	r3, r3, #12
 800201a:	2b04      	cmp	r3, #4
 800201c:	d00c      	beq.n	8002038 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800201e:	4b85      	ldr	r3, [pc, #532]	@ (8002234 <HAL_RCC_OscConfig+0x240>)
 8002020:	689b      	ldr	r3, [r3, #8]
 8002022:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002026:	2b08      	cmp	r3, #8
 8002028:	d112      	bne.n	8002050 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800202a:	4b82      	ldr	r3, [pc, #520]	@ (8002234 <HAL_RCC_OscConfig+0x240>)
 800202c:	685b      	ldr	r3, [r3, #4]
 800202e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002032:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002036:	d10b      	bne.n	8002050 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002038:	4b7e      	ldr	r3, [pc, #504]	@ (8002234 <HAL_RCC_OscConfig+0x240>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002040:	2b00      	cmp	r3, #0
 8002042:	d05b      	beq.n	80020fc <HAL_RCC_OscConfig+0x108>
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	2b00      	cmp	r3, #0
 800204a:	d157      	bne.n	80020fc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800204c:	2301      	movs	r3, #1
 800204e:	e242      	b.n	80024d6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002058:	d106      	bne.n	8002068 <HAL_RCC_OscConfig+0x74>
 800205a:	4b76      	ldr	r3, [pc, #472]	@ (8002234 <HAL_RCC_OscConfig+0x240>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4a75      	ldr	r2, [pc, #468]	@ (8002234 <HAL_RCC_OscConfig+0x240>)
 8002060:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002064:	6013      	str	r3, [r2, #0]
 8002066:	e01d      	b.n	80020a4 <HAL_RCC_OscConfig+0xb0>
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002070:	d10c      	bne.n	800208c <HAL_RCC_OscConfig+0x98>
 8002072:	4b70      	ldr	r3, [pc, #448]	@ (8002234 <HAL_RCC_OscConfig+0x240>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	4a6f      	ldr	r2, [pc, #444]	@ (8002234 <HAL_RCC_OscConfig+0x240>)
 8002078:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800207c:	6013      	str	r3, [r2, #0]
 800207e:	4b6d      	ldr	r3, [pc, #436]	@ (8002234 <HAL_RCC_OscConfig+0x240>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4a6c      	ldr	r2, [pc, #432]	@ (8002234 <HAL_RCC_OscConfig+0x240>)
 8002084:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002088:	6013      	str	r3, [r2, #0]
 800208a:	e00b      	b.n	80020a4 <HAL_RCC_OscConfig+0xb0>
 800208c:	4b69      	ldr	r3, [pc, #420]	@ (8002234 <HAL_RCC_OscConfig+0x240>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4a68      	ldr	r2, [pc, #416]	@ (8002234 <HAL_RCC_OscConfig+0x240>)
 8002092:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002096:	6013      	str	r3, [r2, #0]
 8002098:	4b66      	ldr	r3, [pc, #408]	@ (8002234 <HAL_RCC_OscConfig+0x240>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4a65      	ldr	r2, [pc, #404]	@ (8002234 <HAL_RCC_OscConfig+0x240>)
 800209e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80020a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	685b      	ldr	r3, [r3, #4]
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d013      	beq.n	80020d4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020ac:	f7ff f86c 	bl	8001188 <HAL_GetTick>
 80020b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020b2:	e008      	b.n	80020c6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020b4:	f7ff f868 	bl	8001188 <HAL_GetTick>
 80020b8:	4602      	mov	r2, r0
 80020ba:	693b      	ldr	r3, [r7, #16]
 80020bc:	1ad3      	subs	r3, r2, r3
 80020be:	2b64      	cmp	r3, #100	@ 0x64
 80020c0:	d901      	bls.n	80020c6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80020c2:	2303      	movs	r3, #3
 80020c4:	e207      	b.n	80024d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020c6:	4b5b      	ldr	r3, [pc, #364]	@ (8002234 <HAL_RCC_OscConfig+0x240>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d0f0      	beq.n	80020b4 <HAL_RCC_OscConfig+0xc0>
 80020d2:	e014      	b.n	80020fe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020d4:	f7ff f858 	bl	8001188 <HAL_GetTick>
 80020d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020da:	e008      	b.n	80020ee <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020dc:	f7ff f854 	bl	8001188 <HAL_GetTick>
 80020e0:	4602      	mov	r2, r0
 80020e2:	693b      	ldr	r3, [r7, #16]
 80020e4:	1ad3      	subs	r3, r2, r3
 80020e6:	2b64      	cmp	r3, #100	@ 0x64
 80020e8:	d901      	bls.n	80020ee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80020ea:	2303      	movs	r3, #3
 80020ec:	e1f3      	b.n	80024d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020ee:	4b51      	ldr	r3, [pc, #324]	@ (8002234 <HAL_RCC_OscConfig+0x240>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d1f0      	bne.n	80020dc <HAL_RCC_OscConfig+0xe8>
 80020fa:	e000      	b.n	80020fe <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f003 0302 	and.w	r3, r3, #2
 8002106:	2b00      	cmp	r3, #0
 8002108:	d063      	beq.n	80021d2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800210a:	4b4a      	ldr	r3, [pc, #296]	@ (8002234 <HAL_RCC_OscConfig+0x240>)
 800210c:	689b      	ldr	r3, [r3, #8]
 800210e:	f003 030c 	and.w	r3, r3, #12
 8002112:	2b00      	cmp	r3, #0
 8002114:	d00b      	beq.n	800212e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002116:	4b47      	ldr	r3, [pc, #284]	@ (8002234 <HAL_RCC_OscConfig+0x240>)
 8002118:	689b      	ldr	r3, [r3, #8]
 800211a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800211e:	2b08      	cmp	r3, #8
 8002120:	d11c      	bne.n	800215c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002122:	4b44      	ldr	r3, [pc, #272]	@ (8002234 <HAL_RCC_OscConfig+0x240>)
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800212a:	2b00      	cmp	r3, #0
 800212c:	d116      	bne.n	800215c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800212e:	4b41      	ldr	r3, [pc, #260]	@ (8002234 <HAL_RCC_OscConfig+0x240>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f003 0302 	and.w	r3, r3, #2
 8002136:	2b00      	cmp	r3, #0
 8002138:	d005      	beq.n	8002146 <HAL_RCC_OscConfig+0x152>
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	68db      	ldr	r3, [r3, #12]
 800213e:	2b01      	cmp	r3, #1
 8002140:	d001      	beq.n	8002146 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002142:	2301      	movs	r3, #1
 8002144:	e1c7      	b.n	80024d6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002146:	4b3b      	ldr	r3, [pc, #236]	@ (8002234 <HAL_RCC_OscConfig+0x240>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	691b      	ldr	r3, [r3, #16]
 8002152:	00db      	lsls	r3, r3, #3
 8002154:	4937      	ldr	r1, [pc, #220]	@ (8002234 <HAL_RCC_OscConfig+0x240>)
 8002156:	4313      	orrs	r3, r2
 8002158:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800215a:	e03a      	b.n	80021d2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	68db      	ldr	r3, [r3, #12]
 8002160:	2b00      	cmp	r3, #0
 8002162:	d020      	beq.n	80021a6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002164:	4b34      	ldr	r3, [pc, #208]	@ (8002238 <HAL_RCC_OscConfig+0x244>)
 8002166:	2201      	movs	r2, #1
 8002168:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800216a:	f7ff f80d 	bl	8001188 <HAL_GetTick>
 800216e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002170:	e008      	b.n	8002184 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002172:	f7ff f809 	bl	8001188 <HAL_GetTick>
 8002176:	4602      	mov	r2, r0
 8002178:	693b      	ldr	r3, [r7, #16]
 800217a:	1ad3      	subs	r3, r2, r3
 800217c:	2b02      	cmp	r3, #2
 800217e:	d901      	bls.n	8002184 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002180:	2303      	movs	r3, #3
 8002182:	e1a8      	b.n	80024d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002184:	4b2b      	ldr	r3, [pc, #172]	@ (8002234 <HAL_RCC_OscConfig+0x240>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f003 0302 	and.w	r3, r3, #2
 800218c:	2b00      	cmp	r3, #0
 800218e:	d0f0      	beq.n	8002172 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002190:	4b28      	ldr	r3, [pc, #160]	@ (8002234 <HAL_RCC_OscConfig+0x240>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	691b      	ldr	r3, [r3, #16]
 800219c:	00db      	lsls	r3, r3, #3
 800219e:	4925      	ldr	r1, [pc, #148]	@ (8002234 <HAL_RCC_OscConfig+0x240>)
 80021a0:	4313      	orrs	r3, r2
 80021a2:	600b      	str	r3, [r1, #0]
 80021a4:	e015      	b.n	80021d2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80021a6:	4b24      	ldr	r3, [pc, #144]	@ (8002238 <HAL_RCC_OscConfig+0x244>)
 80021a8:	2200      	movs	r2, #0
 80021aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021ac:	f7fe ffec 	bl	8001188 <HAL_GetTick>
 80021b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021b2:	e008      	b.n	80021c6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021b4:	f7fe ffe8 	bl	8001188 <HAL_GetTick>
 80021b8:	4602      	mov	r2, r0
 80021ba:	693b      	ldr	r3, [r7, #16]
 80021bc:	1ad3      	subs	r3, r2, r3
 80021be:	2b02      	cmp	r3, #2
 80021c0:	d901      	bls.n	80021c6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80021c2:	2303      	movs	r3, #3
 80021c4:	e187      	b.n	80024d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021c6:	4b1b      	ldr	r3, [pc, #108]	@ (8002234 <HAL_RCC_OscConfig+0x240>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f003 0302 	and.w	r3, r3, #2
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d1f0      	bne.n	80021b4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f003 0308 	and.w	r3, r3, #8
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d036      	beq.n	800224c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	695b      	ldr	r3, [r3, #20]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d016      	beq.n	8002214 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80021e6:	4b15      	ldr	r3, [pc, #84]	@ (800223c <HAL_RCC_OscConfig+0x248>)
 80021e8:	2201      	movs	r2, #1
 80021ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021ec:	f7fe ffcc 	bl	8001188 <HAL_GetTick>
 80021f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021f2:	e008      	b.n	8002206 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021f4:	f7fe ffc8 	bl	8001188 <HAL_GetTick>
 80021f8:	4602      	mov	r2, r0
 80021fa:	693b      	ldr	r3, [r7, #16]
 80021fc:	1ad3      	subs	r3, r2, r3
 80021fe:	2b02      	cmp	r3, #2
 8002200:	d901      	bls.n	8002206 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002202:	2303      	movs	r3, #3
 8002204:	e167      	b.n	80024d6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002206:	4b0b      	ldr	r3, [pc, #44]	@ (8002234 <HAL_RCC_OscConfig+0x240>)
 8002208:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800220a:	f003 0302 	and.w	r3, r3, #2
 800220e:	2b00      	cmp	r3, #0
 8002210:	d0f0      	beq.n	80021f4 <HAL_RCC_OscConfig+0x200>
 8002212:	e01b      	b.n	800224c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002214:	4b09      	ldr	r3, [pc, #36]	@ (800223c <HAL_RCC_OscConfig+0x248>)
 8002216:	2200      	movs	r2, #0
 8002218:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800221a:	f7fe ffb5 	bl	8001188 <HAL_GetTick>
 800221e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002220:	e00e      	b.n	8002240 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002222:	f7fe ffb1 	bl	8001188 <HAL_GetTick>
 8002226:	4602      	mov	r2, r0
 8002228:	693b      	ldr	r3, [r7, #16]
 800222a:	1ad3      	subs	r3, r2, r3
 800222c:	2b02      	cmp	r3, #2
 800222e:	d907      	bls.n	8002240 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002230:	2303      	movs	r3, #3
 8002232:	e150      	b.n	80024d6 <HAL_RCC_OscConfig+0x4e2>
 8002234:	40023800 	.word	0x40023800
 8002238:	42470000 	.word	0x42470000
 800223c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002240:	4b88      	ldr	r3, [pc, #544]	@ (8002464 <HAL_RCC_OscConfig+0x470>)
 8002242:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002244:	f003 0302 	and.w	r3, r3, #2
 8002248:	2b00      	cmp	r3, #0
 800224a:	d1ea      	bne.n	8002222 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f003 0304 	and.w	r3, r3, #4
 8002254:	2b00      	cmp	r3, #0
 8002256:	f000 8097 	beq.w	8002388 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800225a:	2300      	movs	r3, #0
 800225c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800225e:	4b81      	ldr	r3, [pc, #516]	@ (8002464 <HAL_RCC_OscConfig+0x470>)
 8002260:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002262:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002266:	2b00      	cmp	r3, #0
 8002268:	d10f      	bne.n	800228a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800226a:	2300      	movs	r3, #0
 800226c:	60bb      	str	r3, [r7, #8]
 800226e:	4b7d      	ldr	r3, [pc, #500]	@ (8002464 <HAL_RCC_OscConfig+0x470>)
 8002270:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002272:	4a7c      	ldr	r2, [pc, #496]	@ (8002464 <HAL_RCC_OscConfig+0x470>)
 8002274:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002278:	6413      	str	r3, [r2, #64]	@ 0x40
 800227a:	4b7a      	ldr	r3, [pc, #488]	@ (8002464 <HAL_RCC_OscConfig+0x470>)
 800227c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800227e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002282:	60bb      	str	r3, [r7, #8]
 8002284:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002286:	2301      	movs	r3, #1
 8002288:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800228a:	4b77      	ldr	r3, [pc, #476]	@ (8002468 <HAL_RCC_OscConfig+0x474>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002292:	2b00      	cmp	r3, #0
 8002294:	d118      	bne.n	80022c8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002296:	4b74      	ldr	r3, [pc, #464]	@ (8002468 <HAL_RCC_OscConfig+0x474>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	4a73      	ldr	r2, [pc, #460]	@ (8002468 <HAL_RCC_OscConfig+0x474>)
 800229c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80022a2:	f7fe ff71 	bl	8001188 <HAL_GetTick>
 80022a6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022a8:	e008      	b.n	80022bc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022aa:	f7fe ff6d 	bl	8001188 <HAL_GetTick>
 80022ae:	4602      	mov	r2, r0
 80022b0:	693b      	ldr	r3, [r7, #16]
 80022b2:	1ad3      	subs	r3, r2, r3
 80022b4:	2b02      	cmp	r3, #2
 80022b6:	d901      	bls.n	80022bc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80022b8:	2303      	movs	r3, #3
 80022ba:	e10c      	b.n	80024d6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022bc:	4b6a      	ldr	r3, [pc, #424]	@ (8002468 <HAL_RCC_OscConfig+0x474>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d0f0      	beq.n	80022aa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	689b      	ldr	r3, [r3, #8]
 80022cc:	2b01      	cmp	r3, #1
 80022ce:	d106      	bne.n	80022de <HAL_RCC_OscConfig+0x2ea>
 80022d0:	4b64      	ldr	r3, [pc, #400]	@ (8002464 <HAL_RCC_OscConfig+0x470>)
 80022d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022d4:	4a63      	ldr	r2, [pc, #396]	@ (8002464 <HAL_RCC_OscConfig+0x470>)
 80022d6:	f043 0301 	orr.w	r3, r3, #1
 80022da:	6713      	str	r3, [r2, #112]	@ 0x70
 80022dc:	e01c      	b.n	8002318 <HAL_RCC_OscConfig+0x324>
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	689b      	ldr	r3, [r3, #8]
 80022e2:	2b05      	cmp	r3, #5
 80022e4:	d10c      	bne.n	8002300 <HAL_RCC_OscConfig+0x30c>
 80022e6:	4b5f      	ldr	r3, [pc, #380]	@ (8002464 <HAL_RCC_OscConfig+0x470>)
 80022e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022ea:	4a5e      	ldr	r2, [pc, #376]	@ (8002464 <HAL_RCC_OscConfig+0x470>)
 80022ec:	f043 0304 	orr.w	r3, r3, #4
 80022f0:	6713      	str	r3, [r2, #112]	@ 0x70
 80022f2:	4b5c      	ldr	r3, [pc, #368]	@ (8002464 <HAL_RCC_OscConfig+0x470>)
 80022f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022f6:	4a5b      	ldr	r2, [pc, #364]	@ (8002464 <HAL_RCC_OscConfig+0x470>)
 80022f8:	f043 0301 	orr.w	r3, r3, #1
 80022fc:	6713      	str	r3, [r2, #112]	@ 0x70
 80022fe:	e00b      	b.n	8002318 <HAL_RCC_OscConfig+0x324>
 8002300:	4b58      	ldr	r3, [pc, #352]	@ (8002464 <HAL_RCC_OscConfig+0x470>)
 8002302:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002304:	4a57      	ldr	r2, [pc, #348]	@ (8002464 <HAL_RCC_OscConfig+0x470>)
 8002306:	f023 0301 	bic.w	r3, r3, #1
 800230a:	6713      	str	r3, [r2, #112]	@ 0x70
 800230c:	4b55      	ldr	r3, [pc, #340]	@ (8002464 <HAL_RCC_OscConfig+0x470>)
 800230e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002310:	4a54      	ldr	r2, [pc, #336]	@ (8002464 <HAL_RCC_OscConfig+0x470>)
 8002312:	f023 0304 	bic.w	r3, r3, #4
 8002316:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	689b      	ldr	r3, [r3, #8]
 800231c:	2b00      	cmp	r3, #0
 800231e:	d015      	beq.n	800234c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002320:	f7fe ff32 	bl	8001188 <HAL_GetTick>
 8002324:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002326:	e00a      	b.n	800233e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002328:	f7fe ff2e 	bl	8001188 <HAL_GetTick>
 800232c:	4602      	mov	r2, r0
 800232e:	693b      	ldr	r3, [r7, #16]
 8002330:	1ad3      	subs	r3, r2, r3
 8002332:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002336:	4293      	cmp	r3, r2
 8002338:	d901      	bls.n	800233e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800233a:	2303      	movs	r3, #3
 800233c:	e0cb      	b.n	80024d6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800233e:	4b49      	ldr	r3, [pc, #292]	@ (8002464 <HAL_RCC_OscConfig+0x470>)
 8002340:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002342:	f003 0302 	and.w	r3, r3, #2
 8002346:	2b00      	cmp	r3, #0
 8002348:	d0ee      	beq.n	8002328 <HAL_RCC_OscConfig+0x334>
 800234a:	e014      	b.n	8002376 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800234c:	f7fe ff1c 	bl	8001188 <HAL_GetTick>
 8002350:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002352:	e00a      	b.n	800236a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002354:	f7fe ff18 	bl	8001188 <HAL_GetTick>
 8002358:	4602      	mov	r2, r0
 800235a:	693b      	ldr	r3, [r7, #16]
 800235c:	1ad3      	subs	r3, r2, r3
 800235e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002362:	4293      	cmp	r3, r2
 8002364:	d901      	bls.n	800236a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002366:	2303      	movs	r3, #3
 8002368:	e0b5      	b.n	80024d6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800236a:	4b3e      	ldr	r3, [pc, #248]	@ (8002464 <HAL_RCC_OscConfig+0x470>)
 800236c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800236e:	f003 0302 	and.w	r3, r3, #2
 8002372:	2b00      	cmp	r3, #0
 8002374:	d1ee      	bne.n	8002354 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002376:	7dfb      	ldrb	r3, [r7, #23]
 8002378:	2b01      	cmp	r3, #1
 800237a:	d105      	bne.n	8002388 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800237c:	4b39      	ldr	r3, [pc, #228]	@ (8002464 <HAL_RCC_OscConfig+0x470>)
 800237e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002380:	4a38      	ldr	r2, [pc, #224]	@ (8002464 <HAL_RCC_OscConfig+0x470>)
 8002382:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002386:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	699b      	ldr	r3, [r3, #24]
 800238c:	2b00      	cmp	r3, #0
 800238e:	f000 80a1 	beq.w	80024d4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002392:	4b34      	ldr	r3, [pc, #208]	@ (8002464 <HAL_RCC_OscConfig+0x470>)
 8002394:	689b      	ldr	r3, [r3, #8]
 8002396:	f003 030c 	and.w	r3, r3, #12
 800239a:	2b08      	cmp	r3, #8
 800239c:	d05c      	beq.n	8002458 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	699b      	ldr	r3, [r3, #24]
 80023a2:	2b02      	cmp	r3, #2
 80023a4:	d141      	bne.n	800242a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023a6:	4b31      	ldr	r3, [pc, #196]	@ (800246c <HAL_RCC_OscConfig+0x478>)
 80023a8:	2200      	movs	r2, #0
 80023aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023ac:	f7fe feec 	bl	8001188 <HAL_GetTick>
 80023b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80023b2:	e008      	b.n	80023c6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023b4:	f7fe fee8 	bl	8001188 <HAL_GetTick>
 80023b8:	4602      	mov	r2, r0
 80023ba:	693b      	ldr	r3, [r7, #16]
 80023bc:	1ad3      	subs	r3, r2, r3
 80023be:	2b02      	cmp	r3, #2
 80023c0:	d901      	bls.n	80023c6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80023c2:	2303      	movs	r3, #3
 80023c4:	e087      	b.n	80024d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80023c6:	4b27      	ldr	r3, [pc, #156]	@ (8002464 <HAL_RCC_OscConfig+0x470>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d1f0      	bne.n	80023b4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	69da      	ldr	r2, [r3, #28]
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6a1b      	ldr	r3, [r3, #32]
 80023da:	431a      	orrs	r2, r3
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023e0:	019b      	lsls	r3, r3, #6
 80023e2:	431a      	orrs	r2, r3
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023e8:	085b      	lsrs	r3, r3, #1
 80023ea:	3b01      	subs	r3, #1
 80023ec:	041b      	lsls	r3, r3, #16
 80023ee:	431a      	orrs	r2, r3
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023f4:	061b      	lsls	r3, r3, #24
 80023f6:	491b      	ldr	r1, [pc, #108]	@ (8002464 <HAL_RCC_OscConfig+0x470>)
 80023f8:	4313      	orrs	r3, r2
 80023fa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80023fc:	4b1b      	ldr	r3, [pc, #108]	@ (800246c <HAL_RCC_OscConfig+0x478>)
 80023fe:	2201      	movs	r2, #1
 8002400:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002402:	f7fe fec1 	bl	8001188 <HAL_GetTick>
 8002406:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002408:	e008      	b.n	800241c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800240a:	f7fe febd 	bl	8001188 <HAL_GetTick>
 800240e:	4602      	mov	r2, r0
 8002410:	693b      	ldr	r3, [r7, #16]
 8002412:	1ad3      	subs	r3, r2, r3
 8002414:	2b02      	cmp	r3, #2
 8002416:	d901      	bls.n	800241c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002418:	2303      	movs	r3, #3
 800241a:	e05c      	b.n	80024d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800241c:	4b11      	ldr	r3, [pc, #68]	@ (8002464 <HAL_RCC_OscConfig+0x470>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002424:	2b00      	cmp	r3, #0
 8002426:	d0f0      	beq.n	800240a <HAL_RCC_OscConfig+0x416>
 8002428:	e054      	b.n	80024d4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800242a:	4b10      	ldr	r3, [pc, #64]	@ (800246c <HAL_RCC_OscConfig+0x478>)
 800242c:	2200      	movs	r2, #0
 800242e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002430:	f7fe feaa 	bl	8001188 <HAL_GetTick>
 8002434:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002436:	e008      	b.n	800244a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002438:	f7fe fea6 	bl	8001188 <HAL_GetTick>
 800243c:	4602      	mov	r2, r0
 800243e:	693b      	ldr	r3, [r7, #16]
 8002440:	1ad3      	subs	r3, r2, r3
 8002442:	2b02      	cmp	r3, #2
 8002444:	d901      	bls.n	800244a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002446:	2303      	movs	r3, #3
 8002448:	e045      	b.n	80024d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800244a:	4b06      	ldr	r3, [pc, #24]	@ (8002464 <HAL_RCC_OscConfig+0x470>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002452:	2b00      	cmp	r3, #0
 8002454:	d1f0      	bne.n	8002438 <HAL_RCC_OscConfig+0x444>
 8002456:	e03d      	b.n	80024d4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	699b      	ldr	r3, [r3, #24]
 800245c:	2b01      	cmp	r3, #1
 800245e:	d107      	bne.n	8002470 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002460:	2301      	movs	r3, #1
 8002462:	e038      	b.n	80024d6 <HAL_RCC_OscConfig+0x4e2>
 8002464:	40023800 	.word	0x40023800
 8002468:	40007000 	.word	0x40007000
 800246c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002470:	4b1b      	ldr	r3, [pc, #108]	@ (80024e0 <HAL_RCC_OscConfig+0x4ec>)
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	699b      	ldr	r3, [r3, #24]
 800247a:	2b01      	cmp	r3, #1
 800247c:	d028      	beq.n	80024d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002488:	429a      	cmp	r2, r3
 800248a:	d121      	bne.n	80024d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002496:	429a      	cmp	r2, r3
 8002498:	d11a      	bne.n	80024d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800249a:	68fa      	ldr	r2, [r7, #12]
 800249c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80024a0:	4013      	ands	r3, r2
 80024a2:	687a      	ldr	r2, [r7, #4]
 80024a4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80024a6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80024a8:	4293      	cmp	r3, r2
 80024aa:	d111      	bne.n	80024d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024b6:	085b      	lsrs	r3, r3, #1
 80024b8:	3b01      	subs	r3, #1
 80024ba:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80024bc:	429a      	cmp	r2, r3
 80024be:	d107      	bne.n	80024d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024ca:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80024cc:	429a      	cmp	r2, r3
 80024ce:	d001      	beq.n	80024d4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80024d0:	2301      	movs	r3, #1
 80024d2:	e000      	b.n	80024d6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80024d4:	2300      	movs	r3, #0
}
 80024d6:	4618      	mov	r0, r3
 80024d8:	3718      	adds	r7, #24
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}
 80024de:	bf00      	nop
 80024e0:	40023800 	.word	0x40023800

080024e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b084      	sub	sp, #16
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
 80024ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d101      	bne.n	80024f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80024f4:	2301      	movs	r3, #1
 80024f6:	e0cc      	b.n	8002692 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80024f8:	4b68      	ldr	r3, [pc, #416]	@ (800269c <HAL_RCC_ClockConfig+0x1b8>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f003 030f 	and.w	r3, r3, #15
 8002500:	683a      	ldr	r2, [r7, #0]
 8002502:	429a      	cmp	r2, r3
 8002504:	d90c      	bls.n	8002520 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002506:	4b65      	ldr	r3, [pc, #404]	@ (800269c <HAL_RCC_ClockConfig+0x1b8>)
 8002508:	683a      	ldr	r2, [r7, #0]
 800250a:	b2d2      	uxtb	r2, r2
 800250c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800250e:	4b63      	ldr	r3, [pc, #396]	@ (800269c <HAL_RCC_ClockConfig+0x1b8>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f003 030f 	and.w	r3, r3, #15
 8002516:	683a      	ldr	r2, [r7, #0]
 8002518:	429a      	cmp	r2, r3
 800251a:	d001      	beq.n	8002520 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800251c:	2301      	movs	r3, #1
 800251e:	e0b8      	b.n	8002692 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f003 0302 	and.w	r3, r3, #2
 8002528:	2b00      	cmp	r3, #0
 800252a:	d020      	beq.n	800256e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f003 0304 	and.w	r3, r3, #4
 8002534:	2b00      	cmp	r3, #0
 8002536:	d005      	beq.n	8002544 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002538:	4b59      	ldr	r3, [pc, #356]	@ (80026a0 <HAL_RCC_ClockConfig+0x1bc>)
 800253a:	689b      	ldr	r3, [r3, #8]
 800253c:	4a58      	ldr	r2, [pc, #352]	@ (80026a0 <HAL_RCC_ClockConfig+0x1bc>)
 800253e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002542:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f003 0308 	and.w	r3, r3, #8
 800254c:	2b00      	cmp	r3, #0
 800254e:	d005      	beq.n	800255c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002550:	4b53      	ldr	r3, [pc, #332]	@ (80026a0 <HAL_RCC_ClockConfig+0x1bc>)
 8002552:	689b      	ldr	r3, [r3, #8]
 8002554:	4a52      	ldr	r2, [pc, #328]	@ (80026a0 <HAL_RCC_ClockConfig+0x1bc>)
 8002556:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800255a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800255c:	4b50      	ldr	r3, [pc, #320]	@ (80026a0 <HAL_RCC_ClockConfig+0x1bc>)
 800255e:	689b      	ldr	r3, [r3, #8]
 8002560:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	689b      	ldr	r3, [r3, #8]
 8002568:	494d      	ldr	r1, [pc, #308]	@ (80026a0 <HAL_RCC_ClockConfig+0x1bc>)
 800256a:	4313      	orrs	r3, r2
 800256c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f003 0301 	and.w	r3, r3, #1
 8002576:	2b00      	cmp	r3, #0
 8002578:	d044      	beq.n	8002604 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	685b      	ldr	r3, [r3, #4]
 800257e:	2b01      	cmp	r3, #1
 8002580:	d107      	bne.n	8002592 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002582:	4b47      	ldr	r3, [pc, #284]	@ (80026a0 <HAL_RCC_ClockConfig+0x1bc>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800258a:	2b00      	cmp	r3, #0
 800258c:	d119      	bne.n	80025c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800258e:	2301      	movs	r3, #1
 8002590:	e07f      	b.n	8002692 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	2b02      	cmp	r3, #2
 8002598:	d003      	beq.n	80025a2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800259e:	2b03      	cmp	r3, #3
 80025a0:	d107      	bne.n	80025b2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025a2:	4b3f      	ldr	r3, [pc, #252]	@ (80026a0 <HAL_RCC_ClockConfig+0x1bc>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d109      	bne.n	80025c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025ae:	2301      	movs	r3, #1
 80025b0:	e06f      	b.n	8002692 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025b2:	4b3b      	ldr	r3, [pc, #236]	@ (80026a0 <HAL_RCC_ClockConfig+0x1bc>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f003 0302 	and.w	r3, r3, #2
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d101      	bne.n	80025c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025be:	2301      	movs	r3, #1
 80025c0:	e067      	b.n	8002692 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80025c2:	4b37      	ldr	r3, [pc, #220]	@ (80026a0 <HAL_RCC_ClockConfig+0x1bc>)
 80025c4:	689b      	ldr	r3, [r3, #8]
 80025c6:	f023 0203 	bic.w	r2, r3, #3
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	685b      	ldr	r3, [r3, #4]
 80025ce:	4934      	ldr	r1, [pc, #208]	@ (80026a0 <HAL_RCC_ClockConfig+0x1bc>)
 80025d0:	4313      	orrs	r3, r2
 80025d2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80025d4:	f7fe fdd8 	bl	8001188 <HAL_GetTick>
 80025d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025da:	e00a      	b.n	80025f2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025dc:	f7fe fdd4 	bl	8001188 <HAL_GetTick>
 80025e0:	4602      	mov	r2, r0
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	1ad3      	subs	r3, r2, r3
 80025e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025ea:	4293      	cmp	r3, r2
 80025ec:	d901      	bls.n	80025f2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80025ee:	2303      	movs	r3, #3
 80025f0:	e04f      	b.n	8002692 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025f2:	4b2b      	ldr	r3, [pc, #172]	@ (80026a0 <HAL_RCC_ClockConfig+0x1bc>)
 80025f4:	689b      	ldr	r3, [r3, #8]
 80025f6:	f003 020c 	and.w	r2, r3, #12
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	685b      	ldr	r3, [r3, #4]
 80025fe:	009b      	lsls	r3, r3, #2
 8002600:	429a      	cmp	r2, r3
 8002602:	d1eb      	bne.n	80025dc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002604:	4b25      	ldr	r3, [pc, #148]	@ (800269c <HAL_RCC_ClockConfig+0x1b8>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f003 030f 	and.w	r3, r3, #15
 800260c:	683a      	ldr	r2, [r7, #0]
 800260e:	429a      	cmp	r2, r3
 8002610:	d20c      	bcs.n	800262c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002612:	4b22      	ldr	r3, [pc, #136]	@ (800269c <HAL_RCC_ClockConfig+0x1b8>)
 8002614:	683a      	ldr	r2, [r7, #0]
 8002616:	b2d2      	uxtb	r2, r2
 8002618:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800261a:	4b20      	ldr	r3, [pc, #128]	@ (800269c <HAL_RCC_ClockConfig+0x1b8>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f003 030f 	and.w	r3, r3, #15
 8002622:	683a      	ldr	r2, [r7, #0]
 8002624:	429a      	cmp	r2, r3
 8002626:	d001      	beq.n	800262c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002628:	2301      	movs	r3, #1
 800262a:	e032      	b.n	8002692 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f003 0304 	and.w	r3, r3, #4
 8002634:	2b00      	cmp	r3, #0
 8002636:	d008      	beq.n	800264a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002638:	4b19      	ldr	r3, [pc, #100]	@ (80026a0 <HAL_RCC_ClockConfig+0x1bc>)
 800263a:	689b      	ldr	r3, [r3, #8]
 800263c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	68db      	ldr	r3, [r3, #12]
 8002644:	4916      	ldr	r1, [pc, #88]	@ (80026a0 <HAL_RCC_ClockConfig+0x1bc>)
 8002646:	4313      	orrs	r3, r2
 8002648:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f003 0308 	and.w	r3, r3, #8
 8002652:	2b00      	cmp	r3, #0
 8002654:	d009      	beq.n	800266a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002656:	4b12      	ldr	r3, [pc, #72]	@ (80026a0 <HAL_RCC_ClockConfig+0x1bc>)
 8002658:	689b      	ldr	r3, [r3, #8]
 800265a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	691b      	ldr	r3, [r3, #16]
 8002662:	00db      	lsls	r3, r3, #3
 8002664:	490e      	ldr	r1, [pc, #56]	@ (80026a0 <HAL_RCC_ClockConfig+0x1bc>)
 8002666:	4313      	orrs	r3, r2
 8002668:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800266a:	f000 f821 	bl	80026b0 <HAL_RCC_GetSysClockFreq>
 800266e:	4602      	mov	r2, r0
 8002670:	4b0b      	ldr	r3, [pc, #44]	@ (80026a0 <HAL_RCC_ClockConfig+0x1bc>)
 8002672:	689b      	ldr	r3, [r3, #8]
 8002674:	091b      	lsrs	r3, r3, #4
 8002676:	f003 030f 	and.w	r3, r3, #15
 800267a:	490a      	ldr	r1, [pc, #40]	@ (80026a4 <HAL_RCC_ClockConfig+0x1c0>)
 800267c:	5ccb      	ldrb	r3, [r1, r3]
 800267e:	fa22 f303 	lsr.w	r3, r2, r3
 8002682:	4a09      	ldr	r2, [pc, #36]	@ (80026a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002684:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002686:	4b09      	ldr	r3, [pc, #36]	@ (80026ac <HAL_RCC_ClockConfig+0x1c8>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	4618      	mov	r0, r3
 800268c:	f7fe fbcc 	bl	8000e28 <HAL_InitTick>

  return HAL_OK;
 8002690:	2300      	movs	r3, #0
}
 8002692:	4618      	mov	r0, r3
 8002694:	3710      	adds	r7, #16
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}
 800269a:	bf00      	nop
 800269c:	40023c00 	.word	0x40023c00
 80026a0:	40023800 	.word	0x40023800
 80026a4:	080063d8 	.word	0x080063d8
 80026a8:	20000000 	.word	0x20000000
 80026ac:	20000004 	.word	0x20000004

080026b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80026b4:	b094      	sub	sp, #80	@ 0x50
 80026b6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80026b8:	2300      	movs	r3, #0
 80026ba:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80026bc:	2300      	movs	r3, #0
 80026be:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80026c0:	2300      	movs	r3, #0
 80026c2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80026c4:	2300      	movs	r3, #0
 80026c6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80026c8:	4b79      	ldr	r3, [pc, #484]	@ (80028b0 <HAL_RCC_GetSysClockFreq+0x200>)
 80026ca:	689b      	ldr	r3, [r3, #8]
 80026cc:	f003 030c 	and.w	r3, r3, #12
 80026d0:	2b08      	cmp	r3, #8
 80026d2:	d00d      	beq.n	80026f0 <HAL_RCC_GetSysClockFreq+0x40>
 80026d4:	2b08      	cmp	r3, #8
 80026d6:	f200 80e1 	bhi.w	800289c <HAL_RCC_GetSysClockFreq+0x1ec>
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d002      	beq.n	80026e4 <HAL_RCC_GetSysClockFreq+0x34>
 80026de:	2b04      	cmp	r3, #4
 80026e0:	d003      	beq.n	80026ea <HAL_RCC_GetSysClockFreq+0x3a>
 80026e2:	e0db      	b.n	800289c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80026e4:	4b73      	ldr	r3, [pc, #460]	@ (80028b4 <HAL_RCC_GetSysClockFreq+0x204>)
 80026e6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80026e8:	e0db      	b.n	80028a2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80026ea:	4b73      	ldr	r3, [pc, #460]	@ (80028b8 <HAL_RCC_GetSysClockFreq+0x208>)
 80026ec:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80026ee:	e0d8      	b.n	80028a2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80026f0:	4b6f      	ldr	r3, [pc, #444]	@ (80028b0 <HAL_RCC_GetSysClockFreq+0x200>)
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80026f8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80026fa:	4b6d      	ldr	r3, [pc, #436]	@ (80028b0 <HAL_RCC_GetSysClockFreq+0x200>)
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002702:	2b00      	cmp	r3, #0
 8002704:	d063      	beq.n	80027ce <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002706:	4b6a      	ldr	r3, [pc, #424]	@ (80028b0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	099b      	lsrs	r3, r3, #6
 800270c:	2200      	movs	r2, #0
 800270e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002710:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002712:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002714:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002718:	633b      	str	r3, [r7, #48]	@ 0x30
 800271a:	2300      	movs	r3, #0
 800271c:	637b      	str	r3, [r7, #52]	@ 0x34
 800271e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002722:	4622      	mov	r2, r4
 8002724:	462b      	mov	r3, r5
 8002726:	f04f 0000 	mov.w	r0, #0
 800272a:	f04f 0100 	mov.w	r1, #0
 800272e:	0159      	lsls	r1, r3, #5
 8002730:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002734:	0150      	lsls	r0, r2, #5
 8002736:	4602      	mov	r2, r0
 8002738:	460b      	mov	r3, r1
 800273a:	4621      	mov	r1, r4
 800273c:	1a51      	subs	r1, r2, r1
 800273e:	6139      	str	r1, [r7, #16]
 8002740:	4629      	mov	r1, r5
 8002742:	eb63 0301 	sbc.w	r3, r3, r1
 8002746:	617b      	str	r3, [r7, #20]
 8002748:	f04f 0200 	mov.w	r2, #0
 800274c:	f04f 0300 	mov.w	r3, #0
 8002750:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002754:	4659      	mov	r1, fp
 8002756:	018b      	lsls	r3, r1, #6
 8002758:	4651      	mov	r1, sl
 800275a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800275e:	4651      	mov	r1, sl
 8002760:	018a      	lsls	r2, r1, #6
 8002762:	4651      	mov	r1, sl
 8002764:	ebb2 0801 	subs.w	r8, r2, r1
 8002768:	4659      	mov	r1, fp
 800276a:	eb63 0901 	sbc.w	r9, r3, r1
 800276e:	f04f 0200 	mov.w	r2, #0
 8002772:	f04f 0300 	mov.w	r3, #0
 8002776:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800277a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800277e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002782:	4690      	mov	r8, r2
 8002784:	4699      	mov	r9, r3
 8002786:	4623      	mov	r3, r4
 8002788:	eb18 0303 	adds.w	r3, r8, r3
 800278c:	60bb      	str	r3, [r7, #8]
 800278e:	462b      	mov	r3, r5
 8002790:	eb49 0303 	adc.w	r3, r9, r3
 8002794:	60fb      	str	r3, [r7, #12]
 8002796:	f04f 0200 	mov.w	r2, #0
 800279a:	f04f 0300 	mov.w	r3, #0
 800279e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80027a2:	4629      	mov	r1, r5
 80027a4:	024b      	lsls	r3, r1, #9
 80027a6:	4621      	mov	r1, r4
 80027a8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80027ac:	4621      	mov	r1, r4
 80027ae:	024a      	lsls	r2, r1, #9
 80027b0:	4610      	mov	r0, r2
 80027b2:	4619      	mov	r1, r3
 80027b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80027b6:	2200      	movs	r2, #0
 80027b8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80027ba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80027bc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80027c0:	f7fd fd66 	bl	8000290 <__aeabi_uldivmod>
 80027c4:	4602      	mov	r2, r0
 80027c6:	460b      	mov	r3, r1
 80027c8:	4613      	mov	r3, r2
 80027ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80027cc:	e058      	b.n	8002880 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80027ce:	4b38      	ldr	r3, [pc, #224]	@ (80028b0 <HAL_RCC_GetSysClockFreq+0x200>)
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	099b      	lsrs	r3, r3, #6
 80027d4:	2200      	movs	r2, #0
 80027d6:	4618      	mov	r0, r3
 80027d8:	4611      	mov	r1, r2
 80027da:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80027de:	623b      	str	r3, [r7, #32]
 80027e0:	2300      	movs	r3, #0
 80027e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80027e4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80027e8:	4642      	mov	r2, r8
 80027ea:	464b      	mov	r3, r9
 80027ec:	f04f 0000 	mov.w	r0, #0
 80027f0:	f04f 0100 	mov.w	r1, #0
 80027f4:	0159      	lsls	r1, r3, #5
 80027f6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80027fa:	0150      	lsls	r0, r2, #5
 80027fc:	4602      	mov	r2, r0
 80027fe:	460b      	mov	r3, r1
 8002800:	4641      	mov	r1, r8
 8002802:	ebb2 0a01 	subs.w	sl, r2, r1
 8002806:	4649      	mov	r1, r9
 8002808:	eb63 0b01 	sbc.w	fp, r3, r1
 800280c:	f04f 0200 	mov.w	r2, #0
 8002810:	f04f 0300 	mov.w	r3, #0
 8002814:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002818:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800281c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002820:	ebb2 040a 	subs.w	r4, r2, sl
 8002824:	eb63 050b 	sbc.w	r5, r3, fp
 8002828:	f04f 0200 	mov.w	r2, #0
 800282c:	f04f 0300 	mov.w	r3, #0
 8002830:	00eb      	lsls	r3, r5, #3
 8002832:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002836:	00e2      	lsls	r2, r4, #3
 8002838:	4614      	mov	r4, r2
 800283a:	461d      	mov	r5, r3
 800283c:	4643      	mov	r3, r8
 800283e:	18e3      	adds	r3, r4, r3
 8002840:	603b      	str	r3, [r7, #0]
 8002842:	464b      	mov	r3, r9
 8002844:	eb45 0303 	adc.w	r3, r5, r3
 8002848:	607b      	str	r3, [r7, #4]
 800284a:	f04f 0200 	mov.w	r2, #0
 800284e:	f04f 0300 	mov.w	r3, #0
 8002852:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002856:	4629      	mov	r1, r5
 8002858:	028b      	lsls	r3, r1, #10
 800285a:	4621      	mov	r1, r4
 800285c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002860:	4621      	mov	r1, r4
 8002862:	028a      	lsls	r2, r1, #10
 8002864:	4610      	mov	r0, r2
 8002866:	4619      	mov	r1, r3
 8002868:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800286a:	2200      	movs	r2, #0
 800286c:	61bb      	str	r3, [r7, #24]
 800286e:	61fa      	str	r2, [r7, #28]
 8002870:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002874:	f7fd fd0c 	bl	8000290 <__aeabi_uldivmod>
 8002878:	4602      	mov	r2, r0
 800287a:	460b      	mov	r3, r1
 800287c:	4613      	mov	r3, r2
 800287e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002880:	4b0b      	ldr	r3, [pc, #44]	@ (80028b0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	0c1b      	lsrs	r3, r3, #16
 8002886:	f003 0303 	and.w	r3, r3, #3
 800288a:	3301      	adds	r3, #1
 800288c:	005b      	lsls	r3, r3, #1
 800288e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002890:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002892:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002894:	fbb2 f3f3 	udiv	r3, r2, r3
 8002898:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800289a:	e002      	b.n	80028a2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800289c:	4b05      	ldr	r3, [pc, #20]	@ (80028b4 <HAL_RCC_GetSysClockFreq+0x204>)
 800289e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80028a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80028a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80028a4:	4618      	mov	r0, r3
 80028a6:	3750      	adds	r7, #80	@ 0x50
 80028a8:	46bd      	mov	sp, r7
 80028aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80028ae:	bf00      	nop
 80028b0:	40023800 	.word	0x40023800
 80028b4:	00f42400 	.word	0x00f42400
 80028b8:	007a1200 	.word	0x007a1200

080028bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80028bc:	b480      	push	{r7}
 80028be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80028c0:	4b03      	ldr	r3, [pc, #12]	@ (80028d0 <HAL_RCC_GetHCLKFreq+0x14>)
 80028c2:	681b      	ldr	r3, [r3, #0]
}
 80028c4:	4618      	mov	r0, r3
 80028c6:	46bd      	mov	sp, r7
 80028c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028cc:	4770      	bx	lr
 80028ce:	bf00      	nop
 80028d0:	20000000 	.word	0x20000000

080028d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80028d8:	f7ff fff0 	bl	80028bc <HAL_RCC_GetHCLKFreq>
 80028dc:	4602      	mov	r2, r0
 80028de:	4b05      	ldr	r3, [pc, #20]	@ (80028f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80028e0:	689b      	ldr	r3, [r3, #8]
 80028e2:	0a9b      	lsrs	r3, r3, #10
 80028e4:	f003 0307 	and.w	r3, r3, #7
 80028e8:	4903      	ldr	r1, [pc, #12]	@ (80028f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80028ea:	5ccb      	ldrb	r3, [r1, r3]
 80028ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80028f0:	4618      	mov	r0, r3
 80028f2:	bd80      	pop	{r7, pc}
 80028f4:	40023800 	.word	0x40023800
 80028f8:	080063e8 	.word	0x080063e8

080028fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002900:	f7ff ffdc 	bl	80028bc <HAL_RCC_GetHCLKFreq>
 8002904:	4602      	mov	r2, r0
 8002906:	4b05      	ldr	r3, [pc, #20]	@ (800291c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002908:	689b      	ldr	r3, [r3, #8]
 800290a:	0b5b      	lsrs	r3, r3, #13
 800290c:	f003 0307 	and.w	r3, r3, #7
 8002910:	4903      	ldr	r1, [pc, #12]	@ (8002920 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002912:	5ccb      	ldrb	r3, [r1, r3]
 8002914:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002918:	4618      	mov	r0, r3
 800291a:	bd80      	pop	{r7, pc}
 800291c:	40023800 	.word	0x40023800
 8002920:	080063e8 	.word	0x080063e8

08002924 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002924:	b480      	push	{r7}
 8002926:	b083      	sub	sp, #12
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
 800292c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	220f      	movs	r2, #15
 8002932:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002934:	4b12      	ldr	r3, [pc, #72]	@ (8002980 <HAL_RCC_GetClockConfig+0x5c>)
 8002936:	689b      	ldr	r3, [r3, #8]
 8002938:	f003 0203 	and.w	r2, r3, #3
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002940:	4b0f      	ldr	r3, [pc, #60]	@ (8002980 <HAL_RCC_GetClockConfig+0x5c>)
 8002942:	689b      	ldr	r3, [r3, #8]
 8002944:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800294c:	4b0c      	ldr	r3, [pc, #48]	@ (8002980 <HAL_RCC_GetClockConfig+0x5c>)
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002958:	4b09      	ldr	r3, [pc, #36]	@ (8002980 <HAL_RCC_GetClockConfig+0x5c>)
 800295a:	689b      	ldr	r3, [r3, #8]
 800295c:	08db      	lsrs	r3, r3, #3
 800295e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002966:	4b07      	ldr	r3, [pc, #28]	@ (8002984 <HAL_RCC_GetClockConfig+0x60>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f003 020f 	and.w	r2, r3, #15
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	601a      	str	r2, [r3, #0]
}
 8002972:	bf00      	nop
 8002974:	370c      	adds	r7, #12
 8002976:	46bd      	mov	sp, r7
 8002978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297c:	4770      	bx	lr
 800297e:	bf00      	nop
 8002980:	40023800 	.word	0x40023800
 8002984:	40023c00 	.word	0x40023c00

08002988 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b082      	sub	sp, #8
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d101      	bne.n	800299a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002996:	2301      	movs	r3, #1
 8002998:	e041      	b.n	8002a1e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d106      	bne.n	80029b4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2200      	movs	r2, #0
 80029aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80029ae:	6878      	ldr	r0, [r7, #4]
 80029b0:	f000 f839 	bl	8002a26 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2202      	movs	r2, #2
 80029b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681a      	ldr	r2, [r3, #0]
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	3304      	adds	r3, #4
 80029c4:	4619      	mov	r1, r3
 80029c6:	4610      	mov	r0, r2
 80029c8:	f000 f9c0 	bl	8002d4c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2201      	movs	r2, #1
 80029d0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2201      	movs	r2, #1
 80029d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2201      	movs	r2, #1
 80029e0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2201      	movs	r2, #1
 80029e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2201      	movs	r2, #1
 80029f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2201      	movs	r2, #1
 80029f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2201      	movs	r2, #1
 8002a00:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2201      	movs	r2, #1
 8002a08:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2201      	movs	r2, #1
 8002a10:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2201      	movs	r2, #1
 8002a18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002a1c:	2300      	movs	r3, #0
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	3708      	adds	r7, #8
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}

08002a26 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002a26:	b480      	push	{r7}
 8002a28:	b083      	sub	sp, #12
 8002a2a:	af00      	add	r7, sp, #0
 8002a2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002a2e:	bf00      	nop
 8002a30:	370c      	adds	r7, #12
 8002a32:	46bd      	mov	sp, r7
 8002a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a38:	4770      	bx	lr
	...

08002a3c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	b085      	sub	sp, #20
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a4a:	b2db      	uxtb	r3, r3
 8002a4c:	2b01      	cmp	r3, #1
 8002a4e:	d001      	beq.n	8002a54 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002a50:	2301      	movs	r3, #1
 8002a52:	e04e      	b.n	8002af2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2202      	movs	r2, #2
 8002a58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	68da      	ldr	r2, [r3, #12]
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f042 0201 	orr.w	r2, r2, #1
 8002a6a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4a23      	ldr	r2, [pc, #140]	@ (8002b00 <HAL_TIM_Base_Start_IT+0xc4>)
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d022      	beq.n	8002abc <HAL_TIM_Base_Start_IT+0x80>
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a7e:	d01d      	beq.n	8002abc <HAL_TIM_Base_Start_IT+0x80>
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	4a1f      	ldr	r2, [pc, #124]	@ (8002b04 <HAL_TIM_Base_Start_IT+0xc8>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d018      	beq.n	8002abc <HAL_TIM_Base_Start_IT+0x80>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	4a1e      	ldr	r2, [pc, #120]	@ (8002b08 <HAL_TIM_Base_Start_IT+0xcc>)
 8002a90:	4293      	cmp	r3, r2
 8002a92:	d013      	beq.n	8002abc <HAL_TIM_Base_Start_IT+0x80>
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	4a1c      	ldr	r2, [pc, #112]	@ (8002b0c <HAL_TIM_Base_Start_IT+0xd0>)
 8002a9a:	4293      	cmp	r3, r2
 8002a9c:	d00e      	beq.n	8002abc <HAL_TIM_Base_Start_IT+0x80>
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	4a1b      	ldr	r2, [pc, #108]	@ (8002b10 <HAL_TIM_Base_Start_IT+0xd4>)
 8002aa4:	4293      	cmp	r3, r2
 8002aa6:	d009      	beq.n	8002abc <HAL_TIM_Base_Start_IT+0x80>
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4a19      	ldr	r2, [pc, #100]	@ (8002b14 <HAL_TIM_Base_Start_IT+0xd8>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d004      	beq.n	8002abc <HAL_TIM_Base_Start_IT+0x80>
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	4a18      	ldr	r2, [pc, #96]	@ (8002b18 <HAL_TIM_Base_Start_IT+0xdc>)
 8002ab8:	4293      	cmp	r3, r2
 8002aba:	d111      	bne.n	8002ae0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	689b      	ldr	r3, [r3, #8]
 8002ac2:	f003 0307 	and.w	r3, r3, #7
 8002ac6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	2b06      	cmp	r3, #6
 8002acc:	d010      	beq.n	8002af0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	681a      	ldr	r2, [r3, #0]
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f042 0201 	orr.w	r2, r2, #1
 8002adc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ade:	e007      	b.n	8002af0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	681a      	ldr	r2, [r3, #0]
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f042 0201 	orr.w	r2, r2, #1
 8002aee:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002af0:	2300      	movs	r3, #0
}
 8002af2:	4618      	mov	r0, r3
 8002af4:	3714      	adds	r7, #20
 8002af6:	46bd      	mov	sp, r7
 8002af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afc:	4770      	bx	lr
 8002afe:	bf00      	nop
 8002b00:	40010000 	.word	0x40010000
 8002b04:	40000400 	.word	0x40000400
 8002b08:	40000800 	.word	0x40000800
 8002b0c:	40000c00 	.word	0x40000c00
 8002b10:	40010400 	.word	0x40010400
 8002b14:	40014000 	.word	0x40014000
 8002b18:	40001800 	.word	0x40001800

08002b1c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b084      	sub	sp, #16
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	68db      	ldr	r3, [r3, #12]
 8002b2a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	691b      	ldr	r3, [r3, #16]
 8002b32:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002b34:	68bb      	ldr	r3, [r7, #8]
 8002b36:	f003 0302 	and.w	r3, r3, #2
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d020      	beq.n	8002b80 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	f003 0302 	and.w	r3, r3, #2
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d01b      	beq.n	8002b80 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f06f 0202 	mvn.w	r2, #2
 8002b50:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2201      	movs	r2, #1
 8002b56:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	699b      	ldr	r3, [r3, #24]
 8002b5e:	f003 0303 	and.w	r3, r3, #3
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d003      	beq.n	8002b6e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002b66:	6878      	ldr	r0, [r7, #4]
 8002b68:	f000 f8d2 	bl	8002d10 <HAL_TIM_IC_CaptureCallback>
 8002b6c:	e005      	b.n	8002b7a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b6e:	6878      	ldr	r0, [r7, #4]
 8002b70:	f000 f8c4 	bl	8002cfc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b74:	6878      	ldr	r0, [r7, #4]
 8002b76:	f000 f8d5 	bl	8002d24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002b80:	68bb      	ldr	r3, [r7, #8]
 8002b82:	f003 0304 	and.w	r3, r3, #4
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d020      	beq.n	8002bcc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	f003 0304 	and.w	r3, r3, #4
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d01b      	beq.n	8002bcc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f06f 0204 	mvn.w	r2, #4
 8002b9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2202      	movs	r2, #2
 8002ba2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	699b      	ldr	r3, [r3, #24]
 8002baa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d003      	beq.n	8002bba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002bb2:	6878      	ldr	r0, [r7, #4]
 8002bb4:	f000 f8ac 	bl	8002d10 <HAL_TIM_IC_CaptureCallback>
 8002bb8:	e005      	b.n	8002bc6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002bba:	6878      	ldr	r0, [r7, #4]
 8002bbc:	f000 f89e 	bl	8002cfc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002bc0:	6878      	ldr	r0, [r7, #4]
 8002bc2:	f000 f8af 	bl	8002d24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002bcc:	68bb      	ldr	r3, [r7, #8]
 8002bce:	f003 0308 	and.w	r3, r3, #8
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d020      	beq.n	8002c18 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	f003 0308 	and.w	r3, r3, #8
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d01b      	beq.n	8002c18 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f06f 0208 	mvn.w	r2, #8
 8002be8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2204      	movs	r2, #4
 8002bee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	69db      	ldr	r3, [r3, #28]
 8002bf6:	f003 0303 	and.w	r3, r3, #3
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d003      	beq.n	8002c06 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002bfe:	6878      	ldr	r0, [r7, #4]
 8002c00:	f000 f886 	bl	8002d10 <HAL_TIM_IC_CaptureCallback>
 8002c04:	e005      	b.n	8002c12 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c06:	6878      	ldr	r0, [r7, #4]
 8002c08:	f000 f878 	bl	8002cfc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c0c:	6878      	ldr	r0, [r7, #4]
 8002c0e:	f000 f889 	bl	8002d24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	2200      	movs	r2, #0
 8002c16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002c18:	68bb      	ldr	r3, [r7, #8]
 8002c1a:	f003 0310 	and.w	r3, r3, #16
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d020      	beq.n	8002c64 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	f003 0310 	and.w	r3, r3, #16
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d01b      	beq.n	8002c64 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f06f 0210 	mvn.w	r2, #16
 8002c34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2208      	movs	r2, #8
 8002c3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	69db      	ldr	r3, [r3, #28]
 8002c42:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d003      	beq.n	8002c52 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c4a:	6878      	ldr	r0, [r7, #4]
 8002c4c:	f000 f860 	bl	8002d10 <HAL_TIM_IC_CaptureCallback>
 8002c50:	e005      	b.n	8002c5e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c52:	6878      	ldr	r0, [r7, #4]
 8002c54:	f000 f852 	bl	8002cfc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c58:	6878      	ldr	r0, [r7, #4]
 8002c5a:	f000 f863 	bl	8002d24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2200      	movs	r2, #0
 8002c62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002c64:	68bb      	ldr	r3, [r7, #8]
 8002c66:	f003 0301 	and.w	r3, r3, #1
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d00c      	beq.n	8002c88 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	f003 0301 	and.w	r3, r3, #1
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d007      	beq.n	8002c88 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f06f 0201 	mvn.w	r2, #1
 8002c80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002c82:	6878      	ldr	r0, [r7, #4]
 8002c84:	f7fd ff24 	bl	8000ad0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002c88:	68bb      	ldr	r3, [r7, #8]
 8002c8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d00c      	beq.n	8002cac <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d007      	beq.n	8002cac <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002ca4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002ca6:	6878      	ldr	r0, [r7, #4]
 8002ca8:	f000 f900 	bl	8002eac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002cac:	68bb      	ldr	r3, [r7, #8]
 8002cae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d00c      	beq.n	8002cd0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d007      	beq.n	8002cd0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002cc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002cca:	6878      	ldr	r0, [r7, #4]
 8002ccc:	f000 f834 	bl	8002d38 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002cd0:	68bb      	ldr	r3, [r7, #8]
 8002cd2:	f003 0320 	and.w	r3, r3, #32
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d00c      	beq.n	8002cf4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	f003 0320 	and.w	r3, r3, #32
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d007      	beq.n	8002cf4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f06f 0220 	mvn.w	r2, #32
 8002cec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002cee:	6878      	ldr	r0, [r7, #4]
 8002cf0:	f000 f8d2 	bl	8002e98 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002cf4:	bf00      	nop
 8002cf6:	3710      	adds	r7, #16
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	bd80      	pop	{r7, pc}

08002cfc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	b083      	sub	sp, #12
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002d04:	bf00      	nop
 8002d06:	370c      	adds	r7, #12
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0e:	4770      	bx	lr

08002d10 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002d10:	b480      	push	{r7}
 8002d12:	b083      	sub	sp, #12
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002d18:	bf00      	nop
 8002d1a:	370c      	adds	r7, #12
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d22:	4770      	bx	lr

08002d24 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002d24:	b480      	push	{r7}
 8002d26:	b083      	sub	sp, #12
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002d2c:	bf00      	nop
 8002d2e:	370c      	adds	r7, #12
 8002d30:	46bd      	mov	sp, r7
 8002d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d36:	4770      	bx	lr

08002d38 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002d38:	b480      	push	{r7}
 8002d3a:	b083      	sub	sp, #12
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002d40:	bf00      	nop
 8002d42:	370c      	adds	r7, #12
 8002d44:	46bd      	mov	sp, r7
 8002d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4a:	4770      	bx	lr

08002d4c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002d4c:	b480      	push	{r7}
 8002d4e:	b085      	sub	sp, #20
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
 8002d54:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	4a43      	ldr	r2, [pc, #268]	@ (8002e6c <TIM_Base_SetConfig+0x120>)
 8002d60:	4293      	cmp	r3, r2
 8002d62:	d013      	beq.n	8002d8c <TIM_Base_SetConfig+0x40>
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d6a:	d00f      	beq.n	8002d8c <TIM_Base_SetConfig+0x40>
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	4a40      	ldr	r2, [pc, #256]	@ (8002e70 <TIM_Base_SetConfig+0x124>)
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d00b      	beq.n	8002d8c <TIM_Base_SetConfig+0x40>
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	4a3f      	ldr	r2, [pc, #252]	@ (8002e74 <TIM_Base_SetConfig+0x128>)
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	d007      	beq.n	8002d8c <TIM_Base_SetConfig+0x40>
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	4a3e      	ldr	r2, [pc, #248]	@ (8002e78 <TIM_Base_SetConfig+0x12c>)
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d003      	beq.n	8002d8c <TIM_Base_SetConfig+0x40>
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	4a3d      	ldr	r2, [pc, #244]	@ (8002e7c <TIM_Base_SetConfig+0x130>)
 8002d88:	4293      	cmp	r3, r2
 8002d8a:	d108      	bne.n	8002d9e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002d92:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	68fa      	ldr	r2, [r7, #12]
 8002d9a:	4313      	orrs	r3, r2
 8002d9c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	4a32      	ldr	r2, [pc, #200]	@ (8002e6c <TIM_Base_SetConfig+0x120>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d02b      	beq.n	8002dfe <TIM_Base_SetConfig+0xb2>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002dac:	d027      	beq.n	8002dfe <TIM_Base_SetConfig+0xb2>
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	4a2f      	ldr	r2, [pc, #188]	@ (8002e70 <TIM_Base_SetConfig+0x124>)
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d023      	beq.n	8002dfe <TIM_Base_SetConfig+0xb2>
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	4a2e      	ldr	r2, [pc, #184]	@ (8002e74 <TIM_Base_SetConfig+0x128>)
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d01f      	beq.n	8002dfe <TIM_Base_SetConfig+0xb2>
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	4a2d      	ldr	r2, [pc, #180]	@ (8002e78 <TIM_Base_SetConfig+0x12c>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d01b      	beq.n	8002dfe <TIM_Base_SetConfig+0xb2>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	4a2c      	ldr	r2, [pc, #176]	@ (8002e7c <TIM_Base_SetConfig+0x130>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d017      	beq.n	8002dfe <TIM_Base_SetConfig+0xb2>
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	4a2b      	ldr	r2, [pc, #172]	@ (8002e80 <TIM_Base_SetConfig+0x134>)
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d013      	beq.n	8002dfe <TIM_Base_SetConfig+0xb2>
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	4a2a      	ldr	r2, [pc, #168]	@ (8002e84 <TIM_Base_SetConfig+0x138>)
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d00f      	beq.n	8002dfe <TIM_Base_SetConfig+0xb2>
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	4a29      	ldr	r2, [pc, #164]	@ (8002e88 <TIM_Base_SetConfig+0x13c>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d00b      	beq.n	8002dfe <TIM_Base_SetConfig+0xb2>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	4a28      	ldr	r2, [pc, #160]	@ (8002e8c <TIM_Base_SetConfig+0x140>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d007      	beq.n	8002dfe <TIM_Base_SetConfig+0xb2>
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	4a27      	ldr	r2, [pc, #156]	@ (8002e90 <TIM_Base_SetConfig+0x144>)
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d003      	beq.n	8002dfe <TIM_Base_SetConfig+0xb2>
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	4a26      	ldr	r2, [pc, #152]	@ (8002e94 <TIM_Base_SetConfig+0x148>)
 8002dfa:	4293      	cmp	r3, r2
 8002dfc:	d108      	bne.n	8002e10 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002e04:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	68db      	ldr	r3, [r3, #12]
 8002e0a:	68fa      	ldr	r2, [r7, #12]
 8002e0c:	4313      	orrs	r3, r2
 8002e0e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	695b      	ldr	r3, [r3, #20]
 8002e1a:	4313      	orrs	r3, r2
 8002e1c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002e1e:	683b      	ldr	r3, [r7, #0]
 8002e20:	689a      	ldr	r2, [r3, #8]
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002e26:	683b      	ldr	r3, [r7, #0]
 8002e28:	681a      	ldr	r2, [r3, #0]
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	4a0e      	ldr	r2, [pc, #56]	@ (8002e6c <TIM_Base_SetConfig+0x120>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d003      	beq.n	8002e3e <TIM_Base_SetConfig+0xf2>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	4a10      	ldr	r2, [pc, #64]	@ (8002e7c <TIM_Base_SetConfig+0x130>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d103      	bne.n	8002e46 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	691a      	ldr	r2, [r3, #16]
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f043 0204 	orr.w	r2, r3, #4
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	2201      	movs	r2, #1
 8002e56:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	68fa      	ldr	r2, [r7, #12]
 8002e5c:	601a      	str	r2, [r3, #0]
}
 8002e5e:	bf00      	nop
 8002e60:	3714      	adds	r7, #20
 8002e62:	46bd      	mov	sp, r7
 8002e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e68:	4770      	bx	lr
 8002e6a:	bf00      	nop
 8002e6c:	40010000 	.word	0x40010000
 8002e70:	40000400 	.word	0x40000400
 8002e74:	40000800 	.word	0x40000800
 8002e78:	40000c00 	.word	0x40000c00
 8002e7c:	40010400 	.word	0x40010400
 8002e80:	40014000 	.word	0x40014000
 8002e84:	40014400 	.word	0x40014400
 8002e88:	40014800 	.word	0x40014800
 8002e8c:	40001800 	.word	0x40001800
 8002e90:	40001c00 	.word	0x40001c00
 8002e94:	40002000 	.word	0x40002000

08002e98 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	b083      	sub	sp, #12
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002ea0:	bf00      	nop
 8002ea2:	370c      	adds	r7, #12
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eaa:	4770      	bx	lr

08002eac <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002eac:	b480      	push	{r7}
 8002eae:	b083      	sub	sp, #12
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002eb4:	bf00      	nop
 8002eb6:	370c      	adds	r7, #12
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebe:	4770      	bx	lr

08002ec0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b082      	sub	sp, #8
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d101      	bne.n	8002ed2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002ece:	2301      	movs	r3, #1
 8002ed0:	e042      	b.n	8002f58 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ed8:	b2db      	uxtb	r3, r3
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d106      	bne.n	8002eec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002ee6:	6878      	ldr	r0, [r7, #4]
 8002ee8:	f7fd fefc 	bl	8000ce4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2224      	movs	r2, #36	@ 0x24
 8002ef0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	68da      	ldr	r2, [r3, #12]
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002f02:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002f04:	6878      	ldr	r0, [r7, #4]
 8002f06:	f000 f973 	bl	80031f0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	691a      	ldr	r2, [r3, #16]
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002f18:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	695a      	ldr	r2, [r3, #20]
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002f28:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	68da      	ldr	r2, [r3, #12]
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002f38:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2220      	movs	r2, #32
 8002f44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2220      	movs	r2, #32
 8002f4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2200      	movs	r2, #0
 8002f54:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002f56:	2300      	movs	r3, #0
}
 8002f58:	4618      	mov	r0, r3
 8002f5a:	3708      	adds	r7, #8
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	bd80      	pop	{r7, pc}

08002f60 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b08a      	sub	sp, #40	@ 0x28
 8002f64:	af02      	add	r7, sp, #8
 8002f66:	60f8      	str	r0, [r7, #12]
 8002f68:	60b9      	str	r1, [r7, #8]
 8002f6a:	603b      	str	r3, [r7, #0]
 8002f6c:	4613      	mov	r3, r2
 8002f6e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002f70:	2300      	movs	r3, #0
 8002f72:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f7a:	b2db      	uxtb	r3, r3
 8002f7c:	2b20      	cmp	r3, #32
 8002f7e:	d175      	bne.n	800306c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f80:	68bb      	ldr	r3, [r7, #8]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d002      	beq.n	8002f8c <HAL_UART_Transmit+0x2c>
 8002f86:	88fb      	ldrh	r3, [r7, #6]
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d101      	bne.n	8002f90 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002f8c:	2301      	movs	r3, #1
 8002f8e:	e06e      	b.n	800306e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	2200      	movs	r2, #0
 8002f94:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	2221      	movs	r2, #33	@ 0x21
 8002f9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002f9e:	f7fe f8f3 	bl	8001188 <HAL_GetTick>
 8002fa2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	88fa      	ldrh	r2, [r7, #6]
 8002fa8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	88fa      	ldrh	r2, [r7, #6]
 8002fae:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	689b      	ldr	r3, [r3, #8]
 8002fb4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002fb8:	d108      	bne.n	8002fcc <HAL_UART_Transmit+0x6c>
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	691b      	ldr	r3, [r3, #16]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d104      	bne.n	8002fcc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002fc6:	68bb      	ldr	r3, [r7, #8]
 8002fc8:	61bb      	str	r3, [r7, #24]
 8002fca:	e003      	b.n	8002fd4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002fcc:	68bb      	ldr	r3, [r7, #8]
 8002fce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002fd4:	e02e      	b.n	8003034 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	9300      	str	r3, [sp, #0]
 8002fda:	697b      	ldr	r3, [r7, #20]
 8002fdc:	2200      	movs	r2, #0
 8002fde:	2180      	movs	r1, #128	@ 0x80
 8002fe0:	68f8      	ldr	r0, [r7, #12]
 8002fe2:	f000 f848 	bl	8003076 <UART_WaitOnFlagUntilTimeout>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d005      	beq.n	8002ff8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	2220      	movs	r2, #32
 8002ff0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002ff4:	2303      	movs	r3, #3
 8002ff6:	e03a      	b.n	800306e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002ff8:	69fb      	ldr	r3, [r7, #28]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d10b      	bne.n	8003016 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002ffe:	69bb      	ldr	r3, [r7, #24]
 8003000:	881b      	ldrh	r3, [r3, #0]
 8003002:	461a      	mov	r2, r3
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800300c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800300e:	69bb      	ldr	r3, [r7, #24]
 8003010:	3302      	adds	r3, #2
 8003012:	61bb      	str	r3, [r7, #24]
 8003014:	e007      	b.n	8003026 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003016:	69fb      	ldr	r3, [r7, #28]
 8003018:	781a      	ldrb	r2, [r3, #0]
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003020:	69fb      	ldr	r3, [r7, #28]
 8003022:	3301      	adds	r3, #1
 8003024:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800302a:	b29b      	uxth	r3, r3
 800302c:	3b01      	subs	r3, #1
 800302e:	b29a      	uxth	r2, r3
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003038:	b29b      	uxth	r3, r3
 800303a:	2b00      	cmp	r3, #0
 800303c:	d1cb      	bne.n	8002fd6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	9300      	str	r3, [sp, #0]
 8003042:	697b      	ldr	r3, [r7, #20]
 8003044:	2200      	movs	r2, #0
 8003046:	2140      	movs	r1, #64	@ 0x40
 8003048:	68f8      	ldr	r0, [r7, #12]
 800304a:	f000 f814 	bl	8003076 <UART_WaitOnFlagUntilTimeout>
 800304e:	4603      	mov	r3, r0
 8003050:	2b00      	cmp	r3, #0
 8003052:	d005      	beq.n	8003060 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	2220      	movs	r2, #32
 8003058:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800305c:	2303      	movs	r3, #3
 800305e:	e006      	b.n	800306e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	2220      	movs	r2, #32
 8003064:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003068:	2300      	movs	r3, #0
 800306a:	e000      	b.n	800306e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800306c:	2302      	movs	r3, #2
  }
}
 800306e:	4618      	mov	r0, r3
 8003070:	3720      	adds	r7, #32
 8003072:	46bd      	mov	sp, r7
 8003074:	bd80      	pop	{r7, pc}

08003076 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003076:	b580      	push	{r7, lr}
 8003078:	b086      	sub	sp, #24
 800307a:	af00      	add	r7, sp, #0
 800307c:	60f8      	str	r0, [r7, #12]
 800307e:	60b9      	str	r1, [r7, #8]
 8003080:	603b      	str	r3, [r7, #0]
 8003082:	4613      	mov	r3, r2
 8003084:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003086:	e03b      	b.n	8003100 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003088:	6a3b      	ldr	r3, [r7, #32]
 800308a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800308e:	d037      	beq.n	8003100 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003090:	f7fe f87a 	bl	8001188 <HAL_GetTick>
 8003094:	4602      	mov	r2, r0
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	1ad3      	subs	r3, r2, r3
 800309a:	6a3a      	ldr	r2, [r7, #32]
 800309c:	429a      	cmp	r2, r3
 800309e:	d302      	bcc.n	80030a6 <UART_WaitOnFlagUntilTimeout+0x30>
 80030a0:	6a3b      	ldr	r3, [r7, #32]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d101      	bne.n	80030aa <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80030a6:	2303      	movs	r3, #3
 80030a8:	e03a      	b.n	8003120 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	68db      	ldr	r3, [r3, #12]
 80030b0:	f003 0304 	and.w	r3, r3, #4
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d023      	beq.n	8003100 <UART_WaitOnFlagUntilTimeout+0x8a>
 80030b8:	68bb      	ldr	r3, [r7, #8]
 80030ba:	2b80      	cmp	r3, #128	@ 0x80
 80030bc:	d020      	beq.n	8003100 <UART_WaitOnFlagUntilTimeout+0x8a>
 80030be:	68bb      	ldr	r3, [r7, #8]
 80030c0:	2b40      	cmp	r3, #64	@ 0x40
 80030c2:	d01d      	beq.n	8003100 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f003 0308 	and.w	r3, r3, #8
 80030ce:	2b08      	cmp	r3, #8
 80030d0:	d116      	bne.n	8003100 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80030d2:	2300      	movs	r3, #0
 80030d4:	617b      	str	r3, [r7, #20]
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	617b      	str	r3, [r7, #20]
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	685b      	ldr	r3, [r3, #4]
 80030e4:	617b      	str	r3, [r7, #20]
 80030e6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80030e8:	68f8      	ldr	r0, [r7, #12]
 80030ea:	f000 f81d 	bl	8003128 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	2208      	movs	r2, #8
 80030f2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	2200      	movs	r2, #0
 80030f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80030fc:	2301      	movs	r3, #1
 80030fe:	e00f      	b.n	8003120 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	681a      	ldr	r2, [r3, #0]
 8003106:	68bb      	ldr	r3, [r7, #8]
 8003108:	4013      	ands	r3, r2
 800310a:	68ba      	ldr	r2, [r7, #8]
 800310c:	429a      	cmp	r2, r3
 800310e:	bf0c      	ite	eq
 8003110:	2301      	moveq	r3, #1
 8003112:	2300      	movne	r3, #0
 8003114:	b2db      	uxtb	r3, r3
 8003116:	461a      	mov	r2, r3
 8003118:	79fb      	ldrb	r3, [r7, #7]
 800311a:	429a      	cmp	r2, r3
 800311c:	d0b4      	beq.n	8003088 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800311e:	2300      	movs	r3, #0
}
 8003120:	4618      	mov	r0, r3
 8003122:	3718      	adds	r7, #24
 8003124:	46bd      	mov	sp, r7
 8003126:	bd80      	pop	{r7, pc}

08003128 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003128:	b480      	push	{r7}
 800312a:	b095      	sub	sp, #84	@ 0x54
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	330c      	adds	r3, #12
 8003136:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003138:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800313a:	e853 3f00 	ldrex	r3, [r3]
 800313e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003140:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003142:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003146:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	330c      	adds	r3, #12
 800314e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003150:	643a      	str	r2, [r7, #64]	@ 0x40
 8003152:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003154:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003156:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003158:	e841 2300 	strex	r3, r2, [r1]
 800315c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800315e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003160:	2b00      	cmp	r3, #0
 8003162:	d1e5      	bne.n	8003130 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	3314      	adds	r3, #20
 800316a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800316c:	6a3b      	ldr	r3, [r7, #32]
 800316e:	e853 3f00 	ldrex	r3, [r3]
 8003172:	61fb      	str	r3, [r7, #28]
   return(result);
 8003174:	69fb      	ldr	r3, [r7, #28]
 8003176:	f023 0301 	bic.w	r3, r3, #1
 800317a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	3314      	adds	r3, #20
 8003182:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003184:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003186:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003188:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800318a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800318c:	e841 2300 	strex	r3, r2, [r1]
 8003190:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003194:	2b00      	cmp	r3, #0
 8003196:	d1e5      	bne.n	8003164 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800319c:	2b01      	cmp	r3, #1
 800319e:	d119      	bne.n	80031d4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	330c      	adds	r3, #12
 80031a6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	e853 3f00 	ldrex	r3, [r3]
 80031ae:	60bb      	str	r3, [r7, #8]
   return(result);
 80031b0:	68bb      	ldr	r3, [r7, #8]
 80031b2:	f023 0310 	bic.w	r3, r3, #16
 80031b6:	647b      	str	r3, [r7, #68]	@ 0x44
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	330c      	adds	r3, #12
 80031be:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80031c0:	61ba      	str	r2, [r7, #24]
 80031c2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031c4:	6979      	ldr	r1, [r7, #20]
 80031c6:	69ba      	ldr	r2, [r7, #24]
 80031c8:	e841 2300 	strex	r3, r2, [r1]
 80031cc:	613b      	str	r3, [r7, #16]
   return(result);
 80031ce:	693b      	ldr	r3, [r7, #16]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d1e5      	bne.n	80031a0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2220      	movs	r2, #32
 80031d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2200      	movs	r2, #0
 80031e0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80031e2:	bf00      	nop
 80031e4:	3754      	adds	r7, #84	@ 0x54
 80031e6:	46bd      	mov	sp, r7
 80031e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ec:	4770      	bx	lr
	...

080031f0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80031f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80031f4:	b0c0      	sub	sp, #256	@ 0x100
 80031f6:	af00      	add	r7, sp, #0
 80031f8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80031fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	691b      	ldr	r3, [r3, #16]
 8003204:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003208:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800320c:	68d9      	ldr	r1, [r3, #12]
 800320e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003212:	681a      	ldr	r2, [r3, #0]
 8003214:	ea40 0301 	orr.w	r3, r0, r1
 8003218:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800321a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800321e:	689a      	ldr	r2, [r3, #8]
 8003220:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003224:	691b      	ldr	r3, [r3, #16]
 8003226:	431a      	orrs	r2, r3
 8003228:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800322c:	695b      	ldr	r3, [r3, #20]
 800322e:	431a      	orrs	r2, r3
 8003230:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003234:	69db      	ldr	r3, [r3, #28]
 8003236:	4313      	orrs	r3, r2
 8003238:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800323c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	68db      	ldr	r3, [r3, #12]
 8003244:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003248:	f021 010c 	bic.w	r1, r1, #12
 800324c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003250:	681a      	ldr	r2, [r3, #0]
 8003252:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003256:	430b      	orrs	r3, r1
 8003258:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800325a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	695b      	ldr	r3, [r3, #20]
 8003262:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003266:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800326a:	6999      	ldr	r1, [r3, #24]
 800326c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003270:	681a      	ldr	r2, [r3, #0]
 8003272:	ea40 0301 	orr.w	r3, r0, r1
 8003276:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003278:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800327c:	681a      	ldr	r2, [r3, #0]
 800327e:	4b8f      	ldr	r3, [pc, #572]	@ (80034bc <UART_SetConfig+0x2cc>)
 8003280:	429a      	cmp	r2, r3
 8003282:	d005      	beq.n	8003290 <UART_SetConfig+0xa0>
 8003284:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003288:	681a      	ldr	r2, [r3, #0]
 800328a:	4b8d      	ldr	r3, [pc, #564]	@ (80034c0 <UART_SetConfig+0x2d0>)
 800328c:	429a      	cmp	r2, r3
 800328e:	d104      	bne.n	800329a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003290:	f7ff fb34 	bl	80028fc <HAL_RCC_GetPCLK2Freq>
 8003294:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003298:	e003      	b.n	80032a2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800329a:	f7ff fb1b 	bl	80028d4 <HAL_RCC_GetPCLK1Freq>
 800329e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80032a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032a6:	69db      	ldr	r3, [r3, #28]
 80032a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80032ac:	f040 810c 	bne.w	80034c8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80032b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80032b4:	2200      	movs	r2, #0
 80032b6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80032ba:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80032be:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80032c2:	4622      	mov	r2, r4
 80032c4:	462b      	mov	r3, r5
 80032c6:	1891      	adds	r1, r2, r2
 80032c8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80032ca:	415b      	adcs	r3, r3
 80032cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80032ce:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80032d2:	4621      	mov	r1, r4
 80032d4:	eb12 0801 	adds.w	r8, r2, r1
 80032d8:	4629      	mov	r1, r5
 80032da:	eb43 0901 	adc.w	r9, r3, r1
 80032de:	f04f 0200 	mov.w	r2, #0
 80032e2:	f04f 0300 	mov.w	r3, #0
 80032e6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80032ea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80032ee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80032f2:	4690      	mov	r8, r2
 80032f4:	4699      	mov	r9, r3
 80032f6:	4623      	mov	r3, r4
 80032f8:	eb18 0303 	adds.w	r3, r8, r3
 80032fc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003300:	462b      	mov	r3, r5
 8003302:	eb49 0303 	adc.w	r3, r9, r3
 8003306:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800330a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	2200      	movs	r2, #0
 8003312:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003316:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800331a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800331e:	460b      	mov	r3, r1
 8003320:	18db      	adds	r3, r3, r3
 8003322:	653b      	str	r3, [r7, #80]	@ 0x50
 8003324:	4613      	mov	r3, r2
 8003326:	eb42 0303 	adc.w	r3, r2, r3
 800332a:	657b      	str	r3, [r7, #84]	@ 0x54
 800332c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003330:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003334:	f7fc ffac 	bl	8000290 <__aeabi_uldivmod>
 8003338:	4602      	mov	r2, r0
 800333a:	460b      	mov	r3, r1
 800333c:	4b61      	ldr	r3, [pc, #388]	@ (80034c4 <UART_SetConfig+0x2d4>)
 800333e:	fba3 2302 	umull	r2, r3, r3, r2
 8003342:	095b      	lsrs	r3, r3, #5
 8003344:	011c      	lsls	r4, r3, #4
 8003346:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800334a:	2200      	movs	r2, #0
 800334c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003350:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003354:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003358:	4642      	mov	r2, r8
 800335a:	464b      	mov	r3, r9
 800335c:	1891      	adds	r1, r2, r2
 800335e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003360:	415b      	adcs	r3, r3
 8003362:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003364:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003368:	4641      	mov	r1, r8
 800336a:	eb12 0a01 	adds.w	sl, r2, r1
 800336e:	4649      	mov	r1, r9
 8003370:	eb43 0b01 	adc.w	fp, r3, r1
 8003374:	f04f 0200 	mov.w	r2, #0
 8003378:	f04f 0300 	mov.w	r3, #0
 800337c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003380:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003384:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003388:	4692      	mov	sl, r2
 800338a:	469b      	mov	fp, r3
 800338c:	4643      	mov	r3, r8
 800338e:	eb1a 0303 	adds.w	r3, sl, r3
 8003392:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003396:	464b      	mov	r3, r9
 8003398:	eb4b 0303 	adc.w	r3, fp, r3
 800339c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80033a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	2200      	movs	r2, #0
 80033a8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80033ac:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80033b0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80033b4:	460b      	mov	r3, r1
 80033b6:	18db      	adds	r3, r3, r3
 80033b8:	643b      	str	r3, [r7, #64]	@ 0x40
 80033ba:	4613      	mov	r3, r2
 80033bc:	eb42 0303 	adc.w	r3, r2, r3
 80033c0:	647b      	str	r3, [r7, #68]	@ 0x44
 80033c2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80033c6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80033ca:	f7fc ff61 	bl	8000290 <__aeabi_uldivmod>
 80033ce:	4602      	mov	r2, r0
 80033d0:	460b      	mov	r3, r1
 80033d2:	4611      	mov	r1, r2
 80033d4:	4b3b      	ldr	r3, [pc, #236]	@ (80034c4 <UART_SetConfig+0x2d4>)
 80033d6:	fba3 2301 	umull	r2, r3, r3, r1
 80033da:	095b      	lsrs	r3, r3, #5
 80033dc:	2264      	movs	r2, #100	@ 0x64
 80033de:	fb02 f303 	mul.w	r3, r2, r3
 80033e2:	1acb      	subs	r3, r1, r3
 80033e4:	00db      	lsls	r3, r3, #3
 80033e6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80033ea:	4b36      	ldr	r3, [pc, #216]	@ (80034c4 <UART_SetConfig+0x2d4>)
 80033ec:	fba3 2302 	umull	r2, r3, r3, r2
 80033f0:	095b      	lsrs	r3, r3, #5
 80033f2:	005b      	lsls	r3, r3, #1
 80033f4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80033f8:	441c      	add	r4, r3
 80033fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80033fe:	2200      	movs	r2, #0
 8003400:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003404:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003408:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800340c:	4642      	mov	r2, r8
 800340e:	464b      	mov	r3, r9
 8003410:	1891      	adds	r1, r2, r2
 8003412:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003414:	415b      	adcs	r3, r3
 8003416:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003418:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800341c:	4641      	mov	r1, r8
 800341e:	1851      	adds	r1, r2, r1
 8003420:	6339      	str	r1, [r7, #48]	@ 0x30
 8003422:	4649      	mov	r1, r9
 8003424:	414b      	adcs	r3, r1
 8003426:	637b      	str	r3, [r7, #52]	@ 0x34
 8003428:	f04f 0200 	mov.w	r2, #0
 800342c:	f04f 0300 	mov.w	r3, #0
 8003430:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003434:	4659      	mov	r1, fp
 8003436:	00cb      	lsls	r3, r1, #3
 8003438:	4651      	mov	r1, sl
 800343a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800343e:	4651      	mov	r1, sl
 8003440:	00ca      	lsls	r2, r1, #3
 8003442:	4610      	mov	r0, r2
 8003444:	4619      	mov	r1, r3
 8003446:	4603      	mov	r3, r0
 8003448:	4642      	mov	r2, r8
 800344a:	189b      	adds	r3, r3, r2
 800344c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003450:	464b      	mov	r3, r9
 8003452:	460a      	mov	r2, r1
 8003454:	eb42 0303 	adc.w	r3, r2, r3
 8003458:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800345c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003460:	685b      	ldr	r3, [r3, #4]
 8003462:	2200      	movs	r2, #0
 8003464:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003468:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800346c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003470:	460b      	mov	r3, r1
 8003472:	18db      	adds	r3, r3, r3
 8003474:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003476:	4613      	mov	r3, r2
 8003478:	eb42 0303 	adc.w	r3, r2, r3
 800347c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800347e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003482:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003486:	f7fc ff03 	bl	8000290 <__aeabi_uldivmod>
 800348a:	4602      	mov	r2, r0
 800348c:	460b      	mov	r3, r1
 800348e:	4b0d      	ldr	r3, [pc, #52]	@ (80034c4 <UART_SetConfig+0x2d4>)
 8003490:	fba3 1302 	umull	r1, r3, r3, r2
 8003494:	095b      	lsrs	r3, r3, #5
 8003496:	2164      	movs	r1, #100	@ 0x64
 8003498:	fb01 f303 	mul.w	r3, r1, r3
 800349c:	1ad3      	subs	r3, r2, r3
 800349e:	00db      	lsls	r3, r3, #3
 80034a0:	3332      	adds	r3, #50	@ 0x32
 80034a2:	4a08      	ldr	r2, [pc, #32]	@ (80034c4 <UART_SetConfig+0x2d4>)
 80034a4:	fba2 2303 	umull	r2, r3, r2, r3
 80034a8:	095b      	lsrs	r3, r3, #5
 80034aa:	f003 0207 	and.w	r2, r3, #7
 80034ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	4422      	add	r2, r4
 80034b6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80034b8:	e106      	b.n	80036c8 <UART_SetConfig+0x4d8>
 80034ba:	bf00      	nop
 80034bc:	40011000 	.word	0x40011000
 80034c0:	40011400 	.word	0x40011400
 80034c4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80034c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80034cc:	2200      	movs	r2, #0
 80034ce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80034d2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80034d6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80034da:	4642      	mov	r2, r8
 80034dc:	464b      	mov	r3, r9
 80034de:	1891      	adds	r1, r2, r2
 80034e0:	6239      	str	r1, [r7, #32]
 80034e2:	415b      	adcs	r3, r3
 80034e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80034e6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80034ea:	4641      	mov	r1, r8
 80034ec:	1854      	adds	r4, r2, r1
 80034ee:	4649      	mov	r1, r9
 80034f0:	eb43 0501 	adc.w	r5, r3, r1
 80034f4:	f04f 0200 	mov.w	r2, #0
 80034f8:	f04f 0300 	mov.w	r3, #0
 80034fc:	00eb      	lsls	r3, r5, #3
 80034fe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003502:	00e2      	lsls	r2, r4, #3
 8003504:	4614      	mov	r4, r2
 8003506:	461d      	mov	r5, r3
 8003508:	4643      	mov	r3, r8
 800350a:	18e3      	adds	r3, r4, r3
 800350c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003510:	464b      	mov	r3, r9
 8003512:	eb45 0303 	adc.w	r3, r5, r3
 8003516:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800351a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	2200      	movs	r2, #0
 8003522:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003526:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800352a:	f04f 0200 	mov.w	r2, #0
 800352e:	f04f 0300 	mov.w	r3, #0
 8003532:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003536:	4629      	mov	r1, r5
 8003538:	008b      	lsls	r3, r1, #2
 800353a:	4621      	mov	r1, r4
 800353c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003540:	4621      	mov	r1, r4
 8003542:	008a      	lsls	r2, r1, #2
 8003544:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003548:	f7fc fea2 	bl	8000290 <__aeabi_uldivmod>
 800354c:	4602      	mov	r2, r0
 800354e:	460b      	mov	r3, r1
 8003550:	4b60      	ldr	r3, [pc, #384]	@ (80036d4 <UART_SetConfig+0x4e4>)
 8003552:	fba3 2302 	umull	r2, r3, r3, r2
 8003556:	095b      	lsrs	r3, r3, #5
 8003558:	011c      	lsls	r4, r3, #4
 800355a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800355e:	2200      	movs	r2, #0
 8003560:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003564:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003568:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800356c:	4642      	mov	r2, r8
 800356e:	464b      	mov	r3, r9
 8003570:	1891      	adds	r1, r2, r2
 8003572:	61b9      	str	r1, [r7, #24]
 8003574:	415b      	adcs	r3, r3
 8003576:	61fb      	str	r3, [r7, #28]
 8003578:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800357c:	4641      	mov	r1, r8
 800357e:	1851      	adds	r1, r2, r1
 8003580:	6139      	str	r1, [r7, #16]
 8003582:	4649      	mov	r1, r9
 8003584:	414b      	adcs	r3, r1
 8003586:	617b      	str	r3, [r7, #20]
 8003588:	f04f 0200 	mov.w	r2, #0
 800358c:	f04f 0300 	mov.w	r3, #0
 8003590:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003594:	4659      	mov	r1, fp
 8003596:	00cb      	lsls	r3, r1, #3
 8003598:	4651      	mov	r1, sl
 800359a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800359e:	4651      	mov	r1, sl
 80035a0:	00ca      	lsls	r2, r1, #3
 80035a2:	4610      	mov	r0, r2
 80035a4:	4619      	mov	r1, r3
 80035a6:	4603      	mov	r3, r0
 80035a8:	4642      	mov	r2, r8
 80035aa:	189b      	adds	r3, r3, r2
 80035ac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80035b0:	464b      	mov	r3, r9
 80035b2:	460a      	mov	r2, r1
 80035b4:	eb42 0303 	adc.w	r3, r2, r3
 80035b8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80035bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035c0:	685b      	ldr	r3, [r3, #4]
 80035c2:	2200      	movs	r2, #0
 80035c4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80035c6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80035c8:	f04f 0200 	mov.w	r2, #0
 80035cc:	f04f 0300 	mov.w	r3, #0
 80035d0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80035d4:	4649      	mov	r1, r9
 80035d6:	008b      	lsls	r3, r1, #2
 80035d8:	4641      	mov	r1, r8
 80035da:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80035de:	4641      	mov	r1, r8
 80035e0:	008a      	lsls	r2, r1, #2
 80035e2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80035e6:	f7fc fe53 	bl	8000290 <__aeabi_uldivmod>
 80035ea:	4602      	mov	r2, r0
 80035ec:	460b      	mov	r3, r1
 80035ee:	4611      	mov	r1, r2
 80035f0:	4b38      	ldr	r3, [pc, #224]	@ (80036d4 <UART_SetConfig+0x4e4>)
 80035f2:	fba3 2301 	umull	r2, r3, r3, r1
 80035f6:	095b      	lsrs	r3, r3, #5
 80035f8:	2264      	movs	r2, #100	@ 0x64
 80035fa:	fb02 f303 	mul.w	r3, r2, r3
 80035fe:	1acb      	subs	r3, r1, r3
 8003600:	011b      	lsls	r3, r3, #4
 8003602:	3332      	adds	r3, #50	@ 0x32
 8003604:	4a33      	ldr	r2, [pc, #204]	@ (80036d4 <UART_SetConfig+0x4e4>)
 8003606:	fba2 2303 	umull	r2, r3, r2, r3
 800360a:	095b      	lsrs	r3, r3, #5
 800360c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003610:	441c      	add	r4, r3
 8003612:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003616:	2200      	movs	r2, #0
 8003618:	673b      	str	r3, [r7, #112]	@ 0x70
 800361a:	677a      	str	r2, [r7, #116]	@ 0x74
 800361c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003620:	4642      	mov	r2, r8
 8003622:	464b      	mov	r3, r9
 8003624:	1891      	adds	r1, r2, r2
 8003626:	60b9      	str	r1, [r7, #8]
 8003628:	415b      	adcs	r3, r3
 800362a:	60fb      	str	r3, [r7, #12]
 800362c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003630:	4641      	mov	r1, r8
 8003632:	1851      	adds	r1, r2, r1
 8003634:	6039      	str	r1, [r7, #0]
 8003636:	4649      	mov	r1, r9
 8003638:	414b      	adcs	r3, r1
 800363a:	607b      	str	r3, [r7, #4]
 800363c:	f04f 0200 	mov.w	r2, #0
 8003640:	f04f 0300 	mov.w	r3, #0
 8003644:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003648:	4659      	mov	r1, fp
 800364a:	00cb      	lsls	r3, r1, #3
 800364c:	4651      	mov	r1, sl
 800364e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003652:	4651      	mov	r1, sl
 8003654:	00ca      	lsls	r2, r1, #3
 8003656:	4610      	mov	r0, r2
 8003658:	4619      	mov	r1, r3
 800365a:	4603      	mov	r3, r0
 800365c:	4642      	mov	r2, r8
 800365e:	189b      	adds	r3, r3, r2
 8003660:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003662:	464b      	mov	r3, r9
 8003664:	460a      	mov	r2, r1
 8003666:	eb42 0303 	adc.w	r3, r2, r3
 800366a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800366c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	2200      	movs	r2, #0
 8003674:	663b      	str	r3, [r7, #96]	@ 0x60
 8003676:	667a      	str	r2, [r7, #100]	@ 0x64
 8003678:	f04f 0200 	mov.w	r2, #0
 800367c:	f04f 0300 	mov.w	r3, #0
 8003680:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003684:	4649      	mov	r1, r9
 8003686:	008b      	lsls	r3, r1, #2
 8003688:	4641      	mov	r1, r8
 800368a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800368e:	4641      	mov	r1, r8
 8003690:	008a      	lsls	r2, r1, #2
 8003692:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003696:	f7fc fdfb 	bl	8000290 <__aeabi_uldivmod>
 800369a:	4602      	mov	r2, r0
 800369c:	460b      	mov	r3, r1
 800369e:	4b0d      	ldr	r3, [pc, #52]	@ (80036d4 <UART_SetConfig+0x4e4>)
 80036a0:	fba3 1302 	umull	r1, r3, r3, r2
 80036a4:	095b      	lsrs	r3, r3, #5
 80036a6:	2164      	movs	r1, #100	@ 0x64
 80036a8:	fb01 f303 	mul.w	r3, r1, r3
 80036ac:	1ad3      	subs	r3, r2, r3
 80036ae:	011b      	lsls	r3, r3, #4
 80036b0:	3332      	adds	r3, #50	@ 0x32
 80036b2:	4a08      	ldr	r2, [pc, #32]	@ (80036d4 <UART_SetConfig+0x4e4>)
 80036b4:	fba2 2303 	umull	r2, r3, r2, r3
 80036b8:	095b      	lsrs	r3, r3, #5
 80036ba:	f003 020f 	and.w	r2, r3, #15
 80036be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4422      	add	r2, r4
 80036c6:	609a      	str	r2, [r3, #8]
}
 80036c8:	bf00      	nop
 80036ca:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80036ce:	46bd      	mov	sp, r7
 80036d0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80036d4:	51eb851f 	.word	0x51eb851f

080036d8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80036d8:	b084      	sub	sp, #16
 80036da:	b580      	push	{r7, lr}
 80036dc:	b084      	sub	sp, #16
 80036de:	af00      	add	r7, sp, #0
 80036e0:	6078      	str	r0, [r7, #4]
 80036e2:	f107 001c 	add.w	r0, r7, #28
 80036e6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80036ea:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80036ee:	2b01      	cmp	r3, #1
 80036f0:	d123      	bne.n	800373a <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036f6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	68db      	ldr	r3, [r3, #12]
 8003702:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8003706:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800370a:	687a      	ldr	r2, [r7, #4]
 800370c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	68db      	ldr	r3, [r3, #12]
 8003712:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800371a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800371e:	2b01      	cmp	r3, #1
 8003720:	d105      	bne.n	800372e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	68db      	ldr	r3, [r3, #12]
 8003726:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800372e:	6878      	ldr	r0, [r7, #4]
 8003730:	f000 faa0 	bl	8003c74 <USB_CoreReset>
 8003734:	4603      	mov	r3, r0
 8003736:	73fb      	strb	r3, [r7, #15]
 8003738:	e01b      	b.n	8003772 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	68db      	ldr	r3, [r3, #12]
 800373e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003746:	6878      	ldr	r0, [r7, #4]
 8003748:	f000 fa94 	bl	8003c74 <USB_CoreReset>
 800374c:	4603      	mov	r3, r0
 800374e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8003750:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003754:	2b00      	cmp	r3, #0
 8003756:	d106      	bne.n	8003766 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800375c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	639a      	str	r2, [r3, #56]	@ 0x38
 8003764:	e005      	b.n	8003772 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800376a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8003772:	7fbb      	ldrb	r3, [r7, #30]
 8003774:	2b01      	cmp	r3, #1
 8003776:	d10b      	bne.n	8003790 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	689b      	ldr	r3, [r3, #8]
 800377c:	f043 0206 	orr.w	r2, r3, #6
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	689b      	ldr	r3, [r3, #8]
 8003788:	f043 0220 	orr.w	r2, r3, #32
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8003790:	7bfb      	ldrb	r3, [r7, #15]
}
 8003792:	4618      	mov	r0, r3
 8003794:	3710      	adds	r7, #16
 8003796:	46bd      	mov	sp, r7
 8003798:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800379c:	b004      	add	sp, #16
 800379e:	4770      	bx	lr

080037a0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80037a0:	b480      	push	{r7}
 80037a2:	b083      	sub	sp, #12
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	689b      	ldr	r3, [r3, #8]
 80037ac:	f023 0201 	bic.w	r2, r3, #1
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80037b4:	2300      	movs	r3, #0
}
 80037b6:	4618      	mov	r0, r3
 80037b8:	370c      	adds	r7, #12
 80037ba:	46bd      	mov	sp, r7
 80037bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c0:	4770      	bx	lr

080037c2 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80037c2:	b580      	push	{r7, lr}
 80037c4:	b084      	sub	sp, #16
 80037c6:	af00      	add	r7, sp, #0
 80037c8:	6078      	str	r0, [r7, #4]
 80037ca:	460b      	mov	r3, r1
 80037cc:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80037ce:	2300      	movs	r3, #0
 80037d0:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	68db      	ldr	r3, [r3, #12]
 80037d6:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80037de:	78fb      	ldrb	r3, [r7, #3]
 80037e0:	2b01      	cmp	r3, #1
 80037e2:	d115      	bne.n	8003810 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	68db      	ldr	r3, [r3, #12]
 80037e8:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80037f0:	200a      	movs	r0, #10
 80037f2:	f7fd fcd5 	bl	80011a0 <HAL_Delay>
      ms += 10U;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	330a      	adds	r3, #10
 80037fa:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80037fc:	6878      	ldr	r0, [r7, #4]
 80037fe:	f000 fa2b 	bl	8003c58 <USB_GetMode>
 8003802:	4603      	mov	r3, r0
 8003804:	2b01      	cmp	r3, #1
 8003806:	d01e      	beq.n	8003846 <USB_SetCurrentMode+0x84>
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	2bc7      	cmp	r3, #199	@ 0xc7
 800380c:	d9f0      	bls.n	80037f0 <USB_SetCurrentMode+0x2e>
 800380e:	e01a      	b.n	8003846 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8003810:	78fb      	ldrb	r3, [r7, #3]
 8003812:	2b00      	cmp	r3, #0
 8003814:	d115      	bne.n	8003842 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	68db      	ldr	r3, [r3, #12]
 800381a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8003822:	200a      	movs	r0, #10
 8003824:	f7fd fcbc 	bl	80011a0 <HAL_Delay>
      ms += 10U;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	330a      	adds	r3, #10
 800382c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800382e:	6878      	ldr	r0, [r7, #4]
 8003830:	f000 fa12 	bl	8003c58 <USB_GetMode>
 8003834:	4603      	mov	r3, r0
 8003836:	2b00      	cmp	r3, #0
 8003838:	d005      	beq.n	8003846 <USB_SetCurrentMode+0x84>
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	2bc7      	cmp	r3, #199	@ 0xc7
 800383e:	d9f0      	bls.n	8003822 <USB_SetCurrentMode+0x60>
 8003840:	e001      	b.n	8003846 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8003842:	2301      	movs	r3, #1
 8003844:	e005      	b.n	8003852 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	2bc8      	cmp	r3, #200	@ 0xc8
 800384a:	d101      	bne.n	8003850 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800384c:	2301      	movs	r3, #1
 800384e:	e000      	b.n	8003852 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8003850:	2300      	movs	r3, #0
}
 8003852:	4618      	mov	r0, r3
 8003854:	3710      	adds	r7, #16
 8003856:	46bd      	mov	sp, r7
 8003858:	bd80      	pop	{r7, pc}
	...

0800385c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800385c:	b084      	sub	sp, #16
 800385e:	b580      	push	{r7, lr}
 8003860:	b086      	sub	sp, #24
 8003862:	af00      	add	r7, sp, #0
 8003864:	6078      	str	r0, [r7, #4]
 8003866:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800386a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800386e:	2300      	movs	r3, #0
 8003870:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8003876:	2300      	movs	r3, #0
 8003878:	613b      	str	r3, [r7, #16]
 800387a:	e009      	b.n	8003890 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800387c:	687a      	ldr	r2, [r7, #4]
 800387e:	693b      	ldr	r3, [r7, #16]
 8003880:	3340      	adds	r3, #64	@ 0x40
 8003882:	009b      	lsls	r3, r3, #2
 8003884:	4413      	add	r3, r2
 8003886:	2200      	movs	r2, #0
 8003888:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800388a:	693b      	ldr	r3, [r7, #16]
 800388c:	3301      	adds	r3, #1
 800388e:	613b      	str	r3, [r7, #16]
 8003890:	693b      	ldr	r3, [r7, #16]
 8003892:	2b0e      	cmp	r3, #14
 8003894:	d9f2      	bls.n	800387c <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8003896:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800389a:	2b00      	cmp	r3, #0
 800389c:	d11c      	bne.n	80038d8 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80038a4:	685b      	ldr	r3, [r3, #4]
 80038a6:	68fa      	ldr	r2, [r7, #12]
 80038a8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80038ac:	f043 0302 	orr.w	r3, r3, #2
 80038b0:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038b6:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038c2:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038ce:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	639a      	str	r2, [r3, #56]	@ 0x38
 80038d6:	e00b      	b.n	80038f0 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038dc:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038e8:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80038f6:	461a      	mov	r2, r3
 80038f8:	2300      	movs	r3, #0
 80038fa:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80038fc:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8003900:	2b01      	cmp	r3, #1
 8003902:	d10d      	bne.n	8003920 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8003904:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003908:	2b00      	cmp	r3, #0
 800390a:	d104      	bne.n	8003916 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800390c:	2100      	movs	r1, #0
 800390e:	6878      	ldr	r0, [r7, #4]
 8003910:	f000 f968 	bl	8003be4 <USB_SetDevSpeed>
 8003914:	e008      	b.n	8003928 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8003916:	2101      	movs	r1, #1
 8003918:	6878      	ldr	r0, [r7, #4]
 800391a:	f000 f963 	bl	8003be4 <USB_SetDevSpeed>
 800391e:	e003      	b.n	8003928 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8003920:	2103      	movs	r1, #3
 8003922:	6878      	ldr	r0, [r7, #4]
 8003924:	f000 f95e 	bl	8003be4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8003928:	2110      	movs	r1, #16
 800392a:	6878      	ldr	r0, [r7, #4]
 800392c:	f000 f8fa 	bl	8003b24 <USB_FlushTxFifo>
 8003930:	4603      	mov	r3, r0
 8003932:	2b00      	cmp	r3, #0
 8003934:	d001      	beq.n	800393a <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8003936:	2301      	movs	r3, #1
 8003938:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800393a:	6878      	ldr	r0, [r7, #4]
 800393c:	f000 f924 	bl	8003b88 <USB_FlushRxFifo>
 8003940:	4603      	mov	r3, r0
 8003942:	2b00      	cmp	r3, #0
 8003944:	d001      	beq.n	800394a <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8003946:	2301      	movs	r3, #1
 8003948:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003950:	461a      	mov	r2, r3
 8003952:	2300      	movs	r3, #0
 8003954:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800395c:	461a      	mov	r2, r3
 800395e:	2300      	movs	r3, #0
 8003960:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003968:	461a      	mov	r2, r3
 800396a:	2300      	movs	r3, #0
 800396c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800396e:	2300      	movs	r3, #0
 8003970:	613b      	str	r3, [r7, #16]
 8003972:	e043      	b.n	80039fc <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003974:	693b      	ldr	r3, [r7, #16]
 8003976:	015a      	lsls	r2, r3, #5
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	4413      	add	r3, r2
 800397c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003986:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800398a:	d118      	bne.n	80039be <USB_DevInit+0x162>
    {
      if (i == 0U)
 800398c:	693b      	ldr	r3, [r7, #16]
 800398e:	2b00      	cmp	r3, #0
 8003990:	d10a      	bne.n	80039a8 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8003992:	693b      	ldr	r3, [r7, #16]
 8003994:	015a      	lsls	r2, r3, #5
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	4413      	add	r3, r2
 800399a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800399e:	461a      	mov	r2, r3
 80039a0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80039a4:	6013      	str	r3, [r2, #0]
 80039a6:	e013      	b.n	80039d0 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80039a8:	693b      	ldr	r3, [r7, #16]
 80039aa:	015a      	lsls	r2, r3, #5
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	4413      	add	r3, r2
 80039b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80039b4:	461a      	mov	r2, r3
 80039b6:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80039ba:	6013      	str	r3, [r2, #0]
 80039bc:	e008      	b.n	80039d0 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80039be:	693b      	ldr	r3, [r7, #16]
 80039c0:	015a      	lsls	r2, r3, #5
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	4413      	add	r3, r2
 80039c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80039ca:	461a      	mov	r2, r3
 80039cc:	2300      	movs	r3, #0
 80039ce:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80039d0:	693b      	ldr	r3, [r7, #16]
 80039d2:	015a      	lsls	r2, r3, #5
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	4413      	add	r3, r2
 80039d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80039dc:	461a      	mov	r2, r3
 80039de:	2300      	movs	r3, #0
 80039e0:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80039e2:	693b      	ldr	r3, [r7, #16]
 80039e4:	015a      	lsls	r2, r3, #5
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	4413      	add	r3, r2
 80039ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80039ee:	461a      	mov	r2, r3
 80039f0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80039f4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80039f6:	693b      	ldr	r3, [r7, #16]
 80039f8:	3301      	adds	r3, #1
 80039fa:	613b      	str	r3, [r7, #16]
 80039fc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8003a00:	461a      	mov	r2, r3
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d3b5      	bcc.n	8003974 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003a08:	2300      	movs	r3, #0
 8003a0a:	613b      	str	r3, [r7, #16]
 8003a0c:	e043      	b.n	8003a96 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8003a0e:	693b      	ldr	r3, [r7, #16]
 8003a10:	015a      	lsls	r2, r3, #5
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	4413      	add	r3, r2
 8003a16:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003a20:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003a24:	d118      	bne.n	8003a58 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8003a26:	693b      	ldr	r3, [r7, #16]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d10a      	bne.n	8003a42 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8003a2c:	693b      	ldr	r3, [r7, #16]
 8003a2e:	015a      	lsls	r2, r3, #5
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	4413      	add	r3, r2
 8003a34:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003a38:	461a      	mov	r2, r3
 8003a3a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8003a3e:	6013      	str	r3, [r2, #0]
 8003a40:	e013      	b.n	8003a6a <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8003a42:	693b      	ldr	r3, [r7, #16]
 8003a44:	015a      	lsls	r2, r3, #5
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	4413      	add	r3, r2
 8003a4a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003a4e:	461a      	mov	r2, r3
 8003a50:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8003a54:	6013      	str	r3, [r2, #0]
 8003a56:	e008      	b.n	8003a6a <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8003a58:	693b      	ldr	r3, [r7, #16]
 8003a5a:	015a      	lsls	r2, r3, #5
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	4413      	add	r3, r2
 8003a60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003a64:	461a      	mov	r2, r3
 8003a66:	2300      	movs	r3, #0
 8003a68:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8003a6a:	693b      	ldr	r3, [r7, #16]
 8003a6c:	015a      	lsls	r2, r3, #5
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	4413      	add	r3, r2
 8003a72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003a76:	461a      	mov	r2, r3
 8003a78:	2300      	movs	r3, #0
 8003a7a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8003a7c:	693b      	ldr	r3, [r7, #16]
 8003a7e:	015a      	lsls	r2, r3, #5
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	4413      	add	r3, r2
 8003a84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003a88:	461a      	mov	r2, r3
 8003a8a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003a8e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003a90:	693b      	ldr	r3, [r7, #16]
 8003a92:	3301      	adds	r3, #1
 8003a94:	613b      	str	r3, [r7, #16]
 8003a96:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8003a9a:	461a      	mov	r2, r3
 8003a9c:	693b      	ldr	r3, [r7, #16]
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d3b5      	bcc.n	8003a0e <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003aa8:	691b      	ldr	r3, [r3, #16]
 8003aaa:	68fa      	ldr	r2, [r7, #12]
 8003aac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003ab0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003ab4:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	2200      	movs	r2, #0
 8003aba:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8003ac2:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8003ac4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d105      	bne.n	8003ad8 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	699b      	ldr	r3, [r3, #24]
 8003ad0:	f043 0210 	orr.w	r2, r3, #16
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	699a      	ldr	r2, [r3, #24]
 8003adc:	4b10      	ldr	r3, [pc, #64]	@ (8003b20 <USB_DevInit+0x2c4>)
 8003ade:	4313      	orrs	r3, r2
 8003ae0:	687a      	ldr	r2, [r7, #4]
 8003ae2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8003ae4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d005      	beq.n	8003af8 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	699b      	ldr	r3, [r3, #24]
 8003af0:	f043 0208 	orr.w	r2, r3, #8
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8003af8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003afc:	2b01      	cmp	r3, #1
 8003afe:	d107      	bne.n	8003b10 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	699b      	ldr	r3, [r3, #24]
 8003b04:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003b08:	f043 0304 	orr.w	r3, r3, #4
 8003b0c:	687a      	ldr	r2, [r7, #4]
 8003b0e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8003b10:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b12:	4618      	mov	r0, r3
 8003b14:	3718      	adds	r7, #24
 8003b16:	46bd      	mov	sp, r7
 8003b18:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003b1c:	b004      	add	sp, #16
 8003b1e:	4770      	bx	lr
 8003b20:	803c3800 	.word	0x803c3800

08003b24 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8003b24:	b480      	push	{r7}
 8003b26:	b085      	sub	sp, #20
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
 8003b2c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8003b2e:	2300      	movs	r3, #0
 8003b30:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	3301      	adds	r3, #1
 8003b36:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003b3e:	d901      	bls.n	8003b44 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8003b40:	2303      	movs	r3, #3
 8003b42:	e01b      	b.n	8003b7c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	691b      	ldr	r3, [r3, #16]
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	daf2      	bge.n	8003b32 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	019b      	lsls	r3, r3, #6
 8003b54:	f043 0220 	orr.w	r2, r3, #32
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	3301      	adds	r3, #1
 8003b60:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003b68:	d901      	bls.n	8003b6e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8003b6a:	2303      	movs	r3, #3
 8003b6c:	e006      	b.n	8003b7c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	691b      	ldr	r3, [r3, #16]
 8003b72:	f003 0320 	and.w	r3, r3, #32
 8003b76:	2b20      	cmp	r3, #32
 8003b78:	d0f0      	beq.n	8003b5c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8003b7a:	2300      	movs	r3, #0
}
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	3714      	adds	r7, #20
 8003b80:	46bd      	mov	sp, r7
 8003b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b86:	4770      	bx	lr

08003b88 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	b085      	sub	sp, #20
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003b90:	2300      	movs	r3, #0
 8003b92:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	3301      	adds	r3, #1
 8003b98:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003ba0:	d901      	bls.n	8003ba6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8003ba2:	2303      	movs	r3, #3
 8003ba4:	e018      	b.n	8003bd8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	691b      	ldr	r3, [r3, #16]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	daf2      	bge.n	8003b94 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8003bae:	2300      	movs	r3, #0
 8003bb0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2210      	movs	r2, #16
 8003bb6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	3301      	adds	r3, #1
 8003bbc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003bc4:	d901      	bls.n	8003bca <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8003bc6:	2303      	movs	r3, #3
 8003bc8:	e006      	b.n	8003bd8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	691b      	ldr	r3, [r3, #16]
 8003bce:	f003 0310 	and.w	r3, r3, #16
 8003bd2:	2b10      	cmp	r3, #16
 8003bd4:	d0f0      	beq.n	8003bb8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8003bd6:	2300      	movs	r3, #0
}
 8003bd8:	4618      	mov	r0, r3
 8003bda:	3714      	adds	r7, #20
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be2:	4770      	bx	lr

08003be4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8003be4:	b480      	push	{r7}
 8003be6:	b085      	sub	sp, #20
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
 8003bec:	460b      	mov	r3, r1
 8003bee:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003bfa:	681a      	ldr	r2, [r3, #0]
 8003bfc:	78fb      	ldrb	r3, [r7, #3]
 8003bfe:	68f9      	ldr	r1, [r7, #12]
 8003c00:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003c04:	4313      	orrs	r3, r2
 8003c06:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8003c08:	2300      	movs	r3, #0
}
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	3714      	adds	r7, #20
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c14:	4770      	bx	lr

08003c16 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8003c16:	b480      	push	{r7}
 8003c18:	b085      	sub	sp, #20
 8003c1a:	af00      	add	r7, sp, #0
 8003c1c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	68fa      	ldr	r2, [r7, #12]
 8003c2c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8003c30:	f023 0303 	bic.w	r3, r3, #3
 8003c34:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003c3c:	685b      	ldr	r3, [r3, #4]
 8003c3e:	68fa      	ldr	r2, [r7, #12]
 8003c40:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003c44:	f043 0302 	orr.w	r3, r3, #2
 8003c48:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8003c4a:	2300      	movs	r3, #0
}
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	3714      	adds	r7, #20
 8003c50:	46bd      	mov	sp, r7
 8003c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c56:	4770      	bx	lr

08003c58 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b083      	sub	sp, #12
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	695b      	ldr	r3, [r3, #20]
 8003c64:	f003 0301 	and.w	r3, r3, #1
}
 8003c68:	4618      	mov	r0, r3
 8003c6a:	370c      	adds	r7, #12
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c72:	4770      	bx	lr

08003c74 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8003c74:	b480      	push	{r7}
 8003c76:	b085      	sub	sp, #20
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	3301      	adds	r3, #1
 8003c84:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003c8c:	d901      	bls.n	8003c92 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8003c8e:	2303      	movs	r3, #3
 8003c90:	e022      	b.n	8003cd8 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	691b      	ldr	r3, [r3, #16]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	daf2      	bge.n	8003c80 <USB_CoreReset+0xc>

  count = 10U;
 8003c9a:	230a      	movs	r3, #10
 8003c9c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8003c9e:	e002      	b.n	8003ca6 <USB_CoreReset+0x32>
  {
    count--;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	3b01      	subs	r3, #1
 8003ca4:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d1f9      	bne.n	8003ca0 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	691b      	ldr	r3, [r3, #16]
 8003cb0:	f043 0201 	orr.w	r2, r3, #1
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	3301      	adds	r3, #1
 8003cbc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003cc4:	d901      	bls.n	8003cca <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8003cc6:	2303      	movs	r3, #3
 8003cc8:	e006      	b.n	8003cd8 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	691b      	ldr	r3, [r3, #16]
 8003cce:	f003 0301 	and.w	r3, r3, #1
 8003cd2:	2b01      	cmp	r3, #1
 8003cd4:	d0f0      	beq.n	8003cb8 <USB_CoreReset+0x44>

  return HAL_OK;
 8003cd6:	2300      	movs	r3, #0
}
 8003cd8:	4618      	mov	r0, r3
 8003cda:	3714      	adds	r7, #20
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce2:	4770      	bx	lr

08003ce4 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003ce4:	b480      	push	{r7}
 8003ce6:	b085      	sub	sp, #20
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	4603      	mov	r3, r0
 8003cec:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003cee:	2300      	movs	r3, #0
 8003cf0:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8003cf2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003cf6:	2b84      	cmp	r3, #132	@ 0x84
 8003cf8:	d005      	beq.n	8003d06 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8003cfa:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	4413      	add	r3, r2
 8003d02:	3303      	adds	r3, #3
 8003d04:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8003d06:	68fb      	ldr	r3, [r7, #12]
}
 8003d08:	4618      	mov	r0, r3
 8003d0a:	3714      	adds	r7, #20
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d12:	4770      	bx	lr

08003d14 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8003d14:	b480      	push	{r7}
 8003d16:	b083      	sub	sp, #12
 8003d18:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003d1a:	f3ef 8305 	mrs	r3, IPSR
 8003d1e:	607b      	str	r3, [r7, #4]
  return(result);
 8003d20:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	bf14      	ite	ne
 8003d26:	2301      	movne	r3, #1
 8003d28:	2300      	moveq	r3, #0
 8003d2a:	b2db      	uxtb	r3, r3
}
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	370c      	adds	r7, #12
 8003d30:	46bd      	mov	sp, r7
 8003d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d36:	4770      	bx	lr

08003d38 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8003d3c:	f000 fb8a 	bl	8004454 <vTaskStartScheduler>
  
  return osOK;
 8003d40:	2300      	movs	r3, #0
}
 8003d42:	4618      	mov	r0, r3
 8003d44:	bd80      	pop	{r7, pc}

08003d46 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8003d46:	b580      	push	{r7, lr}
 8003d48:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 8003d4a:	f7ff ffe3 	bl	8003d14 <inHandlerMode>
 8003d4e:	4603      	mov	r3, r0
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d003      	beq.n	8003d5c <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 8003d54:	f000 fc9c 	bl	8004690 <xTaskGetTickCountFromISR>
 8003d58:	4603      	mov	r3, r0
 8003d5a:	e002      	b.n	8003d62 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 8003d5c:	f000 fc88 	bl	8004670 <xTaskGetTickCount>
 8003d60:	4603      	mov	r3, r0
  }
}
 8003d62:	4618      	mov	r0, r3
 8003d64:	bd80      	pop	{r7, pc}

08003d66 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003d66:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d68:	b089      	sub	sp, #36	@ 0x24
 8003d6a:	af04      	add	r7, sp, #16
 8003d6c:	6078      	str	r0, [r7, #4]
 8003d6e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	695b      	ldr	r3, [r3, #20]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d020      	beq.n	8003dba <osThreadCreate+0x54>
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	699b      	ldr	r3, [r3, #24]
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d01c      	beq.n	8003dba <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	685c      	ldr	r4, [r3, #4]
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	691e      	ldr	r6, [r3, #16]
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003d92:	4618      	mov	r0, r3
 8003d94:	f7ff ffa6 	bl	8003ce4 <makeFreeRtosPriority>
 8003d98:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	695b      	ldr	r3, [r3, #20]
 8003d9e:	687a      	ldr	r2, [r7, #4]
 8003da0:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003da2:	9202      	str	r2, [sp, #8]
 8003da4:	9301      	str	r3, [sp, #4]
 8003da6:	9100      	str	r1, [sp, #0]
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	4632      	mov	r2, r6
 8003dac:	4629      	mov	r1, r5
 8003dae:	4620      	mov	r0, r4
 8003db0:	f000 f903 	bl	8003fba <xTaskCreateStatic>
 8003db4:	4603      	mov	r3, r0
 8003db6:	60fb      	str	r3, [r7, #12]
 8003db8:	e01c      	b.n	8003df4 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	685c      	ldr	r4, [r3, #4]
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003dc6:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003dce:	4618      	mov	r0, r3
 8003dd0:	f7ff ff88 	bl	8003ce4 <makeFreeRtosPriority>
 8003dd4:	4602      	mov	r2, r0
 8003dd6:	f107 030c 	add.w	r3, r7, #12
 8003dda:	9301      	str	r3, [sp, #4]
 8003ddc:	9200      	str	r2, [sp, #0]
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	4632      	mov	r2, r6
 8003de2:	4629      	mov	r1, r5
 8003de4:	4620      	mov	r0, r4
 8003de6:	f000 f948 	bl	800407a <xTaskCreate>
 8003dea:	4603      	mov	r3, r0
 8003dec:	2b01      	cmp	r3, #1
 8003dee:	d001      	beq.n	8003df4 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8003df0:	2300      	movs	r3, #0
 8003df2:	e000      	b.n	8003df6 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8003df4:	68fb      	ldr	r3, [r7, #12]
}
 8003df6:	4618      	mov	r0, r3
 8003df8:	3714      	adds	r7, #20
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003dfe <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8003dfe:	b580      	push	{r7, lr}
 8003e00:	b084      	sub	sp, #16
 8003e02:	af00      	add	r7, sp, #0
 8003e04:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d001      	beq.n	8003e14 <osDelay+0x16>
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	e000      	b.n	8003e16 <osDelay+0x18>
 8003e14:	2301      	movs	r3, #1
 8003e16:	4618      	mov	r0, r3
 8003e18:	f000 fae6 	bl	80043e8 <vTaskDelay>
  
  return osOK;
 8003e1c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8003e1e:	4618      	mov	r0, r3
 8003e20:	3710      	adds	r7, #16
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bd80      	pop	{r7, pc}

08003e26 <osDelayUntil>:
*          prior to its first use (PreviousWakeTime = osKernelSysTick() )
* @param   millisec    time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelayUntil (uint32_t *PreviousWakeTime, uint32_t millisec)
{
 8003e26:	b580      	push	{r7, lr}
 8003e28:	b084      	sub	sp, #16
 8003e2a:	af00      	add	r7, sp, #0
 8003e2c:	6078      	str	r0, [r7, #4]
 8003e2e:	6039      	str	r1, [r7, #0]
#if INCLUDE_vTaskDelayUntil
  TickType_t ticks = (millisec / portTICK_PERIOD_MS);
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	60fb      	str	r3, [r7, #12]
  vTaskDelayUntil((TickType_t *) PreviousWakeTime, ticks ? ticks : 1);
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d001      	beq.n	8003e3e <osDelayUntil+0x18>
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	e000      	b.n	8003e40 <osDelayUntil+0x1a>
 8003e3e:	2301      	movs	r3, #1
 8003e40:	4619      	mov	r1, r3
 8003e42:	6878      	ldr	r0, [r7, #4]
 8003e44:	f000 fa50 	bl	80042e8 <vTaskDelayUntil>
  
  return osOK;
 8003e48:	2300      	movs	r3, #0
  (void) millisec;
  (void) PreviousWakeTime;
  
  return osErrorResource;
#endif
}
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	3710      	adds	r7, #16
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	bd80      	pop	{r7, pc}

08003e52 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003e52:	b480      	push	{r7}
 8003e54:	b083      	sub	sp, #12
 8003e56:	af00      	add	r7, sp, #0
 8003e58:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	f103 0208 	add.w	r2, r3, #8
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	f04f 32ff 	mov.w	r2, #4294967295
 8003e6a:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	f103 0208 	add.w	r2, r3, #8
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	f103 0208 	add.w	r2, r3, #8
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2200      	movs	r2, #0
 8003e84:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003e86:	bf00      	nop
 8003e88:	370c      	adds	r7, #12
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e90:	4770      	bx	lr

08003e92 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003e92:	b480      	push	{r7}
 8003e94:	b083      	sub	sp, #12
 8003e96:	af00      	add	r7, sp, #0
 8003e98:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003ea0:	bf00      	nop
 8003ea2:	370c      	adds	r7, #12
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eaa:	4770      	bx	lr

08003eac <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003eac:	b480      	push	{r7}
 8003eae:	b085      	sub	sp, #20
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	6078      	str	r0, [r7, #4]
 8003eb4:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	685b      	ldr	r3, [r3, #4]
 8003eba:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	68fa      	ldr	r2, [r7, #12]
 8003ec0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	689a      	ldr	r2, [r3, #8]
 8003ec6:	683b      	ldr	r3, [r7, #0]
 8003ec8:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	689b      	ldr	r3, [r3, #8]
 8003ece:	683a      	ldr	r2, [r7, #0]
 8003ed0:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	683a      	ldr	r2, [r7, #0]
 8003ed6:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	687a      	ldr	r2, [r7, #4]
 8003edc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	1c5a      	adds	r2, r3, #1
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	601a      	str	r2, [r3, #0]
}
 8003ee8:	bf00      	nop
 8003eea:	3714      	adds	r7, #20
 8003eec:	46bd      	mov	sp, r7
 8003eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef2:	4770      	bx	lr

08003ef4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003ef4:	b480      	push	{r7}
 8003ef6:	b085      	sub	sp, #20
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
 8003efc:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003f04:	68bb      	ldr	r3, [r7, #8]
 8003f06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f0a:	d103      	bne.n	8003f14 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	691b      	ldr	r3, [r3, #16]
 8003f10:	60fb      	str	r3, [r7, #12]
 8003f12:	e00c      	b.n	8003f2e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	3308      	adds	r3, #8
 8003f18:	60fb      	str	r3, [r7, #12]
 8003f1a:	e002      	b.n	8003f22 <vListInsert+0x2e>
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	685b      	ldr	r3, [r3, #4]
 8003f20:	60fb      	str	r3, [r7, #12]
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	685b      	ldr	r3, [r3, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	68ba      	ldr	r2, [r7, #8]
 8003f2a:	429a      	cmp	r2, r3
 8003f2c:	d2f6      	bcs.n	8003f1c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	685a      	ldr	r2, [r3, #4]
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003f36:	683b      	ldr	r3, [r7, #0]
 8003f38:	685b      	ldr	r3, [r3, #4]
 8003f3a:	683a      	ldr	r2, [r7, #0]
 8003f3c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	68fa      	ldr	r2, [r7, #12]
 8003f42:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	683a      	ldr	r2, [r7, #0]
 8003f48:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	687a      	ldr	r2, [r7, #4]
 8003f4e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	1c5a      	adds	r2, r3, #1
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	601a      	str	r2, [r3, #0]
}
 8003f5a:	bf00      	nop
 8003f5c:	3714      	adds	r7, #20
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f64:	4770      	bx	lr

08003f66 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003f66:	b480      	push	{r7}
 8003f68:	b085      	sub	sp, #20
 8003f6a:	af00      	add	r7, sp, #0
 8003f6c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	691b      	ldr	r3, [r3, #16]
 8003f72:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	687a      	ldr	r2, [r7, #4]
 8003f7a:	6892      	ldr	r2, [r2, #8]
 8003f7c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	689b      	ldr	r3, [r3, #8]
 8003f82:	687a      	ldr	r2, [r7, #4]
 8003f84:	6852      	ldr	r2, [r2, #4]
 8003f86:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	685b      	ldr	r3, [r3, #4]
 8003f8c:	687a      	ldr	r2, [r7, #4]
 8003f8e:	429a      	cmp	r2, r3
 8003f90:	d103      	bne.n	8003f9a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	689a      	ldr	r2, [r3, #8]
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	1e5a      	subs	r2, r3, #1
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
}
 8003fae:	4618      	mov	r0, r3
 8003fb0:	3714      	adds	r7, #20
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb8:	4770      	bx	lr

08003fba <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003fba:	b580      	push	{r7, lr}
 8003fbc:	b08e      	sub	sp, #56	@ 0x38
 8003fbe:	af04      	add	r7, sp, #16
 8003fc0:	60f8      	str	r0, [r7, #12]
 8003fc2:	60b9      	str	r1, [r7, #8]
 8003fc4:	607a      	str	r2, [r7, #4]
 8003fc6:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003fc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d10b      	bne.n	8003fe6 <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003fce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fd2:	f383 8811 	msr	BASEPRI, r3
 8003fd6:	f3bf 8f6f 	isb	sy
 8003fda:	f3bf 8f4f 	dsb	sy
 8003fde:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003fe0:	bf00      	nop
 8003fe2:	bf00      	nop
 8003fe4:	e7fd      	b.n	8003fe2 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003fe6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d10b      	bne.n	8004004 <xTaskCreateStatic+0x4a>
	__asm volatile
 8003fec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ff0:	f383 8811 	msr	BASEPRI, r3
 8003ff4:	f3bf 8f6f 	isb	sy
 8003ff8:	f3bf 8f4f 	dsb	sy
 8003ffc:	61fb      	str	r3, [r7, #28]
}
 8003ffe:	bf00      	nop
 8004000:	bf00      	nop
 8004002:	e7fd      	b.n	8004000 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004004:	2354      	movs	r3, #84	@ 0x54
 8004006:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004008:	693b      	ldr	r3, [r7, #16]
 800400a:	2b54      	cmp	r3, #84	@ 0x54
 800400c:	d00b      	beq.n	8004026 <xTaskCreateStatic+0x6c>
	__asm volatile
 800400e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004012:	f383 8811 	msr	BASEPRI, r3
 8004016:	f3bf 8f6f 	isb	sy
 800401a:	f3bf 8f4f 	dsb	sy
 800401e:	61bb      	str	r3, [r7, #24]
}
 8004020:	bf00      	nop
 8004022:	bf00      	nop
 8004024:	e7fd      	b.n	8004022 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004026:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004028:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800402a:	2b00      	cmp	r3, #0
 800402c:	d01e      	beq.n	800406c <xTaskCreateStatic+0xb2>
 800402e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004030:	2b00      	cmp	r3, #0
 8004032:	d01b      	beq.n	800406c <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004034:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004036:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800403a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800403c:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800403e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004040:	2202      	movs	r2, #2
 8004042:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004046:	2300      	movs	r3, #0
 8004048:	9303      	str	r3, [sp, #12]
 800404a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800404c:	9302      	str	r3, [sp, #8]
 800404e:	f107 0314 	add.w	r3, r7, #20
 8004052:	9301      	str	r3, [sp, #4]
 8004054:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004056:	9300      	str	r3, [sp, #0]
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	687a      	ldr	r2, [r7, #4]
 800405c:	68b9      	ldr	r1, [r7, #8]
 800405e:	68f8      	ldr	r0, [r7, #12]
 8004060:	f000 f850 	bl	8004104 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004064:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004066:	f000 f8d5 	bl	8004214 <prvAddNewTaskToReadyList>
 800406a:	e001      	b.n	8004070 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800406c:	2300      	movs	r3, #0
 800406e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004070:	697b      	ldr	r3, [r7, #20]
	}
 8004072:	4618      	mov	r0, r3
 8004074:	3728      	adds	r7, #40	@ 0x28
 8004076:	46bd      	mov	sp, r7
 8004078:	bd80      	pop	{r7, pc}

0800407a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800407a:	b580      	push	{r7, lr}
 800407c:	b08c      	sub	sp, #48	@ 0x30
 800407e:	af04      	add	r7, sp, #16
 8004080:	60f8      	str	r0, [r7, #12]
 8004082:	60b9      	str	r1, [r7, #8]
 8004084:	603b      	str	r3, [r7, #0]
 8004086:	4613      	mov	r3, r2
 8004088:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800408a:	88fb      	ldrh	r3, [r7, #6]
 800408c:	009b      	lsls	r3, r3, #2
 800408e:	4618      	mov	r0, r3
 8004090:	f000 ffb4 	bl	8004ffc <pvPortMalloc>
 8004094:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004096:	697b      	ldr	r3, [r7, #20]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d00e      	beq.n	80040ba <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800409c:	2054      	movs	r0, #84	@ 0x54
 800409e:	f000 ffad 	bl	8004ffc <pvPortMalloc>
 80040a2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80040a4:	69fb      	ldr	r3, [r7, #28]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d003      	beq.n	80040b2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80040aa:	69fb      	ldr	r3, [r7, #28]
 80040ac:	697a      	ldr	r2, [r7, #20]
 80040ae:	631a      	str	r2, [r3, #48]	@ 0x30
 80040b0:	e005      	b.n	80040be <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80040b2:	6978      	ldr	r0, [r7, #20]
 80040b4:	f001 f870 	bl	8005198 <vPortFree>
 80040b8:	e001      	b.n	80040be <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80040ba:	2300      	movs	r3, #0
 80040bc:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80040be:	69fb      	ldr	r3, [r7, #28]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d017      	beq.n	80040f4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80040c4:	69fb      	ldr	r3, [r7, #28]
 80040c6:	2200      	movs	r2, #0
 80040c8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80040cc:	88fa      	ldrh	r2, [r7, #6]
 80040ce:	2300      	movs	r3, #0
 80040d0:	9303      	str	r3, [sp, #12]
 80040d2:	69fb      	ldr	r3, [r7, #28]
 80040d4:	9302      	str	r3, [sp, #8]
 80040d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040d8:	9301      	str	r3, [sp, #4]
 80040da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040dc:	9300      	str	r3, [sp, #0]
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	68b9      	ldr	r1, [r7, #8]
 80040e2:	68f8      	ldr	r0, [r7, #12]
 80040e4:	f000 f80e 	bl	8004104 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80040e8:	69f8      	ldr	r0, [r7, #28]
 80040ea:	f000 f893 	bl	8004214 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80040ee:	2301      	movs	r3, #1
 80040f0:	61bb      	str	r3, [r7, #24]
 80040f2:	e002      	b.n	80040fa <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80040f4:	f04f 33ff 	mov.w	r3, #4294967295
 80040f8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80040fa:	69bb      	ldr	r3, [r7, #24]
	}
 80040fc:	4618      	mov	r0, r3
 80040fe:	3720      	adds	r7, #32
 8004100:	46bd      	mov	sp, r7
 8004102:	bd80      	pop	{r7, pc}

08004104 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b088      	sub	sp, #32
 8004108:	af00      	add	r7, sp, #0
 800410a:	60f8      	str	r0, [r7, #12]
 800410c:	60b9      	str	r1, [r7, #8]
 800410e:	607a      	str	r2, [r7, #4]
 8004110:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004112:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004114:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800411c:	3b01      	subs	r3, #1
 800411e:	009b      	lsls	r3, r3, #2
 8004120:	4413      	add	r3, r2
 8004122:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004124:	69bb      	ldr	r3, [r7, #24]
 8004126:	f023 0307 	bic.w	r3, r3, #7
 800412a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800412c:	69bb      	ldr	r3, [r7, #24]
 800412e:	f003 0307 	and.w	r3, r3, #7
 8004132:	2b00      	cmp	r3, #0
 8004134:	d00b      	beq.n	800414e <prvInitialiseNewTask+0x4a>
	__asm volatile
 8004136:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800413a:	f383 8811 	msr	BASEPRI, r3
 800413e:	f3bf 8f6f 	isb	sy
 8004142:	f3bf 8f4f 	dsb	sy
 8004146:	617b      	str	r3, [r7, #20]
}
 8004148:	bf00      	nop
 800414a:	bf00      	nop
 800414c:	e7fd      	b.n	800414a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800414e:	68bb      	ldr	r3, [r7, #8]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d01f      	beq.n	8004194 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004154:	2300      	movs	r3, #0
 8004156:	61fb      	str	r3, [r7, #28]
 8004158:	e012      	b.n	8004180 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800415a:	68ba      	ldr	r2, [r7, #8]
 800415c:	69fb      	ldr	r3, [r7, #28]
 800415e:	4413      	add	r3, r2
 8004160:	7819      	ldrb	r1, [r3, #0]
 8004162:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004164:	69fb      	ldr	r3, [r7, #28]
 8004166:	4413      	add	r3, r2
 8004168:	3334      	adds	r3, #52	@ 0x34
 800416a:	460a      	mov	r2, r1
 800416c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800416e:	68ba      	ldr	r2, [r7, #8]
 8004170:	69fb      	ldr	r3, [r7, #28]
 8004172:	4413      	add	r3, r2
 8004174:	781b      	ldrb	r3, [r3, #0]
 8004176:	2b00      	cmp	r3, #0
 8004178:	d006      	beq.n	8004188 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800417a:	69fb      	ldr	r3, [r7, #28]
 800417c:	3301      	adds	r3, #1
 800417e:	61fb      	str	r3, [r7, #28]
 8004180:	69fb      	ldr	r3, [r7, #28]
 8004182:	2b0f      	cmp	r3, #15
 8004184:	d9e9      	bls.n	800415a <prvInitialiseNewTask+0x56>
 8004186:	e000      	b.n	800418a <prvInitialiseNewTask+0x86>
			{
				break;
 8004188:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800418a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800418c:	2200      	movs	r2, #0
 800418e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004192:	e003      	b.n	800419c <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004194:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004196:	2200      	movs	r2, #0
 8004198:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800419c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800419e:	2b06      	cmp	r3, #6
 80041a0:	d901      	bls.n	80041a6 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80041a2:	2306      	movs	r3, #6
 80041a4:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80041a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041a8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80041aa:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80041ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041ae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80041b0:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80041b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041b4:	2200      	movs	r2, #0
 80041b6:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80041b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041ba:	3304      	adds	r3, #4
 80041bc:	4618      	mov	r0, r3
 80041be:	f7ff fe68 	bl	8003e92 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80041c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041c4:	3318      	adds	r3, #24
 80041c6:	4618      	mov	r0, r3
 80041c8:	f7ff fe63 	bl	8003e92 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80041cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80041d0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80041d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041d4:	f1c3 0207 	rsb	r2, r3, #7
 80041d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041da:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80041dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80041e0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80041e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041e4:	2200      	movs	r2, #0
 80041e6:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80041e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041ea:	2200      	movs	r2, #0
 80041ec:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80041f0:	683a      	ldr	r2, [r7, #0]
 80041f2:	68f9      	ldr	r1, [r7, #12]
 80041f4:	69b8      	ldr	r0, [r7, #24]
 80041f6:	f000 fcaf 	bl	8004b58 <pxPortInitialiseStack>
 80041fa:	4602      	mov	r2, r0
 80041fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041fe:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004200:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004202:	2b00      	cmp	r3, #0
 8004204:	d002      	beq.n	800420c <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004206:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004208:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800420a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800420c:	bf00      	nop
 800420e:	3720      	adds	r7, #32
 8004210:	46bd      	mov	sp, r7
 8004212:	bd80      	pop	{r7, pc}

08004214 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b082      	sub	sp, #8
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800421c:	f000 fdcc 	bl	8004db8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004220:	4b2a      	ldr	r3, [pc, #168]	@ (80042cc <prvAddNewTaskToReadyList+0xb8>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	3301      	adds	r3, #1
 8004226:	4a29      	ldr	r2, [pc, #164]	@ (80042cc <prvAddNewTaskToReadyList+0xb8>)
 8004228:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800422a:	4b29      	ldr	r3, [pc, #164]	@ (80042d0 <prvAddNewTaskToReadyList+0xbc>)
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d109      	bne.n	8004246 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004232:	4a27      	ldr	r2, [pc, #156]	@ (80042d0 <prvAddNewTaskToReadyList+0xbc>)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004238:	4b24      	ldr	r3, [pc, #144]	@ (80042cc <prvAddNewTaskToReadyList+0xb8>)
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	2b01      	cmp	r3, #1
 800423e:	d110      	bne.n	8004262 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004240:	f000 fb66 	bl	8004910 <prvInitialiseTaskLists>
 8004244:	e00d      	b.n	8004262 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004246:	4b23      	ldr	r3, [pc, #140]	@ (80042d4 <prvAddNewTaskToReadyList+0xc0>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	2b00      	cmp	r3, #0
 800424c:	d109      	bne.n	8004262 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800424e:	4b20      	ldr	r3, [pc, #128]	@ (80042d0 <prvAddNewTaskToReadyList+0xbc>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004258:	429a      	cmp	r2, r3
 800425a:	d802      	bhi.n	8004262 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800425c:	4a1c      	ldr	r2, [pc, #112]	@ (80042d0 <prvAddNewTaskToReadyList+0xbc>)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004262:	4b1d      	ldr	r3, [pc, #116]	@ (80042d8 <prvAddNewTaskToReadyList+0xc4>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	3301      	adds	r3, #1
 8004268:	4a1b      	ldr	r2, [pc, #108]	@ (80042d8 <prvAddNewTaskToReadyList+0xc4>)
 800426a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004270:	2201      	movs	r2, #1
 8004272:	409a      	lsls	r2, r3
 8004274:	4b19      	ldr	r3, [pc, #100]	@ (80042dc <prvAddNewTaskToReadyList+0xc8>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4313      	orrs	r3, r2
 800427a:	4a18      	ldr	r2, [pc, #96]	@ (80042dc <prvAddNewTaskToReadyList+0xc8>)
 800427c:	6013      	str	r3, [r2, #0]
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004282:	4613      	mov	r3, r2
 8004284:	009b      	lsls	r3, r3, #2
 8004286:	4413      	add	r3, r2
 8004288:	009b      	lsls	r3, r3, #2
 800428a:	4a15      	ldr	r2, [pc, #84]	@ (80042e0 <prvAddNewTaskToReadyList+0xcc>)
 800428c:	441a      	add	r2, r3
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	3304      	adds	r3, #4
 8004292:	4619      	mov	r1, r3
 8004294:	4610      	mov	r0, r2
 8004296:	f7ff fe09 	bl	8003eac <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800429a:	f000 fdbf 	bl	8004e1c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800429e:	4b0d      	ldr	r3, [pc, #52]	@ (80042d4 <prvAddNewTaskToReadyList+0xc0>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d00e      	beq.n	80042c4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80042a6:	4b0a      	ldr	r3, [pc, #40]	@ (80042d0 <prvAddNewTaskToReadyList+0xbc>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042b0:	429a      	cmp	r2, r3
 80042b2:	d207      	bcs.n	80042c4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80042b4:	4b0b      	ldr	r3, [pc, #44]	@ (80042e4 <prvAddNewTaskToReadyList+0xd0>)
 80042b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80042ba:	601a      	str	r2, [r3, #0]
 80042bc:	f3bf 8f4f 	dsb	sy
 80042c0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80042c4:	bf00      	nop
 80042c6:	3708      	adds	r7, #8
 80042c8:	46bd      	mov	sp, r7
 80042ca:	bd80      	pop	{r7, pc}
 80042cc:	20000b98 	.word	0x20000b98
 80042d0:	20000a98 	.word	0x20000a98
 80042d4:	20000ba4 	.word	0x20000ba4
 80042d8:	20000bb4 	.word	0x20000bb4
 80042dc:	20000ba0 	.word	0x20000ba0
 80042e0:	20000a9c 	.word	0x20000a9c
 80042e4:	e000ed04 	.word	0xe000ed04

080042e8 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b08a      	sub	sp, #40	@ 0x28
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
 80042f0:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 80042f2:	2300      	movs	r3, #0
 80042f4:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d10b      	bne.n	8004314 <vTaskDelayUntil+0x2c>
	__asm volatile
 80042fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004300:	f383 8811 	msr	BASEPRI, r3
 8004304:	f3bf 8f6f 	isb	sy
 8004308:	f3bf 8f4f 	dsb	sy
 800430c:	617b      	str	r3, [r7, #20]
}
 800430e:	bf00      	nop
 8004310:	bf00      	nop
 8004312:	e7fd      	b.n	8004310 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d10b      	bne.n	8004332 <vTaskDelayUntil+0x4a>
	__asm volatile
 800431a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800431e:	f383 8811 	msr	BASEPRI, r3
 8004322:	f3bf 8f6f 	isb	sy
 8004326:	f3bf 8f4f 	dsb	sy
 800432a:	613b      	str	r3, [r7, #16]
}
 800432c:	bf00      	nop
 800432e:	bf00      	nop
 8004330:	e7fd      	b.n	800432e <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 8004332:	4b2a      	ldr	r3, [pc, #168]	@ (80043dc <vTaskDelayUntil+0xf4>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	2b00      	cmp	r3, #0
 8004338:	d00b      	beq.n	8004352 <vTaskDelayUntil+0x6a>
	__asm volatile
 800433a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800433e:	f383 8811 	msr	BASEPRI, r3
 8004342:	f3bf 8f6f 	isb	sy
 8004346:	f3bf 8f4f 	dsb	sy
 800434a:	60fb      	str	r3, [r7, #12]
}
 800434c:	bf00      	nop
 800434e:	bf00      	nop
 8004350:	e7fd      	b.n	800434e <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 8004352:	f000 f8e1 	bl	8004518 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8004356:	4b22      	ldr	r3, [pc, #136]	@ (80043e0 <vTaskDelayUntil+0xf8>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	683a      	ldr	r2, [r7, #0]
 8004362:	4413      	add	r3, r2
 8004364:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	6a3a      	ldr	r2, [r7, #32]
 800436c:	429a      	cmp	r2, r3
 800436e:	d20b      	bcs.n	8004388 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	69fa      	ldr	r2, [r7, #28]
 8004376:	429a      	cmp	r2, r3
 8004378:	d211      	bcs.n	800439e <vTaskDelayUntil+0xb6>
 800437a:	69fa      	ldr	r2, [r7, #28]
 800437c:	6a3b      	ldr	r3, [r7, #32]
 800437e:	429a      	cmp	r2, r3
 8004380:	d90d      	bls.n	800439e <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8004382:	2301      	movs	r3, #1
 8004384:	627b      	str	r3, [r7, #36]	@ 0x24
 8004386:	e00a      	b.n	800439e <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	69fa      	ldr	r2, [r7, #28]
 800438e:	429a      	cmp	r2, r3
 8004390:	d303      	bcc.n	800439a <vTaskDelayUntil+0xb2>
 8004392:	69fa      	ldr	r2, [r7, #28]
 8004394:	6a3b      	ldr	r3, [r7, #32]
 8004396:	429a      	cmp	r2, r3
 8004398:	d901      	bls.n	800439e <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800439a:	2301      	movs	r3, #1
 800439c:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	69fa      	ldr	r2, [r7, #28]
 80043a2:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 80043a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d006      	beq.n	80043b8 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 80043aa:	69fa      	ldr	r2, [r7, #28]
 80043ac:	6a3b      	ldr	r3, [r7, #32]
 80043ae:	1ad3      	subs	r3, r2, r3
 80043b0:	2100      	movs	r1, #0
 80043b2:	4618      	mov	r0, r3
 80043b4:	f000 fb6a 	bl	8004a8c <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 80043b8:	f000 f8bc 	bl	8004534 <xTaskResumeAll>
 80043bc:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80043be:	69bb      	ldr	r3, [r7, #24]
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d107      	bne.n	80043d4 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 80043c4:	4b07      	ldr	r3, [pc, #28]	@ (80043e4 <vTaskDelayUntil+0xfc>)
 80043c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80043ca:	601a      	str	r2, [r3, #0]
 80043cc:	f3bf 8f4f 	dsb	sy
 80043d0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80043d4:	bf00      	nop
 80043d6:	3728      	adds	r7, #40	@ 0x28
 80043d8:	46bd      	mov	sp, r7
 80043da:	bd80      	pop	{r7, pc}
 80043dc:	20000bc0 	.word	0x20000bc0
 80043e0:	20000b9c 	.word	0x20000b9c
 80043e4:	e000ed04 	.word	0xe000ed04

080043e8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b084      	sub	sp, #16
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80043f0:	2300      	movs	r3, #0
 80043f2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d018      	beq.n	800442c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80043fa:	4b14      	ldr	r3, [pc, #80]	@ (800444c <vTaskDelay+0x64>)
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d00b      	beq.n	800441a <vTaskDelay+0x32>
	__asm volatile
 8004402:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004406:	f383 8811 	msr	BASEPRI, r3
 800440a:	f3bf 8f6f 	isb	sy
 800440e:	f3bf 8f4f 	dsb	sy
 8004412:	60bb      	str	r3, [r7, #8]
}
 8004414:	bf00      	nop
 8004416:	bf00      	nop
 8004418:	e7fd      	b.n	8004416 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800441a:	f000 f87d 	bl	8004518 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800441e:	2100      	movs	r1, #0
 8004420:	6878      	ldr	r0, [r7, #4]
 8004422:	f000 fb33 	bl	8004a8c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004426:	f000 f885 	bl	8004534 <xTaskResumeAll>
 800442a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d107      	bne.n	8004442 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8004432:	4b07      	ldr	r3, [pc, #28]	@ (8004450 <vTaskDelay+0x68>)
 8004434:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004438:	601a      	str	r2, [r3, #0]
 800443a:	f3bf 8f4f 	dsb	sy
 800443e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004442:	bf00      	nop
 8004444:	3710      	adds	r7, #16
 8004446:	46bd      	mov	sp, r7
 8004448:	bd80      	pop	{r7, pc}
 800444a:	bf00      	nop
 800444c:	20000bc0 	.word	0x20000bc0
 8004450:	e000ed04 	.word	0xe000ed04

08004454 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004454:	b580      	push	{r7, lr}
 8004456:	b08a      	sub	sp, #40	@ 0x28
 8004458:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800445a:	2300      	movs	r3, #0
 800445c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800445e:	2300      	movs	r3, #0
 8004460:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004462:	463a      	mov	r2, r7
 8004464:	1d39      	adds	r1, r7, #4
 8004466:	f107 0308 	add.w	r3, r7, #8
 800446a:	4618      	mov	r0, r3
 800446c:	f7fc f8a6 	bl	80005bc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004470:	6839      	ldr	r1, [r7, #0]
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	68ba      	ldr	r2, [r7, #8]
 8004476:	9202      	str	r2, [sp, #8]
 8004478:	9301      	str	r3, [sp, #4]
 800447a:	2300      	movs	r3, #0
 800447c:	9300      	str	r3, [sp, #0]
 800447e:	2300      	movs	r3, #0
 8004480:	460a      	mov	r2, r1
 8004482:	491f      	ldr	r1, [pc, #124]	@ (8004500 <vTaskStartScheduler+0xac>)
 8004484:	481f      	ldr	r0, [pc, #124]	@ (8004504 <vTaskStartScheduler+0xb0>)
 8004486:	f7ff fd98 	bl	8003fba <xTaskCreateStatic>
 800448a:	4603      	mov	r3, r0
 800448c:	4a1e      	ldr	r2, [pc, #120]	@ (8004508 <vTaskStartScheduler+0xb4>)
 800448e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004490:	4b1d      	ldr	r3, [pc, #116]	@ (8004508 <vTaskStartScheduler+0xb4>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d002      	beq.n	800449e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004498:	2301      	movs	r3, #1
 800449a:	617b      	str	r3, [r7, #20]
 800449c:	e001      	b.n	80044a2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800449e:	2300      	movs	r3, #0
 80044a0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80044a2:	697b      	ldr	r3, [r7, #20]
 80044a4:	2b01      	cmp	r3, #1
 80044a6:	d116      	bne.n	80044d6 <vTaskStartScheduler+0x82>
	__asm volatile
 80044a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044ac:	f383 8811 	msr	BASEPRI, r3
 80044b0:	f3bf 8f6f 	isb	sy
 80044b4:	f3bf 8f4f 	dsb	sy
 80044b8:	613b      	str	r3, [r7, #16]
}
 80044ba:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80044bc:	4b13      	ldr	r3, [pc, #76]	@ (800450c <vTaskStartScheduler+0xb8>)
 80044be:	f04f 32ff 	mov.w	r2, #4294967295
 80044c2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80044c4:	4b12      	ldr	r3, [pc, #72]	@ (8004510 <vTaskStartScheduler+0xbc>)
 80044c6:	2201      	movs	r2, #1
 80044c8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80044ca:	4b12      	ldr	r3, [pc, #72]	@ (8004514 <vTaskStartScheduler+0xc0>)
 80044cc:	2200      	movs	r2, #0
 80044ce:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80044d0:	f000 fbce 	bl	8004c70 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80044d4:	e00f      	b.n	80044f6 <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80044d6:	697b      	ldr	r3, [r7, #20]
 80044d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044dc:	d10b      	bne.n	80044f6 <vTaskStartScheduler+0xa2>
	__asm volatile
 80044de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044e2:	f383 8811 	msr	BASEPRI, r3
 80044e6:	f3bf 8f6f 	isb	sy
 80044ea:	f3bf 8f4f 	dsb	sy
 80044ee:	60fb      	str	r3, [r7, #12]
}
 80044f0:	bf00      	nop
 80044f2:	bf00      	nop
 80044f4:	e7fd      	b.n	80044f2 <vTaskStartScheduler+0x9e>
}
 80044f6:	bf00      	nop
 80044f8:	3718      	adds	r7, #24
 80044fa:	46bd      	mov	sp, r7
 80044fc:	bd80      	pop	{r7, pc}
 80044fe:	bf00      	nop
 8004500:	080063d0 	.word	0x080063d0
 8004504:	080048e1 	.word	0x080048e1
 8004508:	20000bbc 	.word	0x20000bbc
 800450c:	20000bb8 	.word	0x20000bb8
 8004510:	20000ba4 	.word	0x20000ba4
 8004514:	20000b9c 	.word	0x20000b9c

08004518 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004518:	b480      	push	{r7}
 800451a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800451c:	4b04      	ldr	r3, [pc, #16]	@ (8004530 <vTaskSuspendAll+0x18>)
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	3301      	adds	r3, #1
 8004522:	4a03      	ldr	r2, [pc, #12]	@ (8004530 <vTaskSuspendAll+0x18>)
 8004524:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004526:	bf00      	nop
 8004528:	46bd      	mov	sp, r7
 800452a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452e:	4770      	bx	lr
 8004530:	20000bc0 	.word	0x20000bc0

08004534 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004534:	b580      	push	{r7, lr}
 8004536:	b084      	sub	sp, #16
 8004538:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800453a:	2300      	movs	r3, #0
 800453c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800453e:	2300      	movs	r3, #0
 8004540:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004542:	4b42      	ldr	r3, [pc, #264]	@ (800464c <xTaskResumeAll+0x118>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	2b00      	cmp	r3, #0
 8004548:	d10b      	bne.n	8004562 <xTaskResumeAll+0x2e>
	__asm volatile
 800454a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800454e:	f383 8811 	msr	BASEPRI, r3
 8004552:	f3bf 8f6f 	isb	sy
 8004556:	f3bf 8f4f 	dsb	sy
 800455a:	603b      	str	r3, [r7, #0]
}
 800455c:	bf00      	nop
 800455e:	bf00      	nop
 8004560:	e7fd      	b.n	800455e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004562:	f000 fc29 	bl	8004db8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004566:	4b39      	ldr	r3, [pc, #228]	@ (800464c <xTaskResumeAll+0x118>)
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	3b01      	subs	r3, #1
 800456c:	4a37      	ldr	r2, [pc, #220]	@ (800464c <xTaskResumeAll+0x118>)
 800456e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004570:	4b36      	ldr	r3, [pc, #216]	@ (800464c <xTaskResumeAll+0x118>)
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	2b00      	cmp	r3, #0
 8004576:	d161      	bne.n	800463c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004578:	4b35      	ldr	r3, [pc, #212]	@ (8004650 <xTaskResumeAll+0x11c>)
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d05d      	beq.n	800463c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004580:	e02e      	b.n	80045e0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004582:	4b34      	ldr	r3, [pc, #208]	@ (8004654 <xTaskResumeAll+0x120>)
 8004584:	68db      	ldr	r3, [r3, #12]
 8004586:	68db      	ldr	r3, [r3, #12]
 8004588:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	3318      	adds	r3, #24
 800458e:	4618      	mov	r0, r3
 8004590:	f7ff fce9 	bl	8003f66 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	3304      	adds	r3, #4
 8004598:	4618      	mov	r0, r3
 800459a:	f7ff fce4 	bl	8003f66 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045a2:	2201      	movs	r2, #1
 80045a4:	409a      	lsls	r2, r3
 80045a6:	4b2c      	ldr	r3, [pc, #176]	@ (8004658 <xTaskResumeAll+0x124>)
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	4313      	orrs	r3, r2
 80045ac:	4a2a      	ldr	r2, [pc, #168]	@ (8004658 <xTaskResumeAll+0x124>)
 80045ae:	6013      	str	r3, [r2, #0]
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80045b4:	4613      	mov	r3, r2
 80045b6:	009b      	lsls	r3, r3, #2
 80045b8:	4413      	add	r3, r2
 80045ba:	009b      	lsls	r3, r3, #2
 80045bc:	4a27      	ldr	r2, [pc, #156]	@ (800465c <xTaskResumeAll+0x128>)
 80045be:	441a      	add	r2, r3
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	3304      	adds	r3, #4
 80045c4:	4619      	mov	r1, r3
 80045c6:	4610      	mov	r0, r2
 80045c8:	f7ff fc70 	bl	8003eac <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80045d0:	4b23      	ldr	r3, [pc, #140]	@ (8004660 <xTaskResumeAll+0x12c>)
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045d6:	429a      	cmp	r2, r3
 80045d8:	d302      	bcc.n	80045e0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80045da:	4b22      	ldr	r3, [pc, #136]	@ (8004664 <xTaskResumeAll+0x130>)
 80045dc:	2201      	movs	r2, #1
 80045de:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80045e0:	4b1c      	ldr	r3, [pc, #112]	@ (8004654 <xTaskResumeAll+0x120>)
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d1cc      	bne.n	8004582 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d001      	beq.n	80045f2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80045ee:	f000 fa2d 	bl	8004a4c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80045f2:	4b1d      	ldr	r3, [pc, #116]	@ (8004668 <xTaskResumeAll+0x134>)
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d010      	beq.n	8004620 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80045fe:	f000 f859 	bl	80046b4 <xTaskIncrementTick>
 8004602:	4603      	mov	r3, r0
 8004604:	2b00      	cmp	r3, #0
 8004606:	d002      	beq.n	800460e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8004608:	4b16      	ldr	r3, [pc, #88]	@ (8004664 <xTaskResumeAll+0x130>)
 800460a:	2201      	movs	r2, #1
 800460c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	3b01      	subs	r3, #1
 8004612:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2b00      	cmp	r3, #0
 8004618:	d1f1      	bne.n	80045fe <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800461a:	4b13      	ldr	r3, [pc, #76]	@ (8004668 <xTaskResumeAll+0x134>)
 800461c:	2200      	movs	r2, #0
 800461e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004620:	4b10      	ldr	r3, [pc, #64]	@ (8004664 <xTaskResumeAll+0x130>)
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d009      	beq.n	800463c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004628:	2301      	movs	r3, #1
 800462a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800462c:	4b0f      	ldr	r3, [pc, #60]	@ (800466c <xTaskResumeAll+0x138>)
 800462e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004632:	601a      	str	r2, [r3, #0]
 8004634:	f3bf 8f4f 	dsb	sy
 8004638:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800463c:	f000 fbee 	bl	8004e1c <vPortExitCritical>

	return xAlreadyYielded;
 8004640:	68bb      	ldr	r3, [r7, #8]
}
 8004642:	4618      	mov	r0, r3
 8004644:	3710      	adds	r7, #16
 8004646:	46bd      	mov	sp, r7
 8004648:	bd80      	pop	{r7, pc}
 800464a:	bf00      	nop
 800464c:	20000bc0 	.word	0x20000bc0
 8004650:	20000b98 	.word	0x20000b98
 8004654:	20000b58 	.word	0x20000b58
 8004658:	20000ba0 	.word	0x20000ba0
 800465c:	20000a9c 	.word	0x20000a9c
 8004660:	20000a98 	.word	0x20000a98
 8004664:	20000bac 	.word	0x20000bac
 8004668:	20000ba8 	.word	0x20000ba8
 800466c:	e000ed04 	.word	0xe000ed04

08004670 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004670:	b480      	push	{r7}
 8004672:	b083      	sub	sp, #12
 8004674:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8004676:	4b05      	ldr	r3, [pc, #20]	@ (800468c <xTaskGetTickCount+0x1c>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800467c:	687b      	ldr	r3, [r7, #4]
}
 800467e:	4618      	mov	r0, r3
 8004680:	370c      	adds	r7, #12
 8004682:	46bd      	mov	sp, r7
 8004684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004688:	4770      	bx	lr
 800468a:	bf00      	nop
 800468c:	20000b9c 	.word	0x20000b9c

08004690 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b082      	sub	sp, #8
 8004694:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004696:	f000 fc6f 	bl	8004f78 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800469a:	2300      	movs	r3, #0
 800469c:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800469e:	4b04      	ldr	r3, [pc, #16]	@ (80046b0 <xTaskGetTickCountFromISR+0x20>)
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80046a4:	683b      	ldr	r3, [r7, #0]
}
 80046a6:	4618      	mov	r0, r3
 80046a8:	3708      	adds	r7, #8
 80046aa:	46bd      	mov	sp, r7
 80046ac:	bd80      	pop	{r7, pc}
 80046ae:	bf00      	nop
 80046b0:	20000b9c 	.word	0x20000b9c

080046b4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b086      	sub	sp, #24
 80046b8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80046ba:	2300      	movs	r3, #0
 80046bc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80046be:	4b4f      	ldr	r3, [pc, #316]	@ (80047fc <xTaskIncrementTick+0x148>)
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	f040 808f 	bne.w	80047e6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80046c8:	4b4d      	ldr	r3, [pc, #308]	@ (8004800 <xTaskIncrementTick+0x14c>)
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	3301      	adds	r3, #1
 80046ce:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80046d0:	4a4b      	ldr	r2, [pc, #300]	@ (8004800 <xTaskIncrementTick+0x14c>)
 80046d2:	693b      	ldr	r3, [r7, #16]
 80046d4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80046d6:	693b      	ldr	r3, [r7, #16]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d121      	bne.n	8004720 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80046dc:	4b49      	ldr	r3, [pc, #292]	@ (8004804 <xTaskIncrementTick+0x150>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d00b      	beq.n	80046fe <xTaskIncrementTick+0x4a>
	__asm volatile
 80046e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046ea:	f383 8811 	msr	BASEPRI, r3
 80046ee:	f3bf 8f6f 	isb	sy
 80046f2:	f3bf 8f4f 	dsb	sy
 80046f6:	603b      	str	r3, [r7, #0]
}
 80046f8:	bf00      	nop
 80046fa:	bf00      	nop
 80046fc:	e7fd      	b.n	80046fa <xTaskIncrementTick+0x46>
 80046fe:	4b41      	ldr	r3, [pc, #260]	@ (8004804 <xTaskIncrementTick+0x150>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	60fb      	str	r3, [r7, #12]
 8004704:	4b40      	ldr	r3, [pc, #256]	@ (8004808 <xTaskIncrementTick+0x154>)
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	4a3e      	ldr	r2, [pc, #248]	@ (8004804 <xTaskIncrementTick+0x150>)
 800470a:	6013      	str	r3, [r2, #0]
 800470c:	4a3e      	ldr	r2, [pc, #248]	@ (8004808 <xTaskIncrementTick+0x154>)
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	6013      	str	r3, [r2, #0]
 8004712:	4b3e      	ldr	r3, [pc, #248]	@ (800480c <xTaskIncrementTick+0x158>)
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	3301      	adds	r3, #1
 8004718:	4a3c      	ldr	r2, [pc, #240]	@ (800480c <xTaskIncrementTick+0x158>)
 800471a:	6013      	str	r3, [r2, #0]
 800471c:	f000 f996 	bl	8004a4c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004720:	4b3b      	ldr	r3, [pc, #236]	@ (8004810 <xTaskIncrementTick+0x15c>)
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	693a      	ldr	r2, [r7, #16]
 8004726:	429a      	cmp	r2, r3
 8004728:	d348      	bcc.n	80047bc <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800472a:	4b36      	ldr	r3, [pc, #216]	@ (8004804 <xTaskIncrementTick+0x150>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	2b00      	cmp	r3, #0
 8004732:	d104      	bne.n	800473e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004734:	4b36      	ldr	r3, [pc, #216]	@ (8004810 <xTaskIncrementTick+0x15c>)
 8004736:	f04f 32ff 	mov.w	r2, #4294967295
 800473a:	601a      	str	r2, [r3, #0]
					break;
 800473c:	e03e      	b.n	80047bc <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800473e:	4b31      	ldr	r3, [pc, #196]	@ (8004804 <xTaskIncrementTick+0x150>)
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	68db      	ldr	r3, [r3, #12]
 8004744:	68db      	ldr	r3, [r3, #12]
 8004746:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004748:	68bb      	ldr	r3, [r7, #8]
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800474e:	693a      	ldr	r2, [r7, #16]
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	429a      	cmp	r2, r3
 8004754:	d203      	bcs.n	800475e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004756:	4a2e      	ldr	r2, [pc, #184]	@ (8004810 <xTaskIncrementTick+0x15c>)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800475c:	e02e      	b.n	80047bc <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800475e:	68bb      	ldr	r3, [r7, #8]
 8004760:	3304      	adds	r3, #4
 8004762:	4618      	mov	r0, r3
 8004764:	f7ff fbff 	bl	8003f66 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004768:	68bb      	ldr	r3, [r7, #8]
 800476a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800476c:	2b00      	cmp	r3, #0
 800476e:	d004      	beq.n	800477a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004770:	68bb      	ldr	r3, [r7, #8]
 8004772:	3318      	adds	r3, #24
 8004774:	4618      	mov	r0, r3
 8004776:	f7ff fbf6 	bl	8003f66 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800477a:	68bb      	ldr	r3, [r7, #8]
 800477c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800477e:	2201      	movs	r2, #1
 8004780:	409a      	lsls	r2, r3
 8004782:	4b24      	ldr	r3, [pc, #144]	@ (8004814 <xTaskIncrementTick+0x160>)
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	4313      	orrs	r3, r2
 8004788:	4a22      	ldr	r2, [pc, #136]	@ (8004814 <xTaskIncrementTick+0x160>)
 800478a:	6013      	str	r3, [r2, #0]
 800478c:	68bb      	ldr	r3, [r7, #8]
 800478e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004790:	4613      	mov	r3, r2
 8004792:	009b      	lsls	r3, r3, #2
 8004794:	4413      	add	r3, r2
 8004796:	009b      	lsls	r3, r3, #2
 8004798:	4a1f      	ldr	r2, [pc, #124]	@ (8004818 <xTaskIncrementTick+0x164>)
 800479a:	441a      	add	r2, r3
 800479c:	68bb      	ldr	r3, [r7, #8]
 800479e:	3304      	adds	r3, #4
 80047a0:	4619      	mov	r1, r3
 80047a2:	4610      	mov	r0, r2
 80047a4:	f7ff fb82 	bl	8003eac <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80047a8:	68bb      	ldr	r3, [r7, #8]
 80047aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80047ac:	4b1b      	ldr	r3, [pc, #108]	@ (800481c <xTaskIncrementTick+0x168>)
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047b2:	429a      	cmp	r2, r3
 80047b4:	d3b9      	bcc.n	800472a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80047b6:	2301      	movs	r3, #1
 80047b8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80047ba:	e7b6      	b.n	800472a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80047bc:	4b17      	ldr	r3, [pc, #92]	@ (800481c <xTaskIncrementTick+0x168>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80047c2:	4915      	ldr	r1, [pc, #84]	@ (8004818 <xTaskIncrementTick+0x164>)
 80047c4:	4613      	mov	r3, r2
 80047c6:	009b      	lsls	r3, r3, #2
 80047c8:	4413      	add	r3, r2
 80047ca:	009b      	lsls	r3, r3, #2
 80047cc:	440b      	add	r3, r1
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	2b01      	cmp	r3, #1
 80047d2:	d901      	bls.n	80047d8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80047d4:	2301      	movs	r3, #1
 80047d6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80047d8:	4b11      	ldr	r3, [pc, #68]	@ (8004820 <xTaskIncrementTick+0x16c>)
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d007      	beq.n	80047f0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80047e0:	2301      	movs	r3, #1
 80047e2:	617b      	str	r3, [r7, #20]
 80047e4:	e004      	b.n	80047f0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80047e6:	4b0f      	ldr	r3, [pc, #60]	@ (8004824 <xTaskIncrementTick+0x170>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	3301      	adds	r3, #1
 80047ec:	4a0d      	ldr	r2, [pc, #52]	@ (8004824 <xTaskIncrementTick+0x170>)
 80047ee:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80047f0:	697b      	ldr	r3, [r7, #20]
}
 80047f2:	4618      	mov	r0, r3
 80047f4:	3718      	adds	r7, #24
 80047f6:	46bd      	mov	sp, r7
 80047f8:	bd80      	pop	{r7, pc}
 80047fa:	bf00      	nop
 80047fc:	20000bc0 	.word	0x20000bc0
 8004800:	20000b9c 	.word	0x20000b9c
 8004804:	20000b50 	.word	0x20000b50
 8004808:	20000b54 	.word	0x20000b54
 800480c:	20000bb0 	.word	0x20000bb0
 8004810:	20000bb8 	.word	0x20000bb8
 8004814:	20000ba0 	.word	0x20000ba0
 8004818:	20000a9c 	.word	0x20000a9c
 800481c:	20000a98 	.word	0x20000a98
 8004820:	20000bac 	.word	0x20000bac
 8004824:	20000ba8 	.word	0x20000ba8

08004828 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004828:	b480      	push	{r7}
 800482a:	b087      	sub	sp, #28
 800482c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800482e:	4b27      	ldr	r3, [pc, #156]	@ (80048cc <vTaskSwitchContext+0xa4>)
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	2b00      	cmp	r3, #0
 8004834:	d003      	beq.n	800483e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004836:	4b26      	ldr	r3, [pc, #152]	@ (80048d0 <vTaskSwitchContext+0xa8>)
 8004838:	2201      	movs	r2, #1
 800483a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800483c:	e040      	b.n	80048c0 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 800483e:	4b24      	ldr	r3, [pc, #144]	@ (80048d0 <vTaskSwitchContext+0xa8>)
 8004840:	2200      	movs	r2, #0
 8004842:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004844:	4b23      	ldr	r3, [pc, #140]	@ (80048d4 <vTaskSwitchContext+0xac>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	fab3 f383 	clz	r3, r3
 8004850:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8004852:	7afb      	ldrb	r3, [r7, #11]
 8004854:	f1c3 031f 	rsb	r3, r3, #31
 8004858:	617b      	str	r3, [r7, #20]
 800485a:	491f      	ldr	r1, [pc, #124]	@ (80048d8 <vTaskSwitchContext+0xb0>)
 800485c:	697a      	ldr	r2, [r7, #20]
 800485e:	4613      	mov	r3, r2
 8004860:	009b      	lsls	r3, r3, #2
 8004862:	4413      	add	r3, r2
 8004864:	009b      	lsls	r3, r3, #2
 8004866:	440b      	add	r3, r1
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d10b      	bne.n	8004886 <vTaskSwitchContext+0x5e>
	__asm volatile
 800486e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004872:	f383 8811 	msr	BASEPRI, r3
 8004876:	f3bf 8f6f 	isb	sy
 800487a:	f3bf 8f4f 	dsb	sy
 800487e:	607b      	str	r3, [r7, #4]
}
 8004880:	bf00      	nop
 8004882:	bf00      	nop
 8004884:	e7fd      	b.n	8004882 <vTaskSwitchContext+0x5a>
 8004886:	697a      	ldr	r2, [r7, #20]
 8004888:	4613      	mov	r3, r2
 800488a:	009b      	lsls	r3, r3, #2
 800488c:	4413      	add	r3, r2
 800488e:	009b      	lsls	r3, r3, #2
 8004890:	4a11      	ldr	r2, [pc, #68]	@ (80048d8 <vTaskSwitchContext+0xb0>)
 8004892:	4413      	add	r3, r2
 8004894:	613b      	str	r3, [r7, #16]
 8004896:	693b      	ldr	r3, [r7, #16]
 8004898:	685b      	ldr	r3, [r3, #4]
 800489a:	685a      	ldr	r2, [r3, #4]
 800489c:	693b      	ldr	r3, [r7, #16]
 800489e:	605a      	str	r2, [r3, #4]
 80048a0:	693b      	ldr	r3, [r7, #16]
 80048a2:	685a      	ldr	r2, [r3, #4]
 80048a4:	693b      	ldr	r3, [r7, #16]
 80048a6:	3308      	adds	r3, #8
 80048a8:	429a      	cmp	r2, r3
 80048aa:	d104      	bne.n	80048b6 <vTaskSwitchContext+0x8e>
 80048ac:	693b      	ldr	r3, [r7, #16]
 80048ae:	685b      	ldr	r3, [r3, #4]
 80048b0:	685a      	ldr	r2, [r3, #4]
 80048b2:	693b      	ldr	r3, [r7, #16]
 80048b4:	605a      	str	r2, [r3, #4]
 80048b6:	693b      	ldr	r3, [r7, #16]
 80048b8:	685b      	ldr	r3, [r3, #4]
 80048ba:	68db      	ldr	r3, [r3, #12]
 80048bc:	4a07      	ldr	r2, [pc, #28]	@ (80048dc <vTaskSwitchContext+0xb4>)
 80048be:	6013      	str	r3, [r2, #0]
}
 80048c0:	bf00      	nop
 80048c2:	371c      	adds	r7, #28
 80048c4:	46bd      	mov	sp, r7
 80048c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ca:	4770      	bx	lr
 80048cc:	20000bc0 	.word	0x20000bc0
 80048d0:	20000bac 	.word	0x20000bac
 80048d4:	20000ba0 	.word	0x20000ba0
 80048d8:	20000a9c 	.word	0x20000a9c
 80048dc:	20000a98 	.word	0x20000a98

080048e0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b082      	sub	sp, #8
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80048e8:	f000 f852 	bl	8004990 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80048ec:	4b06      	ldr	r3, [pc, #24]	@ (8004908 <prvIdleTask+0x28>)
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	2b01      	cmp	r3, #1
 80048f2:	d9f9      	bls.n	80048e8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80048f4:	4b05      	ldr	r3, [pc, #20]	@ (800490c <prvIdleTask+0x2c>)
 80048f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80048fa:	601a      	str	r2, [r3, #0]
 80048fc:	f3bf 8f4f 	dsb	sy
 8004900:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004904:	e7f0      	b.n	80048e8 <prvIdleTask+0x8>
 8004906:	bf00      	nop
 8004908:	20000a9c 	.word	0x20000a9c
 800490c:	e000ed04 	.word	0xe000ed04

08004910 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004910:	b580      	push	{r7, lr}
 8004912:	b082      	sub	sp, #8
 8004914:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004916:	2300      	movs	r3, #0
 8004918:	607b      	str	r3, [r7, #4]
 800491a:	e00c      	b.n	8004936 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800491c:	687a      	ldr	r2, [r7, #4]
 800491e:	4613      	mov	r3, r2
 8004920:	009b      	lsls	r3, r3, #2
 8004922:	4413      	add	r3, r2
 8004924:	009b      	lsls	r3, r3, #2
 8004926:	4a12      	ldr	r2, [pc, #72]	@ (8004970 <prvInitialiseTaskLists+0x60>)
 8004928:	4413      	add	r3, r2
 800492a:	4618      	mov	r0, r3
 800492c:	f7ff fa91 	bl	8003e52 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	3301      	adds	r3, #1
 8004934:	607b      	str	r3, [r7, #4]
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	2b06      	cmp	r3, #6
 800493a:	d9ef      	bls.n	800491c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800493c:	480d      	ldr	r0, [pc, #52]	@ (8004974 <prvInitialiseTaskLists+0x64>)
 800493e:	f7ff fa88 	bl	8003e52 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004942:	480d      	ldr	r0, [pc, #52]	@ (8004978 <prvInitialiseTaskLists+0x68>)
 8004944:	f7ff fa85 	bl	8003e52 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004948:	480c      	ldr	r0, [pc, #48]	@ (800497c <prvInitialiseTaskLists+0x6c>)
 800494a:	f7ff fa82 	bl	8003e52 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800494e:	480c      	ldr	r0, [pc, #48]	@ (8004980 <prvInitialiseTaskLists+0x70>)
 8004950:	f7ff fa7f 	bl	8003e52 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004954:	480b      	ldr	r0, [pc, #44]	@ (8004984 <prvInitialiseTaskLists+0x74>)
 8004956:	f7ff fa7c 	bl	8003e52 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800495a:	4b0b      	ldr	r3, [pc, #44]	@ (8004988 <prvInitialiseTaskLists+0x78>)
 800495c:	4a05      	ldr	r2, [pc, #20]	@ (8004974 <prvInitialiseTaskLists+0x64>)
 800495e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004960:	4b0a      	ldr	r3, [pc, #40]	@ (800498c <prvInitialiseTaskLists+0x7c>)
 8004962:	4a05      	ldr	r2, [pc, #20]	@ (8004978 <prvInitialiseTaskLists+0x68>)
 8004964:	601a      	str	r2, [r3, #0]
}
 8004966:	bf00      	nop
 8004968:	3708      	adds	r7, #8
 800496a:	46bd      	mov	sp, r7
 800496c:	bd80      	pop	{r7, pc}
 800496e:	bf00      	nop
 8004970:	20000a9c 	.word	0x20000a9c
 8004974:	20000b28 	.word	0x20000b28
 8004978:	20000b3c 	.word	0x20000b3c
 800497c:	20000b58 	.word	0x20000b58
 8004980:	20000b6c 	.word	0x20000b6c
 8004984:	20000b84 	.word	0x20000b84
 8004988:	20000b50 	.word	0x20000b50
 800498c:	20000b54 	.word	0x20000b54

08004990 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004990:	b580      	push	{r7, lr}
 8004992:	b082      	sub	sp, #8
 8004994:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004996:	e019      	b.n	80049cc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004998:	f000 fa0e 	bl	8004db8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800499c:	4b10      	ldr	r3, [pc, #64]	@ (80049e0 <prvCheckTasksWaitingTermination+0x50>)
 800499e:	68db      	ldr	r3, [r3, #12]
 80049a0:	68db      	ldr	r3, [r3, #12]
 80049a2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	3304      	adds	r3, #4
 80049a8:	4618      	mov	r0, r3
 80049aa:	f7ff fadc 	bl	8003f66 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80049ae:	4b0d      	ldr	r3, [pc, #52]	@ (80049e4 <prvCheckTasksWaitingTermination+0x54>)
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	3b01      	subs	r3, #1
 80049b4:	4a0b      	ldr	r2, [pc, #44]	@ (80049e4 <prvCheckTasksWaitingTermination+0x54>)
 80049b6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80049b8:	4b0b      	ldr	r3, [pc, #44]	@ (80049e8 <prvCheckTasksWaitingTermination+0x58>)
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	3b01      	subs	r3, #1
 80049be:	4a0a      	ldr	r2, [pc, #40]	@ (80049e8 <prvCheckTasksWaitingTermination+0x58>)
 80049c0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80049c2:	f000 fa2b 	bl	8004e1c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80049c6:	6878      	ldr	r0, [r7, #4]
 80049c8:	f000 f810 	bl	80049ec <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80049cc:	4b06      	ldr	r3, [pc, #24]	@ (80049e8 <prvCheckTasksWaitingTermination+0x58>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d1e1      	bne.n	8004998 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80049d4:	bf00      	nop
 80049d6:	bf00      	nop
 80049d8:	3708      	adds	r7, #8
 80049da:	46bd      	mov	sp, r7
 80049dc:	bd80      	pop	{r7, pc}
 80049de:	bf00      	nop
 80049e0:	20000b6c 	.word	0x20000b6c
 80049e4:	20000b98 	.word	0x20000b98
 80049e8:	20000b80 	.word	0x20000b80

080049ec <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	b084      	sub	sp, #16
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d108      	bne.n	8004a10 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a02:	4618      	mov	r0, r3
 8004a04:	f000 fbc8 	bl	8005198 <vPortFree>
				vPortFree( pxTCB );
 8004a08:	6878      	ldr	r0, [r7, #4]
 8004a0a:	f000 fbc5 	bl	8005198 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004a0e:	e019      	b.n	8004a44 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004a16:	2b01      	cmp	r3, #1
 8004a18:	d103      	bne.n	8004a22 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8004a1a:	6878      	ldr	r0, [r7, #4]
 8004a1c:	f000 fbbc 	bl	8005198 <vPortFree>
	}
 8004a20:	e010      	b.n	8004a44 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004a28:	2b02      	cmp	r3, #2
 8004a2a:	d00b      	beq.n	8004a44 <prvDeleteTCB+0x58>
	__asm volatile
 8004a2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a30:	f383 8811 	msr	BASEPRI, r3
 8004a34:	f3bf 8f6f 	isb	sy
 8004a38:	f3bf 8f4f 	dsb	sy
 8004a3c:	60fb      	str	r3, [r7, #12]
}
 8004a3e:	bf00      	nop
 8004a40:	bf00      	nop
 8004a42:	e7fd      	b.n	8004a40 <prvDeleteTCB+0x54>
	}
 8004a44:	bf00      	nop
 8004a46:	3710      	adds	r7, #16
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	bd80      	pop	{r7, pc}

08004a4c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004a4c:	b480      	push	{r7}
 8004a4e:	b083      	sub	sp, #12
 8004a50:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004a52:	4b0c      	ldr	r3, [pc, #48]	@ (8004a84 <prvResetNextTaskUnblockTime+0x38>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d104      	bne.n	8004a66 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004a5c:	4b0a      	ldr	r3, [pc, #40]	@ (8004a88 <prvResetNextTaskUnblockTime+0x3c>)
 8004a5e:	f04f 32ff 	mov.w	r2, #4294967295
 8004a62:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004a64:	e008      	b.n	8004a78 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004a66:	4b07      	ldr	r3, [pc, #28]	@ (8004a84 <prvResetNextTaskUnblockTime+0x38>)
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	68db      	ldr	r3, [r3, #12]
 8004a6c:	68db      	ldr	r3, [r3, #12]
 8004a6e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	685b      	ldr	r3, [r3, #4]
 8004a74:	4a04      	ldr	r2, [pc, #16]	@ (8004a88 <prvResetNextTaskUnblockTime+0x3c>)
 8004a76:	6013      	str	r3, [r2, #0]
}
 8004a78:	bf00      	nop
 8004a7a:	370c      	adds	r7, #12
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a82:	4770      	bx	lr
 8004a84:	20000b50 	.word	0x20000b50
 8004a88:	20000bb8 	.word	0x20000bb8

08004a8c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b084      	sub	sp, #16
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
 8004a94:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004a96:	4b29      	ldr	r3, [pc, #164]	@ (8004b3c <prvAddCurrentTaskToDelayedList+0xb0>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004a9c:	4b28      	ldr	r3, [pc, #160]	@ (8004b40 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	3304      	adds	r3, #4
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	f7ff fa5f 	bl	8003f66 <uxListRemove>
 8004aa8:	4603      	mov	r3, r0
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d10b      	bne.n	8004ac6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8004aae:	4b24      	ldr	r3, [pc, #144]	@ (8004b40 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ab4:	2201      	movs	r2, #1
 8004ab6:	fa02 f303 	lsl.w	r3, r2, r3
 8004aba:	43da      	mvns	r2, r3
 8004abc:	4b21      	ldr	r3, [pc, #132]	@ (8004b44 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	4013      	ands	r3, r2
 8004ac2:	4a20      	ldr	r2, [pc, #128]	@ (8004b44 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004ac4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004acc:	d10a      	bne.n	8004ae4 <prvAddCurrentTaskToDelayedList+0x58>
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d007      	beq.n	8004ae4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004ad4:	4b1a      	ldr	r3, [pc, #104]	@ (8004b40 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	3304      	adds	r3, #4
 8004ada:	4619      	mov	r1, r3
 8004adc:	481a      	ldr	r0, [pc, #104]	@ (8004b48 <prvAddCurrentTaskToDelayedList+0xbc>)
 8004ade:	f7ff f9e5 	bl	8003eac <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004ae2:	e026      	b.n	8004b32 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004ae4:	68fa      	ldr	r2, [r7, #12]
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	4413      	add	r3, r2
 8004aea:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004aec:	4b14      	ldr	r3, [pc, #80]	@ (8004b40 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	68ba      	ldr	r2, [r7, #8]
 8004af2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004af4:	68ba      	ldr	r2, [r7, #8]
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	429a      	cmp	r2, r3
 8004afa:	d209      	bcs.n	8004b10 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004afc:	4b13      	ldr	r3, [pc, #76]	@ (8004b4c <prvAddCurrentTaskToDelayedList+0xc0>)
 8004afe:	681a      	ldr	r2, [r3, #0]
 8004b00:	4b0f      	ldr	r3, [pc, #60]	@ (8004b40 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	3304      	adds	r3, #4
 8004b06:	4619      	mov	r1, r3
 8004b08:	4610      	mov	r0, r2
 8004b0a:	f7ff f9f3 	bl	8003ef4 <vListInsert>
}
 8004b0e:	e010      	b.n	8004b32 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004b10:	4b0f      	ldr	r3, [pc, #60]	@ (8004b50 <prvAddCurrentTaskToDelayedList+0xc4>)
 8004b12:	681a      	ldr	r2, [r3, #0]
 8004b14:	4b0a      	ldr	r3, [pc, #40]	@ (8004b40 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	3304      	adds	r3, #4
 8004b1a:	4619      	mov	r1, r3
 8004b1c:	4610      	mov	r0, r2
 8004b1e:	f7ff f9e9 	bl	8003ef4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004b22:	4b0c      	ldr	r3, [pc, #48]	@ (8004b54 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	68ba      	ldr	r2, [r7, #8]
 8004b28:	429a      	cmp	r2, r3
 8004b2a:	d202      	bcs.n	8004b32 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8004b2c:	4a09      	ldr	r2, [pc, #36]	@ (8004b54 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004b2e:	68bb      	ldr	r3, [r7, #8]
 8004b30:	6013      	str	r3, [r2, #0]
}
 8004b32:	bf00      	nop
 8004b34:	3710      	adds	r7, #16
 8004b36:	46bd      	mov	sp, r7
 8004b38:	bd80      	pop	{r7, pc}
 8004b3a:	bf00      	nop
 8004b3c:	20000b9c 	.word	0x20000b9c
 8004b40:	20000a98 	.word	0x20000a98
 8004b44:	20000ba0 	.word	0x20000ba0
 8004b48:	20000b84 	.word	0x20000b84
 8004b4c:	20000b54 	.word	0x20000b54
 8004b50:	20000b50 	.word	0x20000b50
 8004b54:	20000bb8 	.word	0x20000bb8

08004b58 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004b58:	b480      	push	{r7}
 8004b5a:	b085      	sub	sp, #20
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	60f8      	str	r0, [r7, #12]
 8004b60:	60b9      	str	r1, [r7, #8]
 8004b62:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	3b04      	subs	r3, #4
 8004b68:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004b70:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	3b04      	subs	r3, #4
 8004b76:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004b78:	68bb      	ldr	r3, [r7, #8]
 8004b7a:	f023 0201 	bic.w	r2, r3, #1
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	3b04      	subs	r3, #4
 8004b86:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004b88:	4a0c      	ldr	r2, [pc, #48]	@ (8004bbc <pxPortInitialiseStack+0x64>)
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	3b14      	subs	r3, #20
 8004b92:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004b94:	687a      	ldr	r2, [r7, #4]
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	3b04      	subs	r3, #4
 8004b9e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	f06f 0202 	mvn.w	r2, #2
 8004ba6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	3b20      	subs	r3, #32
 8004bac:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004bae:	68fb      	ldr	r3, [r7, #12]
}
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	3714      	adds	r7, #20
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bba:	4770      	bx	lr
 8004bbc:	08004bc1 	.word	0x08004bc1

08004bc0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	b085      	sub	sp, #20
 8004bc4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004bc6:	2300      	movs	r3, #0
 8004bc8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004bca:	4b13      	ldr	r3, [pc, #76]	@ (8004c18 <prvTaskExitError+0x58>)
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bd2:	d00b      	beq.n	8004bec <prvTaskExitError+0x2c>
	__asm volatile
 8004bd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bd8:	f383 8811 	msr	BASEPRI, r3
 8004bdc:	f3bf 8f6f 	isb	sy
 8004be0:	f3bf 8f4f 	dsb	sy
 8004be4:	60fb      	str	r3, [r7, #12]
}
 8004be6:	bf00      	nop
 8004be8:	bf00      	nop
 8004bea:	e7fd      	b.n	8004be8 <prvTaskExitError+0x28>
	__asm volatile
 8004bec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bf0:	f383 8811 	msr	BASEPRI, r3
 8004bf4:	f3bf 8f6f 	isb	sy
 8004bf8:	f3bf 8f4f 	dsb	sy
 8004bfc:	60bb      	str	r3, [r7, #8]
}
 8004bfe:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004c00:	bf00      	nop
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d0fc      	beq.n	8004c02 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004c08:	bf00      	nop
 8004c0a:	bf00      	nop
 8004c0c:	3714      	adds	r7, #20
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c14:	4770      	bx	lr
 8004c16:	bf00      	nop
 8004c18:	2000000c 	.word	0x2000000c
 8004c1c:	00000000 	.word	0x00000000

08004c20 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004c20:	4b07      	ldr	r3, [pc, #28]	@ (8004c40 <pxCurrentTCBConst2>)
 8004c22:	6819      	ldr	r1, [r3, #0]
 8004c24:	6808      	ldr	r0, [r1, #0]
 8004c26:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c2a:	f380 8809 	msr	PSP, r0
 8004c2e:	f3bf 8f6f 	isb	sy
 8004c32:	f04f 0000 	mov.w	r0, #0
 8004c36:	f380 8811 	msr	BASEPRI, r0
 8004c3a:	4770      	bx	lr
 8004c3c:	f3af 8000 	nop.w

08004c40 <pxCurrentTCBConst2>:
 8004c40:	20000a98 	.word	0x20000a98
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004c44:	bf00      	nop
 8004c46:	bf00      	nop

08004c48 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004c48:	4808      	ldr	r0, [pc, #32]	@ (8004c6c <prvPortStartFirstTask+0x24>)
 8004c4a:	6800      	ldr	r0, [r0, #0]
 8004c4c:	6800      	ldr	r0, [r0, #0]
 8004c4e:	f380 8808 	msr	MSP, r0
 8004c52:	f04f 0000 	mov.w	r0, #0
 8004c56:	f380 8814 	msr	CONTROL, r0
 8004c5a:	b662      	cpsie	i
 8004c5c:	b661      	cpsie	f
 8004c5e:	f3bf 8f4f 	dsb	sy
 8004c62:	f3bf 8f6f 	isb	sy
 8004c66:	df00      	svc	0
 8004c68:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004c6a:	bf00      	nop
 8004c6c:	e000ed08 	.word	0xe000ed08

08004c70 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b086      	sub	sp, #24
 8004c74:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004c76:	4b47      	ldr	r3, [pc, #284]	@ (8004d94 <xPortStartScheduler+0x124>)
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	4a47      	ldr	r2, [pc, #284]	@ (8004d98 <xPortStartScheduler+0x128>)
 8004c7c:	4293      	cmp	r3, r2
 8004c7e:	d10b      	bne.n	8004c98 <xPortStartScheduler+0x28>
	__asm volatile
 8004c80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c84:	f383 8811 	msr	BASEPRI, r3
 8004c88:	f3bf 8f6f 	isb	sy
 8004c8c:	f3bf 8f4f 	dsb	sy
 8004c90:	60fb      	str	r3, [r7, #12]
}
 8004c92:	bf00      	nop
 8004c94:	bf00      	nop
 8004c96:	e7fd      	b.n	8004c94 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004c98:	4b3e      	ldr	r3, [pc, #248]	@ (8004d94 <xPortStartScheduler+0x124>)
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	4a3f      	ldr	r2, [pc, #252]	@ (8004d9c <xPortStartScheduler+0x12c>)
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d10b      	bne.n	8004cba <xPortStartScheduler+0x4a>
	__asm volatile
 8004ca2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ca6:	f383 8811 	msr	BASEPRI, r3
 8004caa:	f3bf 8f6f 	isb	sy
 8004cae:	f3bf 8f4f 	dsb	sy
 8004cb2:	613b      	str	r3, [r7, #16]
}
 8004cb4:	bf00      	nop
 8004cb6:	bf00      	nop
 8004cb8:	e7fd      	b.n	8004cb6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004cba:	4b39      	ldr	r3, [pc, #228]	@ (8004da0 <xPortStartScheduler+0x130>)
 8004cbc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004cbe:	697b      	ldr	r3, [r7, #20]
 8004cc0:	781b      	ldrb	r3, [r3, #0]
 8004cc2:	b2db      	uxtb	r3, r3
 8004cc4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004cc6:	697b      	ldr	r3, [r7, #20]
 8004cc8:	22ff      	movs	r2, #255	@ 0xff
 8004cca:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004ccc:	697b      	ldr	r3, [r7, #20]
 8004cce:	781b      	ldrb	r3, [r3, #0]
 8004cd0:	b2db      	uxtb	r3, r3
 8004cd2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004cd4:	78fb      	ldrb	r3, [r7, #3]
 8004cd6:	b2db      	uxtb	r3, r3
 8004cd8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004cdc:	b2da      	uxtb	r2, r3
 8004cde:	4b31      	ldr	r3, [pc, #196]	@ (8004da4 <xPortStartScheduler+0x134>)
 8004ce0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004ce2:	4b31      	ldr	r3, [pc, #196]	@ (8004da8 <xPortStartScheduler+0x138>)
 8004ce4:	2207      	movs	r2, #7
 8004ce6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004ce8:	e009      	b.n	8004cfe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8004cea:	4b2f      	ldr	r3, [pc, #188]	@ (8004da8 <xPortStartScheduler+0x138>)
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	3b01      	subs	r3, #1
 8004cf0:	4a2d      	ldr	r2, [pc, #180]	@ (8004da8 <xPortStartScheduler+0x138>)
 8004cf2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004cf4:	78fb      	ldrb	r3, [r7, #3]
 8004cf6:	b2db      	uxtb	r3, r3
 8004cf8:	005b      	lsls	r3, r3, #1
 8004cfa:	b2db      	uxtb	r3, r3
 8004cfc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004cfe:	78fb      	ldrb	r3, [r7, #3]
 8004d00:	b2db      	uxtb	r3, r3
 8004d02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d06:	2b80      	cmp	r3, #128	@ 0x80
 8004d08:	d0ef      	beq.n	8004cea <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004d0a:	4b27      	ldr	r3, [pc, #156]	@ (8004da8 <xPortStartScheduler+0x138>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f1c3 0307 	rsb	r3, r3, #7
 8004d12:	2b04      	cmp	r3, #4
 8004d14:	d00b      	beq.n	8004d2e <xPortStartScheduler+0xbe>
	__asm volatile
 8004d16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d1a:	f383 8811 	msr	BASEPRI, r3
 8004d1e:	f3bf 8f6f 	isb	sy
 8004d22:	f3bf 8f4f 	dsb	sy
 8004d26:	60bb      	str	r3, [r7, #8]
}
 8004d28:	bf00      	nop
 8004d2a:	bf00      	nop
 8004d2c:	e7fd      	b.n	8004d2a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004d2e:	4b1e      	ldr	r3, [pc, #120]	@ (8004da8 <xPortStartScheduler+0x138>)
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	021b      	lsls	r3, r3, #8
 8004d34:	4a1c      	ldr	r2, [pc, #112]	@ (8004da8 <xPortStartScheduler+0x138>)
 8004d36:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004d38:	4b1b      	ldr	r3, [pc, #108]	@ (8004da8 <xPortStartScheduler+0x138>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004d40:	4a19      	ldr	r2, [pc, #100]	@ (8004da8 <xPortStartScheduler+0x138>)
 8004d42:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	b2da      	uxtb	r2, r3
 8004d48:	697b      	ldr	r3, [r7, #20]
 8004d4a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004d4c:	4b17      	ldr	r3, [pc, #92]	@ (8004dac <xPortStartScheduler+0x13c>)
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4a16      	ldr	r2, [pc, #88]	@ (8004dac <xPortStartScheduler+0x13c>)
 8004d52:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004d56:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004d58:	4b14      	ldr	r3, [pc, #80]	@ (8004dac <xPortStartScheduler+0x13c>)
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	4a13      	ldr	r2, [pc, #76]	@ (8004dac <xPortStartScheduler+0x13c>)
 8004d5e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004d62:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004d64:	f000 f8da 	bl	8004f1c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004d68:	4b11      	ldr	r3, [pc, #68]	@ (8004db0 <xPortStartScheduler+0x140>)
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004d6e:	f000 f8f9 	bl	8004f64 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004d72:	4b10      	ldr	r3, [pc, #64]	@ (8004db4 <xPortStartScheduler+0x144>)
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	4a0f      	ldr	r2, [pc, #60]	@ (8004db4 <xPortStartScheduler+0x144>)
 8004d78:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8004d7c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004d7e:	f7ff ff63 	bl	8004c48 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004d82:	f7ff fd51 	bl	8004828 <vTaskSwitchContext>
	prvTaskExitError();
 8004d86:	f7ff ff1b 	bl	8004bc0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004d8a:	2300      	movs	r3, #0
}
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	3718      	adds	r7, #24
 8004d90:	46bd      	mov	sp, r7
 8004d92:	bd80      	pop	{r7, pc}
 8004d94:	e000ed00 	.word	0xe000ed00
 8004d98:	410fc271 	.word	0x410fc271
 8004d9c:	410fc270 	.word	0x410fc270
 8004da0:	e000e400 	.word	0xe000e400
 8004da4:	20000bc4 	.word	0x20000bc4
 8004da8:	20000bc8 	.word	0x20000bc8
 8004dac:	e000ed20 	.word	0xe000ed20
 8004db0:	2000000c 	.word	0x2000000c
 8004db4:	e000ef34 	.word	0xe000ef34

08004db8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004db8:	b480      	push	{r7}
 8004dba:	b083      	sub	sp, #12
 8004dbc:	af00      	add	r7, sp, #0
	__asm volatile
 8004dbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dc2:	f383 8811 	msr	BASEPRI, r3
 8004dc6:	f3bf 8f6f 	isb	sy
 8004dca:	f3bf 8f4f 	dsb	sy
 8004dce:	607b      	str	r3, [r7, #4]
}
 8004dd0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004dd2:	4b10      	ldr	r3, [pc, #64]	@ (8004e14 <vPortEnterCritical+0x5c>)
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	3301      	adds	r3, #1
 8004dd8:	4a0e      	ldr	r2, [pc, #56]	@ (8004e14 <vPortEnterCritical+0x5c>)
 8004dda:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004ddc:	4b0d      	ldr	r3, [pc, #52]	@ (8004e14 <vPortEnterCritical+0x5c>)
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	2b01      	cmp	r3, #1
 8004de2:	d110      	bne.n	8004e06 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004de4:	4b0c      	ldr	r3, [pc, #48]	@ (8004e18 <vPortEnterCritical+0x60>)
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	b2db      	uxtb	r3, r3
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d00b      	beq.n	8004e06 <vPortEnterCritical+0x4e>
	__asm volatile
 8004dee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004df2:	f383 8811 	msr	BASEPRI, r3
 8004df6:	f3bf 8f6f 	isb	sy
 8004dfa:	f3bf 8f4f 	dsb	sy
 8004dfe:	603b      	str	r3, [r7, #0]
}
 8004e00:	bf00      	nop
 8004e02:	bf00      	nop
 8004e04:	e7fd      	b.n	8004e02 <vPortEnterCritical+0x4a>
	}
}
 8004e06:	bf00      	nop
 8004e08:	370c      	adds	r7, #12
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e10:	4770      	bx	lr
 8004e12:	bf00      	nop
 8004e14:	2000000c 	.word	0x2000000c
 8004e18:	e000ed04 	.word	0xe000ed04

08004e1c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004e1c:	b480      	push	{r7}
 8004e1e:	b083      	sub	sp, #12
 8004e20:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004e22:	4b12      	ldr	r3, [pc, #72]	@ (8004e6c <vPortExitCritical+0x50>)
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d10b      	bne.n	8004e42 <vPortExitCritical+0x26>
	__asm volatile
 8004e2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e2e:	f383 8811 	msr	BASEPRI, r3
 8004e32:	f3bf 8f6f 	isb	sy
 8004e36:	f3bf 8f4f 	dsb	sy
 8004e3a:	607b      	str	r3, [r7, #4]
}
 8004e3c:	bf00      	nop
 8004e3e:	bf00      	nop
 8004e40:	e7fd      	b.n	8004e3e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004e42:	4b0a      	ldr	r3, [pc, #40]	@ (8004e6c <vPortExitCritical+0x50>)
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	3b01      	subs	r3, #1
 8004e48:	4a08      	ldr	r2, [pc, #32]	@ (8004e6c <vPortExitCritical+0x50>)
 8004e4a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004e4c:	4b07      	ldr	r3, [pc, #28]	@ (8004e6c <vPortExitCritical+0x50>)
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d105      	bne.n	8004e60 <vPortExitCritical+0x44>
 8004e54:	2300      	movs	r3, #0
 8004e56:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004e58:	683b      	ldr	r3, [r7, #0]
 8004e5a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004e5e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004e60:	bf00      	nop
 8004e62:	370c      	adds	r7, #12
 8004e64:	46bd      	mov	sp, r7
 8004e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6a:	4770      	bx	lr
 8004e6c:	2000000c 	.word	0x2000000c

08004e70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004e70:	f3ef 8009 	mrs	r0, PSP
 8004e74:	f3bf 8f6f 	isb	sy
 8004e78:	4b15      	ldr	r3, [pc, #84]	@ (8004ed0 <pxCurrentTCBConst>)
 8004e7a:	681a      	ldr	r2, [r3, #0]
 8004e7c:	f01e 0f10 	tst.w	lr, #16
 8004e80:	bf08      	it	eq
 8004e82:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004e86:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e8a:	6010      	str	r0, [r2, #0]
 8004e8c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004e90:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004e94:	f380 8811 	msr	BASEPRI, r0
 8004e98:	f3bf 8f4f 	dsb	sy
 8004e9c:	f3bf 8f6f 	isb	sy
 8004ea0:	f7ff fcc2 	bl	8004828 <vTaskSwitchContext>
 8004ea4:	f04f 0000 	mov.w	r0, #0
 8004ea8:	f380 8811 	msr	BASEPRI, r0
 8004eac:	bc09      	pop	{r0, r3}
 8004eae:	6819      	ldr	r1, [r3, #0]
 8004eb0:	6808      	ldr	r0, [r1, #0]
 8004eb2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004eb6:	f01e 0f10 	tst.w	lr, #16
 8004eba:	bf08      	it	eq
 8004ebc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004ec0:	f380 8809 	msr	PSP, r0
 8004ec4:	f3bf 8f6f 	isb	sy
 8004ec8:	4770      	bx	lr
 8004eca:	bf00      	nop
 8004ecc:	f3af 8000 	nop.w

08004ed0 <pxCurrentTCBConst>:
 8004ed0:	20000a98 	.word	0x20000a98
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004ed4:	bf00      	nop
 8004ed6:	bf00      	nop

08004ed8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b082      	sub	sp, #8
 8004edc:	af00      	add	r7, sp, #0
	__asm volatile
 8004ede:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ee2:	f383 8811 	msr	BASEPRI, r3
 8004ee6:	f3bf 8f6f 	isb	sy
 8004eea:	f3bf 8f4f 	dsb	sy
 8004eee:	607b      	str	r3, [r7, #4]
}
 8004ef0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004ef2:	f7ff fbdf 	bl	80046b4 <xTaskIncrementTick>
 8004ef6:	4603      	mov	r3, r0
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d003      	beq.n	8004f04 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004efc:	4b06      	ldr	r3, [pc, #24]	@ (8004f18 <SysTick_Handler+0x40>)
 8004efe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004f02:	601a      	str	r2, [r3, #0]
 8004f04:	2300      	movs	r3, #0
 8004f06:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	f383 8811 	msr	BASEPRI, r3
}
 8004f0e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004f10:	bf00      	nop
 8004f12:	3708      	adds	r7, #8
 8004f14:	46bd      	mov	sp, r7
 8004f16:	bd80      	pop	{r7, pc}
 8004f18:	e000ed04 	.word	0xe000ed04

08004f1c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004f1c:	b480      	push	{r7}
 8004f1e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004f20:	4b0b      	ldr	r3, [pc, #44]	@ (8004f50 <vPortSetupTimerInterrupt+0x34>)
 8004f22:	2200      	movs	r2, #0
 8004f24:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004f26:	4b0b      	ldr	r3, [pc, #44]	@ (8004f54 <vPortSetupTimerInterrupt+0x38>)
 8004f28:	2200      	movs	r2, #0
 8004f2a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004f2c:	4b0a      	ldr	r3, [pc, #40]	@ (8004f58 <vPortSetupTimerInterrupt+0x3c>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	4a0a      	ldr	r2, [pc, #40]	@ (8004f5c <vPortSetupTimerInterrupt+0x40>)
 8004f32:	fba2 2303 	umull	r2, r3, r2, r3
 8004f36:	099b      	lsrs	r3, r3, #6
 8004f38:	4a09      	ldr	r2, [pc, #36]	@ (8004f60 <vPortSetupTimerInterrupt+0x44>)
 8004f3a:	3b01      	subs	r3, #1
 8004f3c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004f3e:	4b04      	ldr	r3, [pc, #16]	@ (8004f50 <vPortSetupTimerInterrupt+0x34>)
 8004f40:	2207      	movs	r2, #7
 8004f42:	601a      	str	r2, [r3, #0]
}
 8004f44:	bf00      	nop
 8004f46:	46bd      	mov	sp, r7
 8004f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4c:	4770      	bx	lr
 8004f4e:	bf00      	nop
 8004f50:	e000e010 	.word	0xe000e010
 8004f54:	e000e018 	.word	0xe000e018
 8004f58:	20000000 	.word	0x20000000
 8004f5c:	10624dd3 	.word	0x10624dd3
 8004f60:	e000e014 	.word	0xe000e014

08004f64 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004f64:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8004f74 <vPortEnableVFP+0x10>
 8004f68:	6801      	ldr	r1, [r0, #0]
 8004f6a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8004f6e:	6001      	str	r1, [r0, #0]
 8004f70:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004f72:	bf00      	nop
 8004f74:	e000ed88 	.word	0xe000ed88

08004f78 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004f78:	b480      	push	{r7}
 8004f7a:	b085      	sub	sp, #20
 8004f7c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004f7e:	f3ef 8305 	mrs	r3, IPSR
 8004f82:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	2b0f      	cmp	r3, #15
 8004f88:	d915      	bls.n	8004fb6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004f8a:	4a18      	ldr	r2, [pc, #96]	@ (8004fec <vPortValidateInterruptPriority+0x74>)
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	4413      	add	r3, r2
 8004f90:	781b      	ldrb	r3, [r3, #0]
 8004f92:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004f94:	4b16      	ldr	r3, [pc, #88]	@ (8004ff0 <vPortValidateInterruptPriority+0x78>)
 8004f96:	781b      	ldrb	r3, [r3, #0]
 8004f98:	7afa      	ldrb	r2, [r7, #11]
 8004f9a:	429a      	cmp	r2, r3
 8004f9c:	d20b      	bcs.n	8004fb6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8004f9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fa2:	f383 8811 	msr	BASEPRI, r3
 8004fa6:	f3bf 8f6f 	isb	sy
 8004faa:	f3bf 8f4f 	dsb	sy
 8004fae:	607b      	str	r3, [r7, #4]
}
 8004fb0:	bf00      	nop
 8004fb2:	bf00      	nop
 8004fb4:	e7fd      	b.n	8004fb2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004fb6:	4b0f      	ldr	r3, [pc, #60]	@ (8004ff4 <vPortValidateInterruptPriority+0x7c>)
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004fbe:	4b0e      	ldr	r3, [pc, #56]	@ (8004ff8 <vPortValidateInterruptPriority+0x80>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	429a      	cmp	r2, r3
 8004fc4:	d90b      	bls.n	8004fde <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8004fc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fca:	f383 8811 	msr	BASEPRI, r3
 8004fce:	f3bf 8f6f 	isb	sy
 8004fd2:	f3bf 8f4f 	dsb	sy
 8004fd6:	603b      	str	r3, [r7, #0]
}
 8004fd8:	bf00      	nop
 8004fda:	bf00      	nop
 8004fdc:	e7fd      	b.n	8004fda <vPortValidateInterruptPriority+0x62>
	}
 8004fde:	bf00      	nop
 8004fe0:	3714      	adds	r7, #20
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe8:	4770      	bx	lr
 8004fea:	bf00      	nop
 8004fec:	e000e3f0 	.word	0xe000e3f0
 8004ff0:	20000bc4 	.word	0x20000bc4
 8004ff4:	e000ed0c 	.word	0xe000ed0c
 8004ff8:	20000bc8 	.word	0x20000bc8

08004ffc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b08a      	sub	sp, #40	@ 0x28
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005004:	2300      	movs	r3, #0
 8005006:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005008:	f7ff fa86 	bl	8004518 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800500c:	4b5c      	ldr	r3, [pc, #368]	@ (8005180 <pvPortMalloc+0x184>)
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	2b00      	cmp	r3, #0
 8005012:	d101      	bne.n	8005018 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005014:	f000 f924 	bl	8005260 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005018:	4b5a      	ldr	r3, [pc, #360]	@ (8005184 <pvPortMalloc+0x188>)
 800501a:	681a      	ldr	r2, [r3, #0]
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	4013      	ands	r3, r2
 8005020:	2b00      	cmp	r3, #0
 8005022:	f040 8095 	bne.w	8005150 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	2b00      	cmp	r3, #0
 800502a:	d01e      	beq.n	800506a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800502c:	2208      	movs	r2, #8
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	4413      	add	r3, r2
 8005032:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	f003 0307 	and.w	r3, r3, #7
 800503a:	2b00      	cmp	r3, #0
 800503c:	d015      	beq.n	800506a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	f023 0307 	bic.w	r3, r3, #7
 8005044:	3308      	adds	r3, #8
 8005046:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	f003 0307 	and.w	r3, r3, #7
 800504e:	2b00      	cmp	r3, #0
 8005050:	d00b      	beq.n	800506a <pvPortMalloc+0x6e>
	__asm volatile
 8005052:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005056:	f383 8811 	msr	BASEPRI, r3
 800505a:	f3bf 8f6f 	isb	sy
 800505e:	f3bf 8f4f 	dsb	sy
 8005062:	617b      	str	r3, [r7, #20]
}
 8005064:	bf00      	nop
 8005066:	bf00      	nop
 8005068:	e7fd      	b.n	8005066 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2b00      	cmp	r3, #0
 800506e:	d06f      	beq.n	8005150 <pvPortMalloc+0x154>
 8005070:	4b45      	ldr	r3, [pc, #276]	@ (8005188 <pvPortMalloc+0x18c>)
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	687a      	ldr	r2, [r7, #4]
 8005076:	429a      	cmp	r2, r3
 8005078:	d86a      	bhi.n	8005150 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800507a:	4b44      	ldr	r3, [pc, #272]	@ (800518c <pvPortMalloc+0x190>)
 800507c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800507e:	4b43      	ldr	r3, [pc, #268]	@ (800518c <pvPortMalloc+0x190>)
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005084:	e004      	b.n	8005090 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8005086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005088:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800508a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005092:	685b      	ldr	r3, [r3, #4]
 8005094:	687a      	ldr	r2, [r7, #4]
 8005096:	429a      	cmp	r2, r3
 8005098:	d903      	bls.n	80050a2 <pvPortMalloc+0xa6>
 800509a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d1f1      	bne.n	8005086 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80050a2:	4b37      	ldr	r3, [pc, #220]	@ (8005180 <pvPortMalloc+0x184>)
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050a8:	429a      	cmp	r2, r3
 80050aa:	d051      	beq.n	8005150 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80050ac:	6a3b      	ldr	r3, [r7, #32]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	2208      	movs	r2, #8
 80050b2:	4413      	add	r3, r2
 80050b4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80050b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050b8:	681a      	ldr	r2, [r3, #0]
 80050ba:	6a3b      	ldr	r3, [r7, #32]
 80050bc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80050be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050c0:	685a      	ldr	r2, [r3, #4]
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	1ad2      	subs	r2, r2, r3
 80050c6:	2308      	movs	r3, #8
 80050c8:	005b      	lsls	r3, r3, #1
 80050ca:	429a      	cmp	r2, r3
 80050cc:	d920      	bls.n	8005110 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80050ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	4413      	add	r3, r2
 80050d4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80050d6:	69bb      	ldr	r3, [r7, #24]
 80050d8:	f003 0307 	and.w	r3, r3, #7
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d00b      	beq.n	80050f8 <pvPortMalloc+0xfc>
	__asm volatile
 80050e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050e4:	f383 8811 	msr	BASEPRI, r3
 80050e8:	f3bf 8f6f 	isb	sy
 80050ec:	f3bf 8f4f 	dsb	sy
 80050f0:	613b      	str	r3, [r7, #16]
}
 80050f2:	bf00      	nop
 80050f4:	bf00      	nop
 80050f6:	e7fd      	b.n	80050f4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80050f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050fa:	685a      	ldr	r2, [r3, #4]
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	1ad2      	subs	r2, r2, r3
 8005100:	69bb      	ldr	r3, [r7, #24]
 8005102:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005104:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005106:	687a      	ldr	r2, [r7, #4]
 8005108:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800510a:	69b8      	ldr	r0, [r7, #24]
 800510c:	f000 f90a 	bl	8005324 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005110:	4b1d      	ldr	r3, [pc, #116]	@ (8005188 <pvPortMalloc+0x18c>)
 8005112:	681a      	ldr	r2, [r3, #0]
 8005114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005116:	685b      	ldr	r3, [r3, #4]
 8005118:	1ad3      	subs	r3, r2, r3
 800511a:	4a1b      	ldr	r2, [pc, #108]	@ (8005188 <pvPortMalloc+0x18c>)
 800511c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800511e:	4b1a      	ldr	r3, [pc, #104]	@ (8005188 <pvPortMalloc+0x18c>)
 8005120:	681a      	ldr	r2, [r3, #0]
 8005122:	4b1b      	ldr	r3, [pc, #108]	@ (8005190 <pvPortMalloc+0x194>)
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	429a      	cmp	r2, r3
 8005128:	d203      	bcs.n	8005132 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800512a:	4b17      	ldr	r3, [pc, #92]	@ (8005188 <pvPortMalloc+0x18c>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	4a18      	ldr	r2, [pc, #96]	@ (8005190 <pvPortMalloc+0x194>)
 8005130:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005134:	685a      	ldr	r2, [r3, #4]
 8005136:	4b13      	ldr	r3, [pc, #76]	@ (8005184 <pvPortMalloc+0x188>)
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	431a      	orrs	r2, r3
 800513c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800513e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005140:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005142:	2200      	movs	r2, #0
 8005144:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005146:	4b13      	ldr	r3, [pc, #76]	@ (8005194 <pvPortMalloc+0x198>)
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	3301      	adds	r3, #1
 800514c:	4a11      	ldr	r2, [pc, #68]	@ (8005194 <pvPortMalloc+0x198>)
 800514e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005150:	f7ff f9f0 	bl	8004534 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005154:	69fb      	ldr	r3, [r7, #28]
 8005156:	f003 0307 	and.w	r3, r3, #7
 800515a:	2b00      	cmp	r3, #0
 800515c:	d00b      	beq.n	8005176 <pvPortMalloc+0x17a>
	__asm volatile
 800515e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005162:	f383 8811 	msr	BASEPRI, r3
 8005166:	f3bf 8f6f 	isb	sy
 800516a:	f3bf 8f4f 	dsb	sy
 800516e:	60fb      	str	r3, [r7, #12]
}
 8005170:	bf00      	nop
 8005172:	bf00      	nop
 8005174:	e7fd      	b.n	8005172 <pvPortMalloc+0x176>
	return pvReturn;
 8005176:	69fb      	ldr	r3, [r7, #28]
}
 8005178:	4618      	mov	r0, r3
 800517a:	3728      	adds	r7, #40	@ 0x28
 800517c:	46bd      	mov	sp, r7
 800517e:	bd80      	pop	{r7, pc}
 8005180:	200047d4 	.word	0x200047d4
 8005184:	200047e8 	.word	0x200047e8
 8005188:	200047d8 	.word	0x200047d8
 800518c:	200047cc 	.word	0x200047cc
 8005190:	200047dc 	.word	0x200047dc
 8005194:	200047e0 	.word	0x200047e0

08005198 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005198:	b580      	push	{r7, lr}
 800519a:	b086      	sub	sp, #24
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d04f      	beq.n	800524a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80051aa:	2308      	movs	r3, #8
 80051ac:	425b      	negs	r3, r3
 80051ae:	697a      	ldr	r2, [r7, #20]
 80051b0:	4413      	add	r3, r2
 80051b2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80051b4:	697b      	ldr	r3, [r7, #20]
 80051b6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80051b8:	693b      	ldr	r3, [r7, #16]
 80051ba:	685a      	ldr	r2, [r3, #4]
 80051bc:	4b25      	ldr	r3, [pc, #148]	@ (8005254 <vPortFree+0xbc>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4013      	ands	r3, r2
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d10b      	bne.n	80051de <vPortFree+0x46>
	__asm volatile
 80051c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051ca:	f383 8811 	msr	BASEPRI, r3
 80051ce:	f3bf 8f6f 	isb	sy
 80051d2:	f3bf 8f4f 	dsb	sy
 80051d6:	60fb      	str	r3, [r7, #12]
}
 80051d8:	bf00      	nop
 80051da:	bf00      	nop
 80051dc:	e7fd      	b.n	80051da <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80051de:	693b      	ldr	r3, [r7, #16]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d00b      	beq.n	80051fe <vPortFree+0x66>
	__asm volatile
 80051e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051ea:	f383 8811 	msr	BASEPRI, r3
 80051ee:	f3bf 8f6f 	isb	sy
 80051f2:	f3bf 8f4f 	dsb	sy
 80051f6:	60bb      	str	r3, [r7, #8]
}
 80051f8:	bf00      	nop
 80051fa:	bf00      	nop
 80051fc:	e7fd      	b.n	80051fa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80051fe:	693b      	ldr	r3, [r7, #16]
 8005200:	685a      	ldr	r2, [r3, #4]
 8005202:	4b14      	ldr	r3, [pc, #80]	@ (8005254 <vPortFree+0xbc>)
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	4013      	ands	r3, r2
 8005208:	2b00      	cmp	r3, #0
 800520a:	d01e      	beq.n	800524a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800520c:	693b      	ldr	r3, [r7, #16]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	2b00      	cmp	r3, #0
 8005212:	d11a      	bne.n	800524a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005214:	693b      	ldr	r3, [r7, #16]
 8005216:	685a      	ldr	r2, [r3, #4]
 8005218:	4b0e      	ldr	r3, [pc, #56]	@ (8005254 <vPortFree+0xbc>)
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	43db      	mvns	r3, r3
 800521e:	401a      	ands	r2, r3
 8005220:	693b      	ldr	r3, [r7, #16]
 8005222:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005224:	f7ff f978 	bl	8004518 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005228:	693b      	ldr	r3, [r7, #16]
 800522a:	685a      	ldr	r2, [r3, #4]
 800522c:	4b0a      	ldr	r3, [pc, #40]	@ (8005258 <vPortFree+0xc0>)
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	4413      	add	r3, r2
 8005232:	4a09      	ldr	r2, [pc, #36]	@ (8005258 <vPortFree+0xc0>)
 8005234:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005236:	6938      	ldr	r0, [r7, #16]
 8005238:	f000 f874 	bl	8005324 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800523c:	4b07      	ldr	r3, [pc, #28]	@ (800525c <vPortFree+0xc4>)
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	3301      	adds	r3, #1
 8005242:	4a06      	ldr	r2, [pc, #24]	@ (800525c <vPortFree+0xc4>)
 8005244:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005246:	f7ff f975 	bl	8004534 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800524a:	bf00      	nop
 800524c:	3718      	adds	r7, #24
 800524e:	46bd      	mov	sp, r7
 8005250:	bd80      	pop	{r7, pc}
 8005252:	bf00      	nop
 8005254:	200047e8 	.word	0x200047e8
 8005258:	200047d8 	.word	0x200047d8
 800525c:	200047e4 	.word	0x200047e4

08005260 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005260:	b480      	push	{r7}
 8005262:	b085      	sub	sp, #20
 8005264:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005266:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800526a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800526c:	4b27      	ldr	r3, [pc, #156]	@ (800530c <prvHeapInit+0xac>)
 800526e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	f003 0307 	and.w	r3, r3, #7
 8005276:	2b00      	cmp	r3, #0
 8005278:	d00c      	beq.n	8005294 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	3307      	adds	r3, #7
 800527e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	f023 0307 	bic.w	r3, r3, #7
 8005286:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005288:	68ba      	ldr	r2, [r7, #8]
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	1ad3      	subs	r3, r2, r3
 800528e:	4a1f      	ldr	r2, [pc, #124]	@ (800530c <prvHeapInit+0xac>)
 8005290:	4413      	add	r3, r2
 8005292:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005298:	4a1d      	ldr	r2, [pc, #116]	@ (8005310 <prvHeapInit+0xb0>)
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800529e:	4b1c      	ldr	r3, [pc, #112]	@ (8005310 <prvHeapInit+0xb0>)
 80052a0:	2200      	movs	r2, #0
 80052a2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	68ba      	ldr	r2, [r7, #8]
 80052a8:	4413      	add	r3, r2
 80052aa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80052ac:	2208      	movs	r2, #8
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	1a9b      	subs	r3, r3, r2
 80052b2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	f023 0307 	bic.w	r3, r3, #7
 80052ba:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	4a15      	ldr	r2, [pc, #84]	@ (8005314 <prvHeapInit+0xb4>)
 80052c0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80052c2:	4b14      	ldr	r3, [pc, #80]	@ (8005314 <prvHeapInit+0xb4>)
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	2200      	movs	r2, #0
 80052c8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80052ca:	4b12      	ldr	r3, [pc, #72]	@ (8005314 <prvHeapInit+0xb4>)
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	2200      	movs	r2, #0
 80052d0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	68fa      	ldr	r2, [r7, #12]
 80052da:	1ad2      	subs	r2, r2, r3
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80052e0:	4b0c      	ldr	r3, [pc, #48]	@ (8005314 <prvHeapInit+0xb4>)
 80052e2:	681a      	ldr	r2, [r3, #0]
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80052e8:	683b      	ldr	r3, [r7, #0]
 80052ea:	685b      	ldr	r3, [r3, #4]
 80052ec:	4a0a      	ldr	r2, [pc, #40]	@ (8005318 <prvHeapInit+0xb8>)
 80052ee:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	685b      	ldr	r3, [r3, #4]
 80052f4:	4a09      	ldr	r2, [pc, #36]	@ (800531c <prvHeapInit+0xbc>)
 80052f6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80052f8:	4b09      	ldr	r3, [pc, #36]	@ (8005320 <prvHeapInit+0xc0>)
 80052fa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80052fe:	601a      	str	r2, [r3, #0]
}
 8005300:	bf00      	nop
 8005302:	3714      	adds	r7, #20
 8005304:	46bd      	mov	sp, r7
 8005306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530a:	4770      	bx	lr
 800530c:	20000bcc 	.word	0x20000bcc
 8005310:	200047cc 	.word	0x200047cc
 8005314:	200047d4 	.word	0x200047d4
 8005318:	200047dc 	.word	0x200047dc
 800531c:	200047d8 	.word	0x200047d8
 8005320:	200047e8 	.word	0x200047e8

08005324 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005324:	b480      	push	{r7}
 8005326:	b085      	sub	sp, #20
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800532c:	4b28      	ldr	r3, [pc, #160]	@ (80053d0 <prvInsertBlockIntoFreeList+0xac>)
 800532e:	60fb      	str	r3, [r7, #12]
 8005330:	e002      	b.n	8005338 <prvInsertBlockIntoFreeList+0x14>
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	60fb      	str	r3, [r7, #12]
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	687a      	ldr	r2, [r7, #4]
 800533e:	429a      	cmp	r2, r3
 8005340:	d8f7      	bhi.n	8005332 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	685b      	ldr	r3, [r3, #4]
 800534a:	68ba      	ldr	r2, [r7, #8]
 800534c:	4413      	add	r3, r2
 800534e:	687a      	ldr	r2, [r7, #4]
 8005350:	429a      	cmp	r2, r3
 8005352:	d108      	bne.n	8005366 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	685a      	ldr	r2, [r3, #4]
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	685b      	ldr	r3, [r3, #4]
 800535c:	441a      	add	r2, r3
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	685b      	ldr	r3, [r3, #4]
 800536e:	68ba      	ldr	r2, [r7, #8]
 8005370:	441a      	add	r2, r3
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	429a      	cmp	r2, r3
 8005378:	d118      	bne.n	80053ac <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	681a      	ldr	r2, [r3, #0]
 800537e:	4b15      	ldr	r3, [pc, #84]	@ (80053d4 <prvInsertBlockIntoFreeList+0xb0>)
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	429a      	cmp	r2, r3
 8005384:	d00d      	beq.n	80053a2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	685a      	ldr	r2, [r3, #4]
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	685b      	ldr	r3, [r3, #4]
 8005390:	441a      	add	r2, r3
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	681a      	ldr	r2, [r3, #0]
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	601a      	str	r2, [r3, #0]
 80053a0:	e008      	b.n	80053b4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80053a2:	4b0c      	ldr	r3, [pc, #48]	@ (80053d4 <prvInsertBlockIntoFreeList+0xb0>)
 80053a4:	681a      	ldr	r2, [r3, #0]
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	601a      	str	r2, [r3, #0]
 80053aa:	e003      	b.n	80053b4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681a      	ldr	r2, [r3, #0]
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80053b4:	68fa      	ldr	r2, [r7, #12]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	429a      	cmp	r2, r3
 80053ba:	d002      	beq.n	80053c2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	687a      	ldr	r2, [r7, #4]
 80053c0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80053c2:	bf00      	nop
 80053c4:	3714      	adds	r7, #20
 80053c6:	46bd      	mov	sp, r7
 80053c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053cc:	4770      	bx	lr
 80053ce:	bf00      	nop
 80053d0:	200047cc 	.word	0x200047cc
 80053d4:	200047d4 	.word	0x200047d4

080053d8 <std>:
 80053d8:	2300      	movs	r3, #0
 80053da:	b510      	push	{r4, lr}
 80053dc:	4604      	mov	r4, r0
 80053de:	e9c0 3300 	strd	r3, r3, [r0]
 80053e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80053e6:	6083      	str	r3, [r0, #8]
 80053e8:	8181      	strh	r1, [r0, #12]
 80053ea:	6643      	str	r3, [r0, #100]	@ 0x64
 80053ec:	81c2      	strh	r2, [r0, #14]
 80053ee:	6183      	str	r3, [r0, #24]
 80053f0:	4619      	mov	r1, r3
 80053f2:	2208      	movs	r2, #8
 80053f4:	305c      	adds	r0, #92	@ 0x5c
 80053f6:	f000 f9f9 	bl	80057ec <memset>
 80053fa:	4b0d      	ldr	r3, [pc, #52]	@ (8005430 <std+0x58>)
 80053fc:	6263      	str	r3, [r4, #36]	@ 0x24
 80053fe:	4b0d      	ldr	r3, [pc, #52]	@ (8005434 <std+0x5c>)
 8005400:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005402:	4b0d      	ldr	r3, [pc, #52]	@ (8005438 <std+0x60>)
 8005404:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005406:	4b0d      	ldr	r3, [pc, #52]	@ (800543c <std+0x64>)
 8005408:	6323      	str	r3, [r4, #48]	@ 0x30
 800540a:	4b0d      	ldr	r3, [pc, #52]	@ (8005440 <std+0x68>)
 800540c:	6224      	str	r4, [r4, #32]
 800540e:	429c      	cmp	r4, r3
 8005410:	d006      	beq.n	8005420 <std+0x48>
 8005412:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005416:	4294      	cmp	r4, r2
 8005418:	d002      	beq.n	8005420 <std+0x48>
 800541a:	33d0      	adds	r3, #208	@ 0xd0
 800541c:	429c      	cmp	r4, r3
 800541e:	d105      	bne.n	800542c <std+0x54>
 8005420:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005424:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005428:	f000 ba58 	b.w	80058dc <__retarget_lock_init_recursive>
 800542c:	bd10      	pop	{r4, pc}
 800542e:	bf00      	nop
 8005430:	0800563d 	.word	0x0800563d
 8005434:	0800565f 	.word	0x0800565f
 8005438:	08005697 	.word	0x08005697
 800543c:	080056bb 	.word	0x080056bb
 8005440:	200047ec 	.word	0x200047ec

08005444 <stdio_exit_handler>:
 8005444:	4a02      	ldr	r2, [pc, #8]	@ (8005450 <stdio_exit_handler+0xc>)
 8005446:	4903      	ldr	r1, [pc, #12]	@ (8005454 <stdio_exit_handler+0x10>)
 8005448:	4803      	ldr	r0, [pc, #12]	@ (8005458 <stdio_exit_handler+0x14>)
 800544a:	f000 b869 	b.w	8005520 <_fwalk_sglue>
 800544e:	bf00      	nop
 8005450:	20000010 	.word	0x20000010
 8005454:	08006179 	.word	0x08006179
 8005458:	20000020 	.word	0x20000020

0800545c <cleanup_stdio>:
 800545c:	6841      	ldr	r1, [r0, #4]
 800545e:	4b0c      	ldr	r3, [pc, #48]	@ (8005490 <cleanup_stdio+0x34>)
 8005460:	4299      	cmp	r1, r3
 8005462:	b510      	push	{r4, lr}
 8005464:	4604      	mov	r4, r0
 8005466:	d001      	beq.n	800546c <cleanup_stdio+0x10>
 8005468:	f000 fe86 	bl	8006178 <_fflush_r>
 800546c:	68a1      	ldr	r1, [r4, #8]
 800546e:	4b09      	ldr	r3, [pc, #36]	@ (8005494 <cleanup_stdio+0x38>)
 8005470:	4299      	cmp	r1, r3
 8005472:	d002      	beq.n	800547a <cleanup_stdio+0x1e>
 8005474:	4620      	mov	r0, r4
 8005476:	f000 fe7f 	bl	8006178 <_fflush_r>
 800547a:	68e1      	ldr	r1, [r4, #12]
 800547c:	4b06      	ldr	r3, [pc, #24]	@ (8005498 <cleanup_stdio+0x3c>)
 800547e:	4299      	cmp	r1, r3
 8005480:	d004      	beq.n	800548c <cleanup_stdio+0x30>
 8005482:	4620      	mov	r0, r4
 8005484:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005488:	f000 be76 	b.w	8006178 <_fflush_r>
 800548c:	bd10      	pop	{r4, pc}
 800548e:	bf00      	nop
 8005490:	200047ec 	.word	0x200047ec
 8005494:	20004854 	.word	0x20004854
 8005498:	200048bc 	.word	0x200048bc

0800549c <global_stdio_init.part.0>:
 800549c:	b510      	push	{r4, lr}
 800549e:	4b0b      	ldr	r3, [pc, #44]	@ (80054cc <global_stdio_init.part.0+0x30>)
 80054a0:	4c0b      	ldr	r4, [pc, #44]	@ (80054d0 <global_stdio_init.part.0+0x34>)
 80054a2:	4a0c      	ldr	r2, [pc, #48]	@ (80054d4 <global_stdio_init.part.0+0x38>)
 80054a4:	601a      	str	r2, [r3, #0]
 80054a6:	4620      	mov	r0, r4
 80054a8:	2200      	movs	r2, #0
 80054aa:	2104      	movs	r1, #4
 80054ac:	f7ff ff94 	bl	80053d8 <std>
 80054b0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80054b4:	2201      	movs	r2, #1
 80054b6:	2109      	movs	r1, #9
 80054b8:	f7ff ff8e 	bl	80053d8 <std>
 80054bc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80054c0:	2202      	movs	r2, #2
 80054c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80054c6:	2112      	movs	r1, #18
 80054c8:	f7ff bf86 	b.w	80053d8 <std>
 80054cc:	20004924 	.word	0x20004924
 80054d0:	200047ec 	.word	0x200047ec
 80054d4:	08005445 	.word	0x08005445

080054d8 <__sfp_lock_acquire>:
 80054d8:	4801      	ldr	r0, [pc, #4]	@ (80054e0 <__sfp_lock_acquire+0x8>)
 80054da:	f000 ba00 	b.w	80058de <__retarget_lock_acquire_recursive>
 80054de:	bf00      	nop
 80054e0:	2000492d 	.word	0x2000492d

080054e4 <__sfp_lock_release>:
 80054e4:	4801      	ldr	r0, [pc, #4]	@ (80054ec <__sfp_lock_release+0x8>)
 80054e6:	f000 b9fb 	b.w	80058e0 <__retarget_lock_release_recursive>
 80054ea:	bf00      	nop
 80054ec:	2000492d 	.word	0x2000492d

080054f0 <__sinit>:
 80054f0:	b510      	push	{r4, lr}
 80054f2:	4604      	mov	r4, r0
 80054f4:	f7ff fff0 	bl	80054d8 <__sfp_lock_acquire>
 80054f8:	6a23      	ldr	r3, [r4, #32]
 80054fa:	b11b      	cbz	r3, 8005504 <__sinit+0x14>
 80054fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005500:	f7ff bff0 	b.w	80054e4 <__sfp_lock_release>
 8005504:	4b04      	ldr	r3, [pc, #16]	@ (8005518 <__sinit+0x28>)
 8005506:	6223      	str	r3, [r4, #32]
 8005508:	4b04      	ldr	r3, [pc, #16]	@ (800551c <__sinit+0x2c>)
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	2b00      	cmp	r3, #0
 800550e:	d1f5      	bne.n	80054fc <__sinit+0xc>
 8005510:	f7ff ffc4 	bl	800549c <global_stdio_init.part.0>
 8005514:	e7f2      	b.n	80054fc <__sinit+0xc>
 8005516:	bf00      	nop
 8005518:	0800545d 	.word	0x0800545d
 800551c:	20004924 	.word	0x20004924

08005520 <_fwalk_sglue>:
 8005520:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005524:	4607      	mov	r7, r0
 8005526:	4688      	mov	r8, r1
 8005528:	4614      	mov	r4, r2
 800552a:	2600      	movs	r6, #0
 800552c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005530:	f1b9 0901 	subs.w	r9, r9, #1
 8005534:	d505      	bpl.n	8005542 <_fwalk_sglue+0x22>
 8005536:	6824      	ldr	r4, [r4, #0]
 8005538:	2c00      	cmp	r4, #0
 800553a:	d1f7      	bne.n	800552c <_fwalk_sglue+0xc>
 800553c:	4630      	mov	r0, r6
 800553e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005542:	89ab      	ldrh	r3, [r5, #12]
 8005544:	2b01      	cmp	r3, #1
 8005546:	d907      	bls.n	8005558 <_fwalk_sglue+0x38>
 8005548:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800554c:	3301      	adds	r3, #1
 800554e:	d003      	beq.n	8005558 <_fwalk_sglue+0x38>
 8005550:	4629      	mov	r1, r5
 8005552:	4638      	mov	r0, r7
 8005554:	47c0      	blx	r8
 8005556:	4306      	orrs	r6, r0
 8005558:	3568      	adds	r5, #104	@ 0x68
 800555a:	e7e9      	b.n	8005530 <_fwalk_sglue+0x10>

0800555c <iprintf>:
 800555c:	b40f      	push	{r0, r1, r2, r3}
 800555e:	b507      	push	{r0, r1, r2, lr}
 8005560:	4906      	ldr	r1, [pc, #24]	@ (800557c <iprintf+0x20>)
 8005562:	ab04      	add	r3, sp, #16
 8005564:	6808      	ldr	r0, [r1, #0]
 8005566:	f853 2b04 	ldr.w	r2, [r3], #4
 800556a:	6881      	ldr	r1, [r0, #8]
 800556c:	9301      	str	r3, [sp, #4]
 800556e:	f000 fadb 	bl	8005b28 <_vfiprintf_r>
 8005572:	b003      	add	sp, #12
 8005574:	f85d eb04 	ldr.w	lr, [sp], #4
 8005578:	b004      	add	sp, #16
 800557a:	4770      	bx	lr
 800557c:	2000001c 	.word	0x2000001c

08005580 <_puts_r>:
 8005580:	6a03      	ldr	r3, [r0, #32]
 8005582:	b570      	push	{r4, r5, r6, lr}
 8005584:	6884      	ldr	r4, [r0, #8]
 8005586:	4605      	mov	r5, r0
 8005588:	460e      	mov	r6, r1
 800558a:	b90b      	cbnz	r3, 8005590 <_puts_r+0x10>
 800558c:	f7ff ffb0 	bl	80054f0 <__sinit>
 8005590:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005592:	07db      	lsls	r3, r3, #31
 8005594:	d405      	bmi.n	80055a2 <_puts_r+0x22>
 8005596:	89a3      	ldrh	r3, [r4, #12]
 8005598:	0598      	lsls	r0, r3, #22
 800559a:	d402      	bmi.n	80055a2 <_puts_r+0x22>
 800559c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800559e:	f000 f99e 	bl	80058de <__retarget_lock_acquire_recursive>
 80055a2:	89a3      	ldrh	r3, [r4, #12]
 80055a4:	0719      	lsls	r1, r3, #28
 80055a6:	d502      	bpl.n	80055ae <_puts_r+0x2e>
 80055a8:	6923      	ldr	r3, [r4, #16]
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d135      	bne.n	800561a <_puts_r+0x9a>
 80055ae:	4621      	mov	r1, r4
 80055b0:	4628      	mov	r0, r5
 80055b2:	f000 f8c5 	bl	8005740 <__swsetup_r>
 80055b6:	b380      	cbz	r0, 800561a <_puts_r+0x9a>
 80055b8:	f04f 35ff 	mov.w	r5, #4294967295
 80055bc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80055be:	07da      	lsls	r2, r3, #31
 80055c0:	d405      	bmi.n	80055ce <_puts_r+0x4e>
 80055c2:	89a3      	ldrh	r3, [r4, #12]
 80055c4:	059b      	lsls	r3, r3, #22
 80055c6:	d402      	bmi.n	80055ce <_puts_r+0x4e>
 80055c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80055ca:	f000 f989 	bl	80058e0 <__retarget_lock_release_recursive>
 80055ce:	4628      	mov	r0, r5
 80055d0:	bd70      	pop	{r4, r5, r6, pc}
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	da04      	bge.n	80055e0 <_puts_r+0x60>
 80055d6:	69a2      	ldr	r2, [r4, #24]
 80055d8:	429a      	cmp	r2, r3
 80055da:	dc17      	bgt.n	800560c <_puts_r+0x8c>
 80055dc:	290a      	cmp	r1, #10
 80055de:	d015      	beq.n	800560c <_puts_r+0x8c>
 80055e0:	6823      	ldr	r3, [r4, #0]
 80055e2:	1c5a      	adds	r2, r3, #1
 80055e4:	6022      	str	r2, [r4, #0]
 80055e6:	7019      	strb	r1, [r3, #0]
 80055e8:	68a3      	ldr	r3, [r4, #8]
 80055ea:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80055ee:	3b01      	subs	r3, #1
 80055f0:	60a3      	str	r3, [r4, #8]
 80055f2:	2900      	cmp	r1, #0
 80055f4:	d1ed      	bne.n	80055d2 <_puts_r+0x52>
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	da11      	bge.n	800561e <_puts_r+0x9e>
 80055fa:	4622      	mov	r2, r4
 80055fc:	210a      	movs	r1, #10
 80055fe:	4628      	mov	r0, r5
 8005600:	f000 f85f 	bl	80056c2 <__swbuf_r>
 8005604:	3001      	adds	r0, #1
 8005606:	d0d7      	beq.n	80055b8 <_puts_r+0x38>
 8005608:	250a      	movs	r5, #10
 800560a:	e7d7      	b.n	80055bc <_puts_r+0x3c>
 800560c:	4622      	mov	r2, r4
 800560e:	4628      	mov	r0, r5
 8005610:	f000 f857 	bl	80056c2 <__swbuf_r>
 8005614:	3001      	adds	r0, #1
 8005616:	d1e7      	bne.n	80055e8 <_puts_r+0x68>
 8005618:	e7ce      	b.n	80055b8 <_puts_r+0x38>
 800561a:	3e01      	subs	r6, #1
 800561c:	e7e4      	b.n	80055e8 <_puts_r+0x68>
 800561e:	6823      	ldr	r3, [r4, #0]
 8005620:	1c5a      	adds	r2, r3, #1
 8005622:	6022      	str	r2, [r4, #0]
 8005624:	220a      	movs	r2, #10
 8005626:	701a      	strb	r2, [r3, #0]
 8005628:	e7ee      	b.n	8005608 <_puts_r+0x88>
	...

0800562c <puts>:
 800562c:	4b02      	ldr	r3, [pc, #8]	@ (8005638 <puts+0xc>)
 800562e:	4601      	mov	r1, r0
 8005630:	6818      	ldr	r0, [r3, #0]
 8005632:	f7ff bfa5 	b.w	8005580 <_puts_r>
 8005636:	bf00      	nop
 8005638:	2000001c 	.word	0x2000001c

0800563c <__sread>:
 800563c:	b510      	push	{r4, lr}
 800563e:	460c      	mov	r4, r1
 8005640:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005644:	f000 f8fc 	bl	8005840 <_read_r>
 8005648:	2800      	cmp	r0, #0
 800564a:	bfab      	itete	ge
 800564c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800564e:	89a3      	ldrhlt	r3, [r4, #12]
 8005650:	181b      	addge	r3, r3, r0
 8005652:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005656:	bfac      	ite	ge
 8005658:	6563      	strge	r3, [r4, #84]	@ 0x54
 800565a:	81a3      	strhlt	r3, [r4, #12]
 800565c:	bd10      	pop	{r4, pc}

0800565e <__swrite>:
 800565e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005662:	461f      	mov	r7, r3
 8005664:	898b      	ldrh	r3, [r1, #12]
 8005666:	05db      	lsls	r3, r3, #23
 8005668:	4605      	mov	r5, r0
 800566a:	460c      	mov	r4, r1
 800566c:	4616      	mov	r6, r2
 800566e:	d505      	bpl.n	800567c <__swrite+0x1e>
 8005670:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005674:	2302      	movs	r3, #2
 8005676:	2200      	movs	r2, #0
 8005678:	f000 f8d0 	bl	800581c <_lseek_r>
 800567c:	89a3      	ldrh	r3, [r4, #12]
 800567e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005682:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005686:	81a3      	strh	r3, [r4, #12]
 8005688:	4632      	mov	r2, r6
 800568a:	463b      	mov	r3, r7
 800568c:	4628      	mov	r0, r5
 800568e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005692:	f000 b8e7 	b.w	8005864 <_write_r>

08005696 <__sseek>:
 8005696:	b510      	push	{r4, lr}
 8005698:	460c      	mov	r4, r1
 800569a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800569e:	f000 f8bd 	bl	800581c <_lseek_r>
 80056a2:	1c43      	adds	r3, r0, #1
 80056a4:	89a3      	ldrh	r3, [r4, #12]
 80056a6:	bf15      	itete	ne
 80056a8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80056aa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80056ae:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80056b2:	81a3      	strheq	r3, [r4, #12]
 80056b4:	bf18      	it	ne
 80056b6:	81a3      	strhne	r3, [r4, #12]
 80056b8:	bd10      	pop	{r4, pc}

080056ba <__sclose>:
 80056ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056be:	f000 b89d 	b.w	80057fc <_close_r>

080056c2 <__swbuf_r>:
 80056c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056c4:	460e      	mov	r6, r1
 80056c6:	4614      	mov	r4, r2
 80056c8:	4605      	mov	r5, r0
 80056ca:	b118      	cbz	r0, 80056d4 <__swbuf_r+0x12>
 80056cc:	6a03      	ldr	r3, [r0, #32]
 80056ce:	b90b      	cbnz	r3, 80056d4 <__swbuf_r+0x12>
 80056d0:	f7ff ff0e 	bl	80054f0 <__sinit>
 80056d4:	69a3      	ldr	r3, [r4, #24]
 80056d6:	60a3      	str	r3, [r4, #8]
 80056d8:	89a3      	ldrh	r3, [r4, #12]
 80056da:	071a      	lsls	r2, r3, #28
 80056dc:	d501      	bpl.n	80056e2 <__swbuf_r+0x20>
 80056de:	6923      	ldr	r3, [r4, #16]
 80056e0:	b943      	cbnz	r3, 80056f4 <__swbuf_r+0x32>
 80056e2:	4621      	mov	r1, r4
 80056e4:	4628      	mov	r0, r5
 80056e6:	f000 f82b 	bl	8005740 <__swsetup_r>
 80056ea:	b118      	cbz	r0, 80056f4 <__swbuf_r+0x32>
 80056ec:	f04f 37ff 	mov.w	r7, #4294967295
 80056f0:	4638      	mov	r0, r7
 80056f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80056f4:	6823      	ldr	r3, [r4, #0]
 80056f6:	6922      	ldr	r2, [r4, #16]
 80056f8:	1a98      	subs	r0, r3, r2
 80056fa:	6963      	ldr	r3, [r4, #20]
 80056fc:	b2f6      	uxtb	r6, r6
 80056fe:	4283      	cmp	r3, r0
 8005700:	4637      	mov	r7, r6
 8005702:	dc05      	bgt.n	8005710 <__swbuf_r+0x4e>
 8005704:	4621      	mov	r1, r4
 8005706:	4628      	mov	r0, r5
 8005708:	f000 fd36 	bl	8006178 <_fflush_r>
 800570c:	2800      	cmp	r0, #0
 800570e:	d1ed      	bne.n	80056ec <__swbuf_r+0x2a>
 8005710:	68a3      	ldr	r3, [r4, #8]
 8005712:	3b01      	subs	r3, #1
 8005714:	60a3      	str	r3, [r4, #8]
 8005716:	6823      	ldr	r3, [r4, #0]
 8005718:	1c5a      	adds	r2, r3, #1
 800571a:	6022      	str	r2, [r4, #0]
 800571c:	701e      	strb	r6, [r3, #0]
 800571e:	6962      	ldr	r2, [r4, #20]
 8005720:	1c43      	adds	r3, r0, #1
 8005722:	429a      	cmp	r2, r3
 8005724:	d004      	beq.n	8005730 <__swbuf_r+0x6e>
 8005726:	89a3      	ldrh	r3, [r4, #12]
 8005728:	07db      	lsls	r3, r3, #31
 800572a:	d5e1      	bpl.n	80056f0 <__swbuf_r+0x2e>
 800572c:	2e0a      	cmp	r6, #10
 800572e:	d1df      	bne.n	80056f0 <__swbuf_r+0x2e>
 8005730:	4621      	mov	r1, r4
 8005732:	4628      	mov	r0, r5
 8005734:	f000 fd20 	bl	8006178 <_fflush_r>
 8005738:	2800      	cmp	r0, #0
 800573a:	d0d9      	beq.n	80056f0 <__swbuf_r+0x2e>
 800573c:	e7d6      	b.n	80056ec <__swbuf_r+0x2a>
	...

08005740 <__swsetup_r>:
 8005740:	b538      	push	{r3, r4, r5, lr}
 8005742:	4b29      	ldr	r3, [pc, #164]	@ (80057e8 <__swsetup_r+0xa8>)
 8005744:	4605      	mov	r5, r0
 8005746:	6818      	ldr	r0, [r3, #0]
 8005748:	460c      	mov	r4, r1
 800574a:	b118      	cbz	r0, 8005754 <__swsetup_r+0x14>
 800574c:	6a03      	ldr	r3, [r0, #32]
 800574e:	b90b      	cbnz	r3, 8005754 <__swsetup_r+0x14>
 8005750:	f7ff fece 	bl	80054f0 <__sinit>
 8005754:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005758:	0719      	lsls	r1, r3, #28
 800575a:	d422      	bmi.n	80057a2 <__swsetup_r+0x62>
 800575c:	06da      	lsls	r2, r3, #27
 800575e:	d407      	bmi.n	8005770 <__swsetup_r+0x30>
 8005760:	2209      	movs	r2, #9
 8005762:	602a      	str	r2, [r5, #0]
 8005764:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005768:	81a3      	strh	r3, [r4, #12]
 800576a:	f04f 30ff 	mov.w	r0, #4294967295
 800576e:	e033      	b.n	80057d8 <__swsetup_r+0x98>
 8005770:	0758      	lsls	r0, r3, #29
 8005772:	d512      	bpl.n	800579a <__swsetup_r+0x5a>
 8005774:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005776:	b141      	cbz	r1, 800578a <__swsetup_r+0x4a>
 8005778:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800577c:	4299      	cmp	r1, r3
 800577e:	d002      	beq.n	8005786 <__swsetup_r+0x46>
 8005780:	4628      	mov	r0, r5
 8005782:	f000 f8af 	bl	80058e4 <_free_r>
 8005786:	2300      	movs	r3, #0
 8005788:	6363      	str	r3, [r4, #52]	@ 0x34
 800578a:	89a3      	ldrh	r3, [r4, #12]
 800578c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005790:	81a3      	strh	r3, [r4, #12]
 8005792:	2300      	movs	r3, #0
 8005794:	6063      	str	r3, [r4, #4]
 8005796:	6923      	ldr	r3, [r4, #16]
 8005798:	6023      	str	r3, [r4, #0]
 800579a:	89a3      	ldrh	r3, [r4, #12]
 800579c:	f043 0308 	orr.w	r3, r3, #8
 80057a0:	81a3      	strh	r3, [r4, #12]
 80057a2:	6923      	ldr	r3, [r4, #16]
 80057a4:	b94b      	cbnz	r3, 80057ba <__swsetup_r+0x7a>
 80057a6:	89a3      	ldrh	r3, [r4, #12]
 80057a8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80057ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80057b0:	d003      	beq.n	80057ba <__swsetup_r+0x7a>
 80057b2:	4621      	mov	r1, r4
 80057b4:	4628      	mov	r0, r5
 80057b6:	f000 fd2d 	bl	8006214 <__smakebuf_r>
 80057ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80057be:	f013 0201 	ands.w	r2, r3, #1
 80057c2:	d00a      	beq.n	80057da <__swsetup_r+0x9a>
 80057c4:	2200      	movs	r2, #0
 80057c6:	60a2      	str	r2, [r4, #8]
 80057c8:	6962      	ldr	r2, [r4, #20]
 80057ca:	4252      	negs	r2, r2
 80057cc:	61a2      	str	r2, [r4, #24]
 80057ce:	6922      	ldr	r2, [r4, #16]
 80057d0:	b942      	cbnz	r2, 80057e4 <__swsetup_r+0xa4>
 80057d2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80057d6:	d1c5      	bne.n	8005764 <__swsetup_r+0x24>
 80057d8:	bd38      	pop	{r3, r4, r5, pc}
 80057da:	0799      	lsls	r1, r3, #30
 80057dc:	bf58      	it	pl
 80057de:	6962      	ldrpl	r2, [r4, #20]
 80057e0:	60a2      	str	r2, [r4, #8]
 80057e2:	e7f4      	b.n	80057ce <__swsetup_r+0x8e>
 80057e4:	2000      	movs	r0, #0
 80057e6:	e7f7      	b.n	80057d8 <__swsetup_r+0x98>
 80057e8:	2000001c 	.word	0x2000001c

080057ec <memset>:
 80057ec:	4402      	add	r2, r0
 80057ee:	4603      	mov	r3, r0
 80057f0:	4293      	cmp	r3, r2
 80057f2:	d100      	bne.n	80057f6 <memset+0xa>
 80057f4:	4770      	bx	lr
 80057f6:	f803 1b01 	strb.w	r1, [r3], #1
 80057fa:	e7f9      	b.n	80057f0 <memset+0x4>

080057fc <_close_r>:
 80057fc:	b538      	push	{r3, r4, r5, lr}
 80057fe:	4d06      	ldr	r5, [pc, #24]	@ (8005818 <_close_r+0x1c>)
 8005800:	2300      	movs	r3, #0
 8005802:	4604      	mov	r4, r0
 8005804:	4608      	mov	r0, r1
 8005806:	602b      	str	r3, [r5, #0]
 8005808:	f7fb fbe1 	bl	8000fce <_close>
 800580c:	1c43      	adds	r3, r0, #1
 800580e:	d102      	bne.n	8005816 <_close_r+0x1a>
 8005810:	682b      	ldr	r3, [r5, #0]
 8005812:	b103      	cbz	r3, 8005816 <_close_r+0x1a>
 8005814:	6023      	str	r3, [r4, #0]
 8005816:	bd38      	pop	{r3, r4, r5, pc}
 8005818:	20004928 	.word	0x20004928

0800581c <_lseek_r>:
 800581c:	b538      	push	{r3, r4, r5, lr}
 800581e:	4d07      	ldr	r5, [pc, #28]	@ (800583c <_lseek_r+0x20>)
 8005820:	4604      	mov	r4, r0
 8005822:	4608      	mov	r0, r1
 8005824:	4611      	mov	r1, r2
 8005826:	2200      	movs	r2, #0
 8005828:	602a      	str	r2, [r5, #0]
 800582a:	461a      	mov	r2, r3
 800582c:	f7fb fbf6 	bl	800101c <_lseek>
 8005830:	1c43      	adds	r3, r0, #1
 8005832:	d102      	bne.n	800583a <_lseek_r+0x1e>
 8005834:	682b      	ldr	r3, [r5, #0]
 8005836:	b103      	cbz	r3, 800583a <_lseek_r+0x1e>
 8005838:	6023      	str	r3, [r4, #0]
 800583a:	bd38      	pop	{r3, r4, r5, pc}
 800583c:	20004928 	.word	0x20004928

08005840 <_read_r>:
 8005840:	b538      	push	{r3, r4, r5, lr}
 8005842:	4d07      	ldr	r5, [pc, #28]	@ (8005860 <_read_r+0x20>)
 8005844:	4604      	mov	r4, r0
 8005846:	4608      	mov	r0, r1
 8005848:	4611      	mov	r1, r2
 800584a:	2200      	movs	r2, #0
 800584c:	602a      	str	r2, [r5, #0]
 800584e:	461a      	mov	r2, r3
 8005850:	f7fb fb84 	bl	8000f5c <_read>
 8005854:	1c43      	adds	r3, r0, #1
 8005856:	d102      	bne.n	800585e <_read_r+0x1e>
 8005858:	682b      	ldr	r3, [r5, #0]
 800585a:	b103      	cbz	r3, 800585e <_read_r+0x1e>
 800585c:	6023      	str	r3, [r4, #0]
 800585e:	bd38      	pop	{r3, r4, r5, pc}
 8005860:	20004928 	.word	0x20004928

08005864 <_write_r>:
 8005864:	b538      	push	{r3, r4, r5, lr}
 8005866:	4d07      	ldr	r5, [pc, #28]	@ (8005884 <_write_r+0x20>)
 8005868:	4604      	mov	r4, r0
 800586a:	4608      	mov	r0, r1
 800586c:	4611      	mov	r1, r2
 800586e:	2200      	movs	r2, #0
 8005870:	602a      	str	r2, [r5, #0]
 8005872:	461a      	mov	r2, r3
 8005874:	f7fb fb8f 	bl	8000f96 <_write>
 8005878:	1c43      	adds	r3, r0, #1
 800587a:	d102      	bne.n	8005882 <_write_r+0x1e>
 800587c:	682b      	ldr	r3, [r5, #0]
 800587e:	b103      	cbz	r3, 8005882 <_write_r+0x1e>
 8005880:	6023      	str	r3, [r4, #0]
 8005882:	bd38      	pop	{r3, r4, r5, pc}
 8005884:	20004928 	.word	0x20004928

08005888 <__errno>:
 8005888:	4b01      	ldr	r3, [pc, #4]	@ (8005890 <__errno+0x8>)
 800588a:	6818      	ldr	r0, [r3, #0]
 800588c:	4770      	bx	lr
 800588e:	bf00      	nop
 8005890:	2000001c 	.word	0x2000001c

08005894 <__libc_init_array>:
 8005894:	b570      	push	{r4, r5, r6, lr}
 8005896:	4d0d      	ldr	r5, [pc, #52]	@ (80058cc <__libc_init_array+0x38>)
 8005898:	4c0d      	ldr	r4, [pc, #52]	@ (80058d0 <__libc_init_array+0x3c>)
 800589a:	1b64      	subs	r4, r4, r5
 800589c:	10a4      	asrs	r4, r4, #2
 800589e:	2600      	movs	r6, #0
 80058a0:	42a6      	cmp	r6, r4
 80058a2:	d109      	bne.n	80058b8 <__libc_init_array+0x24>
 80058a4:	4d0b      	ldr	r5, [pc, #44]	@ (80058d4 <__libc_init_array+0x40>)
 80058a6:	4c0c      	ldr	r4, [pc, #48]	@ (80058d8 <__libc_init_array+0x44>)
 80058a8:	f000 fd22 	bl	80062f0 <_init>
 80058ac:	1b64      	subs	r4, r4, r5
 80058ae:	10a4      	asrs	r4, r4, #2
 80058b0:	2600      	movs	r6, #0
 80058b2:	42a6      	cmp	r6, r4
 80058b4:	d105      	bne.n	80058c2 <__libc_init_array+0x2e>
 80058b6:	bd70      	pop	{r4, r5, r6, pc}
 80058b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80058bc:	4798      	blx	r3
 80058be:	3601      	adds	r6, #1
 80058c0:	e7ee      	b.n	80058a0 <__libc_init_array+0xc>
 80058c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80058c6:	4798      	blx	r3
 80058c8:	3601      	adds	r6, #1
 80058ca:	e7f2      	b.n	80058b2 <__libc_init_array+0x1e>
 80058cc:	0800642c 	.word	0x0800642c
 80058d0:	0800642c 	.word	0x0800642c
 80058d4:	0800642c 	.word	0x0800642c
 80058d8:	08006430 	.word	0x08006430

080058dc <__retarget_lock_init_recursive>:
 80058dc:	4770      	bx	lr

080058de <__retarget_lock_acquire_recursive>:
 80058de:	4770      	bx	lr

080058e0 <__retarget_lock_release_recursive>:
 80058e0:	4770      	bx	lr
	...

080058e4 <_free_r>:
 80058e4:	b538      	push	{r3, r4, r5, lr}
 80058e6:	4605      	mov	r5, r0
 80058e8:	2900      	cmp	r1, #0
 80058ea:	d041      	beq.n	8005970 <_free_r+0x8c>
 80058ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80058f0:	1f0c      	subs	r4, r1, #4
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	bfb8      	it	lt
 80058f6:	18e4      	addlt	r4, r4, r3
 80058f8:	f000 f8e0 	bl	8005abc <__malloc_lock>
 80058fc:	4a1d      	ldr	r2, [pc, #116]	@ (8005974 <_free_r+0x90>)
 80058fe:	6813      	ldr	r3, [r2, #0]
 8005900:	b933      	cbnz	r3, 8005910 <_free_r+0x2c>
 8005902:	6063      	str	r3, [r4, #4]
 8005904:	6014      	str	r4, [r2, #0]
 8005906:	4628      	mov	r0, r5
 8005908:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800590c:	f000 b8dc 	b.w	8005ac8 <__malloc_unlock>
 8005910:	42a3      	cmp	r3, r4
 8005912:	d908      	bls.n	8005926 <_free_r+0x42>
 8005914:	6820      	ldr	r0, [r4, #0]
 8005916:	1821      	adds	r1, r4, r0
 8005918:	428b      	cmp	r3, r1
 800591a:	bf01      	itttt	eq
 800591c:	6819      	ldreq	r1, [r3, #0]
 800591e:	685b      	ldreq	r3, [r3, #4]
 8005920:	1809      	addeq	r1, r1, r0
 8005922:	6021      	streq	r1, [r4, #0]
 8005924:	e7ed      	b.n	8005902 <_free_r+0x1e>
 8005926:	461a      	mov	r2, r3
 8005928:	685b      	ldr	r3, [r3, #4]
 800592a:	b10b      	cbz	r3, 8005930 <_free_r+0x4c>
 800592c:	42a3      	cmp	r3, r4
 800592e:	d9fa      	bls.n	8005926 <_free_r+0x42>
 8005930:	6811      	ldr	r1, [r2, #0]
 8005932:	1850      	adds	r0, r2, r1
 8005934:	42a0      	cmp	r0, r4
 8005936:	d10b      	bne.n	8005950 <_free_r+0x6c>
 8005938:	6820      	ldr	r0, [r4, #0]
 800593a:	4401      	add	r1, r0
 800593c:	1850      	adds	r0, r2, r1
 800593e:	4283      	cmp	r3, r0
 8005940:	6011      	str	r1, [r2, #0]
 8005942:	d1e0      	bne.n	8005906 <_free_r+0x22>
 8005944:	6818      	ldr	r0, [r3, #0]
 8005946:	685b      	ldr	r3, [r3, #4]
 8005948:	6053      	str	r3, [r2, #4]
 800594a:	4408      	add	r0, r1
 800594c:	6010      	str	r0, [r2, #0]
 800594e:	e7da      	b.n	8005906 <_free_r+0x22>
 8005950:	d902      	bls.n	8005958 <_free_r+0x74>
 8005952:	230c      	movs	r3, #12
 8005954:	602b      	str	r3, [r5, #0]
 8005956:	e7d6      	b.n	8005906 <_free_r+0x22>
 8005958:	6820      	ldr	r0, [r4, #0]
 800595a:	1821      	adds	r1, r4, r0
 800595c:	428b      	cmp	r3, r1
 800595e:	bf04      	itt	eq
 8005960:	6819      	ldreq	r1, [r3, #0]
 8005962:	685b      	ldreq	r3, [r3, #4]
 8005964:	6063      	str	r3, [r4, #4]
 8005966:	bf04      	itt	eq
 8005968:	1809      	addeq	r1, r1, r0
 800596a:	6021      	streq	r1, [r4, #0]
 800596c:	6054      	str	r4, [r2, #4]
 800596e:	e7ca      	b.n	8005906 <_free_r+0x22>
 8005970:	bd38      	pop	{r3, r4, r5, pc}
 8005972:	bf00      	nop
 8005974:	20004934 	.word	0x20004934

08005978 <sbrk_aligned>:
 8005978:	b570      	push	{r4, r5, r6, lr}
 800597a:	4e0f      	ldr	r6, [pc, #60]	@ (80059b8 <sbrk_aligned+0x40>)
 800597c:	460c      	mov	r4, r1
 800597e:	6831      	ldr	r1, [r6, #0]
 8005980:	4605      	mov	r5, r0
 8005982:	b911      	cbnz	r1, 800598a <sbrk_aligned+0x12>
 8005984:	f000 fca4 	bl	80062d0 <_sbrk_r>
 8005988:	6030      	str	r0, [r6, #0]
 800598a:	4621      	mov	r1, r4
 800598c:	4628      	mov	r0, r5
 800598e:	f000 fc9f 	bl	80062d0 <_sbrk_r>
 8005992:	1c43      	adds	r3, r0, #1
 8005994:	d103      	bne.n	800599e <sbrk_aligned+0x26>
 8005996:	f04f 34ff 	mov.w	r4, #4294967295
 800599a:	4620      	mov	r0, r4
 800599c:	bd70      	pop	{r4, r5, r6, pc}
 800599e:	1cc4      	adds	r4, r0, #3
 80059a0:	f024 0403 	bic.w	r4, r4, #3
 80059a4:	42a0      	cmp	r0, r4
 80059a6:	d0f8      	beq.n	800599a <sbrk_aligned+0x22>
 80059a8:	1a21      	subs	r1, r4, r0
 80059aa:	4628      	mov	r0, r5
 80059ac:	f000 fc90 	bl	80062d0 <_sbrk_r>
 80059b0:	3001      	adds	r0, #1
 80059b2:	d1f2      	bne.n	800599a <sbrk_aligned+0x22>
 80059b4:	e7ef      	b.n	8005996 <sbrk_aligned+0x1e>
 80059b6:	bf00      	nop
 80059b8:	20004930 	.word	0x20004930

080059bc <_malloc_r>:
 80059bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80059c0:	1ccd      	adds	r5, r1, #3
 80059c2:	f025 0503 	bic.w	r5, r5, #3
 80059c6:	3508      	adds	r5, #8
 80059c8:	2d0c      	cmp	r5, #12
 80059ca:	bf38      	it	cc
 80059cc:	250c      	movcc	r5, #12
 80059ce:	2d00      	cmp	r5, #0
 80059d0:	4606      	mov	r6, r0
 80059d2:	db01      	blt.n	80059d8 <_malloc_r+0x1c>
 80059d4:	42a9      	cmp	r1, r5
 80059d6:	d904      	bls.n	80059e2 <_malloc_r+0x26>
 80059d8:	230c      	movs	r3, #12
 80059da:	6033      	str	r3, [r6, #0]
 80059dc:	2000      	movs	r0, #0
 80059de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80059e2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005ab8 <_malloc_r+0xfc>
 80059e6:	f000 f869 	bl	8005abc <__malloc_lock>
 80059ea:	f8d8 3000 	ldr.w	r3, [r8]
 80059ee:	461c      	mov	r4, r3
 80059f0:	bb44      	cbnz	r4, 8005a44 <_malloc_r+0x88>
 80059f2:	4629      	mov	r1, r5
 80059f4:	4630      	mov	r0, r6
 80059f6:	f7ff ffbf 	bl	8005978 <sbrk_aligned>
 80059fa:	1c43      	adds	r3, r0, #1
 80059fc:	4604      	mov	r4, r0
 80059fe:	d158      	bne.n	8005ab2 <_malloc_r+0xf6>
 8005a00:	f8d8 4000 	ldr.w	r4, [r8]
 8005a04:	4627      	mov	r7, r4
 8005a06:	2f00      	cmp	r7, #0
 8005a08:	d143      	bne.n	8005a92 <_malloc_r+0xd6>
 8005a0a:	2c00      	cmp	r4, #0
 8005a0c:	d04b      	beq.n	8005aa6 <_malloc_r+0xea>
 8005a0e:	6823      	ldr	r3, [r4, #0]
 8005a10:	4639      	mov	r1, r7
 8005a12:	4630      	mov	r0, r6
 8005a14:	eb04 0903 	add.w	r9, r4, r3
 8005a18:	f000 fc5a 	bl	80062d0 <_sbrk_r>
 8005a1c:	4581      	cmp	r9, r0
 8005a1e:	d142      	bne.n	8005aa6 <_malloc_r+0xea>
 8005a20:	6821      	ldr	r1, [r4, #0]
 8005a22:	1a6d      	subs	r5, r5, r1
 8005a24:	4629      	mov	r1, r5
 8005a26:	4630      	mov	r0, r6
 8005a28:	f7ff ffa6 	bl	8005978 <sbrk_aligned>
 8005a2c:	3001      	adds	r0, #1
 8005a2e:	d03a      	beq.n	8005aa6 <_malloc_r+0xea>
 8005a30:	6823      	ldr	r3, [r4, #0]
 8005a32:	442b      	add	r3, r5
 8005a34:	6023      	str	r3, [r4, #0]
 8005a36:	f8d8 3000 	ldr.w	r3, [r8]
 8005a3a:	685a      	ldr	r2, [r3, #4]
 8005a3c:	bb62      	cbnz	r2, 8005a98 <_malloc_r+0xdc>
 8005a3e:	f8c8 7000 	str.w	r7, [r8]
 8005a42:	e00f      	b.n	8005a64 <_malloc_r+0xa8>
 8005a44:	6822      	ldr	r2, [r4, #0]
 8005a46:	1b52      	subs	r2, r2, r5
 8005a48:	d420      	bmi.n	8005a8c <_malloc_r+0xd0>
 8005a4a:	2a0b      	cmp	r2, #11
 8005a4c:	d917      	bls.n	8005a7e <_malloc_r+0xc2>
 8005a4e:	1961      	adds	r1, r4, r5
 8005a50:	42a3      	cmp	r3, r4
 8005a52:	6025      	str	r5, [r4, #0]
 8005a54:	bf18      	it	ne
 8005a56:	6059      	strne	r1, [r3, #4]
 8005a58:	6863      	ldr	r3, [r4, #4]
 8005a5a:	bf08      	it	eq
 8005a5c:	f8c8 1000 	streq.w	r1, [r8]
 8005a60:	5162      	str	r2, [r4, r5]
 8005a62:	604b      	str	r3, [r1, #4]
 8005a64:	4630      	mov	r0, r6
 8005a66:	f000 f82f 	bl	8005ac8 <__malloc_unlock>
 8005a6a:	f104 000b 	add.w	r0, r4, #11
 8005a6e:	1d23      	adds	r3, r4, #4
 8005a70:	f020 0007 	bic.w	r0, r0, #7
 8005a74:	1ac2      	subs	r2, r0, r3
 8005a76:	bf1c      	itt	ne
 8005a78:	1a1b      	subne	r3, r3, r0
 8005a7a:	50a3      	strne	r3, [r4, r2]
 8005a7c:	e7af      	b.n	80059de <_malloc_r+0x22>
 8005a7e:	6862      	ldr	r2, [r4, #4]
 8005a80:	42a3      	cmp	r3, r4
 8005a82:	bf0c      	ite	eq
 8005a84:	f8c8 2000 	streq.w	r2, [r8]
 8005a88:	605a      	strne	r2, [r3, #4]
 8005a8a:	e7eb      	b.n	8005a64 <_malloc_r+0xa8>
 8005a8c:	4623      	mov	r3, r4
 8005a8e:	6864      	ldr	r4, [r4, #4]
 8005a90:	e7ae      	b.n	80059f0 <_malloc_r+0x34>
 8005a92:	463c      	mov	r4, r7
 8005a94:	687f      	ldr	r7, [r7, #4]
 8005a96:	e7b6      	b.n	8005a06 <_malloc_r+0x4a>
 8005a98:	461a      	mov	r2, r3
 8005a9a:	685b      	ldr	r3, [r3, #4]
 8005a9c:	42a3      	cmp	r3, r4
 8005a9e:	d1fb      	bne.n	8005a98 <_malloc_r+0xdc>
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	6053      	str	r3, [r2, #4]
 8005aa4:	e7de      	b.n	8005a64 <_malloc_r+0xa8>
 8005aa6:	230c      	movs	r3, #12
 8005aa8:	6033      	str	r3, [r6, #0]
 8005aaa:	4630      	mov	r0, r6
 8005aac:	f000 f80c 	bl	8005ac8 <__malloc_unlock>
 8005ab0:	e794      	b.n	80059dc <_malloc_r+0x20>
 8005ab2:	6005      	str	r5, [r0, #0]
 8005ab4:	e7d6      	b.n	8005a64 <_malloc_r+0xa8>
 8005ab6:	bf00      	nop
 8005ab8:	20004934 	.word	0x20004934

08005abc <__malloc_lock>:
 8005abc:	4801      	ldr	r0, [pc, #4]	@ (8005ac4 <__malloc_lock+0x8>)
 8005abe:	f7ff bf0e 	b.w	80058de <__retarget_lock_acquire_recursive>
 8005ac2:	bf00      	nop
 8005ac4:	2000492c 	.word	0x2000492c

08005ac8 <__malloc_unlock>:
 8005ac8:	4801      	ldr	r0, [pc, #4]	@ (8005ad0 <__malloc_unlock+0x8>)
 8005aca:	f7ff bf09 	b.w	80058e0 <__retarget_lock_release_recursive>
 8005ace:	bf00      	nop
 8005ad0:	2000492c 	.word	0x2000492c

08005ad4 <__sfputc_r>:
 8005ad4:	6893      	ldr	r3, [r2, #8]
 8005ad6:	3b01      	subs	r3, #1
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	b410      	push	{r4}
 8005adc:	6093      	str	r3, [r2, #8]
 8005ade:	da08      	bge.n	8005af2 <__sfputc_r+0x1e>
 8005ae0:	6994      	ldr	r4, [r2, #24]
 8005ae2:	42a3      	cmp	r3, r4
 8005ae4:	db01      	blt.n	8005aea <__sfputc_r+0x16>
 8005ae6:	290a      	cmp	r1, #10
 8005ae8:	d103      	bne.n	8005af2 <__sfputc_r+0x1e>
 8005aea:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005aee:	f7ff bde8 	b.w	80056c2 <__swbuf_r>
 8005af2:	6813      	ldr	r3, [r2, #0]
 8005af4:	1c58      	adds	r0, r3, #1
 8005af6:	6010      	str	r0, [r2, #0]
 8005af8:	7019      	strb	r1, [r3, #0]
 8005afa:	4608      	mov	r0, r1
 8005afc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005b00:	4770      	bx	lr

08005b02 <__sfputs_r>:
 8005b02:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b04:	4606      	mov	r6, r0
 8005b06:	460f      	mov	r7, r1
 8005b08:	4614      	mov	r4, r2
 8005b0a:	18d5      	adds	r5, r2, r3
 8005b0c:	42ac      	cmp	r4, r5
 8005b0e:	d101      	bne.n	8005b14 <__sfputs_r+0x12>
 8005b10:	2000      	movs	r0, #0
 8005b12:	e007      	b.n	8005b24 <__sfputs_r+0x22>
 8005b14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b18:	463a      	mov	r2, r7
 8005b1a:	4630      	mov	r0, r6
 8005b1c:	f7ff ffda 	bl	8005ad4 <__sfputc_r>
 8005b20:	1c43      	adds	r3, r0, #1
 8005b22:	d1f3      	bne.n	8005b0c <__sfputs_r+0xa>
 8005b24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005b28 <_vfiprintf_r>:
 8005b28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b2c:	460d      	mov	r5, r1
 8005b2e:	b09d      	sub	sp, #116	@ 0x74
 8005b30:	4614      	mov	r4, r2
 8005b32:	4698      	mov	r8, r3
 8005b34:	4606      	mov	r6, r0
 8005b36:	b118      	cbz	r0, 8005b40 <_vfiprintf_r+0x18>
 8005b38:	6a03      	ldr	r3, [r0, #32]
 8005b3a:	b90b      	cbnz	r3, 8005b40 <_vfiprintf_r+0x18>
 8005b3c:	f7ff fcd8 	bl	80054f0 <__sinit>
 8005b40:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005b42:	07d9      	lsls	r1, r3, #31
 8005b44:	d405      	bmi.n	8005b52 <_vfiprintf_r+0x2a>
 8005b46:	89ab      	ldrh	r3, [r5, #12]
 8005b48:	059a      	lsls	r2, r3, #22
 8005b4a:	d402      	bmi.n	8005b52 <_vfiprintf_r+0x2a>
 8005b4c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005b4e:	f7ff fec6 	bl	80058de <__retarget_lock_acquire_recursive>
 8005b52:	89ab      	ldrh	r3, [r5, #12]
 8005b54:	071b      	lsls	r3, r3, #28
 8005b56:	d501      	bpl.n	8005b5c <_vfiprintf_r+0x34>
 8005b58:	692b      	ldr	r3, [r5, #16]
 8005b5a:	b99b      	cbnz	r3, 8005b84 <_vfiprintf_r+0x5c>
 8005b5c:	4629      	mov	r1, r5
 8005b5e:	4630      	mov	r0, r6
 8005b60:	f7ff fdee 	bl	8005740 <__swsetup_r>
 8005b64:	b170      	cbz	r0, 8005b84 <_vfiprintf_r+0x5c>
 8005b66:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005b68:	07dc      	lsls	r4, r3, #31
 8005b6a:	d504      	bpl.n	8005b76 <_vfiprintf_r+0x4e>
 8005b6c:	f04f 30ff 	mov.w	r0, #4294967295
 8005b70:	b01d      	add	sp, #116	@ 0x74
 8005b72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b76:	89ab      	ldrh	r3, [r5, #12]
 8005b78:	0598      	lsls	r0, r3, #22
 8005b7a:	d4f7      	bmi.n	8005b6c <_vfiprintf_r+0x44>
 8005b7c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005b7e:	f7ff feaf 	bl	80058e0 <__retarget_lock_release_recursive>
 8005b82:	e7f3      	b.n	8005b6c <_vfiprintf_r+0x44>
 8005b84:	2300      	movs	r3, #0
 8005b86:	9309      	str	r3, [sp, #36]	@ 0x24
 8005b88:	2320      	movs	r3, #32
 8005b8a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005b8e:	f8cd 800c 	str.w	r8, [sp, #12]
 8005b92:	2330      	movs	r3, #48	@ 0x30
 8005b94:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8005d44 <_vfiprintf_r+0x21c>
 8005b98:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005b9c:	f04f 0901 	mov.w	r9, #1
 8005ba0:	4623      	mov	r3, r4
 8005ba2:	469a      	mov	sl, r3
 8005ba4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005ba8:	b10a      	cbz	r2, 8005bae <_vfiprintf_r+0x86>
 8005baa:	2a25      	cmp	r2, #37	@ 0x25
 8005bac:	d1f9      	bne.n	8005ba2 <_vfiprintf_r+0x7a>
 8005bae:	ebba 0b04 	subs.w	fp, sl, r4
 8005bb2:	d00b      	beq.n	8005bcc <_vfiprintf_r+0xa4>
 8005bb4:	465b      	mov	r3, fp
 8005bb6:	4622      	mov	r2, r4
 8005bb8:	4629      	mov	r1, r5
 8005bba:	4630      	mov	r0, r6
 8005bbc:	f7ff ffa1 	bl	8005b02 <__sfputs_r>
 8005bc0:	3001      	adds	r0, #1
 8005bc2:	f000 80a7 	beq.w	8005d14 <_vfiprintf_r+0x1ec>
 8005bc6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005bc8:	445a      	add	r2, fp
 8005bca:	9209      	str	r2, [sp, #36]	@ 0x24
 8005bcc:	f89a 3000 	ldrb.w	r3, [sl]
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	f000 809f 	beq.w	8005d14 <_vfiprintf_r+0x1ec>
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	f04f 32ff 	mov.w	r2, #4294967295
 8005bdc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005be0:	f10a 0a01 	add.w	sl, sl, #1
 8005be4:	9304      	str	r3, [sp, #16]
 8005be6:	9307      	str	r3, [sp, #28]
 8005be8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005bec:	931a      	str	r3, [sp, #104]	@ 0x68
 8005bee:	4654      	mov	r4, sl
 8005bf0:	2205      	movs	r2, #5
 8005bf2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005bf6:	4853      	ldr	r0, [pc, #332]	@ (8005d44 <_vfiprintf_r+0x21c>)
 8005bf8:	f7fa fafa 	bl	80001f0 <memchr>
 8005bfc:	9a04      	ldr	r2, [sp, #16]
 8005bfe:	b9d8      	cbnz	r0, 8005c38 <_vfiprintf_r+0x110>
 8005c00:	06d1      	lsls	r1, r2, #27
 8005c02:	bf44      	itt	mi
 8005c04:	2320      	movmi	r3, #32
 8005c06:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005c0a:	0713      	lsls	r3, r2, #28
 8005c0c:	bf44      	itt	mi
 8005c0e:	232b      	movmi	r3, #43	@ 0x2b
 8005c10:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005c14:	f89a 3000 	ldrb.w	r3, [sl]
 8005c18:	2b2a      	cmp	r3, #42	@ 0x2a
 8005c1a:	d015      	beq.n	8005c48 <_vfiprintf_r+0x120>
 8005c1c:	9a07      	ldr	r2, [sp, #28]
 8005c1e:	4654      	mov	r4, sl
 8005c20:	2000      	movs	r0, #0
 8005c22:	f04f 0c0a 	mov.w	ip, #10
 8005c26:	4621      	mov	r1, r4
 8005c28:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005c2c:	3b30      	subs	r3, #48	@ 0x30
 8005c2e:	2b09      	cmp	r3, #9
 8005c30:	d94b      	bls.n	8005cca <_vfiprintf_r+0x1a2>
 8005c32:	b1b0      	cbz	r0, 8005c62 <_vfiprintf_r+0x13a>
 8005c34:	9207      	str	r2, [sp, #28]
 8005c36:	e014      	b.n	8005c62 <_vfiprintf_r+0x13a>
 8005c38:	eba0 0308 	sub.w	r3, r0, r8
 8005c3c:	fa09 f303 	lsl.w	r3, r9, r3
 8005c40:	4313      	orrs	r3, r2
 8005c42:	9304      	str	r3, [sp, #16]
 8005c44:	46a2      	mov	sl, r4
 8005c46:	e7d2      	b.n	8005bee <_vfiprintf_r+0xc6>
 8005c48:	9b03      	ldr	r3, [sp, #12]
 8005c4a:	1d19      	adds	r1, r3, #4
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	9103      	str	r1, [sp, #12]
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	bfbb      	ittet	lt
 8005c54:	425b      	neglt	r3, r3
 8005c56:	f042 0202 	orrlt.w	r2, r2, #2
 8005c5a:	9307      	strge	r3, [sp, #28]
 8005c5c:	9307      	strlt	r3, [sp, #28]
 8005c5e:	bfb8      	it	lt
 8005c60:	9204      	strlt	r2, [sp, #16]
 8005c62:	7823      	ldrb	r3, [r4, #0]
 8005c64:	2b2e      	cmp	r3, #46	@ 0x2e
 8005c66:	d10a      	bne.n	8005c7e <_vfiprintf_r+0x156>
 8005c68:	7863      	ldrb	r3, [r4, #1]
 8005c6a:	2b2a      	cmp	r3, #42	@ 0x2a
 8005c6c:	d132      	bne.n	8005cd4 <_vfiprintf_r+0x1ac>
 8005c6e:	9b03      	ldr	r3, [sp, #12]
 8005c70:	1d1a      	adds	r2, r3, #4
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	9203      	str	r2, [sp, #12]
 8005c76:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005c7a:	3402      	adds	r4, #2
 8005c7c:	9305      	str	r3, [sp, #20]
 8005c7e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005d54 <_vfiprintf_r+0x22c>
 8005c82:	7821      	ldrb	r1, [r4, #0]
 8005c84:	2203      	movs	r2, #3
 8005c86:	4650      	mov	r0, sl
 8005c88:	f7fa fab2 	bl	80001f0 <memchr>
 8005c8c:	b138      	cbz	r0, 8005c9e <_vfiprintf_r+0x176>
 8005c8e:	9b04      	ldr	r3, [sp, #16]
 8005c90:	eba0 000a 	sub.w	r0, r0, sl
 8005c94:	2240      	movs	r2, #64	@ 0x40
 8005c96:	4082      	lsls	r2, r0
 8005c98:	4313      	orrs	r3, r2
 8005c9a:	3401      	adds	r4, #1
 8005c9c:	9304      	str	r3, [sp, #16]
 8005c9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ca2:	4829      	ldr	r0, [pc, #164]	@ (8005d48 <_vfiprintf_r+0x220>)
 8005ca4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005ca8:	2206      	movs	r2, #6
 8005caa:	f7fa faa1 	bl	80001f0 <memchr>
 8005cae:	2800      	cmp	r0, #0
 8005cb0:	d03f      	beq.n	8005d32 <_vfiprintf_r+0x20a>
 8005cb2:	4b26      	ldr	r3, [pc, #152]	@ (8005d4c <_vfiprintf_r+0x224>)
 8005cb4:	bb1b      	cbnz	r3, 8005cfe <_vfiprintf_r+0x1d6>
 8005cb6:	9b03      	ldr	r3, [sp, #12]
 8005cb8:	3307      	adds	r3, #7
 8005cba:	f023 0307 	bic.w	r3, r3, #7
 8005cbe:	3308      	adds	r3, #8
 8005cc0:	9303      	str	r3, [sp, #12]
 8005cc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005cc4:	443b      	add	r3, r7
 8005cc6:	9309      	str	r3, [sp, #36]	@ 0x24
 8005cc8:	e76a      	b.n	8005ba0 <_vfiprintf_r+0x78>
 8005cca:	fb0c 3202 	mla	r2, ip, r2, r3
 8005cce:	460c      	mov	r4, r1
 8005cd0:	2001      	movs	r0, #1
 8005cd2:	e7a8      	b.n	8005c26 <_vfiprintf_r+0xfe>
 8005cd4:	2300      	movs	r3, #0
 8005cd6:	3401      	adds	r4, #1
 8005cd8:	9305      	str	r3, [sp, #20]
 8005cda:	4619      	mov	r1, r3
 8005cdc:	f04f 0c0a 	mov.w	ip, #10
 8005ce0:	4620      	mov	r0, r4
 8005ce2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005ce6:	3a30      	subs	r2, #48	@ 0x30
 8005ce8:	2a09      	cmp	r2, #9
 8005cea:	d903      	bls.n	8005cf4 <_vfiprintf_r+0x1cc>
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d0c6      	beq.n	8005c7e <_vfiprintf_r+0x156>
 8005cf0:	9105      	str	r1, [sp, #20]
 8005cf2:	e7c4      	b.n	8005c7e <_vfiprintf_r+0x156>
 8005cf4:	fb0c 2101 	mla	r1, ip, r1, r2
 8005cf8:	4604      	mov	r4, r0
 8005cfa:	2301      	movs	r3, #1
 8005cfc:	e7f0      	b.n	8005ce0 <_vfiprintf_r+0x1b8>
 8005cfe:	ab03      	add	r3, sp, #12
 8005d00:	9300      	str	r3, [sp, #0]
 8005d02:	462a      	mov	r2, r5
 8005d04:	4b12      	ldr	r3, [pc, #72]	@ (8005d50 <_vfiprintf_r+0x228>)
 8005d06:	a904      	add	r1, sp, #16
 8005d08:	4630      	mov	r0, r6
 8005d0a:	f3af 8000 	nop.w
 8005d0e:	4607      	mov	r7, r0
 8005d10:	1c78      	adds	r0, r7, #1
 8005d12:	d1d6      	bne.n	8005cc2 <_vfiprintf_r+0x19a>
 8005d14:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005d16:	07d9      	lsls	r1, r3, #31
 8005d18:	d405      	bmi.n	8005d26 <_vfiprintf_r+0x1fe>
 8005d1a:	89ab      	ldrh	r3, [r5, #12]
 8005d1c:	059a      	lsls	r2, r3, #22
 8005d1e:	d402      	bmi.n	8005d26 <_vfiprintf_r+0x1fe>
 8005d20:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005d22:	f7ff fddd 	bl	80058e0 <__retarget_lock_release_recursive>
 8005d26:	89ab      	ldrh	r3, [r5, #12]
 8005d28:	065b      	lsls	r3, r3, #25
 8005d2a:	f53f af1f 	bmi.w	8005b6c <_vfiprintf_r+0x44>
 8005d2e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005d30:	e71e      	b.n	8005b70 <_vfiprintf_r+0x48>
 8005d32:	ab03      	add	r3, sp, #12
 8005d34:	9300      	str	r3, [sp, #0]
 8005d36:	462a      	mov	r2, r5
 8005d38:	4b05      	ldr	r3, [pc, #20]	@ (8005d50 <_vfiprintf_r+0x228>)
 8005d3a:	a904      	add	r1, sp, #16
 8005d3c:	4630      	mov	r0, r6
 8005d3e:	f000 f879 	bl	8005e34 <_printf_i>
 8005d42:	e7e4      	b.n	8005d0e <_vfiprintf_r+0x1e6>
 8005d44:	080063f0 	.word	0x080063f0
 8005d48:	080063fa 	.word	0x080063fa
 8005d4c:	00000000 	.word	0x00000000
 8005d50:	08005b03 	.word	0x08005b03
 8005d54:	080063f6 	.word	0x080063f6

08005d58 <_printf_common>:
 8005d58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d5c:	4616      	mov	r6, r2
 8005d5e:	4698      	mov	r8, r3
 8005d60:	688a      	ldr	r2, [r1, #8]
 8005d62:	690b      	ldr	r3, [r1, #16]
 8005d64:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005d68:	4293      	cmp	r3, r2
 8005d6a:	bfb8      	it	lt
 8005d6c:	4613      	movlt	r3, r2
 8005d6e:	6033      	str	r3, [r6, #0]
 8005d70:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005d74:	4607      	mov	r7, r0
 8005d76:	460c      	mov	r4, r1
 8005d78:	b10a      	cbz	r2, 8005d7e <_printf_common+0x26>
 8005d7a:	3301      	adds	r3, #1
 8005d7c:	6033      	str	r3, [r6, #0]
 8005d7e:	6823      	ldr	r3, [r4, #0]
 8005d80:	0699      	lsls	r1, r3, #26
 8005d82:	bf42      	ittt	mi
 8005d84:	6833      	ldrmi	r3, [r6, #0]
 8005d86:	3302      	addmi	r3, #2
 8005d88:	6033      	strmi	r3, [r6, #0]
 8005d8a:	6825      	ldr	r5, [r4, #0]
 8005d8c:	f015 0506 	ands.w	r5, r5, #6
 8005d90:	d106      	bne.n	8005da0 <_printf_common+0x48>
 8005d92:	f104 0a19 	add.w	sl, r4, #25
 8005d96:	68e3      	ldr	r3, [r4, #12]
 8005d98:	6832      	ldr	r2, [r6, #0]
 8005d9a:	1a9b      	subs	r3, r3, r2
 8005d9c:	42ab      	cmp	r3, r5
 8005d9e:	dc26      	bgt.n	8005dee <_printf_common+0x96>
 8005da0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005da4:	6822      	ldr	r2, [r4, #0]
 8005da6:	3b00      	subs	r3, #0
 8005da8:	bf18      	it	ne
 8005daa:	2301      	movne	r3, #1
 8005dac:	0692      	lsls	r2, r2, #26
 8005dae:	d42b      	bmi.n	8005e08 <_printf_common+0xb0>
 8005db0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005db4:	4641      	mov	r1, r8
 8005db6:	4638      	mov	r0, r7
 8005db8:	47c8      	blx	r9
 8005dba:	3001      	adds	r0, #1
 8005dbc:	d01e      	beq.n	8005dfc <_printf_common+0xa4>
 8005dbe:	6823      	ldr	r3, [r4, #0]
 8005dc0:	6922      	ldr	r2, [r4, #16]
 8005dc2:	f003 0306 	and.w	r3, r3, #6
 8005dc6:	2b04      	cmp	r3, #4
 8005dc8:	bf02      	ittt	eq
 8005dca:	68e5      	ldreq	r5, [r4, #12]
 8005dcc:	6833      	ldreq	r3, [r6, #0]
 8005dce:	1aed      	subeq	r5, r5, r3
 8005dd0:	68a3      	ldr	r3, [r4, #8]
 8005dd2:	bf0c      	ite	eq
 8005dd4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005dd8:	2500      	movne	r5, #0
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	bfc4      	itt	gt
 8005dde:	1a9b      	subgt	r3, r3, r2
 8005de0:	18ed      	addgt	r5, r5, r3
 8005de2:	2600      	movs	r6, #0
 8005de4:	341a      	adds	r4, #26
 8005de6:	42b5      	cmp	r5, r6
 8005de8:	d11a      	bne.n	8005e20 <_printf_common+0xc8>
 8005dea:	2000      	movs	r0, #0
 8005dec:	e008      	b.n	8005e00 <_printf_common+0xa8>
 8005dee:	2301      	movs	r3, #1
 8005df0:	4652      	mov	r2, sl
 8005df2:	4641      	mov	r1, r8
 8005df4:	4638      	mov	r0, r7
 8005df6:	47c8      	blx	r9
 8005df8:	3001      	adds	r0, #1
 8005dfa:	d103      	bne.n	8005e04 <_printf_common+0xac>
 8005dfc:	f04f 30ff 	mov.w	r0, #4294967295
 8005e00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e04:	3501      	adds	r5, #1
 8005e06:	e7c6      	b.n	8005d96 <_printf_common+0x3e>
 8005e08:	18e1      	adds	r1, r4, r3
 8005e0a:	1c5a      	adds	r2, r3, #1
 8005e0c:	2030      	movs	r0, #48	@ 0x30
 8005e0e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005e12:	4422      	add	r2, r4
 8005e14:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005e18:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005e1c:	3302      	adds	r3, #2
 8005e1e:	e7c7      	b.n	8005db0 <_printf_common+0x58>
 8005e20:	2301      	movs	r3, #1
 8005e22:	4622      	mov	r2, r4
 8005e24:	4641      	mov	r1, r8
 8005e26:	4638      	mov	r0, r7
 8005e28:	47c8      	blx	r9
 8005e2a:	3001      	adds	r0, #1
 8005e2c:	d0e6      	beq.n	8005dfc <_printf_common+0xa4>
 8005e2e:	3601      	adds	r6, #1
 8005e30:	e7d9      	b.n	8005de6 <_printf_common+0x8e>
	...

08005e34 <_printf_i>:
 8005e34:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005e38:	7e0f      	ldrb	r7, [r1, #24]
 8005e3a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005e3c:	2f78      	cmp	r7, #120	@ 0x78
 8005e3e:	4691      	mov	r9, r2
 8005e40:	4680      	mov	r8, r0
 8005e42:	460c      	mov	r4, r1
 8005e44:	469a      	mov	sl, r3
 8005e46:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005e4a:	d807      	bhi.n	8005e5c <_printf_i+0x28>
 8005e4c:	2f62      	cmp	r7, #98	@ 0x62
 8005e4e:	d80a      	bhi.n	8005e66 <_printf_i+0x32>
 8005e50:	2f00      	cmp	r7, #0
 8005e52:	f000 80d1 	beq.w	8005ff8 <_printf_i+0x1c4>
 8005e56:	2f58      	cmp	r7, #88	@ 0x58
 8005e58:	f000 80b8 	beq.w	8005fcc <_printf_i+0x198>
 8005e5c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005e60:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005e64:	e03a      	b.n	8005edc <_printf_i+0xa8>
 8005e66:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005e6a:	2b15      	cmp	r3, #21
 8005e6c:	d8f6      	bhi.n	8005e5c <_printf_i+0x28>
 8005e6e:	a101      	add	r1, pc, #4	@ (adr r1, 8005e74 <_printf_i+0x40>)
 8005e70:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005e74:	08005ecd 	.word	0x08005ecd
 8005e78:	08005ee1 	.word	0x08005ee1
 8005e7c:	08005e5d 	.word	0x08005e5d
 8005e80:	08005e5d 	.word	0x08005e5d
 8005e84:	08005e5d 	.word	0x08005e5d
 8005e88:	08005e5d 	.word	0x08005e5d
 8005e8c:	08005ee1 	.word	0x08005ee1
 8005e90:	08005e5d 	.word	0x08005e5d
 8005e94:	08005e5d 	.word	0x08005e5d
 8005e98:	08005e5d 	.word	0x08005e5d
 8005e9c:	08005e5d 	.word	0x08005e5d
 8005ea0:	08005fdf 	.word	0x08005fdf
 8005ea4:	08005f0b 	.word	0x08005f0b
 8005ea8:	08005f99 	.word	0x08005f99
 8005eac:	08005e5d 	.word	0x08005e5d
 8005eb0:	08005e5d 	.word	0x08005e5d
 8005eb4:	08006001 	.word	0x08006001
 8005eb8:	08005e5d 	.word	0x08005e5d
 8005ebc:	08005f0b 	.word	0x08005f0b
 8005ec0:	08005e5d 	.word	0x08005e5d
 8005ec4:	08005e5d 	.word	0x08005e5d
 8005ec8:	08005fa1 	.word	0x08005fa1
 8005ecc:	6833      	ldr	r3, [r6, #0]
 8005ece:	1d1a      	adds	r2, r3, #4
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	6032      	str	r2, [r6, #0]
 8005ed4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005ed8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005edc:	2301      	movs	r3, #1
 8005ede:	e09c      	b.n	800601a <_printf_i+0x1e6>
 8005ee0:	6833      	ldr	r3, [r6, #0]
 8005ee2:	6820      	ldr	r0, [r4, #0]
 8005ee4:	1d19      	adds	r1, r3, #4
 8005ee6:	6031      	str	r1, [r6, #0]
 8005ee8:	0606      	lsls	r6, r0, #24
 8005eea:	d501      	bpl.n	8005ef0 <_printf_i+0xbc>
 8005eec:	681d      	ldr	r5, [r3, #0]
 8005eee:	e003      	b.n	8005ef8 <_printf_i+0xc4>
 8005ef0:	0645      	lsls	r5, r0, #25
 8005ef2:	d5fb      	bpl.n	8005eec <_printf_i+0xb8>
 8005ef4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005ef8:	2d00      	cmp	r5, #0
 8005efa:	da03      	bge.n	8005f04 <_printf_i+0xd0>
 8005efc:	232d      	movs	r3, #45	@ 0x2d
 8005efe:	426d      	negs	r5, r5
 8005f00:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005f04:	4858      	ldr	r0, [pc, #352]	@ (8006068 <_printf_i+0x234>)
 8005f06:	230a      	movs	r3, #10
 8005f08:	e011      	b.n	8005f2e <_printf_i+0xfa>
 8005f0a:	6821      	ldr	r1, [r4, #0]
 8005f0c:	6833      	ldr	r3, [r6, #0]
 8005f0e:	0608      	lsls	r0, r1, #24
 8005f10:	f853 5b04 	ldr.w	r5, [r3], #4
 8005f14:	d402      	bmi.n	8005f1c <_printf_i+0xe8>
 8005f16:	0649      	lsls	r1, r1, #25
 8005f18:	bf48      	it	mi
 8005f1a:	b2ad      	uxthmi	r5, r5
 8005f1c:	2f6f      	cmp	r7, #111	@ 0x6f
 8005f1e:	4852      	ldr	r0, [pc, #328]	@ (8006068 <_printf_i+0x234>)
 8005f20:	6033      	str	r3, [r6, #0]
 8005f22:	bf14      	ite	ne
 8005f24:	230a      	movne	r3, #10
 8005f26:	2308      	moveq	r3, #8
 8005f28:	2100      	movs	r1, #0
 8005f2a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005f2e:	6866      	ldr	r6, [r4, #4]
 8005f30:	60a6      	str	r6, [r4, #8]
 8005f32:	2e00      	cmp	r6, #0
 8005f34:	db05      	blt.n	8005f42 <_printf_i+0x10e>
 8005f36:	6821      	ldr	r1, [r4, #0]
 8005f38:	432e      	orrs	r6, r5
 8005f3a:	f021 0104 	bic.w	r1, r1, #4
 8005f3e:	6021      	str	r1, [r4, #0]
 8005f40:	d04b      	beq.n	8005fda <_printf_i+0x1a6>
 8005f42:	4616      	mov	r6, r2
 8005f44:	fbb5 f1f3 	udiv	r1, r5, r3
 8005f48:	fb03 5711 	mls	r7, r3, r1, r5
 8005f4c:	5dc7      	ldrb	r7, [r0, r7]
 8005f4e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005f52:	462f      	mov	r7, r5
 8005f54:	42bb      	cmp	r3, r7
 8005f56:	460d      	mov	r5, r1
 8005f58:	d9f4      	bls.n	8005f44 <_printf_i+0x110>
 8005f5a:	2b08      	cmp	r3, #8
 8005f5c:	d10b      	bne.n	8005f76 <_printf_i+0x142>
 8005f5e:	6823      	ldr	r3, [r4, #0]
 8005f60:	07df      	lsls	r7, r3, #31
 8005f62:	d508      	bpl.n	8005f76 <_printf_i+0x142>
 8005f64:	6923      	ldr	r3, [r4, #16]
 8005f66:	6861      	ldr	r1, [r4, #4]
 8005f68:	4299      	cmp	r1, r3
 8005f6a:	bfde      	ittt	le
 8005f6c:	2330      	movle	r3, #48	@ 0x30
 8005f6e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005f72:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005f76:	1b92      	subs	r2, r2, r6
 8005f78:	6122      	str	r2, [r4, #16]
 8005f7a:	f8cd a000 	str.w	sl, [sp]
 8005f7e:	464b      	mov	r3, r9
 8005f80:	aa03      	add	r2, sp, #12
 8005f82:	4621      	mov	r1, r4
 8005f84:	4640      	mov	r0, r8
 8005f86:	f7ff fee7 	bl	8005d58 <_printf_common>
 8005f8a:	3001      	adds	r0, #1
 8005f8c:	d14a      	bne.n	8006024 <_printf_i+0x1f0>
 8005f8e:	f04f 30ff 	mov.w	r0, #4294967295
 8005f92:	b004      	add	sp, #16
 8005f94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f98:	6823      	ldr	r3, [r4, #0]
 8005f9a:	f043 0320 	orr.w	r3, r3, #32
 8005f9e:	6023      	str	r3, [r4, #0]
 8005fa0:	4832      	ldr	r0, [pc, #200]	@ (800606c <_printf_i+0x238>)
 8005fa2:	2778      	movs	r7, #120	@ 0x78
 8005fa4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005fa8:	6823      	ldr	r3, [r4, #0]
 8005faa:	6831      	ldr	r1, [r6, #0]
 8005fac:	061f      	lsls	r7, r3, #24
 8005fae:	f851 5b04 	ldr.w	r5, [r1], #4
 8005fb2:	d402      	bmi.n	8005fba <_printf_i+0x186>
 8005fb4:	065f      	lsls	r7, r3, #25
 8005fb6:	bf48      	it	mi
 8005fb8:	b2ad      	uxthmi	r5, r5
 8005fba:	6031      	str	r1, [r6, #0]
 8005fbc:	07d9      	lsls	r1, r3, #31
 8005fbe:	bf44      	itt	mi
 8005fc0:	f043 0320 	orrmi.w	r3, r3, #32
 8005fc4:	6023      	strmi	r3, [r4, #0]
 8005fc6:	b11d      	cbz	r5, 8005fd0 <_printf_i+0x19c>
 8005fc8:	2310      	movs	r3, #16
 8005fca:	e7ad      	b.n	8005f28 <_printf_i+0xf4>
 8005fcc:	4826      	ldr	r0, [pc, #152]	@ (8006068 <_printf_i+0x234>)
 8005fce:	e7e9      	b.n	8005fa4 <_printf_i+0x170>
 8005fd0:	6823      	ldr	r3, [r4, #0]
 8005fd2:	f023 0320 	bic.w	r3, r3, #32
 8005fd6:	6023      	str	r3, [r4, #0]
 8005fd8:	e7f6      	b.n	8005fc8 <_printf_i+0x194>
 8005fda:	4616      	mov	r6, r2
 8005fdc:	e7bd      	b.n	8005f5a <_printf_i+0x126>
 8005fde:	6833      	ldr	r3, [r6, #0]
 8005fe0:	6825      	ldr	r5, [r4, #0]
 8005fe2:	6961      	ldr	r1, [r4, #20]
 8005fe4:	1d18      	adds	r0, r3, #4
 8005fe6:	6030      	str	r0, [r6, #0]
 8005fe8:	062e      	lsls	r6, r5, #24
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	d501      	bpl.n	8005ff2 <_printf_i+0x1be>
 8005fee:	6019      	str	r1, [r3, #0]
 8005ff0:	e002      	b.n	8005ff8 <_printf_i+0x1c4>
 8005ff2:	0668      	lsls	r0, r5, #25
 8005ff4:	d5fb      	bpl.n	8005fee <_printf_i+0x1ba>
 8005ff6:	8019      	strh	r1, [r3, #0]
 8005ff8:	2300      	movs	r3, #0
 8005ffa:	6123      	str	r3, [r4, #16]
 8005ffc:	4616      	mov	r6, r2
 8005ffe:	e7bc      	b.n	8005f7a <_printf_i+0x146>
 8006000:	6833      	ldr	r3, [r6, #0]
 8006002:	1d1a      	adds	r2, r3, #4
 8006004:	6032      	str	r2, [r6, #0]
 8006006:	681e      	ldr	r6, [r3, #0]
 8006008:	6862      	ldr	r2, [r4, #4]
 800600a:	2100      	movs	r1, #0
 800600c:	4630      	mov	r0, r6
 800600e:	f7fa f8ef 	bl	80001f0 <memchr>
 8006012:	b108      	cbz	r0, 8006018 <_printf_i+0x1e4>
 8006014:	1b80      	subs	r0, r0, r6
 8006016:	6060      	str	r0, [r4, #4]
 8006018:	6863      	ldr	r3, [r4, #4]
 800601a:	6123      	str	r3, [r4, #16]
 800601c:	2300      	movs	r3, #0
 800601e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006022:	e7aa      	b.n	8005f7a <_printf_i+0x146>
 8006024:	6923      	ldr	r3, [r4, #16]
 8006026:	4632      	mov	r2, r6
 8006028:	4649      	mov	r1, r9
 800602a:	4640      	mov	r0, r8
 800602c:	47d0      	blx	sl
 800602e:	3001      	adds	r0, #1
 8006030:	d0ad      	beq.n	8005f8e <_printf_i+0x15a>
 8006032:	6823      	ldr	r3, [r4, #0]
 8006034:	079b      	lsls	r3, r3, #30
 8006036:	d413      	bmi.n	8006060 <_printf_i+0x22c>
 8006038:	68e0      	ldr	r0, [r4, #12]
 800603a:	9b03      	ldr	r3, [sp, #12]
 800603c:	4298      	cmp	r0, r3
 800603e:	bfb8      	it	lt
 8006040:	4618      	movlt	r0, r3
 8006042:	e7a6      	b.n	8005f92 <_printf_i+0x15e>
 8006044:	2301      	movs	r3, #1
 8006046:	4632      	mov	r2, r6
 8006048:	4649      	mov	r1, r9
 800604a:	4640      	mov	r0, r8
 800604c:	47d0      	blx	sl
 800604e:	3001      	adds	r0, #1
 8006050:	d09d      	beq.n	8005f8e <_printf_i+0x15a>
 8006052:	3501      	adds	r5, #1
 8006054:	68e3      	ldr	r3, [r4, #12]
 8006056:	9903      	ldr	r1, [sp, #12]
 8006058:	1a5b      	subs	r3, r3, r1
 800605a:	42ab      	cmp	r3, r5
 800605c:	dcf2      	bgt.n	8006044 <_printf_i+0x210>
 800605e:	e7eb      	b.n	8006038 <_printf_i+0x204>
 8006060:	2500      	movs	r5, #0
 8006062:	f104 0619 	add.w	r6, r4, #25
 8006066:	e7f5      	b.n	8006054 <_printf_i+0x220>
 8006068:	08006401 	.word	0x08006401
 800606c:	08006412 	.word	0x08006412

08006070 <__sflush_r>:
 8006070:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006074:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006078:	0716      	lsls	r6, r2, #28
 800607a:	4605      	mov	r5, r0
 800607c:	460c      	mov	r4, r1
 800607e:	d454      	bmi.n	800612a <__sflush_r+0xba>
 8006080:	684b      	ldr	r3, [r1, #4]
 8006082:	2b00      	cmp	r3, #0
 8006084:	dc02      	bgt.n	800608c <__sflush_r+0x1c>
 8006086:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006088:	2b00      	cmp	r3, #0
 800608a:	dd48      	ble.n	800611e <__sflush_r+0xae>
 800608c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800608e:	2e00      	cmp	r6, #0
 8006090:	d045      	beq.n	800611e <__sflush_r+0xae>
 8006092:	2300      	movs	r3, #0
 8006094:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006098:	682f      	ldr	r7, [r5, #0]
 800609a:	6a21      	ldr	r1, [r4, #32]
 800609c:	602b      	str	r3, [r5, #0]
 800609e:	d030      	beq.n	8006102 <__sflush_r+0x92>
 80060a0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80060a2:	89a3      	ldrh	r3, [r4, #12]
 80060a4:	0759      	lsls	r1, r3, #29
 80060a6:	d505      	bpl.n	80060b4 <__sflush_r+0x44>
 80060a8:	6863      	ldr	r3, [r4, #4]
 80060aa:	1ad2      	subs	r2, r2, r3
 80060ac:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80060ae:	b10b      	cbz	r3, 80060b4 <__sflush_r+0x44>
 80060b0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80060b2:	1ad2      	subs	r2, r2, r3
 80060b4:	2300      	movs	r3, #0
 80060b6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80060b8:	6a21      	ldr	r1, [r4, #32]
 80060ba:	4628      	mov	r0, r5
 80060bc:	47b0      	blx	r6
 80060be:	1c43      	adds	r3, r0, #1
 80060c0:	89a3      	ldrh	r3, [r4, #12]
 80060c2:	d106      	bne.n	80060d2 <__sflush_r+0x62>
 80060c4:	6829      	ldr	r1, [r5, #0]
 80060c6:	291d      	cmp	r1, #29
 80060c8:	d82b      	bhi.n	8006122 <__sflush_r+0xb2>
 80060ca:	4a2a      	ldr	r2, [pc, #168]	@ (8006174 <__sflush_r+0x104>)
 80060cc:	40ca      	lsrs	r2, r1
 80060ce:	07d6      	lsls	r6, r2, #31
 80060d0:	d527      	bpl.n	8006122 <__sflush_r+0xb2>
 80060d2:	2200      	movs	r2, #0
 80060d4:	6062      	str	r2, [r4, #4]
 80060d6:	04d9      	lsls	r1, r3, #19
 80060d8:	6922      	ldr	r2, [r4, #16]
 80060da:	6022      	str	r2, [r4, #0]
 80060dc:	d504      	bpl.n	80060e8 <__sflush_r+0x78>
 80060de:	1c42      	adds	r2, r0, #1
 80060e0:	d101      	bne.n	80060e6 <__sflush_r+0x76>
 80060e2:	682b      	ldr	r3, [r5, #0]
 80060e4:	b903      	cbnz	r3, 80060e8 <__sflush_r+0x78>
 80060e6:	6560      	str	r0, [r4, #84]	@ 0x54
 80060e8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80060ea:	602f      	str	r7, [r5, #0]
 80060ec:	b1b9      	cbz	r1, 800611e <__sflush_r+0xae>
 80060ee:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80060f2:	4299      	cmp	r1, r3
 80060f4:	d002      	beq.n	80060fc <__sflush_r+0x8c>
 80060f6:	4628      	mov	r0, r5
 80060f8:	f7ff fbf4 	bl	80058e4 <_free_r>
 80060fc:	2300      	movs	r3, #0
 80060fe:	6363      	str	r3, [r4, #52]	@ 0x34
 8006100:	e00d      	b.n	800611e <__sflush_r+0xae>
 8006102:	2301      	movs	r3, #1
 8006104:	4628      	mov	r0, r5
 8006106:	47b0      	blx	r6
 8006108:	4602      	mov	r2, r0
 800610a:	1c50      	adds	r0, r2, #1
 800610c:	d1c9      	bne.n	80060a2 <__sflush_r+0x32>
 800610e:	682b      	ldr	r3, [r5, #0]
 8006110:	2b00      	cmp	r3, #0
 8006112:	d0c6      	beq.n	80060a2 <__sflush_r+0x32>
 8006114:	2b1d      	cmp	r3, #29
 8006116:	d001      	beq.n	800611c <__sflush_r+0xac>
 8006118:	2b16      	cmp	r3, #22
 800611a:	d11e      	bne.n	800615a <__sflush_r+0xea>
 800611c:	602f      	str	r7, [r5, #0]
 800611e:	2000      	movs	r0, #0
 8006120:	e022      	b.n	8006168 <__sflush_r+0xf8>
 8006122:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006126:	b21b      	sxth	r3, r3
 8006128:	e01b      	b.n	8006162 <__sflush_r+0xf2>
 800612a:	690f      	ldr	r7, [r1, #16]
 800612c:	2f00      	cmp	r7, #0
 800612e:	d0f6      	beq.n	800611e <__sflush_r+0xae>
 8006130:	0793      	lsls	r3, r2, #30
 8006132:	680e      	ldr	r6, [r1, #0]
 8006134:	bf08      	it	eq
 8006136:	694b      	ldreq	r3, [r1, #20]
 8006138:	600f      	str	r7, [r1, #0]
 800613a:	bf18      	it	ne
 800613c:	2300      	movne	r3, #0
 800613e:	eba6 0807 	sub.w	r8, r6, r7
 8006142:	608b      	str	r3, [r1, #8]
 8006144:	f1b8 0f00 	cmp.w	r8, #0
 8006148:	dde9      	ble.n	800611e <__sflush_r+0xae>
 800614a:	6a21      	ldr	r1, [r4, #32]
 800614c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800614e:	4643      	mov	r3, r8
 8006150:	463a      	mov	r2, r7
 8006152:	4628      	mov	r0, r5
 8006154:	47b0      	blx	r6
 8006156:	2800      	cmp	r0, #0
 8006158:	dc08      	bgt.n	800616c <__sflush_r+0xfc>
 800615a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800615e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006162:	81a3      	strh	r3, [r4, #12]
 8006164:	f04f 30ff 	mov.w	r0, #4294967295
 8006168:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800616c:	4407      	add	r7, r0
 800616e:	eba8 0800 	sub.w	r8, r8, r0
 8006172:	e7e7      	b.n	8006144 <__sflush_r+0xd4>
 8006174:	20400001 	.word	0x20400001

08006178 <_fflush_r>:
 8006178:	b538      	push	{r3, r4, r5, lr}
 800617a:	690b      	ldr	r3, [r1, #16]
 800617c:	4605      	mov	r5, r0
 800617e:	460c      	mov	r4, r1
 8006180:	b913      	cbnz	r3, 8006188 <_fflush_r+0x10>
 8006182:	2500      	movs	r5, #0
 8006184:	4628      	mov	r0, r5
 8006186:	bd38      	pop	{r3, r4, r5, pc}
 8006188:	b118      	cbz	r0, 8006192 <_fflush_r+0x1a>
 800618a:	6a03      	ldr	r3, [r0, #32]
 800618c:	b90b      	cbnz	r3, 8006192 <_fflush_r+0x1a>
 800618e:	f7ff f9af 	bl	80054f0 <__sinit>
 8006192:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006196:	2b00      	cmp	r3, #0
 8006198:	d0f3      	beq.n	8006182 <_fflush_r+0xa>
 800619a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800619c:	07d0      	lsls	r0, r2, #31
 800619e:	d404      	bmi.n	80061aa <_fflush_r+0x32>
 80061a0:	0599      	lsls	r1, r3, #22
 80061a2:	d402      	bmi.n	80061aa <_fflush_r+0x32>
 80061a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80061a6:	f7ff fb9a 	bl	80058de <__retarget_lock_acquire_recursive>
 80061aa:	4628      	mov	r0, r5
 80061ac:	4621      	mov	r1, r4
 80061ae:	f7ff ff5f 	bl	8006070 <__sflush_r>
 80061b2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80061b4:	07da      	lsls	r2, r3, #31
 80061b6:	4605      	mov	r5, r0
 80061b8:	d4e4      	bmi.n	8006184 <_fflush_r+0xc>
 80061ba:	89a3      	ldrh	r3, [r4, #12]
 80061bc:	059b      	lsls	r3, r3, #22
 80061be:	d4e1      	bmi.n	8006184 <_fflush_r+0xc>
 80061c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80061c2:	f7ff fb8d 	bl	80058e0 <__retarget_lock_release_recursive>
 80061c6:	e7dd      	b.n	8006184 <_fflush_r+0xc>

080061c8 <__swhatbuf_r>:
 80061c8:	b570      	push	{r4, r5, r6, lr}
 80061ca:	460c      	mov	r4, r1
 80061cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061d0:	2900      	cmp	r1, #0
 80061d2:	b096      	sub	sp, #88	@ 0x58
 80061d4:	4615      	mov	r5, r2
 80061d6:	461e      	mov	r6, r3
 80061d8:	da0d      	bge.n	80061f6 <__swhatbuf_r+0x2e>
 80061da:	89a3      	ldrh	r3, [r4, #12]
 80061dc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80061e0:	f04f 0100 	mov.w	r1, #0
 80061e4:	bf14      	ite	ne
 80061e6:	2340      	movne	r3, #64	@ 0x40
 80061e8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80061ec:	2000      	movs	r0, #0
 80061ee:	6031      	str	r1, [r6, #0]
 80061f0:	602b      	str	r3, [r5, #0]
 80061f2:	b016      	add	sp, #88	@ 0x58
 80061f4:	bd70      	pop	{r4, r5, r6, pc}
 80061f6:	466a      	mov	r2, sp
 80061f8:	f000 f848 	bl	800628c <_fstat_r>
 80061fc:	2800      	cmp	r0, #0
 80061fe:	dbec      	blt.n	80061da <__swhatbuf_r+0x12>
 8006200:	9901      	ldr	r1, [sp, #4]
 8006202:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006206:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800620a:	4259      	negs	r1, r3
 800620c:	4159      	adcs	r1, r3
 800620e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006212:	e7eb      	b.n	80061ec <__swhatbuf_r+0x24>

08006214 <__smakebuf_r>:
 8006214:	898b      	ldrh	r3, [r1, #12]
 8006216:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006218:	079d      	lsls	r5, r3, #30
 800621a:	4606      	mov	r6, r0
 800621c:	460c      	mov	r4, r1
 800621e:	d507      	bpl.n	8006230 <__smakebuf_r+0x1c>
 8006220:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006224:	6023      	str	r3, [r4, #0]
 8006226:	6123      	str	r3, [r4, #16]
 8006228:	2301      	movs	r3, #1
 800622a:	6163      	str	r3, [r4, #20]
 800622c:	b003      	add	sp, #12
 800622e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006230:	ab01      	add	r3, sp, #4
 8006232:	466a      	mov	r2, sp
 8006234:	f7ff ffc8 	bl	80061c8 <__swhatbuf_r>
 8006238:	9f00      	ldr	r7, [sp, #0]
 800623a:	4605      	mov	r5, r0
 800623c:	4639      	mov	r1, r7
 800623e:	4630      	mov	r0, r6
 8006240:	f7ff fbbc 	bl	80059bc <_malloc_r>
 8006244:	b948      	cbnz	r0, 800625a <__smakebuf_r+0x46>
 8006246:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800624a:	059a      	lsls	r2, r3, #22
 800624c:	d4ee      	bmi.n	800622c <__smakebuf_r+0x18>
 800624e:	f023 0303 	bic.w	r3, r3, #3
 8006252:	f043 0302 	orr.w	r3, r3, #2
 8006256:	81a3      	strh	r3, [r4, #12]
 8006258:	e7e2      	b.n	8006220 <__smakebuf_r+0xc>
 800625a:	89a3      	ldrh	r3, [r4, #12]
 800625c:	6020      	str	r0, [r4, #0]
 800625e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006262:	81a3      	strh	r3, [r4, #12]
 8006264:	9b01      	ldr	r3, [sp, #4]
 8006266:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800626a:	b15b      	cbz	r3, 8006284 <__smakebuf_r+0x70>
 800626c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006270:	4630      	mov	r0, r6
 8006272:	f000 f81d 	bl	80062b0 <_isatty_r>
 8006276:	b128      	cbz	r0, 8006284 <__smakebuf_r+0x70>
 8006278:	89a3      	ldrh	r3, [r4, #12]
 800627a:	f023 0303 	bic.w	r3, r3, #3
 800627e:	f043 0301 	orr.w	r3, r3, #1
 8006282:	81a3      	strh	r3, [r4, #12]
 8006284:	89a3      	ldrh	r3, [r4, #12]
 8006286:	431d      	orrs	r5, r3
 8006288:	81a5      	strh	r5, [r4, #12]
 800628a:	e7cf      	b.n	800622c <__smakebuf_r+0x18>

0800628c <_fstat_r>:
 800628c:	b538      	push	{r3, r4, r5, lr}
 800628e:	4d07      	ldr	r5, [pc, #28]	@ (80062ac <_fstat_r+0x20>)
 8006290:	2300      	movs	r3, #0
 8006292:	4604      	mov	r4, r0
 8006294:	4608      	mov	r0, r1
 8006296:	4611      	mov	r1, r2
 8006298:	602b      	str	r3, [r5, #0]
 800629a:	f7fa fea4 	bl	8000fe6 <_fstat>
 800629e:	1c43      	adds	r3, r0, #1
 80062a0:	d102      	bne.n	80062a8 <_fstat_r+0x1c>
 80062a2:	682b      	ldr	r3, [r5, #0]
 80062a4:	b103      	cbz	r3, 80062a8 <_fstat_r+0x1c>
 80062a6:	6023      	str	r3, [r4, #0]
 80062a8:	bd38      	pop	{r3, r4, r5, pc}
 80062aa:	bf00      	nop
 80062ac:	20004928 	.word	0x20004928

080062b0 <_isatty_r>:
 80062b0:	b538      	push	{r3, r4, r5, lr}
 80062b2:	4d06      	ldr	r5, [pc, #24]	@ (80062cc <_isatty_r+0x1c>)
 80062b4:	2300      	movs	r3, #0
 80062b6:	4604      	mov	r4, r0
 80062b8:	4608      	mov	r0, r1
 80062ba:	602b      	str	r3, [r5, #0]
 80062bc:	f7fa fea3 	bl	8001006 <_isatty>
 80062c0:	1c43      	adds	r3, r0, #1
 80062c2:	d102      	bne.n	80062ca <_isatty_r+0x1a>
 80062c4:	682b      	ldr	r3, [r5, #0]
 80062c6:	b103      	cbz	r3, 80062ca <_isatty_r+0x1a>
 80062c8:	6023      	str	r3, [r4, #0]
 80062ca:	bd38      	pop	{r3, r4, r5, pc}
 80062cc:	20004928 	.word	0x20004928

080062d0 <_sbrk_r>:
 80062d0:	b538      	push	{r3, r4, r5, lr}
 80062d2:	4d06      	ldr	r5, [pc, #24]	@ (80062ec <_sbrk_r+0x1c>)
 80062d4:	2300      	movs	r3, #0
 80062d6:	4604      	mov	r4, r0
 80062d8:	4608      	mov	r0, r1
 80062da:	602b      	str	r3, [r5, #0]
 80062dc:	f7fa feac 	bl	8001038 <_sbrk>
 80062e0:	1c43      	adds	r3, r0, #1
 80062e2:	d102      	bne.n	80062ea <_sbrk_r+0x1a>
 80062e4:	682b      	ldr	r3, [r5, #0]
 80062e6:	b103      	cbz	r3, 80062ea <_sbrk_r+0x1a>
 80062e8:	6023      	str	r3, [r4, #0]
 80062ea:	bd38      	pop	{r3, r4, r5, pc}
 80062ec:	20004928 	.word	0x20004928

080062f0 <_init>:
 80062f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062f2:	bf00      	nop
 80062f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80062f6:	bc08      	pop	{r3}
 80062f8:	469e      	mov	lr, r3
 80062fa:	4770      	bx	lr

080062fc <_fini>:
 80062fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062fe:	bf00      	nop
 8006300:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006302:	bc08      	pop	{r3}
 8006304:	469e      	mov	lr, r3
 8006306:	4770      	bx	lr
