Analysis & Synthesis report for prj7620_beep_seg
Sun May 07 12:52:54 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |prj7620_beep_seg|sel_drive:inst_sel_drive|current_state
 11. State Machine - |prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state
 12. Registers Protected by Synthesis
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for paj7620_top:paj7620_top_inst
 20. Source assignments for paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst
 21. Source assignments for sld_signaltap:auto_signaltap_0
 22. Parameter Settings for User Entity Instance: paj7620_top:paj7620_top_inst
 23. Parameter Settings for User Entity Instance: paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst
 24. Parameter Settings for User Entity Instance: sel_drive:inst_sel_drive
 25. Parameter Settings for User Entity Instance: buy:inst_buy
 26. Parameter Settings for User Entity Instance: beep_led_drive:inst_led_beep
 27. Parameter Settings for User Entity Instance: key_debounce:inst_key_debounce_key0
 28. Parameter Settings for User Entity Instance: key_debounce:inst_key_debounce_key1
 29. Parameter Settings for User Entity Instance: key_debounce:inst_key_debounce_key2
 30. Parameter Settings for User Entity Instance: beep_drive:inst_beep_drive
 31. Parameter Settings for User Entity Instance: freq_select:inst_freq_select
 32. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 33. Parameter Settings for Inferred Entity Instance: seg_drive:inst_seg_drive|lpm_divide:Mod5
 34. Parameter Settings for Inferred Entity Instance: seg_drive:inst_seg_drive|lpm_divide:Mod0
 35. Parameter Settings for Inferred Entity Instance: seg_drive:inst_seg_drive|lpm_divide:Div0
 36. Parameter Settings for Inferred Entity Instance: seg_drive:inst_seg_drive|lpm_divide:Mod4
 37. Parameter Settings for Inferred Entity Instance: seg_drive:inst_seg_drive|lpm_divide:Div2
 38. Parameter Settings for Inferred Entity Instance: seg_drive:inst_seg_drive|lpm_divide:Mod2
 39. Parameter Settings for Inferred Entity Instance: seg_drive:inst_seg_drive|lpm_divide:Div1
 40. Parameter Settings for Inferred Entity Instance: seg_drive:inst_seg_drive|lpm_divide:Mod1
 41. Parameter Settings for Inferred Entity Instance: seg_drive:inst_seg_drive|lpm_divide:Mod3
 42. Parameter Settings for Inferred Entity Instance: sel_drive:inst_sel_drive|lpm_divide:Mod0
 43. Port Connectivity Checks: "freq_select:inst_freq_select"
 44. Port Connectivity Checks: "beep_led_drive:inst_led_beep"
 45. Port Connectivity Checks: "buy:inst_buy"
 46. Port Connectivity Checks: "paj7620_top:paj7620_top_inst"
 47. Signal Tap Logic Analyzer Settings
 48. Post-Synthesis Netlist Statistics for Top Partition
 49. Elapsed Time Per Partition
 50. Connections to In-System Debugging Instance "auto_signaltap_0"
 51. Analysis & Synthesis Messages
 52. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun May 07 12:52:54 2023           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; prj7620_beep_seg                                ;
; Top-level Entity Name              ; prj7620_beep_seg                                ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 2,447                                           ;
;     Total combinational functions  ; 2,180                                           ;
;     Dedicated logic registers      ; 1,078                                           ;
; Total registers                    ; 1078                                            ;
; Total pins                         ; 27                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 49,152                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6F17C8        ;                    ;
; Top-level entity name                                            ; prj7620_beep_seg   ; prj7620_beep_seg   ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                    ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------------+
; ../rtl/beep_driver.v                                               ; yes             ; User Verilog HDL File                        ; D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/beep_driver.v                                                      ;             ;
; ../rtl/sel_driver.v                                                ; yes             ; User Verilog HDL File                        ; D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/sel_driver.v                                                       ;             ;
; ../rtl/seg_driver.v                                                ; yes             ; User Verilog HDL File                        ; D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/seg_driver.v                                                       ;             ;
; ../rtl/prj7620_cfg.v                                               ; yes             ; User Verilog HDL File                        ; D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/prj7620_cfg.v                                                      ;             ;
; ../rtl/prj7620_beep_seg.v                                          ; yes             ; User Verilog HDL File                        ; D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/prj7620_beep_seg.v                                                 ;             ;
; ../rtl/paj7620_top.v                                               ; yes             ; User Verilog HDL File                        ; D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/paj7620_top.v                                                      ;             ;
; ../rtl/key_debounce.v                                              ; yes             ; User Verilog HDL File                        ; D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/key_debounce.v                                                     ;             ;
; ../rtl/i2c_ctrl.v                                                  ; yes             ; User Verilog HDL File                        ; D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v                                                         ;             ;
; ../rtl/freq_select.v                                               ; yes             ; User Verilog HDL File                        ; D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/freq_select.v                                                      ;             ;
; ../rtl/buy.v                                                       ; yes             ; User Verilog HDL File                        ; D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/buy.v                                                              ;             ;
; ../rtl/beep_led_driver.v                                           ; yes             ; User Verilog HDL File                        ; D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/beep_led_driver.v                                                  ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_signaltap.vhd                         ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                    ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_ela_control.vhd                       ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/lpm_shiftreg.tdf                          ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/lpm_constant.inc                          ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/dffeea.inc                                ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/aglobal181.inc                            ;             ;
; sld_ela_trigger.tdf                                                ; yes             ; Encrypted Megafunction                       ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_ela_trigger.tdf                       ;             ;
; db/sld_ela_trigger_8bp.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/sld_ela_trigger_8bp.tdf                                         ;             ;
; db/sld_reserved_prj7620_beep_seg_auto_signaltap_0_1_1c48.v         ; yes             ; Encrypted Auto-Generated Megafunction        ; D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/sld_reserved_prj7620_beep_seg_auto_signaltap_0_1_1c48.v         ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_mbpmg.vhd                             ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd              ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_buffer_manager.vhd                    ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf                            ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/stratix_ram_block.inc                     ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/lpm_mux.inc                               ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/lpm_decode.inc                            ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/a_rdenreg.inc                             ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altrom.inc                                ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altram.inc                                ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altdpram.inc                              ;             ;
; db/altsyncram_e824.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/altsyncram_e824.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altdpram.tdf                              ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/others/maxplus2/memmodes.inc                            ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/a_hdffe.inc                               ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/alt_le_rden_reg.inc                       ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.inc                            ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/lpm_mux.tdf                               ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/muxlut.inc                                ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/bypassff.inc                              ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altshift.inc                              ;             ;
; db/mux_vsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/mux_vsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/lpm_decode.tdf                            ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/declut.inc                                ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/lpm_compare.inc                           ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/lpm_counter.tdf                           ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/lpm_add_sub.inc                           ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/cmpconst.inc                              ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/lpm_counter.inc                           ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/alt_counter_stratix.inc                   ;             ;
; db/cntr_tei.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/cntr_tei.tdf                                                    ;             ;
; db/cmpr_pgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/cmpr_pgc.tdf                                                    ;             ;
; db/cntr_o9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/cntr_o9j.tdf                                                    ;             ;
; db/cntr_igi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/cntr_igi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_rom_sr.vhd                            ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd             ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv         ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_hub.vhd                               ; altera_sld  ;
; db/ip/sld07a16557/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/ip/sld07a16557/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_jtag_hub.vhd                          ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/lpm_divide.tdf                            ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/abs_divider.inc                           ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sign_div_unsign.inc                       ;             ;
; db/lpm_divide_l9m.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/lpm_divide_l9m.tdf                                              ;             ;
; db/sign_div_unsign_akh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/sign_div_unsign_akh.tdf                                         ;             ;
; db/alt_u_div_84f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/alt_u_div_84f.tdf                                               ;             ;
; db/add_sub_7pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/add_sub_7pc.tdf                                                 ;             ;
; db/add_sub_8pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/add_sub_8pc.tdf                                                 ;             ;
; db/lpm_divide_o9m.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/lpm_divide_o9m.tdf                                              ;             ;
; db/sign_div_unsign_dkh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/sign_div_unsign_dkh.tdf                                         ;             ;
; db/alt_u_div_e4f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/alt_u_div_e4f.tdf                                               ;             ;
; db/lpm_divide_ihm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/lpm_divide_ihm.tdf                                              ;             ;
; db/lpm_divide_fcm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/lpm_divide_fcm.tdf                                              ;             ;
; db/sign_div_unsign_4nh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/sign_div_unsign_4nh.tdf                                         ;             ;
; db/alt_u_div_s9f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/alt_u_div_s9f.tdf                                               ;             ;
; ../rtl/beep.v                                                      ; yes             ; User Verilog HDL File                        ; D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/beep.v                                                             ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 2,447       ;
;                                             ;             ;
; Total combinational functions               ; 2180        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 891         ;
;     -- 3 input functions                    ; 438         ;
;     -- <=2 input functions                  ; 851         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 1563        ;
;     -- arithmetic mode                      ; 617         ;
;                                             ;             ;
; Total registers                             ; 1078        ;
;     -- Dedicated logic registers            ; 1078        ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 27          ;
; Total memory bits                           ; 49152       ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; rst_n~input ;
; Maximum fan-out                             ; 476         ;
; Total fan-out                               ; 10605       ;
; Average fan-out                             ; 3.19        ;
+---------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                             ; Entity Name                                           ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+
; |prj7620_beep_seg                                                                                                                       ; 2180 (12)           ; 1078 (8)                  ; 49152       ; 0            ; 0       ; 0         ; 27   ; 0            ; |prj7620_beep_seg                                                                                                                                                                                                                                                                                                                                                                                               ; prj7620_beep_seg                                      ; work         ;
;    |beep_drive:inst_beep_drive|                                                                                                         ; 77 (77)             ; 54 (54)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|beep_drive:inst_beep_drive                                                                                                                                                                                                                                                                                                                                                                    ; beep_drive                                            ; work         ;
;    |beep_led_drive:inst_led_beep|                                                                                                       ; 142 (142)           ; 65 (65)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|beep_led_drive:inst_led_beep                                                                                                                                                                                                                                                                                                                                                                  ; beep_led_drive                                        ; work         ;
;    |buy:inst_buy|                                                                                                                       ; 132 (132)           ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|buy:inst_buy                                                                                                                                                                                                                                                                                                                                                                                  ; buy                                                   ; work         ;
;    |freq_select:inst_freq_select|                                                                                                       ; 278 (278)           ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|freq_select:inst_freq_select                                                                                                                                                                                                                                                                                                                                                                  ; freq_select                                           ; work         ;
;    |key_debounce:inst_key_debounce_key0|                                                                                                ; 31 (31)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|key_debounce:inst_key_debounce_key0                                                                                                                                                                                                                                                                                                                                                           ; key_debounce                                          ; work         ;
;    |key_debounce:inst_key_debounce_key1|                                                                                                ; 31 (31)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|key_debounce:inst_key_debounce_key1                                                                                                                                                                                                                                                                                                                                                           ; key_debounce                                          ; work         ;
;    |key_debounce:inst_key_debounce_key2|                                                                                                ; 31 (31)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|key_debounce:inst_key_debounce_key2                                                                                                                                                                                                                                                                                                                                                           ; key_debounce                                          ; work         ;
;    |paj7620_top:paj7620_top_inst|                                                                                                       ; 542 (258)           ; 192 (108)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|paj7620_top:paj7620_top_inst                                                                                                                                                                                                                                                                                                                                                                  ; paj7620_top                                           ; work         ;
;       |i2c_ctrl:i2c_ctrl_inst|                                                                                                          ; 223 (223)           ; 77 (77)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst                                                                                                                                                                                                                                                                                                                                           ; i2c_ctrl                                              ; work         ;
;       |prj7620_cfg:prj7620_cfg_inst|                                                                                                    ; 61 (61)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|paj7620_top:paj7620_top_inst|prj7620_cfg:prj7620_cfg_inst                                                                                                                                                                                                                                                                                                                                     ; prj7620_cfg                                           ; work         ;
;    |seg_drive:inst_seg_drive|                                                                                                           ; 303 (52)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|seg_drive:inst_seg_drive                                                                                                                                                                                                                                                                                                                                                                      ; seg_drive                                             ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 46 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|seg_drive:inst_seg_drive|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                                                      ; lpm_divide                                            ; work         ;
;          |lpm_divide_ihm:auto_generated|                                                                                                ; 46 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|seg_drive:inst_seg_drive|lpm_divide:Div0|lpm_divide_ihm:auto_generated                                                                                                                                                                                                                                                                                                                        ; lpm_divide_ihm                                        ; work         ;
;             |sign_div_unsign_akh:divider|                                                                                               ; 46 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|seg_drive:inst_seg_drive|lpm_divide:Div0|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider                                                                                                                                                                                                                                                                                            ; sign_div_unsign_akh                                   ; work         ;
;                |alt_u_div_84f:divider|                                                                                                  ; 46 (46)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|seg_drive:inst_seg_drive|lpm_divide:Div0|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider                                                                                                                                                                                                                                                                      ; alt_u_div_84f                                         ; work         ;
;       |lpm_divide:Div1|                                                                                                                 ; 18 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|seg_drive:inst_seg_drive|lpm_divide:Div1                                                                                                                                                                                                                                                                                                                                                      ; lpm_divide                                            ; work         ;
;          |lpm_divide_ihm:auto_generated|                                                                                                ; 18 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|seg_drive:inst_seg_drive|lpm_divide:Div1|lpm_divide_ihm:auto_generated                                                                                                                                                                                                                                                                                                                        ; lpm_divide_ihm                                        ; work         ;
;             |sign_div_unsign_akh:divider|                                                                                               ; 18 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|seg_drive:inst_seg_drive|lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider                                                                                                                                                                                                                                                                                            ; sign_div_unsign_akh                                   ; work         ;
;                |alt_u_div_84f:divider|                                                                                                  ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|seg_drive:inst_seg_drive|lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider                                                                                                                                                                                                                                                                      ; alt_u_div_84f                                         ; work         ;
;       |lpm_divide:Div2|                                                                                                                 ; 46 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|seg_drive:inst_seg_drive|lpm_divide:Div2                                                                                                                                                                                                                                                                                                                                                      ; lpm_divide                                            ; work         ;
;          |lpm_divide_ihm:auto_generated|                                                                                                ; 46 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|seg_drive:inst_seg_drive|lpm_divide:Div2|lpm_divide_ihm:auto_generated                                                                                                                                                                                                                                                                                                                        ; lpm_divide_ihm                                        ; work         ;
;             |sign_div_unsign_akh:divider|                                                                                               ; 46 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|seg_drive:inst_seg_drive|lpm_divide:Div2|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider                                                                                                                                                                                                                                                                                            ; sign_div_unsign_akh                                   ; work         ;
;                |alt_u_div_84f:divider|                                                                                                  ; 46 (46)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|seg_drive:inst_seg_drive|lpm_divide:Div2|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider                                                                                                                                                                                                                                                                      ; alt_u_div_84f                                         ; work         ;
;       |lpm_divide:Mod0|                                                                                                                 ; 18 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|seg_drive:inst_seg_drive|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                                                      ; lpm_divide                                            ; work         ;
;          |lpm_divide_o9m:auto_generated|                                                                                                ; 18 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|seg_drive:inst_seg_drive|lpm_divide:Mod0|lpm_divide_o9m:auto_generated                                                                                                                                                                                                                                                                                                                        ; lpm_divide_o9m                                        ; work         ;
;             |sign_div_unsign_dkh:divider|                                                                                               ; 18 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|seg_drive:inst_seg_drive|lpm_divide:Mod0|lpm_divide_o9m:auto_generated|sign_div_unsign_dkh:divider                                                                                                                                                                                                                                                                                            ; sign_div_unsign_dkh                                   ; work         ;
;                |alt_u_div_e4f:divider|                                                                                                  ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|seg_drive:inst_seg_drive|lpm_divide:Mod0|lpm_divide_o9m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_e4f:divider                                                                                                                                                                                                                                                                      ; alt_u_div_e4f                                         ; work         ;
;       |lpm_divide:Mod1|                                                                                                                 ; 43 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|seg_drive:inst_seg_drive|lpm_divide:Mod1                                                                                                                                                                                                                                                                                                                                                      ; lpm_divide                                            ; work         ;
;          |lpm_divide_l9m:auto_generated|                                                                                                ; 43 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|seg_drive:inst_seg_drive|lpm_divide:Mod1|lpm_divide_l9m:auto_generated                                                                                                                                                                                                                                                                                                                        ; lpm_divide_l9m                                        ; work         ;
;             |sign_div_unsign_akh:divider|                                                                                               ; 43 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|seg_drive:inst_seg_drive|lpm_divide:Mod1|lpm_divide_l9m:auto_generated|sign_div_unsign_akh:divider                                                                                                                                                                                                                                                                                            ; sign_div_unsign_akh                                   ; work         ;
;                |alt_u_div_84f:divider|                                                                                                  ; 43 (43)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|seg_drive:inst_seg_drive|lpm_divide:Mod1|lpm_divide_l9m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider                                                                                                                                                                                                                                                                      ; alt_u_div_84f                                         ; work         ;
;       |lpm_divide:Mod3|                                                                                                                 ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|seg_drive:inst_seg_drive|lpm_divide:Mod3                                                                                                                                                                                                                                                                                                                                                      ; lpm_divide                                            ; work         ;
;          |lpm_divide_l9m:auto_generated|                                                                                                ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|seg_drive:inst_seg_drive|lpm_divide:Mod3|lpm_divide_l9m:auto_generated                                                                                                                                                                                                                                                                                                                        ; lpm_divide_l9m                                        ; work         ;
;             |sign_div_unsign_akh:divider|                                                                                               ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|seg_drive:inst_seg_drive|lpm_divide:Mod3|lpm_divide_l9m:auto_generated|sign_div_unsign_akh:divider                                                                                                                                                                                                                                                                                            ; sign_div_unsign_akh                                   ; work         ;
;                |alt_u_div_84f:divider|                                                                                                  ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|seg_drive:inst_seg_drive|lpm_divide:Mod3|lpm_divide_l9m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider                                                                                                                                                                                                                                                                      ; alt_u_div_84f                                         ; work         ;
;       |lpm_divide:Mod4|                                                                                                                 ; 18 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|seg_drive:inst_seg_drive|lpm_divide:Mod4                                                                                                                                                                                                                                                                                                                                                      ; lpm_divide                                            ; work         ;
;          |lpm_divide_o9m:auto_generated|                                                                                                ; 18 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|seg_drive:inst_seg_drive|lpm_divide:Mod4|lpm_divide_o9m:auto_generated                                                                                                                                                                                                                                                                                                                        ; lpm_divide_o9m                                        ; work         ;
;             |sign_div_unsign_dkh:divider|                                                                                               ; 18 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|seg_drive:inst_seg_drive|lpm_divide:Mod4|lpm_divide_o9m:auto_generated|sign_div_unsign_dkh:divider                                                                                                                                                                                                                                                                                            ; sign_div_unsign_dkh                                   ; work         ;
;                |alt_u_div_e4f:divider|                                                                                                  ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|seg_drive:inst_seg_drive|lpm_divide:Mod4|lpm_divide_o9m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_e4f:divider                                                                                                                                                                                                                                                                      ; alt_u_div_e4f                                         ; work         ;
;       |lpm_divide:Mod5|                                                                                                                 ; 43 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|seg_drive:inst_seg_drive|lpm_divide:Mod5                                                                                                                                                                                                                                                                                                                                                      ; lpm_divide                                            ; work         ;
;          |lpm_divide_l9m:auto_generated|                                                                                                ; 43 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|seg_drive:inst_seg_drive|lpm_divide:Mod5|lpm_divide_l9m:auto_generated                                                                                                                                                                                                                                                                                                                        ; lpm_divide_l9m                                        ; work         ;
;             |sign_div_unsign_akh:divider|                                                                                               ; 43 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|seg_drive:inst_seg_drive|lpm_divide:Mod5|lpm_divide_l9m:auto_generated|sign_div_unsign_akh:divider                                                                                                                                                                                                                                                                                            ; sign_div_unsign_akh                                   ; work         ;
;                |alt_u_div_84f:divider|                                                                                                  ; 43 (43)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|seg_drive:inst_seg_drive|lpm_divide:Mod5|lpm_divide_l9m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider                                                                                                                                                                                                                                                                      ; alt_u_div_84f                                         ; work         ;
;    |sel_drive:inst_sel_drive|                                                                                                           ; 75 (41)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sel_drive:inst_sel_drive                                                                                                                                                                                                                                                                                                                                                                      ; sel_drive                                             ; work         ;
;       |lpm_divide:Mod0|                                                                                                                 ; 34 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sel_drive:inst_sel_drive|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                                                      ; lpm_divide                                            ; work         ;
;          |lpm_divide_fcm:auto_generated|                                                                                                ; 34 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sel_drive:inst_sel_drive|lpm_divide:Mod0|lpm_divide_fcm:auto_generated                                                                                                                                                                                                                                                                                                                        ; lpm_divide_fcm                                        ; work         ;
;             |sign_div_unsign_4nh:divider|                                                                                               ; 34 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sel_drive:inst_sel_drive|lpm_divide:Mod0|lpm_divide_fcm:auto_generated|sign_div_unsign_4nh:divider                                                                                                                                                                                                                                                                                            ; sign_div_unsign_4nh                                   ; work         ;
;                |alt_u_div_s9f:divider|                                                                                                  ; 34 (34)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sel_drive:inst_sel_drive|lpm_divide:Mod0|lpm_divide_fcm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider                                                                                                                                                                                                                                                                      ; alt_u_div_s9f                                         ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 125 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                              ; sld_hub                                               ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 124 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                              ; alt_sld_fab_with_jtag_input                           ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 124 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                           ; alt_sld_fab                                           ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 124 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                       ; alt_sld_fab_alt_sld_fab                               ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 123 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                           ; alt_sld_fab_alt_sld_fab_sldfabric                     ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 123 (84)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                              ; sld_jtag_hub                                          ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                      ; sld_rom_sr                                            ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                    ; sld_shadow_jsm                                        ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 401 (2)             ; 458 (12)                  ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                ; sld_signaltap                                         ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 399 (0)             ; 446 (0)                   ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                          ; sld_signaltap_impl                                    ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 399 (88)            ; 446 (110)                 ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                   ; sld_signaltap_implb                                   ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 29 (0)              ; 82 (82)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                    ; altdpram                                              ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                                ; lpm_decode                                            ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                                                                      ; decode_dvf                                            ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 27 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                                        ; lpm_mux                                               ; work         ;
;                   |mux_vsc:auto_generated|                                                                                              ; 27 (27)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_vsc:auto_generated                                                                                                                                                                                 ; mux_vsc                                               ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                   ; altsyncram                                            ; work         ;
;                |altsyncram_e824:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e824:auto_generated                                                                                                                                                                                                    ; altsyncram_e824                                       ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                    ; lpm_shiftreg                                          ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                      ; lpm_shiftreg                                          ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                           ; serial_crc_16                                         ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 97 (97)             ; 74 (74)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                        ; sld_buffer_manager                                    ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 27 (1)              ; 47 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                       ; sld_ela_control                                       ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                               ; lpm_shiftreg                                          ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|                                             ; 25 (0)              ; 31 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                            ; sld_ela_trigger                                       ; work         ;
;                   |sld_ela_trigger_8bp:auto_generated|                                                                                  ; 25 (0)              ; 31 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8bp:auto_generated                                                                                                                                         ; sld_ela_trigger_8bp                                   ; work         ;
;                      |sld_reserved_prj7620_beep_seg_auto_signaltap_0_1_1c48:mgl_prim1|                                                  ; 25 (25)             ; 31 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8bp:auto_generated|sld_reserved_prj7620_beep_seg_auto_signaltap_0_1_1c48:mgl_prim1                                                                         ; sld_reserved_prj7620_beep_seg_auto_signaltap_0_1_1c48 ; work         ;
;                         |lpm_shiftreg:config_shiftreg_11|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8bp:auto_generated|sld_reserved_prj7620_beep_seg_auto_signaltap_0_1_1c48:mgl_prim1|lpm_shiftreg:config_shiftreg_11                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_12|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8bp:auto_generated|sld_reserved_prj7620_beep_seg_auto_signaltap_0_1_1c48:mgl_prim1|lpm_shiftreg:config_shiftreg_12                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_14|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8bp:auto_generated|sld_reserved_prj7620_beep_seg_auto_signaltap_0_1_1c48:mgl_prim1|lpm_shiftreg:config_shiftreg_14                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_15|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8bp:auto_generated|sld_reserved_prj7620_beep_seg_auto_signaltap_0_1_1c48:mgl_prim1|lpm_shiftreg:config_shiftreg_15                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_17|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8bp:auto_generated|sld_reserved_prj7620_beep_seg_auto_signaltap_0_1_1c48:mgl_prim1|lpm_shiftreg:config_shiftreg_17                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_18|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8bp:auto_generated|sld_reserved_prj7620_beep_seg_auto_signaltap_0_1_1c48:mgl_prim1|lpm_shiftreg:config_shiftreg_18                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_2|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8bp:auto_generated|sld_reserved_prj7620_beep_seg_auto_signaltap_0_1_1c48:mgl_prim1|lpm_shiftreg:config_shiftreg_2                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_3|                                                                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8bp:auto_generated|sld_reserved_prj7620_beep_seg_auto_signaltap_0_1_1c48:mgl_prim1|lpm_shiftreg:config_shiftreg_3                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_5|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8bp:auto_generated|sld_reserved_prj7620_beep_seg_auto_signaltap_0_1_1c48:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_6|                                                                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8bp:auto_generated|sld_reserved_prj7620_beep_seg_auto_signaltap_0_1_1c48:mgl_prim1|lpm_shiftreg:config_shiftreg_6                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_8|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8bp:auto_generated|sld_reserved_prj7620_beep_seg_auto_signaltap_0_1_1c48:mgl_prim1|lpm_shiftreg:config_shiftreg_8                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_9|                                                                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8bp:auto_generated|sld_reserved_prj7620_beep_seg_auto_signaltap_0_1_1c48:mgl_prim1|lpm_shiftreg:config_shiftreg_9                                          ; lpm_shiftreg                                          ; work         ;
;                         |sld_mbpmg:mbpm_10|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8bp:auto_generated|sld_reserved_prj7620_beep_seg_auto_signaltap_0_1_1c48:mgl_prim1|sld_mbpmg:mbpm_10                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8bp:auto_generated|sld_reserved_prj7620_beep_seg_auto_signaltap_0_1_1c48:mgl_prim1|sld_mbpmg:mbpm_10|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_13|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8bp:auto_generated|sld_reserved_prj7620_beep_seg_auto_signaltap_0_1_1c48:mgl_prim1|sld_mbpmg:mbpm_13                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8bp:auto_generated|sld_reserved_prj7620_beep_seg_auto_signaltap_0_1_1c48:mgl_prim1|sld_mbpmg:mbpm_13|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_16|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8bp:auto_generated|sld_reserved_prj7620_beep_seg_auto_signaltap_0_1_1c48:mgl_prim1|sld_mbpmg:mbpm_16                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8bp:auto_generated|sld_reserved_prj7620_beep_seg_auto_signaltap_0_1_1c48:mgl_prim1|sld_mbpmg:mbpm_16|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8bp:auto_generated|sld_reserved_prj7620_beep_seg_auto_signaltap_0_1_1c48:mgl_prim1|sld_mbpmg:mbpm_1                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8bp:auto_generated|sld_reserved_prj7620_beep_seg_auto_signaltap_0_1_1c48:mgl_prim1|sld_mbpmg:mbpm_1|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_4|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8bp:auto_generated|sld_reserved_prj7620_beep_seg_auto_signaltap_0_1_1c48:mgl_prim1|sld_mbpmg:mbpm_4                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8bp:auto_generated|sld_reserved_prj7620_beep_seg_auto_signaltap_0_1_1c48:mgl_prim1|sld_mbpmg:mbpm_4|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_7|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8bp:auto_generated|sld_reserved_prj7620_beep_seg_auto_signaltap_0_1_1c48:mgl_prim1|sld_mbpmg:mbpm_7                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8bp:auto_generated|sld_reserved_prj7620_beep_seg_auto_signaltap_0_1_1c48:mgl_prim1|sld_mbpmg:mbpm_7|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                         ; sld_ela_trigger_flow_mgr                              ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                 ; lpm_shiftreg                                          ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 97 (9)              ; 82 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                  ; sld_offload_buffer_mgr                                ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 5 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                        ; lpm_counter                                           ; work         ;
;                   |cntr_tei:auto_generated|                                                                                             ; 5 (5)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_tei:auto_generated                                                                                                                ; cntr_tei                                              ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 13 (0)              ; 13 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                                 ; lpm_counter                                           ; work         ;
;                   |cntr_o9j:auto_generated|                                                                                             ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated                                                                                                                                         ; cntr_o9j                                              ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                       ; lpm_counter                                           ; work         ;
;                   |cntr_igi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_igi:auto_generated                                                                                                                               ; cntr_igi                                              ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                          ; lpm_counter                                           ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                                                                                  ; cntr_23j                                              ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 27 (27)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                                 ; lpm_shiftreg                                          ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                  ; lpm_shiftreg                                          ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 27 (27)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                               ; lpm_shiftreg                                          ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                             ; sld_rom_sr                                            ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e824:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8192         ; 6            ; 8192         ; 6            ; 49152 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                         ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |prj7620_beep_seg|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |prj7620_beep_seg|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                               ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |prj7620_beep_seg|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                     ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |prj7620_beep_seg|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |prj7620_beep_seg|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                     ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |prj7620_beep_seg|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_8bp:auto_generated|sld_reserved_prj7620_beep_seg_auto_signaltap_0_1_1c48:mgl_prim1 ;                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |prj7620_beep_seg|sel_drive:inst_sel_drive|current_state                                                                                       ;
+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+
; Name                 ; current_state.state5 ; current_state.state4 ; current_state.state3 ; current_state.state2 ; current_state.state1 ; current_state.state0 ;
+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+
; current_state.state0 ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ;
; current_state.state1 ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 1                    ;
; current_state.state2 ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 1                    ;
; current_state.state3 ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 1                    ;
; current_state.state4 ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; current_state.state5 ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state                                                                                                             ;
+---------------------+--------------+--------------+--------------+---------------+--------------+---------------+---------------------+---------------+--------------------+---------------+--------------+
; Name                ; c_state.NACK ; c_state.WAIT ; c_state.STOP ; c_state.ACK_3 ; c_state.DATA ; c_state.ACK_2 ; c_state.DEVICE_ADDR ; c_state.ACK_1 ; c_state.SLAVE_ADDR ; c_state.START ; c_state.IDLE ;
+---------------------+--------------+--------------+--------------+---------------+--------------+---------------+---------------------+---------------+--------------------+---------------+--------------+
; c_state.IDLE        ; 0            ; 0            ; 0            ; 0             ; 0            ; 0             ; 0                   ; 0             ; 0                  ; 0             ; 0            ;
; c_state.START       ; 0            ; 0            ; 0            ; 0             ; 0            ; 0             ; 0                   ; 0             ; 0                  ; 1             ; 1            ;
; c_state.SLAVE_ADDR  ; 0            ; 0            ; 0            ; 0             ; 0            ; 0             ; 0                   ; 0             ; 1                  ; 0             ; 1            ;
; c_state.ACK_1       ; 0            ; 0            ; 0            ; 0             ; 0            ; 0             ; 0                   ; 1             ; 0                  ; 0             ; 1            ;
; c_state.DEVICE_ADDR ; 0            ; 0            ; 0            ; 0             ; 0            ; 0             ; 1                   ; 0             ; 0                  ; 0             ; 1            ;
; c_state.ACK_2       ; 0            ; 0            ; 0            ; 0             ; 0            ; 1             ; 0                   ; 0             ; 0                  ; 0             ; 1            ;
; c_state.DATA        ; 0            ; 0            ; 0            ; 0             ; 1            ; 0             ; 0                   ; 0             ; 0                  ; 0             ; 1            ;
; c_state.ACK_3       ; 0            ; 0            ; 0            ; 1             ; 0            ; 0             ; 0                   ; 0             ; 0                  ; 0             ; 1            ;
; c_state.STOP        ; 0            ; 0            ; 1            ; 0             ; 0            ; 0             ; 0                   ; 0             ; 0                  ; 0             ; 1            ;
; c_state.WAIT        ; 0            ; 1            ; 0            ; 0             ; 0            ; 0             ; 0                   ; 0             ; 0                  ; 0             ; 1            ;
; c_state.NACK        ; 1            ; 0            ; 0            ; 0             ; 0            ; 0             ; 0                   ; 0             ; 0                  ; 0             ; 1            ;
+---------------------+--------------+--------------+--------------+---------------+--------------+---------------+---------------------+---------------+--------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                        ;
+-------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; paj7620_top:paj7620_top_inst|flag[3]                                    ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|flag[2]                                    ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|flag[1]                                    ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|flag[0]                                    ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[3][25]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[3][24]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[3][23]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[3][22]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[3][21]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[3][20]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[3][19]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[3][18]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[3][17]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[3][16]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[3][15]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[3][14]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[3][13]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[3][12]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[3][11]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[3][10]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[3][9]                                  ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[3][8]                                  ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[3][7]                                  ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[3][6]                                  ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[3][5]                                  ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[3][4]                                  ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[3][3]                                  ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[3][2]                                  ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[3][1]                                  ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[3][0]                                  ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4]          ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3]          ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2]          ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1]          ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0]          ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_wait[9]         ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_wait[8]         ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_wait[7]         ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_wait[6]         ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_wait[5]         ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_wait[4]         ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_wait[3]         ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_wait[2]         ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_wait[1]         ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_wait[0]         ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_1           ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_2           ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_3           ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_4           ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_5           ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_6           ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_7           ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]          ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_end             ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_delay[9]        ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_delay[8]        ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_delay[7]        ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_delay[6]        ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_delay[5]        ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_delay[4]        ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_delay[3]        ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_delay[2]        ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_delay[1]        ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_delay[0]        ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|error_en            ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|cfg_num[5]          ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|cfg_num[4]          ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|cfg_num[3]          ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|cfg_num[2]          ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|cfg_num[1]          ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|cfg_num[0]          ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data[7]         ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data[6]         ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data[5]         ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data[4]         ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data[3]         ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data[2]         ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data[1]         ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data[0]         ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|po_data_reg[6]      ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|po_data_reg[5]      ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|po_data_reg[4]      ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|po_data_reg[3]      ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|po_data_reg[2]      ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|po_data_reg[1]      ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|po_data_reg[0]      ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[0][0]                                  ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[2][25]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[2][24]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[2][23]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[2][22]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[2][21]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[2][20]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[2][19]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[2][18]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[2][17]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[2][16]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[2][15]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[2][14]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[2][13]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[2][12]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[2][11]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[2][10]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[2][9]                                  ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[2][8]                                  ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[2][7]                                  ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[2][6]                                  ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[2][5]                                  ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[2][4]                                  ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[2][3]                                  ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[2][2]                                  ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[2][1]                                  ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[2][0]                                  ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[1][25]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[1][24]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[1][23]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[1][22]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[1][21]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[1][20]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[1][19]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[1][18]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[1][17]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[1][16]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[1][15]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[1][14]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[1][13]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[1][12]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[1][11]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[1][10]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[1][9]                                  ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[1][8]                                  ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[1][7]                                  ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[1][6]                                  ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[1][5]                                  ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[1][4]                                  ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[1][3]                                  ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[1][2]                                  ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[1][1]                                  ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[1][0]                                  ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[0][25]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[0][24]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[0][23]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[0][22]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[0][21]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[0][20]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[0][19]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[0][18]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[0][17]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[0][16]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[0][15]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[0][14]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[0][13]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[0][12]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[0][11]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[0][10]                                 ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[0][9]                                  ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[0][8]                                  ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[0][7]                                  ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[0][6]                                  ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[0][5]                                  ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[0][4]                                  ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[0][3]                                  ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[0][2]                                  ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|cnt[0][1]                                  ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.IDLE        ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.START       ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.SLAVE_ADDR  ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.ACK_1       ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.DEVICE_ADDR ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.ACK_2       ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.DATA        ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.ACK_3       ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.STOP        ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.WAIT        ; yes                                                              ; yes                                        ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.NACK        ; yes                                                              ; yes                                        ;
; Total number of protected registers is 179                              ;                                                                  ;                                            ;
+-------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                            ;
+-------------------------------------------------------------------------+-------------------------------------------------------------+------------------------+
; Latch Name                                                              ; Latch Enable Signal                                         ; Free of Timing Hazards ;
+-------------------------------------------------------------------------+-------------------------------------------------------------+------------------------+
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|po_data[2]          ; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|always9 ; yes                    ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|po_data[1]          ; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|always9 ; yes                    ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|po_data[0]          ; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|always9 ; yes                    ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|po_data[3]          ; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|always9 ; yes                    ;
; sel_drive:inst_sel_drive|next_state.state5_190                          ; sel_drive:inst_sel_drive|flag                               ; yes                    ;
; sel_drive:inst_sel_drive|next_state.state1_206                          ; sel_drive:inst_sel_drive|flag                               ; yes                    ;
; sel_drive:inst_sel_drive|next_state.state4_194                          ; sel_drive:inst_sel_drive|flag                               ; yes                    ;
; sel_drive:inst_sel_drive|next_state.state2_202                          ; sel_drive:inst_sel_drive|flag                               ; yes                    ;
; sel_drive:inst_sel_drive|next_state.state3_198                          ; sel_drive:inst_sel_drive|flag                               ; yes                    ;
; sel_drive:inst_sel_drive|next_state.state0_210                          ; sel_drive:inst_sel_drive|flag                               ; yes                    ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_addr[5]_1953     ; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux11   ; yes                    ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_addr[6]_1961     ; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux11   ; yes                    ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_addr[7]_1969     ; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux11   ; yes                    ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_addr[4]_1945     ; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux11   ; yes                    ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_addr[2]_1929     ; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux11   ; yes                    ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_addr[1]_1921     ; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux11   ; yes                    ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_addr[3]_1937     ; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux11   ; yes                    ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_addr[0]_1913     ; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux11   ; yes                    ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|device_addr[5]_2017 ; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2    ; yes                    ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|device_addr[6]_2025 ; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2    ; yes                    ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|device_addr[7]_2033 ; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2    ; yes                    ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|device_addr[4]_2009 ; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2    ; yes                    ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|device_addr[2]_1993 ; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2    ; yes                    ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|device_addr[1]_1985 ; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2    ; yes                    ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|device_addr[3]_2001 ; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2    ; yes                    ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|device_addr[0]_1977 ; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2    ; yes                    ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|slave_addr[7]_2097  ; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux22   ; yes                    ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|slave_addr[6]_2089  ; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux22   ; yes                    ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|slave_addr[5]_2081  ; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux22   ; yes                    ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|slave_addr[2]_2057  ; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux22   ; yes                    ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|slave_addr[1]_2049  ; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux22   ; yes                    ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|slave_addr[0]_2041  ; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux22   ; yes                    ;
; Number of user-specified and inferred latches = 32                      ;                                                             ;                        ;
+-------------------------------------------------------------------------+-------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                     ;
+---------------------------------------------------------------+--------------------------------------------------------+
; Register name                                                 ; Reason for Removal                                     ;
+---------------------------------------------------------------+--------------------------------------------------------+
; buy:inst_buy|price_need[5,6]                                  ; Stuck at GND due to stuck port data_in                 ;
; sel_drive:inst_sel_drive|cnt[10..20]                          ; Stuck at GND due to stuck port data_in                 ;
; beep_led_drive:inst_led_beep|led_flash[1..3]                  ; Merged with beep_led_drive:inst_led_beep|led_flash[0]  ;
; buy:inst_buy|price_need[0]                                    ; Merged with buy:inst_buy|price_need[4]                 ;
; buy:inst_buy|led_value[3]                                     ; Stuck at GND due to stuck port data_in                 ;
; freq_select:inst_freq_select|spec_data[0,17..19]              ; Stuck at GND due to stuck port data_in                 ;
; freq_select:inst_freq_select|spec_data[1]                     ; Merged with freq_select:inst_freq_select|spec_data[5]  ;
; freq_select:inst_freq_select|spec_data[13]                    ; Merged with freq_select:inst_freq_select|spec_data[7]  ;
; freq_select:inst_freq_select|spec_data[3,12]                  ; Merged with freq_select:inst_freq_select|spec_data[8]  ;
; freq_select:inst_freq_select|spec_data[16]                    ; Merged with freq_select:inst_freq_select|spec_data[15] ;
; sel_drive:inst_sel_drive|current_state~9                      ; Lost fanout                                            ;
; sel_drive:inst_sel_drive|current_state~10                     ; Lost fanout                                            ;
; sel_drive:inst_sel_drive|current_state~11                     ; Lost fanout                                            ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state~4 ; Lost fanout                                            ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state~5 ; Lost fanout                                            ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state~6 ; Lost fanout                                            ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state~7 ; Lost fanout                                            ;
; paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state~8 ; Lost fanout                                            ;
; Total Number of Removed Registers = 35                        ;                                                        ;
+---------------------------------------------------------------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                     ;
+----------------------------+---------------------------+------------------------------------------------------------------------+
; Register name              ; Reason for Removal        ; Registers Removed due to This Register                                 ;
+----------------------------+---------------------------+------------------------------------------------------------------------+
; buy:inst_buy|price_need[6] ; Stuck at GND              ; buy:inst_buy|led_value[3], freq_select:inst_freq_select|spec_data[19], ;
;                            ; due to stuck port data_in ; freq_select:inst_freq_select|spec_data[18],                            ;
;                            ;                           ; freq_select:inst_freq_select|spec_data[17],                            ;
;                            ;                           ; freq_select:inst_freq_select|spec_data[0]                              ;
+----------------------------+---------------------------+------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1078  ;
; Number of registers using Synchronous Clear  ; 208   ;
; Number of registers using Synchronous Load   ; 158   ;
; Number of registers using Asynchronous Clear ; 742   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 513   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; buy:inst_buy|led_value[0]                                                                                                                                                                                                                                                                                                       ; 64      ;
; beep_led_drive:inst_led_beep|led_running[0]                                                                                                                                                                                                                                                                                     ; 2       ;
; beep_led_drive:inst_led_beep|led_running[1]                                                                                                                                                                                                                                                                                     ; 2       ;
; beep_led_drive:inst_led_beep|led_running[2]                                                                                                                                                                                                                                                                                     ; 2       ;
; beep_led_drive:inst_led_beep|led_running[3]                                                                                                                                                                                                                                                                                     ; 2       ;
; buy:inst_buy|price_need[2]                                                                                                                                                                                                                                                                                                      ; 7       ;
; beep_drive:inst_beep_drive|beep                                                                                                                                                                                                                                                                                                 ; 2       ;
; key_debounce:inst_key_debounce_key0|key_value                                                                                                                                                                                                                                                                                   ; 4       ;
; buy:inst_buy|flag_can_operation                                                                                                                                                                                                                                                                                                 ; 18      ;
; beep_led_drive:inst_led_beep|cnt_time_flash[0]                                                                                                                                                                                                                                                                                  ; 2       ;
; beep_led_drive:inst_led_beep|cnt_time_running[0]                                                                                                                                                                                                                                                                                ; 2       ;
; key_debounce:inst_key_debounce_key1|key_value                                                                                                                                                                                                                                                                                   ; 2       ;
; key_debounce:inst_key_debounce_key2|key_value                                                                                                                                                                                                                                                                                   ; 3       ;
; beep_drive:inst_beep_drive|flag_beep_time_out                                                                                                                                                                                                                                                                                   ; 4       ;
; freq_select:inst_freq_select|spec_data[8]                                                                                                                                                                                                                                                                                       ; 5       ;
; freq_select:inst_freq_select|spec_data[4]                                                                                                                                                                                                                                                                                       ; 2       ;
; freq_select:inst_freq_select|spec_data[5]                                                                                                                                                                                                                                                                                       ; 3       ;
; freq_select:inst_freq_select|spec_data[6]                                                                                                                                                                                                                                                                                       ; 2       ;
; freq_select:inst_freq_select|spec_data[10]                                                                                                                                                                                                                                                                                      ; 2       ;
; freq_select:inst_freq_select|spec_data[14]                                                                                                                                                                                                                                                                                      ; 2       ;
; key_debounce:inst_key_debounce_key0|key_reg                                                                                                                                                                                                                                                                                     ; 2       ;
; key_debounce:inst_key_debounce_key1|key_reg                                                                                                                                                                                                                                                                                     ; 2       ;
; key_debounce:inst_key_debounce_key2|key_reg                                                                                                                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 39                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |prj7620_beep_seg|buy:inst_buy|led_value[2]                                      ;
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; Yes        ; |prj7620_beep_seg|beep_led_drive:inst_led_beep|cnt_time_running[16]              ;
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; Yes        ; |prj7620_beep_seg|beep_led_drive:inst_led_beep|cnt_time_flash[6]                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |prj7620_beep_seg|freq_select:inst_freq_select|spec_cnt[4]                       ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |prj7620_beep_seg|beep_drive:inst_beep_drive|cnt_time_music[2]                   ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |prj7620_beep_seg|key_debounce:inst_key_debounce_key0|delay_cnt[1]               ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |prj7620_beep_seg|key_debounce:inst_key_debounce_key2|delay_cnt[6]               ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |prj7620_beep_seg|key_debounce:inst_key_debounce_key1|delay_cnt[8]               ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |prj7620_beep_seg|beep_drive:inst_beep_drive|cnt_time[22]                        ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |prj7620_beep_seg|paj7620_top:paj7620_top_inst|cnt[0][7]                         ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |prj7620_beep_seg|paj7620_top:paj7620_top_inst|cnt[1][19]                        ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |prj7620_beep_seg|paj7620_top:paj7620_top_inst|cnt[2][17]                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |prj7620_beep_seg|buy:inst_buy|cnt_time[4]                                       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |prj7620_beep_seg|buy:inst_buy|price_put_last[5]                                 ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |prj7620_beep_seg|buy:inst_buy|price_out[3]                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|mode[0]    ;
; 6:1                ; 26 bits   ; 104 LEs       ; 26 LEs               ; 78 LEs                 ; Yes        ; |prj7620_beep_seg|paj7620_top:paj7620_top_inst|cnt[3][15]                        ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_6  ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_2  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |prj7620_beep_seg|beep_led_drive:inst_led_beep|Mux3                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux26      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux28      ;
; 64:1               ; 4 bits    ; 168 LEs       ; 28 LEs               ; 140 LEs                ; No         ; |prj7620_beep_seg|seg_drive:inst_seg_drive|Selector1                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for paj7620_top:paj7620_top_inst   ;
+---------------------------+-------+------+------------+
; Assignment                ; Value ; From ; To         ;
+---------------------------+-------+------+------------+
; PRESERVE_REGISTER         ; on    ; -    ; flag[3]    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; flag[3]    ;
; PRESERVE_REGISTER         ; on    ; -    ; flag[2]    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; flag[2]    ;
; PRESERVE_REGISTER         ; on    ; -    ; flag[1]    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; flag[1]    ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[0][0]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[0][0]  ;
; PRESERVE_REGISTER         ; on    ; -    ; flag[0]    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; flag[0]    ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[3][25] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[3][25] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[3][24] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[3][24] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[3][23] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[3][23] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[3][22] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[3][22] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[3][21] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[3][21] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[3][20] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[3][20] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[3][19] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[3][19] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[3][18] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[3][18] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[3][17] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[3][17] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[3][16] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[3][16] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[3][15] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[3][15] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[3][14] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[3][14] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[3][13] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[3][13] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[3][12] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[3][12] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[3][11] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[3][11] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[3][10] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[3][10] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[3][9]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[3][9]  ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[3][8]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[3][8]  ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[3][7]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[3][7]  ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[3][6]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[3][6]  ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[3][5]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[3][5]  ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[3][4]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[3][4]  ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[3][3]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[3][3]  ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[3][2]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[3][2]  ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[3][1]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[3][1]  ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[3][0]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[3][0]  ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[2][25] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[2][25] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[2][24] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[2][24] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[2][23] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[2][23] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[2][22] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[2][22] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[2][21] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[2][21] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[2][20] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[2][20] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[2][19] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[2][19] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[2][18] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[2][18] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[2][17] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[2][17] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[2][16] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[2][16] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[2][15] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[2][15] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[2][14] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[2][14] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[2][13] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[2][13] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[2][12] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[2][12] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[2][11] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[2][11] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[2][10] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[2][10] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[2][9]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[2][9]  ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[2][8]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[2][8]  ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[2][7]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[2][7]  ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[2][6]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[2][6]  ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[2][5]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[2][5]  ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[2][4]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[2][4]  ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[2][3]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[2][3]  ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[2][2]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[2][2]  ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[2][1]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[2][1]  ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[2][0]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[2][0]  ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[1][25] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[1][25] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[1][24] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[1][24] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[1][23] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[1][23] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[1][22] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[1][22] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[1][21] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[1][21] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[1][20] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[1][20] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[1][19] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[1][19] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[1][18] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[1][18] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[1][17] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[1][17] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[1][16] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[1][16] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[1][15] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[1][15] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[1][14] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[1][14] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[1][13] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[1][13] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[1][12] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[1][12] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[1][11] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[1][11] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[1][10] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[1][10] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[1][9]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[1][9]  ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[1][8]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[1][8]  ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[1][7]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[1][7]  ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[1][6]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[1][6]  ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[1][5]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[1][5]  ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[1][4]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[1][4]  ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[1][3]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[1][3]  ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[1][2]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[1][2]  ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[1][1]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[1][1]  ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[1][0]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[1][0]  ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[0][25] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[0][25] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[0][24] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[0][24] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[0][23] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[0][23] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[0][22] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[0][22] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[0][21] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[0][21] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[0][20] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[0][20] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[0][19] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[0][19] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[0][18] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[0][18] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[0][17] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[0][17] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[0][16] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[0][16] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[0][15] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[0][15] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[0][14] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[0][14] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[0][13] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[0][13] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[0][12] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[0][12] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[0][11] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[0][11] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[0][10] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[0][10] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[0][9]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[0][9]  ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[0][8]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[0][8]  ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[0][7]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[0][7]  ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[0][6]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[0][6]  ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[0][5]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[0][5]  ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[0][4]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[0][4]  ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[0][3]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[0][3]  ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[0][2]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[0][2]  ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[0][1]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[0][1]  ;
+---------------------------+-------+------+------------+


+----------------------------------------------------------------------------+
; Source assignments for paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst ;
+---------------------------+-------+------+---------------------------------+
; Assignment                ; Value ; From ; To                              ;
+---------------------------+-------+------+---------------------------------+
; PRESERVE_REGISTER         ; on    ; -    ; cnt_clk[4]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt_clk[4]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt_clk[3]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt_clk[3]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt_clk[2]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt_clk[2]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt_clk[1]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt_clk[1]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt_clk[0]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt_clk[0]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; c_state.IDLE                    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_state.IDLE                    ;
; PRESERVE_REGISTER         ; on    ; -    ; c_state.START                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_state.START                   ;
; PRESERVE_REGISTER         ; on    ; -    ; c_state.SLAVE_ADDR              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_state.SLAVE_ADDR              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_state.ACK_1                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_state.ACK_1                   ;
; PRESERVE_REGISTER         ; on    ; -    ; c_state.DEVICE_ADDR             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_state.DEVICE_ADDR             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_state.ACK_2                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_state.ACK_2                   ;
; PRESERVE_REGISTER         ; on    ; -    ; c_state.DATA                    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_state.DATA                    ;
; PRESERVE_REGISTER         ; on    ; -    ; c_state.ACK_3                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_state.ACK_3                   ;
; PRESERVE_REGISTER         ; on    ; -    ; c_state.STOP                    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_state.STOP                    ;
; PRESERVE_REGISTER         ; on    ; -    ; c_state.WAIT                    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_state.WAIT                    ;
; PRESERVE_REGISTER         ; on    ; -    ; c_state.NACK                    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_state.NACK                    ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt_wait[9]                     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt_wait[9]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt_wait[8]                     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt_wait[8]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt_wait[7]                     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt_wait[7]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt_wait[6]                     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt_wait[6]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt_wait[5]                     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt_wait[5]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt_wait[4]                     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt_wait[4]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt_wait[3]                     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt_wait[3]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt_wait[2]                     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt_wait[2]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt_wait[1]                     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt_wait[1]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt_wait[0]                     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt_wait[0]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; skip_en_1                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; skip_en_1                       ;
; PRESERVE_REGISTER         ; on    ; -    ; skip_en_2                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; skip_en_2                       ;
; PRESERVE_REGISTER         ; on    ; -    ; skip_en_3                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; skip_en_3                       ;
; PRESERVE_REGISTER         ; on    ; -    ; skip_en_4                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; skip_en_4                       ;
; PRESERVE_REGISTER         ; on    ; -    ; skip_en_5                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; skip_en_5                       ;
; PRESERVE_REGISTER         ; on    ; -    ; skip_en_6                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; skip_en_6                       ;
; PRESERVE_REGISTER         ; on    ; -    ; skip_en_7                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; skip_en_7                       ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt_i2c_clk[1]                  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt_i2c_clk[1]                  ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt_i2c_clk[0]                  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt_i2c_clk[0]                  ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt_bit[2]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt_bit[2]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt_bit[1]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt_bit[1]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt_bit[0]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt_bit[0]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; i2c_end                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; i2c_end                         ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt_delay[9]                    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt_delay[9]                    ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt_delay[8]                    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt_delay[8]                    ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt_delay[7]                    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt_delay[7]                    ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt_delay[6]                    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt_delay[6]                    ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt_delay[5]                    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt_delay[5]                    ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt_delay[4]                    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt_delay[4]                    ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt_delay[3]                    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt_delay[3]                    ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt_delay[2]                    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt_delay[2]                    ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt_delay[1]                    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt_delay[1]                    ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt_delay[0]                    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt_delay[0]                    ;
; PRESERVE_REGISTER         ; on    ; -    ; error_en                        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; error_en                        ;
; PRESERVE_REGISTER         ; on    ; -    ; cfg_num[5]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cfg_num[5]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; cfg_num[4]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cfg_num[4]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; cfg_num[3]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cfg_num[3]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; cfg_num[2]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cfg_num[2]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; cfg_num[1]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cfg_num[1]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; cfg_num[0]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cfg_num[0]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data[7]                     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data[7]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data[6]                     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data[6]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data[5]                     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data[5]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data[4]                     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data[4]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data[3]                     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data[3]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data[2]                     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data[2]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data[1]                     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data[1]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data[0]                     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data[0]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; po_data_reg[7]                  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; po_data_reg[7]                  ;
; PRESERVE_REGISTER         ; on    ; -    ; po_data_reg[6]                  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; po_data_reg[6]                  ;
; PRESERVE_REGISTER         ; on    ; -    ; po_data_reg[5]                  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; po_data_reg[5]                  ;
; PRESERVE_REGISTER         ; on    ; -    ; po_data_reg[4]                  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; po_data_reg[4]                  ;
; PRESERVE_REGISTER         ; on    ; -    ; po_data_reg[3]                  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; po_data_reg[3]                  ;
; PRESERVE_REGISTER         ; on    ; -    ; po_data_reg[2]                  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; po_data_reg[2]                  ;
; PRESERVE_REGISTER         ; on    ; -    ; po_data_reg[1]                  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; po_data_reg[1]                  ;
; PRESERVE_REGISTER         ; on    ; -    ; po_data_reg[0]                  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; po_data_reg[0]                  ;
+---------------------------+-------+------+---------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: paj7620_top:paj7620_top_inst ;
+----------------+------------+---------------------------------------------+
; Parameter Name ; Value      ; Type                                        ;
+----------------+------------+---------------------------------------------+
; CNT_MAX        ; 1111101000 ; Unsigned Binary                             ;
+----------------+------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst ;
+----------------+----------------------------+----------------------------------------------------+
; Parameter Name ; Value                      ; Type                                               ;
+----------------+----------------------------+----------------------------------------------------+
; SLAVE_ID       ; 1110011                    ; Unsigned Binary                                    ;
; SENSOR_ADDR    ; 11101111                   ; Unsigned Binary                                    ;
; RD_ADDR        ; 01000011                   ; Unsigned Binary                                    ;
; SYS_CLK_FREQ   ; 10111110101111000010000000 ; Unsigned Binary                                    ;
; SCL_FREQ       ; 00000111101000010010000    ; Unsigned Binary                                    ;
+----------------+----------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sel_drive:inst_sel_drive ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; MAX_NUM        ; 1000  ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buy:inst_buy       ;
+----------------+------------------------------+-----------------+
; Parameter Name ; Value                        ; Type            ;
+----------------+------------------------------+-----------------+
; P1             ; 0000101                      ; Unsigned Binary ;
; P2             ; 0001111                      ; Unsigned Binary ;
; P3             ; 0011000                      ; Unsigned Binary ;
; P4             ; 0011110                      ; Unsigned Binary ;
; MAX_TIME       ; 0101111101011110000100000000 ; Unsigned Binary ;
+----------------+------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: beep_led_drive:inst_led_beep ;
+------------------+------------------------------+-------------------------+
; Parameter Name   ; Value                        ; Type                    ;
+------------------+------------------------------+-------------------------+
; MAX_TIME_RUNNING ; 0000001111010000100100000000 ; Unsigned Binary         ;
; MAX_TIME_FLASH   ; 0000100110001001011010000000 ; Unsigned Binary         ;
+------------------+------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: key_debounce:inst_key_debounce_key0 ;
+----------------+----------------------+------------------------------------------+
; Parameter Name ; Value                ; Type                                     ;
+----------------+----------------------+------------------------------------------+
; MAX_NUM        ; 11110100001001000000 ; Unsigned Binary                          ;
+----------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: key_debounce:inst_key_debounce_key1 ;
+----------------+----------------------+------------------------------------------+
; Parameter Name ; Value                ; Type                                     ;
+----------------+----------------------+------------------------------------------+
; MAX_NUM        ; 11110100001001000000 ; Unsigned Binary                          ;
+----------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: key_debounce:inst_key_debounce_key2 ;
+----------------+----------------------+------------------------------------------+
; Parameter Name ; Value                ; Type                                     ;
+----------------+----------------------+------------------------------------------+
; MAX_NUM        ; 11110100001001000000 ; Unsigned Binary                          ;
+----------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: beep_drive:inst_beep_drive ;
+----------------+------------------------------+-------------------------+
; Parameter Name ; Value                        ; Type                    ;
+----------------+------------------------------+-------------------------+
; MAX_TIME       ; 100110001001011010000000     ; Unsigned Binary         ;
; MAX_TIME_MUSIC ; 1110111001101011001010000000 ; Unsigned Binary         ;
; MAX_buying     ; 10011000100101101000000000   ; Unsigned Binary         ;
+----------------+------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: freq_select:inst_freq_select ;
+----------------+----------------------+-----------------------------------+
; Parameter Name ; Value                ; Type                              ;
+----------------+----------------------+-----------------------------------+
; NOTE_NUM       ; 110010               ; Unsigned Binary                   ;
; DO             ; 00010111010101110000 ; Unsigned Binary                   ;
; RE             ; 00010100010011001110 ; Unsigned Binary                   ;
; MI             ; 00010010100001001010 ; Unsigned Binary                   ;
; FA             ; 00010001011110110000 ; Unsigned Binary                   ;
; SO             ; 00001111100100000110 ; Unsigned Binary                   ;
; LA             ; 00001101110111100000 ; Unsigned Binary                   ;
; XI             ; 00001100010110101000 ; Unsigned Binary                   ;
; HDO            ; 1011101010000110     ; Unsigned Binary                   ;
; HRE            ; 1010010100001010     ; Unsigned Binary                   ;
; HMI            ; 1001010000001100     ; Unsigned Binary                   ;
; HFA            ; 1001001010101110     ; Unsigned Binary                   ;
; HSO            ; 0111110001101010     ; Unsigned Binary                   ;
; HLA            ; 0110111011110000     ; Unsigned Binary                   ;
; HXI            ; 0110001100111000     ; Unsigned Binary                   ;
; LDO            ; 00101110100101010000 ; Unsigned Binary                   ;
; LRE            ; 00101001100001000010 ; Unsigned Binary                   ;
; LMI            ; 00100100111111001100 ; Unsigned Binary                   ;
; LFA            ; 00100010111110010010 ; Unsigned Binary                   ;
; LSO            ; 00011111001000111110 ; Unsigned Binary                   ;
; LLA            ; 00011011101111000000 ; Unsigned Binary                   ;
; LXI            ; 00011000101101010000 ; Unsigned Binary                   ;
+----------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                           ;
+-------------------------------------------------+--------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                  ; Type           ;
+-------------------------------------------------+--------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                          ; String         ;
; sld_node_info                                   ; 805334528                                              ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                        ; String         ;
; SLD_IP_VERSION                                  ; 6                                                      ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                      ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                      ; Signed Integer ;
; sld_data_bits                                   ; 6                                                      ; Untyped        ;
; sld_trigger_bits                                ; 6                                                      ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                     ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                  ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                  ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                      ; Untyped        ;
; sld_sample_depth                                ; 8192                                                   ; Untyped        ;
; sld_segment_size                                ; 8192                                                   ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                   ; Untyped        ;
; sld_state_bits                                  ; 11                                                     ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                      ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                      ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                      ; Signed Integer ;
; sld_trigger_level                               ; 1                                                      ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                      ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                      ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                      ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_prj7620_beep_seg_auto_signaltap_0_1_1c48, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                      ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                      ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                      ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                      ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                                      ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                   ; String         ;
; sld_inversion_mask_length                       ; 27                                                     ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000                            ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                      ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                              ; String         ;
; sld_state_flow_use_generated                    ; 0                                                      ; Untyped        ;
; sld_current_resource_width                      ; 1                                                      ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                    ; Untyped        ;
; sld_storage_qualifier_bits                      ; 6                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                      ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                      ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                      ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                      ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_drive:inst_seg_drive|lpm_divide:Mod5 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_l9m ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_drive:inst_seg_drive|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                         ;
; LPM_WIDTHD             ; 7              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_o9m ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_drive:inst_seg_drive|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_ihm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_drive:inst_seg_drive|lpm_divide:Mod4 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                         ;
; LPM_WIDTHD             ; 7              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_o9m ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_drive:inst_seg_drive|lpm_divide:Div2 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_ihm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_drive:inst_seg_drive|lpm_divide:Mod2 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                         ;
; LPM_WIDTHD             ; 7              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_o9m ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_drive:inst_seg_drive|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_ihm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_drive:inst_seg_drive|lpm_divide:Mod1 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_l9m ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_drive:inst_seg_drive|lpm_divide:Mod3 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_l9m ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sel_drive:inst_sel_drive|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 22             ; Untyped                                         ;
; LPM_WIDTHD             ; 10             ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_fcm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "freq_select:inst_freq_select"                                                                                                                     ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; spec_flag ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; flag_buy  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "beep_led_drive:inst_led_beep"                                                                                                                                                    ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; value ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "buy:inst_buy"                                                                                                                                                              ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                               ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; flag_beep ; Output ; Warning  ; Output or bidir port (3 bits) is wider than the port expression (1 bits) it drives; bit(s) "flag_beep[2..1]" have no fanouts                                          ;
; flag_beep ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; led_value ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (5 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "paj7620_top:paj7620_top_inst"                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; data[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 6                   ; 6                ; 8192         ; 1        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 31                          ;
; cycloneiii_ff         ; 529                         ;
;     CLR               ; 202                         ;
;     CLR SCLR          ; 124                         ;
;     CLR SLD           ; 60                          ;
;     ENA CLR           ; 83                          ;
;     ENA CLR SCLR      ; 30                          ;
;     ENA CLR SCLR SLD  ; 6                           ;
;     ENA CLR SLD       ; 24                          ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 1659                        ;
;     arith             ; 520                         ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 422                         ;
;         3 data inputs ; 95                          ;
;     normal            ; 1139                        ;
;         0 data inputs ; 27                          ;
;         1 data inputs ; 40                          ;
;         2 data inputs ; 211                         ;
;         3 data inputs ; 179                         ;
;         4 data inputs ; 682                         ;
;                       ;                             ;
; Max LUT depth         ; 16.00                       ;
; Average LUT depth     ; 5.43                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                               ;
+--------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details                                                                                                                                                        ;
+--------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; flag[0]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; flag[0]                             ; N/A                                                                                                                                                            ;
; flag[0]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; flag[0]                             ; N/A                                                                                                                                                            ;
; flag[1]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; flag[1]                             ; N/A                                                                                                                                                            ;
; flag[1]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; flag[1]                             ; N/A                                                                                                                                                            ;
; flag[2]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; flag[2]                             ; N/A                                                                                                                                                            ;
; flag[2]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; flag[2]                             ; N/A                                                                                                                                                            ;
; flag[3]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; flag[3]                             ; N/A                                                                                                                                                            ;
; flag[3]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; flag[3]                             ; N/A                                                                                                                                                            ;
; seg_dynamic:seg_dynamic_inst|flag[0] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; seg_dynamic:seg_dynamic_inst|flag[0] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; seg_dynamic:seg_dynamic_inst|flag[1] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; seg_dynamic:seg_dynamic_inst|flag[1] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; sys_clk                              ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
+--------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Sun May 07 12:52:21 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off prj7620_beep_seg -c prj7620_beep_seg
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/8_prj7620_beep_seg/rtl/beep_driver.v
    Info (12023): Found entity 1: beep_drive File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/beep_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/8_prj7620_beep_seg/rtl/sel_driver.v
    Info (12023): Found entity 1: sel_drive File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/sel_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/8_prj7620_beep_seg/rtl/seg_dynamic.v
    Info (12023): Found entity 1: seg_dynamic File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/seg_dynamic.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/8_prj7620_beep_seg/rtl/seg_driver.v
    Info (12023): Found entity 1: seg_drive File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/seg_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/8_prj7620_beep_seg/rtl/prj7620_cfg.v
    Info (12023): Found entity 1: prj7620_cfg File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/prj7620_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/8_prj7620_beep_seg/rtl/prj7620_beep_seg.v
    Info (12023): Found entity 1: prj7620_beep_seg File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/prj7620_beep_seg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/8_prj7620_beep_seg/rtl/paj7620_top.v
    Info (12023): Found entity 1: paj7620_top File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/paj7620_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/8_prj7620_beep_seg/rtl/key_debounce.v
    Info (12023): Found entity 1: key_debounce File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/key_debounce.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/8_prj7620_beep_seg/rtl/i2c_ctrl.v
    Info (12023): Found entity 1: i2c_ctrl File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/8_prj7620_beep_seg/rtl/freq_select.v
    Info (12023): Found entity 1: freq_select File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/freq_select.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/8_prj7620_beep_seg/rtl/buy.v
    Info (12023): Found entity 1: buy File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/buy.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/8_prj7620_beep_seg/rtl/beep_led_driver.v
    Info (12023): Found entity 1: beep_led_drive File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/beep_led_driver.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at prj7620_beep_seg.v(31): created implicit net for "flag_hand" File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/prj7620_beep_seg.v Line: 31
Warning (10236): Verilog HDL Implicit Net warning at prj7620_beep_seg.v(117): created implicit net for "flag_beep" File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/prj7620_beep_seg.v Line: 117
Warning (10222): Verilog HDL Parameter Declaration warning at i2c_ctrl.v(25): Parameter Declaration in module "i2c_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 25
Warning (10222): Verilog HDL Parameter Declaration warning at i2c_ctrl.v(27): Parameter Declaration in module "i2c_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 27
Warning (10222): Verilog HDL Parameter Declaration warning at i2c_ctrl.v(38): Parameter Declaration in module "i2c_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 38
Info (12127): Elaborating entity "prj7620_beep_seg" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at prj7620_beep_seg.v(31): object "flag_hand" assigned a value but never read File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/prj7620_beep_seg.v Line: 31
Warning (10230): Verilog HDL assignment warning at prj7620_beep_seg.v(26): truncated value with size 8 to match size of target (4) File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/prj7620_beep_seg.v Line: 26
Warning (10230): Verilog HDL assignment warning at prj7620_beep_seg.v(30): truncated value with size 8 to match size of target (4) File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/prj7620_beep_seg.v Line: 30
Warning (10230): Verilog HDL assignment warning at prj7620_beep_seg.v(31): truncated value with size 4 to match size of target (1) File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/prj7620_beep_seg.v Line: 31
Info (10264): Verilog HDL Case Statement information at prj7620_beep_seg.v(38): all case item expressions in this case statement are onehot File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/prj7620_beep_seg.v Line: 38
Info (12128): Elaborating entity "paj7620_top" for hierarchy "paj7620_top:paj7620_top_inst" File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/prj7620_beep_seg.v Line: 64
Info (12128): Elaborating entity "i2c_ctrl" for hierarchy "paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst" File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/paj7620_top.v Line: 204
Warning (10270): Verilog HDL Case Statement warning at i2c_ctrl.v(80): incomplete case statement has no default case item File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 80
Warning (10240): Verilog HDL Always Construct warning at i2c_ctrl.v(80): inferring latch(es) for variable "slave_addr", which holds its previous value in one or more paths through the always construct File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 80
Warning (10240): Verilog HDL Always Construct warning at i2c_ctrl.v(80): inferring latch(es) for variable "device_addr", which holds its previous value in one or more paths through the always construct File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 80
Warning (10240): Verilog HDL Always Construct warning at i2c_ctrl.v(80): inferring latch(es) for variable "wr_addr", which holds its previous value in one or more paths through the always construct File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 80
Warning (10240): Verilog HDL Always Construct warning at i2c_ctrl.v(542): inferring latch(es) for variable "po_data", which holds its previous value in one or more paths through the always construct File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 542
Info (10264): Verilog HDL Case Statement information at i2c_ctrl.v(550): all case item expressions in this case statement are onehot File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 550
Info (10041): Inferred latch for "po_data[0]" at i2c_ctrl.v(542) File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 542
Info (10041): Inferred latch for "po_data[1]" at i2c_ctrl.v(542) File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 542
Info (10041): Inferred latch for "po_data[2]" at i2c_ctrl.v(542) File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 542
Info (10041): Inferred latch for "po_data[3]" at i2c_ctrl.v(542) File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 542
Info (10041): Inferred latch for "po_data[4]" at i2c_ctrl.v(542) File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 542
Info (10041): Inferred latch for "po_data[5]" at i2c_ctrl.v(542) File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 542
Info (10041): Inferred latch for "po_data[6]" at i2c_ctrl.v(542) File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 542
Info (10041): Inferred latch for "po_data[7]" at i2c_ctrl.v(542) File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 542
Info (10041): Inferred latch for "wr_addr[0]" at i2c_ctrl.v(80) File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 80
Info (10041): Inferred latch for "wr_addr[1]" at i2c_ctrl.v(80) File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 80
Info (10041): Inferred latch for "wr_addr[2]" at i2c_ctrl.v(80) File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 80
Info (10041): Inferred latch for "wr_addr[3]" at i2c_ctrl.v(80) File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 80
Info (10041): Inferred latch for "wr_addr[4]" at i2c_ctrl.v(80) File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 80
Info (10041): Inferred latch for "wr_addr[5]" at i2c_ctrl.v(80) File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 80
Info (10041): Inferred latch for "wr_addr[6]" at i2c_ctrl.v(80) File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 80
Info (10041): Inferred latch for "wr_addr[7]" at i2c_ctrl.v(80) File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 80
Info (10041): Inferred latch for "device_addr[0]" at i2c_ctrl.v(80) File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 80
Info (10041): Inferred latch for "device_addr[1]" at i2c_ctrl.v(80) File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 80
Info (10041): Inferred latch for "device_addr[2]" at i2c_ctrl.v(80) File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 80
Info (10041): Inferred latch for "device_addr[3]" at i2c_ctrl.v(80) File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 80
Info (10041): Inferred latch for "device_addr[4]" at i2c_ctrl.v(80) File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 80
Info (10041): Inferred latch for "device_addr[5]" at i2c_ctrl.v(80) File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 80
Info (10041): Inferred latch for "device_addr[6]" at i2c_ctrl.v(80) File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 80
Info (10041): Inferred latch for "device_addr[7]" at i2c_ctrl.v(80) File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 80
Info (10041): Inferred latch for "slave_addr[0]" at i2c_ctrl.v(80) File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 80
Info (10041): Inferred latch for "slave_addr[1]" at i2c_ctrl.v(80) File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 80
Info (10041): Inferred latch for "slave_addr[2]" at i2c_ctrl.v(80) File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 80
Info (10041): Inferred latch for "slave_addr[3]" at i2c_ctrl.v(80) File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 80
Info (10041): Inferred latch for "slave_addr[4]" at i2c_ctrl.v(80) File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 80
Info (10041): Inferred latch for "slave_addr[5]" at i2c_ctrl.v(80) File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 80
Info (10041): Inferred latch for "slave_addr[6]" at i2c_ctrl.v(80) File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 80
Info (10041): Inferred latch for "slave_addr[7]" at i2c_ctrl.v(80) File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 80
Info (12128): Elaborating entity "prj7620_cfg" for hierarchy "paj7620_top:paj7620_top_inst|prj7620_cfg:prj7620_cfg_inst" File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/paj7620_top.v Line: 215
Info (12128): Elaborating entity "sel_drive" for hierarchy "sel_drive:inst_sel_drive" File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/prj7620_beep_seg.v Line: 95
Warning (10230): Verilog HDL assignment warning at sel_driver.v(37): truncated value with size 32 to match size of target (21) File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/sel_driver.v Line: 37
Warning (10240): Verilog HDL Always Construct warning at sel_driver.v(57): inferring latch(es) for variable "next_state", which holds its previous value in one or more paths through the always construct File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/sel_driver.v Line: 57
Warning (10235): Verilog HDL Always Construct warning at sel_driver.v(101): variable "price_out" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/sel_driver.v Line: 101
Warning (10235): Verilog HDL Always Construct warning at sel_driver.v(109): variable "price_need" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/sel_driver.v Line: 109
Warning (10235): Verilog HDL Always Construct warning at sel_driver.v(117): variable "price_need" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/sel_driver.v Line: 117
Warning (10235): Verilog HDL Always Construct warning at sel_driver.v(125): variable "price_put" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/sel_driver.v Line: 125
Warning (10235): Verilog HDL Always Construct warning at sel_driver.v(133): variable "price_put" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/sel_driver.v Line: 133
Info (10041): Inferred latch for "next_state.state5" at sel_driver.v(57) File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/sel_driver.v Line: 57
Info (10041): Inferred latch for "next_state.state4" at sel_driver.v(57) File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/sel_driver.v Line: 57
Info (10041): Inferred latch for "next_state.state3" at sel_driver.v(57) File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/sel_driver.v Line: 57
Info (10041): Inferred latch for "next_state.state2" at sel_driver.v(57) File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/sel_driver.v Line: 57
Info (10041): Inferred latch for "next_state.state1" at sel_driver.v(57) File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/sel_driver.v Line: 57
Info (10041): Inferred latch for "next_state.state0" at sel_driver.v(57) File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/sel_driver.v Line: 57
Info (12128): Elaborating entity "seg_drive" for hierarchy "seg_drive:inst_seg_drive" File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/prj7620_beep_seg.v Line: 108
Warning (10230): Verilog HDL assignment warning at seg_driver.v(16): truncated value with size 32 to match size of target (4) File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/seg_driver.v Line: 16
Warning (10230): Verilog HDL assignment warning at seg_driver.v(17): truncated value with size 32 to match size of target (4) File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/seg_driver.v Line: 17
Warning (10230): Verilog HDL assignment warning at seg_driver.v(19): truncated value with size 32 to match size of target (4) File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/seg_driver.v Line: 19
Warning (10230): Verilog HDL assignment warning at seg_driver.v(20): truncated value with size 32 to match size of target (4) File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/seg_driver.v Line: 20
Warning (10230): Verilog HDL assignment warning at seg_driver.v(22): truncated value with size 32 to match size of target (4) File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/seg_driver.v Line: 22
Warning (10230): Verilog HDL assignment warning at seg_driver.v(23): truncated value with size 32 to match size of target (4) File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/seg_driver.v Line: 23
Info (12128): Elaborating entity "buy" for hierarchy "buy:inst_buy" File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/prj7620_beep_seg.v Line: 123
Warning (10034): Output port "flag_beep" at buy.v(8) has no driver File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/buy.v Line: 8
Info (12128): Elaborating entity "beep_led_drive" for hierarchy "beep_led_drive:inst_led_beep" File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/prj7620_beep_seg.v Line: 133
Info (12128): Elaborating entity "key_debounce" for hierarchy "key_debounce:inst_key_debounce_key0" File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/prj7620_beep_seg.v Line: 151
Warning (10230): Verilog HDL assignment warning at key_debounce.v(30): truncated value with size 32 to match size of target (20) File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/key_debounce.v Line: 30
Info (12128): Elaborating entity "beep_drive" for hierarchy "beep_drive:inst_beep_drive" File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/prj7620_beep_seg.v Line: 180
Info (12128): Elaborating entity "freq_select" for hierarchy "freq_select:inst_freq_select" File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/prj7620_beep_seg.v Line: 190
Warning (10272): Verilog HDL Case Statement warning at freq_select.v(221): case item expression covers a value already covered by a previous case item File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/freq_select.v Line: 221
Warning (10230): Verilog HDL assignment warning at freq_select.v(312): truncated value with size 20 to match size of target (19) File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/freq_select.v Line: 312
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "led_value[4]" is missing source, defaulting to GND File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/prj7620_beep_seg.v Line: 79
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "led_value[4]" is missing source, defaulting to GND File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/prj7620_beep_seg.v Line: 79
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "led_value[4]" is missing source, defaulting to GND File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/prj7620_beep_seg.v Line: 79
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "led_value[4]" is missing source, defaulting to GND File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/prj7620_beep_seg.v Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_8bp.tdf
    Info (12023): Found entity 1: sld_ela_trigger_8bp File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/sld_ela_trigger_8bp.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_prj7620_beep_seg_auto_signaltap_0_1_1c48.v
    Info (12023): Found entity 1: sld_reserved_prj7620_beep_seg_auto_signaltap_0_1_1c48 File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/sld_reserved_prj7620_beep_seg_auto_signaltap_0_1_1c48.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e824.tdf
    Info (12023): Found entity 1: altsyncram_e824 File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/altsyncram_e824.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_vsc.tdf
    Info (12023): Found entity 1: mux_vsc File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/mux_vsc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tei.tdf
    Info (12023): Found entity 1: cntr_tei File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/cntr_tei.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_pgc.tdf
    Info (12023): Found entity 1: cmpr_pgc File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/cmpr_pgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_o9j.tdf
    Info (12023): Found entity 1: cntr_o9j File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/cntr_o9j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf
    Info (12023): Found entity 1: cntr_igi File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/cntr_igi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.05.07.12:52:36 Progress: Loading sld07a16557/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld07a16557/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/ip/sld07a16557/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 10 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_drive:inst_seg_drive|Mod5" File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/seg_driver.v Line: 23
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_drive:inst_seg_drive|Mod0" File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/seg_driver.v Line: 16
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_drive:inst_seg_drive|Div0" File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/seg_driver.v Line: 16
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_drive:inst_seg_drive|Mod4" File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/seg_driver.v Line: 22
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_drive:inst_seg_drive|Div2" File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/seg_driver.v Line: 22
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_drive:inst_seg_drive|Mod2" File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/seg_driver.v Line: 19
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_drive:inst_seg_drive|Div1" File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/seg_driver.v Line: 19
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_drive:inst_seg_drive|Mod1" File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/seg_driver.v Line: 17
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_drive:inst_seg_drive|Mod3" File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/seg_driver.v Line: 20
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "sel_drive:inst_sel_drive|Mod0" File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/sel_driver.v Line: 37
Info (12130): Elaborated megafunction instantiation "seg_drive:inst_seg_drive|lpm_divide:Mod5" File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/seg_driver.v Line: 23
Info (12133): Instantiated megafunction "seg_drive:inst_seg_drive|lpm_divide:Mod5" with the following parameter: File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/seg_driver.v Line: 23
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_l9m.tdf
    Info (12023): Found entity 1: lpm_divide_l9m File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/lpm_divide_l9m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/sign_div_unsign_akh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf
    Info (12023): Found entity 1: alt_u_div_84f File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/alt_u_div_84f.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/add_sub_8pc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "seg_drive:inst_seg_drive|lpm_divide:Mod0" File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/seg_driver.v Line: 16
Info (12133): Instantiated megafunction "seg_drive:inst_seg_drive|lpm_divide:Mod0" with the following parameter: File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/seg_driver.v Line: 16
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_o9m.tdf
    Info (12023): Found entity 1: lpm_divide_o9m File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/lpm_divide_o9m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dkh File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/sign_div_unsign_dkh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_e4f.tdf
    Info (12023): Found entity 1: alt_u_div_e4f File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/alt_u_div_e4f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "seg_drive:inst_seg_drive|lpm_divide:Div0" File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/seg_driver.v Line: 16
Info (12133): Instantiated megafunction "seg_drive:inst_seg_drive|lpm_divide:Div0" with the following parameter: File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/seg_driver.v Line: 16
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf
    Info (12023): Found entity 1: lpm_divide_ihm File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/lpm_divide_ihm.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "seg_drive:inst_seg_drive|lpm_divide:Mod2" File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/seg_driver.v Line: 19
Info (12133): Instantiated megafunction "seg_drive:inst_seg_drive|lpm_divide:Mod2" with the following parameter: File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/seg_driver.v Line: 19
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "seg_drive:inst_seg_drive|lpm_divide:Mod3" File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/seg_driver.v Line: 20
Info (12133): Instantiated megafunction "seg_drive:inst_seg_drive|lpm_divide:Mod3" with the following parameter: File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/seg_driver.v Line: 20
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "sel_drive:inst_sel_drive|lpm_divide:Mod0" File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/sel_driver.v Line: 37
Info (12133): Instantiated megafunction "sel_drive:inst_sel_drive|lpm_divide:Mod0" with the following parameter: File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/sel_driver.v Line: 37
    Info (12134): Parameter "LPM_WIDTHN" = "22"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_fcm.tdf
    Info (12023): Found entity 1: lpm_divide_fcm File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/lpm_divide_fcm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_4nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_4nh File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/sign_div_unsign_4nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_s9f.tdf
    Info (12023): Found entity 1: alt_u_div_s9f File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/alt_u_div_s9f.tdf Line: 26
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|slave_addr[1]_2049" merged with LATCH primitive "paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|slave_addr[7]_2097" File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 80
    Info (13026): Duplicate LATCH primitive "paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|slave_addr[6]_2089" merged with LATCH primitive "paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|slave_addr[7]_2097" File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 80
    Info (13026): Duplicate LATCH primitive "paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|slave_addr[5]_2081" merged with LATCH primitive "paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|slave_addr[7]_2097" File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 80
    Info (13026): Duplicate LATCH primitive "paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|slave_addr[2]_2057" merged with LATCH primitive "paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|slave_addr[7]_2097" File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 80
Warning (13012): Latch paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_addr[5]_1953 has unsafe behavior File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 80
    Warning (13013): Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|mode[2] File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 215
Warning (13012): Latch paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_addr[6]_1961 has unsafe behavior File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 80
    Warning (13013): Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|mode[2] File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 215
Warning (13012): Latch paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_addr[7]_1969 has unsafe behavior File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 80
    Warning (13013): Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|mode[2] File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 215
Warning (13012): Latch paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_addr[4]_1945 has unsafe behavior File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 80
    Warning (13013): Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|mode[2] File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 215
Warning (13012): Latch paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_addr[2]_1929 has unsafe behavior File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 80
    Warning (13013): Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|mode[2] File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 215
Warning (13012): Latch paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_addr[1]_1921 has unsafe behavior File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 80
    Warning (13013): Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|mode[2] File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 215
Warning (13012): Latch paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_addr[3]_1937 has unsafe behavior File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 80
    Warning (13013): Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|mode[2] File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 215
Warning (13012): Latch paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_addr[0]_1913 has unsafe behavior File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 80
    Warning (13013): Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|mode[2] File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 215
Warning (13012): Latch paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|device_addr[5]_2017 has unsafe behavior File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 80
    Warning (13013): Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|mode[2] File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 215
Warning (13012): Latch paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|device_addr[6]_2025 has unsafe behavior File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 80
    Warning (13013): Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|mode[0] File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 215
Warning (13012): Latch paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|device_addr[7]_2033 has unsafe behavior File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 80
    Warning (13013): Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|mode[2] File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 215
Warning (13012): Latch paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|device_addr[4]_2009 has unsafe behavior File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 80
    Warning (13013): Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|mode[0] File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 215
Warning (13012): Latch paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|device_addr[2]_1993 has unsafe behavior File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 80
    Warning (13013): Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|mode[2] File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 215
Warning (13012): Latch paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|device_addr[1]_1985 has unsafe behavior File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 80
    Warning (13013): Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|mode[0] File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 215
Warning (13012): Latch paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|device_addr[3]_2001 has unsafe behavior File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 80
    Warning (13013): Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|mode[2] File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 215
Warning (13012): Latch paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|device_addr[0]_1977 has unsafe behavior File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 80
    Warning (13013): Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|mode[0] File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 215
Warning (13012): Latch paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|slave_addr[7]_2097 has unsafe behavior File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 80
    Warning (13013): Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|mode[0] File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 215
Warning (13012): Latch paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|slave_addr[0]_2041 has unsafe behavior File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 80
    Warning (13013): Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|mode[1] File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v Line: 215
Info (13000): Registers with preset signals will power-up high File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/buy.v Line: 175
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "seg_drive:inst_seg_drive|lpm_divide:Mod3|lpm_divide_l9m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_6_result_int[0]~0" File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/alt_u_div_84f.tdf Line: 56
    Info (17048): Logic cell "sel_drive:inst_sel_drive|lpm_divide:Mod0|lpm_divide_fcm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|add_sub_20_result_int[2]~18" File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/db/alt_u_div_s9f.tdf Line: 91
Info (144001): Generated suppressed messages file D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/output_files/prj7620_beep_seg.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 40 of its 45 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 5 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "key[3]" File: D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/prj7620_beep_seg.v Line: 5
Info (21057): Implemented 2518 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 21 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 2480 logic cells
    Info (21064): Implemented 6 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 80 warnings
    Info: Peak virtual memory: 4892 megabytes
    Info: Processing ended: Sun May 07 12:52:54 2023
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:00:24


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/output_files/prj7620_beep_seg.map.smsg.


