// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        wide_trip_count_dout,
        wide_trip_count_empty_n,
        wide_trip_count_read,
        wide_trip_count_num_data_valid,
        wide_trip_count_fifo_cap,
        xi_dout,
        xi_empty_n,
        xi_read,
        xi_num_data_valid,
        xi_fifo_cap,
        mro0_dout,
        mro0_empty_n,
        mro0_read,
        mro0_num_data_valid,
        mro0_fifo_cap,
        mro1_dout,
        mro1_empty_n,
        mro1_read,
        mro1_num_data_valid,
        mro1_fifo_cap,
        mro2_dout,
        mro2_empty_n,
        mro2_read,
        mro2_num_data_valid,
        mro2_fifo_cap,
        mro3_dout,
        mro3_empty_n,
        mro3_read,
        mro3_num_data_valid,
        mro3_fifo_cap,
        p_read,
        p_read2,
        p_read6,
        p_read10,
        p_read14,
        p_read18,
        p_read22,
        p_read26,
        p_read30,
        p_read34,
        p_read38,
        p_read42,
        p_read46,
        p_read50,
        p_read54,
        p_read58,
        p_read62,
        p_read66,
        p_read70,
        p_read74,
        p_read78,
        p_read82,
        p_read86,
        p_read90,
        p_read94,
        p_read98,
        p_read102,
        p_read106,
        p_read110,
        p_read114,
        p_read118,
        p_read122,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19,
        ap_return_20,
        ap_return_21,
        ap_return_22,
        ap_return_23,
        ap_return_24,
        ap_return_25,
        ap_return_26,
        ap_return_27,
        ap_return_28,
        ap_return_29,
        ap_return_30,
        ap_return_31
);

parameter    ap_ST_fsm_state1 = 13'd1;
parameter    ap_ST_fsm_state2 = 13'd2;
parameter    ap_ST_fsm_state3 = 13'd4;
parameter    ap_ST_fsm_state4 = 13'd8;
parameter    ap_ST_fsm_state5 = 13'd16;
parameter    ap_ST_fsm_state6 = 13'd32;
parameter    ap_ST_fsm_state7 = 13'd64;
parameter    ap_ST_fsm_state8 = 13'd128;
parameter    ap_ST_fsm_state9 = 13'd256;
parameter    ap_ST_fsm_state10 = 13'd512;
parameter    ap_ST_fsm_state11 = 13'd1024;
parameter    ap_ST_fsm_state12 = 13'd2048;
parameter    ap_ST_fsm_state13 = 13'd4096;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [15:0] wide_trip_count_dout;
input   wide_trip_count_empty_n;
output   wide_trip_count_read;
input  [2:0] wide_trip_count_num_data_valid;
input  [2:0] wide_trip_count_fifo_cap;
input  [127:0] xi_dout;
input   xi_empty_n;
output   xi_read;
input  [2:0] xi_num_data_valid;
input  [2:0] xi_fifo_cap;
input  [127:0] mro0_dout;
input   mro0_empty_n;
output   mro0_read;
input  [2:0] mro0_num_data_valid;
input  [2:0] mro0_fifo_cap;
input  [127:0] mro1_dout;
input   mro1_empty_n;
output   mro1_read;
input  [2:0] mro1_num_data_valid;
input  [2:0] mro1_fifo_cap;
input  [127:0] mro2_dout;
input   mro2_empty_n;
output   mro2_read;
input  [2:0] mro2_num_data_valid;
input  [2:0] mro2_fifo_cap;
input  [127:0] mro3_dout;
input   mro3_empty_n;
output   mro3_read;
input  [2:0] mro3_num_data_valid;
input  [2:0] mro3_fifo_cap;
input  [31:0] p_read;
input  [31:0] p_read2;
input  [31:0] p_read6;
input  [31:0] p_read10;
input  [31:0] p_read14;
input  [31:0] p_read18;
input  [31:0] p_read22;
input  [31:0] p_read26;
input  [31:0] p_read30;
input  [31:0] p_read34;
input  [31:0] p_read38;
input  [31:0] p_read42;
input  [31:0] p_read46;
input  [31:0] p_read50;
input  [31:0] p_read54;
input  [31:0] p_read58;
input  [31:0] p_read62;
input  [31:0] p_read66;
input  [31:0] p_read70;
input  [31:0] p_read74;
input  [31:0] p_read78;
input  [31:0] p_read82;
input  [31:0] p_read86;
input  [31:0] p_read90;
input  [31:0] p_read94;
input  [31:0] p_read98;
input  [31:0] p_read102;
input  [31:0] p_read106;
input  [31:0] p_read110;
input  [31:0] p_read114;
input  [31:0] p_read118;
input  [31:0] p_read122;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [31:0] ap_return_4;
output  [31:0] ap_return_5;
output  [31:0] ap_return_6;
output  [31:0] ap_return_7;
output  [31:0] ap_return_8;
output  [31:0] ap_return_9;
output  [31:0] ap_return_10;
output  [31:0] ap_return_11;
output  [31:0] ap_return_12;
output  [31:0] ap_return_13;
output  [31:0] ap_return_14;
output  [31:0] ap_return_15;
output  [31:0] ap_return_16;
output  [31:0] ap_return_17;
output  [31:0] ap_return_18;
output  [31:0] ap_return_19;
output  [31:0] ap_return_20;
output  [31:0] ap_return_21;
output  [31:0] ap_return_22;
output  [31:0] ap_return_23;
output  [31:0] ap_return_24;
output  [31:0] ap_return_25;
output  [31:0] ap_return_26;
output  [31:0] ap_return_27;
output  [31:0] ap_return_28;
output  [31:0] ap_return_29;
output  [31:0] ap_return_30;
output  [31:0] ap_return_31;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg wide_trip_count_read;
reg xi_read;
reg mro0_read;
reg mro1_read;
reg mro2_read;
reg mro3_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [12:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    wide_trip_count_blk_n;
reg    xi_blk_n;
reg    mro0_blk_n;
reg    mro1_blk_n;
reg    mro2_blk_n;
reg    mro3_blk_n;
reg   [15:0] wide_trip_count_read_reg_5146;
reg    ap_block_state1;
reg   [127:0] mro3_read_reg_5151;
reg   [127:0] mro2_read_reg_5163;
reg   [127:0] mro1_read_reg_5175;
reg   [127:0] mro0_read_reg_5187;
reg   [127:0] xi_read_reg_5199;
wire   [31:0] pzero_val_fu_1699_p1;
reg   [31:0] pzero_val_reg_5428;
reg   [31:0] p_0_0_1740_partselect_reg_5433;
reg   [31:0] p_0_0_2741_partselect_reg_5438;
reg   [31:0] p_0_0_3742_partselect_reg_5443;
wire   [31:0] pzero_val_1_fu_1733_p1;
reg   [31:0] pzero_val_1_reg_5448;
reg   [31:0] p_0_0_1719_partselect_reg_5453;
reg   [31:0] p_0_0_2720_partselect_reg_5458;
reg   [31:0] p_0_0_3721_partselect_reg_5463;
wire   [31:0] pzero_val_2_fu_1767_p1;
reg   [31:0] pzero_val_2_reg_5468;
reg   [31:0] p_0_0_1698_partselect_reg_5473;
reg   [31:0] p_0_0_2699_partselect_reg_5478;
reg   [31:0] p_0_0_3700_partselect_reg_5483;
wire   [31:0] pzero_val_3_fu_1801_p1;
reg   [31:0] pzero_val_3_reg_5488;
reg   [31:0] p_0_0_1677_partselect_reg_5493;
reg   [31:0] p_0_0_2678_partselect_reg_5498;
reg   [31:0] p_0_0_3679_partselect_reg_5503;
wire   [3:0] qzeros0_fu_1982_p1;
reg   [3:0] qzeros0_reg_5607;
wire    ap_CS_fsm_state2;
reg   [3:0] qzeros0_2_reg_5612;
reg   [3:0] qzeros0_1_reg_5617;
wire   [3:0] qzeros1_fu_2003_p1;
reg   [3:0] qzeros1_reg_5622;
reg   [3:0] qzeros0_4_reg_5627;
reg   [3:0] qzeros1_4_reg_5632;
reg   [3:0] qzeros1_2_reg_5637;
reg   [3:0] qzeros0_6_reg_5642;
reg   [3:0] qzeros0_3_reg_5647;
wire   [3:0] qzeros2_fu_2051_p1;
reg   [3:0] qzeros2_reg_5652;
reg   [3:0] qzeros1_1_reg_5657;
reg   [3:0] qzeros2_4_reg_5662;
reg   [3:0] qzeros2_6_reg_5667;
reg   [3:0] qzeros0_5_reg_5672;
reg   [3:0] qzeros1_3_reg_5677;
reg   [3:0] qzeros2_2_reg_5682;
wire   [3:0] qzeros3_fu_2108_p1;
reg   [3:0] qzeros3_reg_5687;
reg   [3:0] qzeros1_5_reg_5692;
reg   [3:0] qzeros2_5_reg_5697;
reg   [3:0] qzeros1_6_reg_5702;
reg   [3:0] qzeros3_6_reg_5707;
reg   [3:0] qzeros2_1_reg_5712;
reg   [3:0] qzeros3_4_reg_5717;
reg   [3:0] qzeros2_3_reg_5722;
reg   [3:0] qzeros3_1_reg_5727;
reg   [3:0] qzeros0_7_reg_5732;
reg   [3:0] qzeros3_2_reg_5737;
reg   [3:0] qzeros1_7_reg_5742;
reg   [3:0] qzeros3_5_reg_5747;
reg   [3:0] qzeros2_7_reg_5752;
reg   [3:0] qzeros3_3_reg_5757;
reg   [3:0] qzeros3_7_reg_5762;
wire    grp_read_xi_to_stream_fu_1054_ap_start;
wire    grp_read_xi_to_stream_fu_1054_ap_done;
wire    grp_read_xi_to_stream_fu_1054_ap_idle;
wire    grp_read_xi_to_stream_fu_1054_ap_ready;
wire   [31:0] grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_0_din;
wire    grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_0_write;
wire   [31:0] grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_4_din;
wire    grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_4_write;
wire   [31:0] grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_0_din;
wire    grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_0_write;
wire   [31:0] grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_4_din;
wire    grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_4_write;
wire   [31:0] grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_0_din;
wire    grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_0_write;
wire   [31:0] grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_4_din;
wire    grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_4_write;
wire   [31:0] grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_0_din;
wire    grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_0_write;
wire   [31:0] grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_4_din;
wire    grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_4_write;
wire   [31:0] grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_1_din;
wire    grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_1_write;
wire   [31:0] grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_5_din;
wire    grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_5_write;
wire   [31:0] grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_1_din;
wire    grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_1_write;
wire   [31:0] grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_5_din;
wire    grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_5_write;
wire   [31:0] grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_1_din;
wire    grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_1_write;
wire   [31:0] grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_5_din;
wire    grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_5_write;
wire   [31:0] grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_1_din;
wire    grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_1_write;
wire   [31:0] grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_5_din;
wire    grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_5_write;
wire   [31:0] grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_2_din;
wire    grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_2_write;
wire   [31:0] grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_6_din;
wire    grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_6_write;
wire   [31:0] grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_2_din;
wire    grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_2_write;
wire   [31:0] grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_6_din;
wire    grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_6_write;
wire   [31:0] grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_2_din;
wire    grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_2_write;
wire   [31:0] grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_6_din;
wire    grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_6_write;
wire   [31:0] grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_2_din;
wire    grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_2_write;
wire   [31:0] grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_6_din;
wire    grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_6_write;
wire   [31:0] grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_7_din;
wire    grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_7_write;
wire   [31:0] grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_7_din;
wire    grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_7_write;
wire   [31:0] grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_7_din;
wire    grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_7_write;
wire   [31:0] grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_7_din;
wire    grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_7_write;
wire   [31:0] grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_3_din;
wire    grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_3_write;
wire   [31:0] grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_3_din;
wire    grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_3_write;
wire   [31:0] grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_3_din;
wire    grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_3_write;
wire   [31:0] grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_3_din;
wire    grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_3_write;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_ap_start;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_ap_done;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_ap_idle;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_ap_ready;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out_ap_vld;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out1;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out1_ap_vld;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out2;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out2_ap_vld;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out3;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out3_ap_vld;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out4;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out4_ap_vld;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out5;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out5_ap_vld;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out6;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out6_ap_vld;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out7;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out7_ap_vld;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_ap_start;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_ap_done;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_ap_idle;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_ap_ready;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out_ap_vld;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out1;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out1_ap_vld;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out2;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out2_ap_vld;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out3;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out3_ap_vld;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out4;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out4_ap_vld;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out5;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out5_ap_vld;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out6;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out6_ap_vld;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out7;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out7_ap_vld;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_ap_start;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_ap_done;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_ap_idle;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_ap_ready;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out_ap_vld;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out1;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out1_ap_vld;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out2;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out2_ap_vld;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out3;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out3_ap_vld;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out4;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out4_ap_vld;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out5;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out5_ap_vld;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out6;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out6_ap_vld;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out7;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out7_ap_vld;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_ap_start;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_ap_done;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_ap_idle;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_ap_ready;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out_ap_vld;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out1;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out1_ap_vld;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out2;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out2_ap_vld;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out3;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out3_ap_vld;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out4;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out4_ap_vld;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out5;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out5_ap_vld;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out6;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out6_ap_vld;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out7;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out7_ap_vld;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_ap_start;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_ap_done;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_ap_idle;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_ap_ready;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_0_din;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_0_write;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_4_din;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_4_write;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_1_din;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_1_write;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_5_din;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_5_write;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_2_din;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_2_write;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_6_din;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_6_write;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_7_din;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_7_write;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_3_din;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_3_write;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_ap_start;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_ap_done;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_ap_idle;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_ap_ready;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_0_din;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_0_write;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_4_din;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_4_write;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_1_din;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_1_write;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_5_din;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_5_write;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_2_din;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_2_write;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_6_din;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_6_write;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_7_din;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_7_write;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_3_din;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_3_write;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_ap_start;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_ap_done;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_ap_idle;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_ap_ready;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_0_din;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_0_write;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_4_din;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_4_write;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_1_din;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_1_write;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_5_din;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_5_write;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_2_din;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_2_write;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_6_din;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_6_write;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_7_din;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_7_write;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_3_din;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_3_write;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_ap_start;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_ap_done;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_ap_idle;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_ap_ready;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_0_din;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_0_write;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_4_din;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_4_write;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_1_din;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_1_write;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_5_din;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_5_write;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_2_din;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_2_write;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_6_din;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_6_write;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_7_din;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_7_write;
wire   [31:0] grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_3_din;
wire    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_3_write;
wire    grp_compute_mac_fu_1299_ap_start;
wire    grp_compute_mac_fu_1299_ap_done;
wire    grp_compute_mac_fu_1299_ap_idle;
wire    grp_compute_mac_fu_1299_ap_ready;
wire    grp_compute_mac_fu_1299_xi_s_0_0_read;
wire    grp_compute_mac_fu_1299_xi_s_0_01_read;
wire    grp_compute_mac_fu_1299_xi_s_0_02_read;
wire    grp_compute_mac_fu_1299_xi_s_0_03_read;
wire    grp_compute_mac_fu_1299_xi_s_0_04_read;
wire    grp_compute_mac_fu_1299_xi_s_0_05_read;
wire    grp_compute_mac_fu_1299_xi_s_0_06_read;
wire    grp_compute_mac_fu_1299_xi_s_0_07_read;
wire    grp_compute_mac_fu_1299_mro_s_0_0_read;
wire    grp_compute_mac_fu_1299_mro_s_0_08_read;
wire    grp_compute_mac_fu_1299_mro_s_0_09_read;
wire    grp_compute_mac_fu_1299_mro_s_0_010_read;
wire    grp_compute_mac_fu_1299_mro_s_0_011_read;
wire    grp_compute_mac_fu_1299_mro_s_0_012_read;
wire    grp_compute_mac_fu_1299_mro_s_0_013_read;
wire    grp_compute_mac_fu_1299_mro_s_0_014_read;
wire   [31:0] grp_compute_mac_fu_1299_pout_local_0_o;
wire    grp_compute_mac_fu_1299_pout_local_0_o_ap_vld;
wire   [31:0] grp_compute_mac_fu_1299_pout_local_1_o;
wire    grp_compute_mac_fu_1299_pout_local_1_o_ap_vld;
wire   [31:0] grp_compute_mac_fu_1299_pout_local_2_o;
wire    grp_compute_mac_fu_1299_pout_local_2_o_ap_vld;
wire   [31:0] grp_compute_mac_fu_1299_pout_local_3_o;
wire    grp_compute_mac_fu_1299_pout_local_3_o_ap_vld;
wire   [31:0] grp_compute_mac_fu_1299_pout_local_4_o;
wire    grp_compute_mac_fu_1299_pout_local_4_o_ap_vld;
wire   [31:0] grp_compute_mac_fu_1299_pout_local_5_o;
wire    grp_compute_mac_fu_1299_pout_local_5_o_ap_vld;
wire   [31:0] grp_compute_mac_fu_1299_pout_local_6_o;
wire    grp_compute_mac_fu_1299_pout_local_6_o_ap_vld;
wire   [31:0] grp_compute_mac_fu_1299_pout_local_7_o;
wire    grp_compute_mac_fu_1299_pout_local_7_o_ap_vld;
wire    grp_compute_mac_fu_1359_ap_start;
wire    grp_compute_mac_fu_1359_ap_done;
wire    grp_compute_mac_fu_1359_ap_idle;
wire    grp_compute_mac_fu_1359_ap_ready;
wire    grp_compute_mac_fu_1359_xi_s_0_0_read;
wire    grp_compute_mac_fu_1359_xi_s_0_01_read;
wire    grp_compute_mac_fu_1359_xi_s_0_02_read;
wire    grp_compute_mac_fu_1359_xi_s_0_03_read;
wire    grp_compute_mac_fu_1359_xi_s_0_04_read;
wire    grp_compute_mac_fu_1359_xi_s_0_05_read;
wire    grp_compute_mac_fu_1359_xi_s_0_06_read;
wire    grp_compute_mac_fu_1359_xi_s_0_07_read;
wire    grp_compute_mac_fu_1359_mro_s_0_0_read;
wire    grp_compute_mac_fu_1359_mro_s_0_08_read;
wire    grp_compute_mac_fu_1359_mro_s_0_09_read;
wire    grp_compute_mac_fu_1359_mro_s_0_010_read;
wire    grp_compute_mac_fu_1359_mro_s_0_011_read;
wire    grp_compute_mac_fu_1359_mro_s_0_012_read;
wire    grp_compute_mac_fu_1359_mro_s_0_013_read;
wire    grp_compute_mac_fu_1359_mro_s_0_014_read;
wire   [31:0] grp_compute_mac_fu_1359_pout_local_0_o;
wire    grp_compute_mac_fu_1359_pout_local_0_o_ap_vld;
wire   [31:0] grp_compute_mac_fu_1359_pout_local_1_o;
wire    grp_compute_mac_fu_1359_pout_local_1_o_ap_vld;
wire   [31:0] grp_compute_mac_fu_1359_pout_local_2_o;
wire    grp_compute_mac_fu_1359_pout_local_2_o_ap_vld;
wire   [31:0] grp_compute_mac_fu_1359_pout_local_3_o;
wire    grp_compute_mac_fu_1359_pout_local_3_o_ap_vld;
wire   [31:0] grp_compute_mac_fu_1359_pout_local_4_o;
wire    grp_compute_mac_fu_1359_pout_local_4_o_ap_vld;
wire   [31:0] grp_compute_mac_fu_1359_pout_local_5_o;
wire    grp_compute_mac_fu_1359_pout_local_5_o_ap_vld;
wire   [31:0] grp_compute_mac_fu_1359_pout_local_6_o;
wire    grp_compute_mac_fu_1359_pout_local_6_o_ap_vld;
wire   [31:0] grp_compute_mac_fu_1359_pout_local_7_o;
wire    grp_compute_mac_fu_1359_pout_local_7_o_ap_vld;
wire    grp_compute_mac_fu_1419_ap_start;
wire    grp_compute_mac_fu_1419_ap_done;
wire    grp_compute_mac_fu_1419_ap_idle;
wire    grp_compute_mac_fu_1419_ap_ready;
wire    grp_compute_mac_fu_1419_xi_s_0_0_read;
wire    grp_compute_mac_fu_1419_xi_s_0_01_read;
wire    grp_compute_mac_fu_1419_xi_s_0_02_read;
wire    grp_compute_mac_fu_1419_xi_s_0_03_read;
wire    grp_compute_mac_fu_1419_xi_s_0_04_read;
wire    grp_compute_mac_fu_1419_xi_s_0_05_read;
wire    grp_compute_mac_fu_1419_xi_s_0_06_read;
wire    grp_compute_mac_fu_1419_xi_s_0_07_read;
wire    grp_compute_mac_fu_1419_mro_s_0_0_read;
wire    grp_compute_mac_fu_1419_mro_s_0_08_read;
wire    grp_compute_mac_fu_1419_mro_s_0_09_read;
wire    grp_compute_mac_fu_1419_mro_s_0_010_read;
wire    grp_compute_mac_fu_1419_mro_s_0_011_read;
wire    grp_compute_mac_fu_1419_mro_s_0_012_read;
wire    grp_compute_mac_fu_1419_mro_s_0_013_read;
wire    grp_compute_mac_fu_1419_mro_s_0_014_read;
wire   [31:0] grp_compute_mac_fu_1419_pout_local_0_o;
wire    grp_compute_mac_fu_1419_pout_local_0_o_ap_vld;
wire   [31:0] grp_compute_mac_fu_1419_pout_local_1_o;
wire    grp_compute_mac_fu_1419_pout_local_1_o_ap_vld;
wire   [31:0] grp_compute_mac_fu_1419_pout_local_2_o;
wire    grp_compute_mac_fu_1419_pout_local_2_o_ap_vld;
wire   [31:0] grp_compute_mac_fu_1419_pout_local_3_o;
wire    grp_compute_mac_fu_1419_pout_local_3_o_ap_vld;
wire   [31:0] grp_compute_mac_fu_1419_pout_local_4_o;
wire    grp_compute_mac_fu_1419_pout_local_4_o_ap_vld;
wire   [31:0] grp_compute_mac_fu_1419_pout_local_5_o;
wire    grp_compute_mac_fu_1419_pout_local_5_o_ap_vld;
wire   [31:0] grp_compute_mac_fu_1419_pout_local_6_o;
wire    grp_compute_mac_fu_1419_pout_local_6_o_ap_vld;
wire   [31:0] grp_compute_mac_fu_1419_pout_local_7_o;
wire    grp_compute_mac_fu_1419_pout_local_7_o_ap_vld;
wire    grp_compute_mac_fu_1479_ap_start;
wire    grp_compute_mac_fu_1479_ap_done;
wire    grp_compute_mac_fu_1479_ap_idle;
wire    grp_compute_mac_fu_1479_ap_ready;
wire    grp_compute_mac_fu_1479_xi_s_0_0_read;
wire    grp_compute_mac_fu_1479_xi_s_0_01_read;
wire    grp_compute_mac_fu_1479_xi_s_0_02_read;
wire    grp_compute_mac_fu_1479_xi_s_0_03_read;
wire    grp_compute_mac_fu_1479_xi_s_0_04_read;
wire    grp_compute_mac_fu_1479_xi_s_0_05_read;
wire    grp_compute_mac_fu_1479_xi_s_0_06_read;
wire    grp_compute_mac_fu_1479_xi_s_0_07_read;
wire    grp_compute_mac_fu_1479_mro_s_0_0_read;
wire    grp_compute_mac_fu_1479_mro_s_0_08_read;
wire    grp_compute_mac_fu_1479_mro_s_0_09_read;
wire    grp_compute_mac_fu_1479_mro_s_0_010_read;
wire    grp_compute_mac_fu_1479_mro_s_0_011_read;
wire    grp_compute_mac_fu_1479_mro_s_0_012_read;
wire    grp_compute_mac_fu_1479_mro_s_0_013_read;
wire    grp_compute_mac_fu_1479_mro_s_0_014_read;
wire   [31:0] grp_compute_mac_fu_1479_pout_local_0_o;
wire    grp_compute_mac_fu_1479_pout_local_0_o_ap_vld;
wire   [31:0] grp_compute_mac_fu_1479_pout_local_1_o;
wire    grp_compute_mac_fu_1479_pout_local_1_o_ap_vld;
wire   [31:0] grp_compute_mac_fu_1479_pout_local_2_o;
wire    grp_compute_mac_fu_1479_pout_local_2_o_ap_vld;
wire   [31:0] grp_compute_mac_fu_1479_pout_local_3_o;
wire    grp_compute_mac_fu_1479_pout_local_3_o_ap_vld;
wire   [31:0] grp_compute_mac_fu_1479_pout_local_4_o;
wire    grp_compute_mac_fu_1479_pout_local_4_o_ap_vld;
wire   [31:0] grp_compute_mac_fu_1479_pout_local_5_o;
wire    grp_compute_mac_fu_1479_pout_local_5_o_ap_vld;
wire   [31:0] grp_compute_mac_fu_1479_pout_local_6_o;
wire    grp_compute_mac_fu_1479_pout_local_6_o_ap_vld;
wire   [31:0] grp_compute_mac_fu_1479_pout_local_7_o;
wire    grp_compute_mac_fu_1479_pout_local_7_o_ap_vld;
reg    grp_read_xi_to_stream_fu_1054_ap_start_reg;
wire   [0:0] icmp_ln324_fu_1843_p2;
wire    ap_CS_fsm_state3;
wire    xi3_s_M_elems_V_2_full_n;
reg    xi3_s_M_elems_V_2_write;
wire    xi3_s_M_elems_V_6_full_n;
reg    xi3_s_M_elems_V_6_write;
wire    xi3_s_M_elems_V_1_full_n;
reg    xi3_s_M_elems_V_1_write;
wire    xi3_s_M_elems_V_5_full_n;
reg    xi3_s_M_elems_V_5_write;
wire    xi3_s_M_elems_V_0_full_n;
reg    xi3_s_M_elems_V_0_write;
wire    xi3_s_M_elems_V_4_full_n;
reg    xi3_s_M_elems_V_4_write;
wire    xi2_s_M_elems_V_2_full_n;
reg    xi2_s_M_elems_V_2_write;
wire    xi2_s_M_elems_V_6_full_n;
reg    xi2_s_M_elems_V_6_write;
wire    xi2_s_M_elems_V_1_full_n;
reg    xi2_s_M_elems_V_1_write;
wire    xi2_s_M_elems_V_5_full_n;
reg    xi2_s_M_elems_V_5_write;
wire    xi2_s_M_elems_V_0_full_n;
reg    xi2_s_M_elems_V_0_write;
wire    xi2_s_M_elems_V_4_full_n;
reg    xi2_s_M_elems_V_4_write;
wire    xi1_s_M_elems_V_2_full_n;
reg    xi1_s_M_elems_V_2_write;
wire    xi1_s_M_elems_V_6_full_n;
reg    xi1_s_M_elems_V_6_write;
wire    xi1_s_M_elems_V_1_full_n;
reg    xi1_s_M_elems_V_1_write;
wire    xi1_s_M_elems_V_5_full_n;
reg    xi1_s_M_elems_V_5_write;
wire    xi1_s_M_elems_V_0_full_n;
reg    xi1_s_M_elems_V_0_write;
wire    xi1_s_M_elems_V_4_full_n;
reg    xi1_s_M_elems_V_4_write;
wire    xi0_s_M_elems_V_3_full_n;
reg    xi0_s_M_elems_V_3_write;
wire    xi1_s_M_elems_V_3_full_n;
reg    xi1_s_M_elems_V_3_write;
wire    xi2_s_M_elems_V_3_full_n;
reg    xi2_s_M_elems_V_3_write;
wire    xi3_s_M_elems_V_3_full_n;
reg    xi3_s_M_elems_V_3_write;
wire    xi0_s_M_elems_V_7_full_n;
reg    xi0_s_M_elems_V_7_write;
wire    xi1_s_M_elems_V_7_full_n;
reg    xi1_s_M_elems_V_7_write;
wire    xi2_s_M_elems_V_7_full_n;
reg    xi2_s_M_elems_V_7_write;
wire    xi3_s_M_elems_V_7_full_n;
reg    xi3_s_M_elems_V_7_write;
wire    xi0_s_M_elems_V_2_full_n;
reg    xi0_s_M_elems_V_2_write;
wire    xi0_s_M_elems_V_6_full_n;
reg    xi0_s_M_elems_V_6_write;
wire    xi0_s_M_elems_V_1_full_n;
reg    xi0_s_M_elems_V_1_write;
wire    xi0_s_M_elems_V_5_full_n;
reg    xi0_s_M_elems_V_5_write;
wire    xi0_s_M_elems_V_0_full_n;
reg    xi0_s_M_elems_V_0_write;
wire    xi0_s_M_elems_V_4_full_n;
reg    xi0_s_M_elems_V_4_write;
reg    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_ap_start_reg;
reg    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_ap_start_reg;
reg    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_ap_start_reg;
reg    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_ap_start_reg;
reg    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_ap_start_reg;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    mro0_s_M_elems_V_3_full_n;
reg    mro0_s_M_elems_V_3_write;
wire    mro0_s_M_elems_V_2_full_n;
reg    mro0_s_M_elems_V_2_write;
wire    mro0_s_M_elems_V_1_full_n;
reg    mro0_s_M_elems_V_1_write;
wire    mro0_s_M_elems_V_0_full_n;
reg    mro0_s_M_elems_V_0_write;
wire    mro0_s_M_elems_V_4_full_n;
reg    mro0_s_M_elems_V_4_write;
wire    mro0_s_M_elems_V_5_full_n;
reg    mro0_s_M_elems_V_5_write;
wire    mro0_s_M_elems_V_6_full_n;
reg    mro0_s_M_elems_V_6_write;
wire    mro0_s_M_elems_V_7_full_n;
reg    mro0_s_M_elems_V_7_write;
reg    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_ap_start_reg;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    mro1_s_M_elems_V_3_full_n;
reg    mro1_s_M_elems_V_3_write;
wire    mro1_s_M_elems_V_2_full_n;
reg    mro1_s_M_elems_V_2_write;
wire    mro1_s_M_elems_V_1_full_n;
reg    mro1_s_M_elems_V_1_write;
wire    mro1_s_M_elems_V_0_full_n;
reg    mro1_s_M_elems_V_0_write;
wire    mro1_s_M_elems_V_4_full_n;
reg    mro1_s_M_elems_V_4_write;
wire    mro1_s_M_elems_V_5_full_n;
reg    mro1_s_M_elems_V_5_write;
wire    mro1_s_M_elems_V_6_full_n;
reg    mro1_s_M_elems_V_6_write;
wire    mro1_s_M_elems_V_7_full_n;
reg    mro1_s_M_elems_V_7_write;
reg    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_ap_start_reg;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire    mro2_s_M_elems_V_3_full_n;
reg    mro2_s_M_elems_V_3_write;
wire    mro2_s_M_elems_V_2_full_n;
reg    mro2_s_M_elems_V_2_write;
wire    mro2_s_M_elems_V_1_full_n;
reg    mro2_s_M_elems_V_1_write;
wire    mro2_s_M_elems_V_0_full_n;
reg    mro2_s_M_elems_V_0_write;
wire    mro2_s_M_elems_V_4_full_n;
reg    mro2_s_M_elems_V_4_write;
wire    mro2_s_M_elems_V_5_full_n;
reg    mro2_s_M_elems_V_5_write;
wire    mro2_s_M_elems_V_6_full_n;
reg    mro2_s_M_elems_V_6_write;
wire    mro2_s_M_elems_V_7_full_n;
reg    mro2_s_M_elems_V_7_write;
reg    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_ap_start_reg;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire    mro3_s_M_elems_V_3_full_n;
reg    mro3_s_M_elems_V_3_write;
wire    mro3_s_M_elems_V_2_full_n;
reg    mro3_s_M_elems_V_2_write;
wire    mro3_s_M_elems_V_1_full_n;
reg    mro3_s_M_elems_V_1_write;
wire    mro3_s_M_elems_V_0_full_n;
reg    mro3_s_M_elems_V_0_write;
wire    mro3_s_M_elems_V_4_full_n;
reg    mro3_s_M_elems_V_4_write;
wire    mro3_s_M_elems_V_5_full_n;
reg    mro3_s_M_elems_V_5_write;
wire    mro3_s_M_elems_V_6_full_n;
reg    mro3_s_M_elems_V_6_write;
wire    mro3_s_M_elems_V_7_full_n;
reg    mro3_s_M_elems_V_7_write;
reg    grp_compute_mac_fu_1299_ap_start_reg;
wire    ap_CS_fsm_state12;
wire   [31:0] xi0_s_M_elems_V_0_dout;
wire    xi0_s_M_elems_V_0_empty_n;
reg    xi0_s_M_elems_V_0_read;
wire    ap_CS_fsm_state13;
wire   [31:0] xi0_s_M_elems_V_1_dout;
wire    xi0_s_M_elems_V_1_empty_n;
reg    xi0_s_M_elems_V_1_read;
wire   [31:0] xi0_s_M_elems_V_2_dout;
wire    xi0_s_M_elems_V_2_empty_n;
reg    xi0_s_M_elems_V_2_read;
wire   [31:0] xi0_s_M_elems_V_3_dout;
wire    xi0_s_M_elems_V_3_empty_n;
reg    xi0_s_M_elems_V_3_read;
wire   [31:0] xi0_s_M_elems_V_4_dout;
wire    xi0_s_M_elems_V_4_empty_n;
reg    xi0_s_M_elems_V_4_read;
wire   [31:0] xi0_s_M_elems_V_5_dout;
wire    xi0_s_M_elems_V_5_empty_n;
reg    xi0_s_M_elems_V_5_read;
wire   [31:0] xi0_s_M_elems_V_6_dout;
wire    xi0_s_M_elems_V_6_empty_n;
reg    xi0_s_M_elems_V_6_read;
wire   [31:0] xi0_s_M_elems_V_7_dout;
wire    xi0_s_M_elems_V_7_empty_n;
reg    xi0_s_M_elems_V_7_read;
wire   [31:0] mro0_s_M_elems_V_0_dout;
wire    mro0_s_M_elems_V_0_empty_n;
reg    mro0_s_M_elems_V_0_read;
wire   [31:0] mro0_s_M_elems_V_1_dout;
wire    mro0_s_M_elems_V_1_empty_n;
reg    mro0_s_M_elems_V_1_read;
wire   [31:0] mro0_s_M_elems_V_2_dout;
wire    mro0_s_M_elems_V_2_empty_n;
reg    mro0_s_M_elems_V_2_read;
wire   [31:0] mro0_s_M_elems_V_3_dout;
wire    mro0_s_M_elems_V_3_empty_n;
reg    mro0_s_M_elems_V_3_read;
wire   [31:0] mro0_s_M_elems_V_4_dout;
wire    mro0_s_M_elems_V_4_empty_n;
reg    mro0_s_M_elems_V_4_read;
wire   [31:0] mro0_s_M_elems_V_5_dout;
wire    mro0_s_M_elems_V_5_empty_n;
reg    mro0_s_M_elems_V_5_read;
wire   [31:0] mro0_s_M_elems_V_6_dout;
wire    mro0_s_M_elems_V_6_empty_n;
reg    mro0_s_M_elems_V_6_read;
wire   [31:0] mro0_s_M_elems_V_7_dout;
wire    mro0_s_M_elems_V_7_empty_n;
reg    mro0_s_M_elems_V_7_read;
reg   [31:0] pout_local0_0_copy_fu_822;
reg   [31:0] pout_local0_1_copy_fu_818;
reg   [31:0] pout_local0_2_copy_fu_814;
reg   [31:0] pout_local0_3_copy_fu_810;
reg   [31:0] pout_local0_4_copy_fu_806;
reg   [31:0] pout_local0_5_copy_fu_802;
reg   [31:0] pout_local0_6_copy_fu_798;
reg   [31:0] pout_local0_7_copy_fu_794;
reg    grp_compute_mac_fu_1359_ap_start_reg;
wire   [31:0] xi1_s_M_elems_V_0_dout;
wire    xi1_s_M_elems_V_0_empty_n;
reg    xi1_s_M_elems_V_0_read;
wire   [31:0] xi1_s_M_elems_V_1_dout;
wire    xi1_s_M_elems_V_1_empty_n;
reg    xi1_s_M_elems_V_1_read;
wire   [31:0] xi1_s_M_elems_V_2_dout;
wire    xi1_s_M_elems_V_2_empty_n;
reg    xi1_s_M_elems_V_2_read;
wire   [31:0] xi1_s_M_elems_V_3_dout;
wire    xi1_s_M_elems_V_3_empty_n;
reg    xi1_s_M_elems_V_3_read;
wire   [31:0] xi1_s_M_elems_V_4_dout;
wire    xi1_s_M_elems_V_4_empty_n;
reg    xi1_s_M_elems_V_4_read;
wire   [31:0] xi1_s_M_elems_V_5_dout;
wire    xi1_s_M_elems_V_5_empty_n;
reg    xi1_s_M_elems_V_5_read;
wire   [31:0] xi1_s_M_elems_V_6_dout;
wire    xi1_s_M_elems_V_6_empty_n;
reg    xi1_s_M_elems_V_6_read;
wire   [31:0] xi1_s_M_elems_V_7_dout;
wire    xi1_s_M_elems_V_7_empty_n;
reg    xi1_s_M_elems_V_7_read;
wire   [31:0] mro1_s_M_elems_V_0_dout;
wire    mro1_s_M_elems_V_0_empty_n;
reg    mro1_s_M_elems_V_0_read;
wire   [31:0] mro1_s_M_elems_V_1_dout;
wire    mro1_s_M_elems_V_1_empty_n;
reg    mro1_s_M_elems_V_1_read;
wire   [31:0] mro1_s_M_elems_V_2_dout;
wire    mro1_s_M_elems_V_2_empty_n;
reg    mro1_s_M_elems_V_2_read;
wire   [31:0] mro1_s_M_elems_V_3_dout;
wire    mro1_s_M_elems_V_3_empty_n;
reg    mro1_s_M_elems_V_3_read;
wire   [31:0] mro1_s_M_elems_V_4_dout;
wire    mro1_s_M_elems_V_4_empty_n;
reg    mro1_s_M_elems_V_4_read;
wire   [31:0] mro1_s_M_elems_V_5_dout;
wire    mro1_s_M_elems_V_5_empty_n;
reg    mro1_s_M_elems_V_5_read;
wire   [31:0] mro1_s_M_elems_V_6_dout;
wire    mro1_s_M_elems_V_6_empty_n;
reg    mro1_s_M_elems_V_6_read;
wire   [31:0] mro1_s_M_elems_V_7_dout;
wire    mro1_s_M_elems_V_7_empty_n;
reg    mro1_s_M_elems_V_7_read;
reg   [31:0] pout_local1_0_copy_fu_790;
reg   [31:0] pout_local1_1_copy_fu_786;
reg   [31:0] pout_local1_2_copy_fu_782;
reg   [31:0] pout_local1_3_copy_fu_778;
reg   [31:0] pout_local1_4_copy_fu_774;
reg   [31:0] pout_local1_5_copy_fu_770;
reg   [31:0] pout_local1_6_copy_fu_766;
reg   [31:0] pout_local1_7_copy_fu_762;
reg    grp_compute_mac_fu_1419_ap_start_reg;
wire   [31:0] xi2_s_M_elems_V_0_dout;
wire    xi2_s_M_elems_V_0_empty_n;
reg    xi2_s_M_elems_V_0_read;
wire   [31:0] xi2_s_M_elems_V_1_dout;
wire    xi2_s_M_elems_V_1_empty_n;
reg    xi2_s_M_elems_V_1_read;
wire   [31:0] xi2_s_M_elems_V_2_dout;
wire    xi2_s_M_elems_V_2_empty_n;
reg    xi2_s_M_elems_V_2_read;
wire   [31:0] xi2_s_M_elems_V_3_dout;
wire    xi2_s_M_elems_V_3_empty_n;
reg    xi2_s_M_elems_V_3_read;
wire   [31:0] xi2_s_M_elems_V_4_dout;
wire    xi2_s_M_elems_V_4_empty_n;
reg    xi2_s_M_elems_V_4_read;
wire   [31:0] xi2_s_M_elems_V_5_dout;
wire    xi2_s_M_elems_V_5_empty_n;
reg    xi2_s_M_elems_V_5_read;
wire   [31:0] xi2_s_M_elems_V_6_dout;
wire    xi2_s_M_elems_V_6_empty_n;
reg    xi2_s_M_elems_V_6_read;
wire   [31:0] xi2_s_M_elems_V_7_dout;
wire    xi2_s_M_elems_V_7_empty_n;
reg    xi2_s_M_elems_V_7_read;
wire   [31:0] mro2_s_M_elems_V_0_dout;
wire    mro2_s_M_elems_V_0_empty_n;
reg    mro2_s_M_elems_V_0_read;
wire   [31:0] mro2_s_M_elems_V_1_dout;
wire    mro2_s_M_elems_V_1_empty_n;
reg    mro2_s_M_elems_V_1_read;
wire   [31:0] mro2_s_M_elems_V_2_dout;
wire    mro2_s_M_elems_V_2_empty_n;
reg    mro2_s_M_elems_V_2_read;
wire   [31:0] mro2_s_M_elems_V_3_dout;
wire    mro2_s_M_elems_V_3_empty_n;
reg    mro2_s_M_elems_V_3_read;
wire   [31:0] mro2_s_M_elems_V_4_dout;
wire    mro2_s_M_elems_V_4_empty_n;
reg    mro2_s_M_elems_V_4_read;
wire   [31:0] mro2_s_M_elems_V_5_dout;
wire    mro2_s_M_elems_V_5_empty_n;
reg    mro2_s_M_elems_V_5_read;
wire   [31:0] mro2_s_M_elems_V_6_dout;
wire    mro2_s_M_elems_V_6_empty_n;
reg    mro2_s_M_elems_V_6_read;
wire   [31:0] mro2_s_M_elems_V_7_dout;
wire    mro2_s_M_elems_V_7_empty_n;
reg    mro2_s_M_elems_V_7_read;
reg   [31:0] pout_local2_0_copy_fu_758;
reg   [31:0] pout_local2_1_copy_fu_754;
reg   [31:0] pout_local2_2_copy_fu_750;
reg   [31:0] pout_local2_3_copy_fu_746;
reg   [31:0] pout_local2_4_copy_fu_742;
reg   [31:0] pout_local2_5_copy_fu_738;
reg   [31:0] pout_local2_6_copy_fu_734;
reg   [31:0] pout_local2_7_copy_fu_730;
reg    grp_compute_mac_fu_1479_ap_start_reg;
wire   [31:0] xi3_s_M_elems_V_0_dout;
wire    xi3_s_M_elems_V_0_empty_n;
reg    xi3_s_M_elems_V_0_read;
wire   [31:0] xi3_s_M_elems_V_1_dout;
wire    xi3_s_M_elems_V_1_empty_n;
reg    xi3_s_M_elems_V_1_read;
wire   [31:0] xi3_s_M_elems_V_2_dout;
wire    xi3_s_M_elems_V_2_empty_n;
reg    xi3_s_M_elems_V_2_read;
wire   [31:0] xi3_s_M_elems_V_3_dout;
wire    xi3_s_M_elems_V_3_empty_n;
reg    xi3_s_M_elems_V_3_read;
wire   [31:0] xi3_s_M_elems_V_4_dout;
wire    xi3_s_M_elems_V_4_empty_n;
reg    xi3_s_M_elems_V_4_read;
wire   [31:0] xi3_s_M_elems_V_5_dout;
wire    xi3_s_M_elems_V_5_empty_n;
reg    xi3_s_M_elems_V_5_read;
wire   [31:0] xi3_s_M_elems_V_6_dout;
wire    xi3_s_M_elems_V_6_empty_n;
reg    xi3_s_M_elems_V_6_read;
wire   [31:0] xi3_s_M_elems_V_7_dout;
wire    xi3_s_M_elems_V_7_empty_n;
reg    xi3_s_M_elems_V_7_read;
wire   [31:0] mro3_s_M_elems_V_0_dout;
wire    mro3_s_M_elems_V_0_empty_n;
reg    mro3_s_M_elems_V_0_read;
wire   [31:0] mro3_s_M_elems_V_1_dout;
wire    mro3_s_M_elems_V_1_empty_n;
reg    mro3_s_M_elems_V_1_read;
wire   [31:0] mro3_s_M_elems_V_2_dout;
wire    mro3_s_M_elems_V_2_empty_n;
reg    mro3_s_M_elems_V_2_read;
wire   [31:0] mro3_s_M_elems_V_3_dout;
wire    mro3_s_M_elems_V_3_empty_n;
reg    mro3_s_M_elems_V_3_read;
wire   [31:0] mro3_s_M_elems_V_4_dout;
wire    mro3_s_M_elems_V_4_empty_n;
reg    mro3_s_M_elems_V_4_read;
wire   [31:0] mro3_s_M_elems_V_5_dout;
wire    mro3_s_M_elems_V_5_empty_n;
reg    mro3_s_M_elems_V_5_read;
wire   [31:0] mro3_s_M_elems_V_6_dout;
wire    mro3_s_M_elems_V_6_empty_n;
reg    mro3_s_M_elems_V_6_read;
wire   [31:0] mro3_s_M_elems_V_7_dout;
wire    mro3_s_M_elems_V_7_empty_n;
reg    mro3_s_M_elems_V_7_read;
reg   [31:0] pout_local3_0_copy_fu_726;
reg   [31:0] pout_local3_1_copy_fu_722;
reg   [31:0] pout_local3_2_copy_fu_718;
reg   [31:0] pout_local3_3_copy_fu_714;
reg   [31:0] pout_local3_4_copy_fu_710;
reg   [31:0] pout_local3_5_copy_fu_706;
reg   [31:0] pout_local3_6_copy_fu_702;
reg   [31:0] pout_local3_7_copy_fu_698;
reg   [15:0] mrow_fu_438;
wire   [15:0] add_ln324_fu_1848_p2;
reg   [31:0] qscale0_4_promoted_fu_442;
reg   [31:0] qscale0_5_promoted_fu_446;
reg   [31:0] qscale0_2_promoted_fu_450;
reg   [31:0] qscale0_3_promoted_fu_454;
reg   [31:0] qscale0_0_promoted_fu_458;
reg   [31:0] qscale0_1_promoted_fu_462;
reg   [31:0] qscale0_6_promoted_fu_466;
reg   [31:0] qscale0_7_promoted_fu_470;
reg   [31:0] qscale1_4_promoted_fu_474;
reg   [31:0] qscale1_5_promoted_fu_478;
reg   [31:0] qscale1_2_promoted_fu_482;
reg   [31:0] qscale1_3_promoted_fu_486;
reg   [31:0] qscale1_0_promoted_fu_490;
reg   [31:0] qscale1_1_promoted_fu_494;
reg   [31:0] qscale1_6_promoted_fu_498;
reg   [31:0] qscale1_7_promoted_fu_502;
reg   [31:0] qscale2_4_promoted_fu_506;
reg   [31:0] qscale2_5_promoted_fu_510;
reg   [31:0] qscale2_2_promoted_fu_514;
reg   [31:0] qscale2_3_promoted_fu_518;
reg   [31:0] qscale2_0_promoted_fu_522;
reg   [31:0] qscale2_1_promoted_fu_526;
reg   [31:0] qscale2_6_promoted_fu_530;
reg   [31:0] qscale2_7_promoted_fu_534;
reg   [31:0] qscale3_4_promoted_fu_538;
reg   [31:0] qscale3_5_promoted_fu_542;
reg   [31:0] qscale3_2_promoted_fu_546;
reg   [31:0] qscale3_3_promoted_fu_550;
reg   [31:0] qscale3_0_promoted_fu_554;
reg   [31:0] qscale3_1_promoted_fu_558;
reg   [31:0] qscale3_6_promoted_fu_562;
reg   [31:0] qscale3_7_promoted_fu_566;
reg   [12:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_block_state3_on_subcall_done;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
reg    ap_block_state13_on_subcall_done;
reg    ap_ST_fsm_state13_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 13'd1;
#0 grp_read_xi_to_stream_fu_1054_ap_start_reg = 1'b0;
#0 grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_ap_start_reg = 1'b0;
#0 grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_ap_start_reg = 1'b0;
#0 grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_ap_start_reg = 1'b0;
#0 grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_ap_start_reg = 1'b0;
#0 grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_ap_start_reg = 1'b0;
#0 grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_ap_start_reg = 1'b0;
#0 grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_ap_start_reg = 1'b0;
#0 grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_ap_start_reg = 1'b0;
#0 grp_compute_mac_fu_1299_ap_start_reg = 1'b0;
#0 pout_local0_0_copy_fu_822 = 32'd0;
#0 pout_local0_1_copy_fu_818 = 32'd0;
#0 pout_local0_2_copy_fu_814 = 32'd0;
#0 pout_local0_3_copy_fu_810 = 32'd0;
#0 pout_local0_4_copy_fu_806 = 32'd0;
#0 pout_local0_5_copy_fu_802 = 32'd0;
#0 pout_local0_6_copy_fu_798 = 32'd0;
#0 pout_local0_7_copy_fu_794 = 32'd0;
#0 grp_compute_mac_fu_1359_ap_start_reg = 1'b0;
#0 pout_local1_0_copy_fu_790 = 32'd0;
#0 pout_local1_1_copy_fu_786 = 32'd0;
#0 pout_local1_2_copy_fu_782 = 32'd0;
#0 pout_local1_3_copy_fu_778 = 32'd0;
#0 pout_local1_4_copy_fu_774 = 32'd0;
#0 pout_local1_5_copy_fu_770 = 32'd0;
#0 pout_local1_6_copy_fu_766 = 32'd0;
#0 pout_local1_7_copy_fu_762 = 32'd0;
#0 grp_compute_mac_fu_1419_ap_start_reg = 1'b0;
#0 pout_local2_0_copy_fu_758 = 32'd0;
#0 pout_local2_1_copy_fu_754 = 32'd0;
#0 pout_local2_2_copy_fu_750 = 32'd0;
#0 pout_local2_3_copy_fu_746 = 32'd0;
#0 pout_local2_4_copy_fu_742 = 32'd0;
#0 pout_local2_5_copy_fu_738 = 32'd0;
#0 pout_local2_6_copy_fu_734 = 32'd0;
#0 pout_local2_7_copy_fu_730 = 32'd0;
#0 grp_compute_mac_fu_1479_ap_start_reg = 1'b0;
#0 pout_local3_0_copy_fu_726 = 32'd0;
#0 pout_local3_1_copy_fu_722 = 32'd0;
#0 pout_local3_2_copy_fu_718 = 32'd0;
#0 pout_local3_3_copy_fu_714 = 32'd0;
#0 pout_local3_4_copy_fu_710 = 32'd0;
#0 pout_local3_5_copy_fu_706 = 32'd0;
#0 pout_local3_6_copy_fu_702 = 32'd0;
#0 pout_local3_7_copy_fu_698 = 32'd0;
#0 mrow_fu_438 = 16'd0;
#0 qscale0_4_promoted_fu_442 = 32'd0;
#0 qscale0_5_promoted_fu_446 = 32'd0;
#0 qscale0_2_promoted_fu_450 = 32'd0;
#0 qscale0_3_promoted_fu_454 = 32'd0;
#0 qscale0_0_promoted_fu_458 = 32'd0;
#0 qscale0_1_promoted_fu_462 = 32'd0;
#0 qscale0_6_promoted_fu_466 = 32'd0;
#0 qscale0_7_promoted_fu_470 = 32'd0;
#0 qscale1_4_promoted_fu_474 = 32'd0;
#0 qscale1_5_promoted_fu_478 = 32'd0;
#0 qscale1_2_promoted_fu_482 = 32'd0;
#0 qscale1_3_promoted_fu_486 = 32'd0;
#0 qscale1_0_promoted_fu_490 = 32'd0;
#0 qscale1_1_promoted_fu_494 = 32'd0;
#0 qscale1_6_promoted_fu_498 = 32'd0;
#0 qscale1_7_promoted_fu_502 = 32'd0;
#0 qscale2_4_promoted_fu_506 = 32'd0;
#0 qscale2_5_promoted_fu_510 = 32'd0;
#0 qscale2_2_promoted_fu_514 = 32'd0;
#0 qscale2_3_promoted_fu_518 = 32'd0;
#0 qscale2_0_promoted_fu_522 = 32'd0;
#0 qscale2_1_promoted_fu_526 = 32'd0;
#0 qscale2_6_promoted_fu_530 = 32'd0;
#0 qscale2_7_promoted_fu_534 = 32'd0;
#0 qscale3_4_promoted_fu_538 = 32'd0;
#0 qscale3_5_promoted_fu_542 = 32'd0;
#0 qscale3_2_promoted_fu_546 = 32'd0;
#0 qscale3_3_promoted_fu_550 = 32'd0;
#0 qscale3_0_promoted_fu_554 = 32'd0;
#0 qscale3_1_promoted_fu_558 = 32'd0;
#0 qscale3_6_promoted_fu_562 = 32'd0;
#0 qscale3_7_promoted_fu_566 = 32'd0;
end

Macro_MAC_Acc4_top_read_xi_to_stream grp_read_xi_to_stream_fu_1054(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_read_xi_to_stream_fu_1054_ap_start),
    .ap_done(grp_read_xi_to_stream_fu_1054_ap_done),
    .ap_idle(grp_read_xi_to_stream_fu_1054_ap_idle),
    .ap_ready(grp_read_xi_to_stream_fu_1054_ap_ready),
    .xi0_s_M_elems_V_0_din(grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_0_din),
    .xi0_s_M_elems_V_0_full_n(xi0_s_M_elems_V_0_full_n),
    .xi0_s_M_elems_V_0_write(grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_0_write),
    .xi0_s_M_elems_V_4_din(grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_4_din),
    .xi0_s_M_elems_V_4_full_n(xi0_s_M_elems_V_4_full_n),
    .xi0_s_M_elems_V_4_write(grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_4_write),
    .xi1_s_M_elems_V_0_din(grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_0_din),
    .xi1_s_M_elems_V_0_full_n(xi1_s_M_elems_V_0_full_n),
    .xi1_s_M_elems_V_0_write(grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_0_write),
    .xi1_s_M_elems_V_4_din(grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_4_din),
    .xi1_s_M_elems_V_4_full_n(xi1_s_M_elems_V_4_full_n),
    .xi1_s_M_elems_V_4_write(grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_4_write),
    .xi2_s_M_elems_V_0_din(grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_0_din),
    .xi2_s_M_elems_V_0_full_n(xi2_s_M_elems_V_0_full_n),
    .xi2_s_M_elems_V_0_write(grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_0_write),
    .xi2_s_M_elems_V_4_din(grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_4_din),
    .xi2_s_M_elems_V_4_full_n(xi2_s_M_elems_V_4_full_n),
    .xi2_s_M_elems_V_4_write(grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_4_write),
    .xi3_s_M_elems_V_0_din(grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_0_din),
    .xi3_s_M_elems_V_0_full_n(xi3_s_M_elems_V_0_full_n),
    .xi3_s_M_elems_V_0_write(grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_0_write),
    .xi3_s_M_elems_V_4_din(grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_4_din),
    .xi3_s_M_elems_V_4_full_n(xi3_s_M_elems_V_4_full_n),
    .xi3_s_M_elems_V_4_write(grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_4_write),
    .xi0_s_M_elems_V_1_din(grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_1_din),
    .xi0_s_M_elems_V_1_full_n(xi0_s_M_elems_V_1_full_n),
    .xi0_s_M_elems_V_1_write(grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_1_write),
    .xi0_s_M_elems_V_5_din(grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_5_din),
    .xi0_s_M_elems_V_5_full_n(xi0_s_M_elems_V_5_full_n),
    .xi0_s_M_elems_V_5_write(grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_5_write),
    .xi1_s_M_elems_V_1_din(grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_1_din),
    .xi1_s_M_elems_V_1_full_n(xi1_s_M_elems_V_1_full_n),
    .xi1_s_M_elems_V_1_write(grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_1_write),
    .xi1_s_M_elems_V_5_din(grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_5_din),
    .xi1_s_M_elems_V_5_full_n(xi1_s_M_elems_V_5_full_n),
    .xi1_s_M_elems_V_5_write(grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_5_write),
    .xi2_s_M_elems_V_1_din(grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_1_din),
    .xi2_s_M_elems_V_1_full_n(xi2_s_M_elems_V_1_full_n),
    .xi2_s_M_elems_V_1_write(grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_1_write),
    .xi2_s_M_elems_V_5_din(grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_5_din),
    .xi2_s_M_elems_V_5_full_n(xi2_s_M_elems_V_5_full_n),
    .xi2_s_M_elems_V_5_write(grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_5_write),
    .xi3_s_M_elems_V_1_din(grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_1_din),
    .xi3_s_M_elems_V_1_full_n(xi3_s_M_elems_V_1_full_n),
    .xi3_s_M_elems_V_1_write(grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_1_write),
    .xi3_s_M_elems_V_5_din(grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_5_din),
    .xi3_s_M_elems_V_5_full_n(xi3_s_M_elems_V_5_full_n),
    .xi3_s_M_elems_V_5_write(grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_5_write),
    .xi0_s_M_elems_V_2_din(grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_2_din),
    .xi0_s_M_elems_V_2_full_n(xi0_s_M_elems_V_2_full_n),
    .xi0_s_M_elems_V_2_write(grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_2_write),
    .xi0_s_M_elems_V_6_din(grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_6_din),
    .xi0_s_M_elems_V_6_full_n(xi0_s_M_elems_V_6_full_n),
    .xi0_s_M_elems_V_6_write(grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_6_write),
    .xi1_s_M_elems_V_2_din(grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_2_din),
    .xi1_s_M_elems_V_2_full_n(xi1_s_M_elems_V_2_full_n),
    .xi1_s_M_elems_V_2_write(grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_2_write),
    .xi1_s_M_elems_V_6_din(grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_6_din),
    .xi1_s_M_elems_V_6_full_n(xi1_s_M_elems_V_6_full_n),
    .xi1_s_M_elems_V_6_write(grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_6_write),
    .xi2_s_M_elems_V_2_din(grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_2_din),
    .xi2_s_M_elems_V_2_full_n(xi2_s_M_elems_V_2_full_n),
    .xi2_s_M_elems_V_2_write(grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_2_write),
    .xi2_s_M_elems_V_6_din(grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_6_din),
    .xi2_s_M_elems_V_6_full_n(xi2_s_M_elems_V_6_full_n),
    .xi2_s_M_elems_V_6_write(grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_6_write),
    .xi3_s_M_elems_V_2_din(grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_2_din),
    .xi3_s_M_elems_V_2_full_n(xi3_s_M_elems_V_2_full_n),
    .xi3_s_M_elems_V_2_write(grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_2_write),
    .xi3_s_M_elems_V_6_din(grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_6_din),
    .xi3_s_M_elems_V_6_full_n(xi3_s_M_elems_V_6_full_n),
    .xi3_s_M_elems_V_6_write(grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_6_write),
    .xi0_s_M_elems_V_7_din(grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_7_din),
    .xi0_s_M_elems_V_7_full_n(xi0_s_M_elems_V_7_full_n),
    .xi0_s_M_elems_V_7_write(grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_7_write),
    .xi1_s_M_elems_V_7_din(grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_7_din),
    .xi1_s_M_elems_V_7_full_n(xi1_s_M_elems_V_7_full_n),
    .xi1_s_M_elems_V_7_write(grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_7_write),
    .xi2_s_M_elems_V_7_din(grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_7_din),
    .xi2_s_M_elems_V_7_full_n(xi2_s_M_elems_V_7_full_n),
    .xi2_s_M_elems_V_7_write(grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_7_write),
    .xi3_s_M_elems_V_7_din(grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_7_din),
    .xi3_s_M_elems_V_7_full_n(xi3_s_M_elems_V_7_full_n),
    .xi3_s_M_elems_V_7_write(grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_7_write),
    .xi0_s_M_elems_V_3_din(grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_3_din),
    .xi0_s_M_elems_V_3_full_n(xi0_s_M_elems_V_3_full_n),
    .xi0_s_M_elems_V_3_write(grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_3_write),
    .xi1_s_M_elems_V_3_din(grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_3_din),
    .xi1_s_M_elems_V_3_full_n(xi1_s_M_elems_V_3_full_n),
    .xi1_s_M_elems_V_3_write(grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_3_write),
    .xi2_s_M_elems_V_3_din(grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_3_din),
    .xi2_s_M_elems_V_3_full_n(xi2_s_M_elems_V_3_full_n),
    .xi2_s_M_elems_V_3_write(grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_3_write),
    .xi3_s_M_elems_V_3_din(grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_3_din),
    .xi3_s_M_elems_V_3_full_n(xi3_s_M_elems_V_3_full_n),
    .xi3_s_M_elems_V_3_write(grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_3_write),
    .p_read(xi_read_reg_5199)
);

Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1 grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_ap_start),
    .ap_done(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_ap_done),
    .ap_idle(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_ap_idle),
    .ap_ready(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_ap_ready),
    .qscale0_7_promoted(qscale0_7_promoted_fu_470),
    .qscale0_6_promoted(qscale0_6_promoted_fu_466),
    .qscale0_1_promoted(qscale0_1_promoted_fu_462),
    .qscale0_0_promoted(qscale0_0_promoted_fu_458),
    .qscale0_3_promoted(qscale0_3_promoted_fu_454),
    .qscale0_2_promoted(qscale0_2_promoted_fu_450),
    .qscale0_5_promoted(qscale0_5_promoted_fu_446),
    .qscale0_4_promoted(qscale0_4_promoted_fu_442),
    .p_out(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out),
    .p_out_ap_vld(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out_ap_vld),
    .p_out1(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out1),
    .p_out1_ap_vld(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out1_ap_vld),
    .p_out2(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out2),
    .p_out2_ap_vld(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out2_ap_vld),
    .p_out3(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out3),
    .p_out3_ap_vld(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out3_ap_vld),
    .p_out4(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out4),
    .p_out4_ap_vld(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out4_ap_vld),
    .p_out5(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out5),
    .p_out5_ap_vld(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out5_ap_vld),
    .p_out6(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out6),
    .p_out6_ap_vld(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out6_ap_vld),
    .p_out7(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out7),
    .p_out7_ap_vld(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out7_ap_vld)
);

Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11 grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_ap_start),
    .ap_done(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_ap_done),
    .ap_idle(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_ap_idle),
    .ap_ready(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_ap_ready),
    .qscale1_7_promoted(qscale1_7_promoted_fu_502),
    .qscale1_6_promoted(qscale1_6_promoted_fu_498),
    .qscale1_1_promoted(qscale1_1_promoted_fu_494),
    .qscale1_0_promoted(qscale1_0_promoted_fu_490),
    .qscale1_3_promoted(qscale1_3_promoted_fu_486),
    .qscale1_2_promoted(qscale1_2_promoted_fu_482),
    .qscale1_5_promoted(qscale1_5_promoted_fu_478),
    .qscale1_4_promoted(qscale1_4_promoted_fu_474),
    .p_out(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out),
    .p_out_ap_vld(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out_ap_vld),
    .p_out1(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out1),
    .p_out1_ap_vld(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out1_ap_vld),
    .p_out2(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out2),
    .p_out2_ap_vld(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out2_ap_vld),
    .p_out3(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out3),
    .p_out3_ap_vld(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out3_ap_vld),
    .p_out4(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out4),
    .p_out4_ap_vld(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out4_ap_vld),
    .p_out5(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out5),
    .p_out5_ap_vld(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out5_ap_vld),
    .p_out6(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out6),
    .p_out6_ap_vld(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out6_ap_vld),
    .p_out7(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out7),
    .p_out7_ap_vld(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out7_ap_vld)
);

Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13 grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_ap_start),
    .ap_done(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_ap_done),
    .ap_idle(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_ap_idle),
    .ap_ready(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_ap_ready),
    .qscale2_7_promoted(qscale2_7_promoted_fu_534),
    .qscale2_6_promoted(qscale2_6_promoted_fu_530),
    .qscale2_1_promoted(qscale2_1_promoted_fu_526),
    .qscale2_0_promoted(qscale2_0_promoted_fu_522),
    .qscale2_3_promoted(qscale2_3_promoted_fu_518),
    .qscale2_2_promoted(qscale2_2_promoted_fu_514),
    .qscale2_5_promoted(qscale2_5_promoted_fu_510),
    .qscale2_4_promoted(qscale2_4_promoted_fu_506),
    .p_out(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out),
    .p_out_ap_vld(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out_ap_vld),
    .p_out1(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out1),
    .p_out1_ap_vld(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out1_ap_vld),
    .p_out2(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out2),
    .p_out2_ap_vld(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out2_ap_vld),
    .p_out3(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out3),
    .p_out3_ap_vld(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out3_ap_vld),
    .p_out4(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out4),
    .p_out4_ap_vld(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out4_ap_vld),
    .p_out5(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out5),
    .p_out5_ap_vld(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out5_ap_vld),
    .p_out6(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out6),
    .p_out6_ap_vld(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out6_ap_vld),
    .p_out7(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out7),
    .p_out7_ap_vld(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out7_ap_vld)
);

Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15 grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_ap_start),
    .ap_done(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_ap_done),
    .ap_idle(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_ap_idle),
    .ap_ready(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_ap_ready),
    .qscale3_7_promoted(qscale3_7_promoted_fu_566),
    .qscale3_6_promoted(qscale3_6_promoted_fu_562),
    .qscale3_1_promoted(qscale3_1_promoted_fu_558),
    .qscale3_0_promoted(qscale3_0_promoted_fu_554),
    .qscale3_3_promoted(qscale3_3_promoted_fu_550),
    .qscale3_2_promoted(qscale3_2_promoted_fu_546),
    .qscale3_5_promoted(qscale3_5_promoted_fu_542),
    .qscale3_4_promoted(qscale3_4_promoted_fu_538),
    .p_out(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out),
    .p_out_ap_vld(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out_ap_vld),
    .p_out1(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out1),
    .p_out1_ap_vld(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out1_ap_vld),
    .p_out2(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out2),
    .p_out2_ap_vld(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out2_ap_vld),
    .p_out3(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out3),
    .p_out3_ap_vld(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out3_ap_vld),
    .p_out4(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out4),
    .p_out4_ap_vld(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out4_ap_vld),
    .p_out5(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out5),
    .p_out5_ap_vld(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out5_ap_vld),
    .p_out6(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out6),
    .p_out6_ap_vld(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out6_ap_vld),
    .p_out7(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out7),
    .p_out7_ap_vld(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out7_ap_vld)
);

Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2 grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_ap_start),
    .ap_done(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_ap_done),
    .ap_idle(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_ap_idle),
    .ap_ready(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_ap_ready),
    .mro0_s_M_elems_V_0_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_0_din),
    .mro0_s_M_elems_V_0_full_n(mro0_s_M_elems_V_0_full_n),
    .mro0_s_M_elems_V_0_write(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_0_write),
    .mro0_s_M_elems_V_4_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_4_din),
    .mro0_s_M_elems_V_4_full_n(mro0_s_M_elems_V_4_full_n),
    .mro0_s_M_elems_V_4_write(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_4_write),
    .mro0_s_M_elems_V_1_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_1_din),
    .mro0_s_M_elems_V_1_full_n(mro0_s_M_elems_V_1_full_n),
    .mro0_s_M_elems_V_1_write(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_1_write),
    .mro0_s_M_elems_V_5_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_5_din),
    .mro0_s_M_elems_V_5_full_n(mro0_s_M_elems_V_5_full_n),
    .mro0_s_M_elems_V_5_write(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_5_write),
    .mro0_s_M_elems_V_2_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_2_din),
    .mro0_s_M_elems_V_2_full_n(mro0_s_M_elems_V_2_full_n),
    .mro0_s_M_elems_V_2_write(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_2_write),
    .mro0_s_M_elems_V_6_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_6_din),
    .mro0_s_M_elems_V_6_full_n(mro0_s_M_elems_V_6_full_n),
    .mro0_s_M_elems_V_6_write(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_6_write),
    .mro0_s_M_elems_V_7_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_7_din),
    .mro0_s_M_elems_V_7_full_n(mro0_s_M_elems_V_7_full_n),
    .mro0_s_M_elems_V_7_write(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_7_write),
    .mro0_s_M_elems_V_3_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_3_din),
    .mro0_s_M_elems_V_3_full_n(mro0_s_M_elems_V_3_full_n),
    .mro0_s_M_elems_V_3_write(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_3_write),
    .p_0_0_3742_partselect(p_0_0_3742_partselect_reg_5443),
    .p_0_0_2741_partselect(p_0_0_2741_partselect_reg_5438),
    .p_0_0_1740_partselect(p_0_0_1740_partselect_reg_5433),
    .empty(pzero_val_reg_5428)
);

Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22 grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_ap_start),
    .ap_done(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_ap_done),
    .ap_idle(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_ap_idle),
    .ap_ready(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_ap_ready),
    .mro1_s_M_elems_V_0_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_0_din),
    .mro1_s_M_elems_V_0_full_n(mro1_s_M_elems_V_0_full_n),
    .mro1_s_M_elems_V_0_write(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_0_write),
    .mro1_s_M_elems_V_4_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_4_din),
    .mro1_s_M_elems_V_4_full_n(mro1_s_M_elems_V_4_full_n),
    .mro1_s_M_elems_V_4_write(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_4_write),
    .mro1_s_M_elems_V_1_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_1_din),
    .mro1_s_M_elems_V_1_full_n(mro1_s_M_elems_V_1_full_n),
    .mro1_s_M_elems_V_1_write(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_1_write),
    .mro1_s_M_elems_V_5_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_5_din),
    .mro1_s_M_elems_V_5_full_n(mro1_s_M_elems_V_5_full_n),
    .mro1_s_M_elems_V_5_write(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_5_write),
    .mro1_s_M_elems_V_2_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_2_din),
    .mro1_s_M_elems_V_2_full_n(mro1_s_M_elems_V_2_full_n),
    .mro1_s_M_elems_V_2_write(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_2_write),
    .mro1_s_M_elems_V_6_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_6_din),
    .mro1_s_M_elems_V_6_full_n(mro1_s_M_elems_V_6_full_n),
    .mro1_s_M_elems_V_6_write(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_6_write),
    .mro1_s_M_elems_V_7_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_7_din),
    .mro1_s_M_elems_V_7_full_n(mro1_s_M_elems_V_7_full_n),
    .mro1_s_M_elems_V_7_write(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_7_write),
    .mro1_s_M_elems_V_3_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_3_din),
    .mro1_s_M_elems_V_3_full_n(mro1_s_M_elems_V_3_full_n),
    .mro1_s_M_elems_V_3_write(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_3_write),
    .p_0_0_3721_partselect(p_0_0_3721_partselect_reg_5463),
    .p_0_0_2720_partselect(p_0_0_2720_partselect_reg_5458),
    .p_0_0_1719_partselect(p_0_0_1719_partselect_reg_5453),
    .empty(pzero_val_1_reg_5448)
);

Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24 grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_ap_start),
    .ap_done(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_ap_done),
    .ap_idle(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_ap_idle),
    .ap_ready(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_ap_ready),
    .mro2_s_M_elems_V_0_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_0_din),
    .mro2_s_M_elems_V_0_full_n(mro2_s_M_elems_V_0_full_n),
    .mro2_s_M_elems_V_0_write(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_0_write),
    .mro2_s_M_elems_V_4_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_4_din),
    .mro2_s_M_elems_V_4_full_n(mro2_s_M_elems_V_4_full_n),
    .mro2_s_M_elems_V_4_write(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_4_write),
    .mro2_s_M_elems_V_1_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_1_din),
    .mro2_s_M_elems_V_1_full_n(mro2_s_M_elems_V_1_full_n),
    .mro2_s_M_elems_V_1_write(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_1_write),
    .mro2_s_M_elems_V_5_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_5_din),
    .mro2_s_M_elems_V_5_full_n(mro2_s_M_elems_V_5_full_n),
    .mro2_s_M_elems_V_5_write(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_5_write),
    .mro2_s_M_elems_V_2_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_2_din),
    .mro2_s_M_elems_V_2_full_n(mro2_s_M_elems_V_2_full_n),
    .mro2_s_M_elems_V_2_write(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_2_write),
    .mro2_s_M_elems_V_6_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_6_din),
    .mro2_s_M_elems_V_6_full_n(mro2_s_M_elems_V_6_full_n),
    .mro2_s_M_elems_V_6_write(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_6_write),
    .mro2_s_M_elems_V_7_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_7_din),
    .mro2_s_M_elems_V_7_full_n(mro2_s_M_elems_V_7_full_n),
    .mro2_s_M_elems_V_7_write(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_7_write),
    .mro2_s_M_elems_V_3_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_3_din),
    .mro2_s_M_elems_V_3_full_n(mro2_s_M_elems_V_3_full_n),
    .mro2_s_M_elems_V_3_write(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_3_write),
    .p_0_0_3700_partselect(p_0_0_3700_partselect_reg_5483),
    .p_0_0_2699_partselect(p_0_0_2699_partselect_reg_5478),
    .p_0_0_1698_partselect(p_0_0_1698_partselect_reg_5473),
    .empty(pzero_val_2_reg_5468)
);

Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26 grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_ap_start),
    .ap_done(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_ap_done),
    .ap_idle(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_ap_idle),
    .ap_ready(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_ap_ready),
    .mro3_s_M_elems_V_0_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_0_din),
    .mro3_s_M_elems_V_0_full_n(mro3_s_M_elems_V_0_full_n),
    .mro3_s_M_elems_V_0_write(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_0_write),
    .mro3_s_M_elems_V_4_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_4_din),
    .mro3_s_M_elems_V_4_full_n(mro3_s_M_elems_V_4_full_n),
    .mro3_s_M_elems_V_4_write(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_4_write),
    .mro3_s_M_elems_V_1_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_1_din),
    .mro3_s_M_elems_V_1_full_n(mro3_s_M_elems_V_1_full_n),
    .mro3_s_M_elems_V_1_write(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_1_write),
    .mro3_s_M_elems_V_5_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_5_din),
    .mro3_s_M_elems_V_5_full_n(mro3_s_M_elems_V_5_full_n),
    .mro3_s_M_elems_V_5_write(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_5_write),
    .mro3_s_M_elems_V_2_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_2_din),
    .mro3_s_M_elems_V_2_full_n(mro3_s_M_elems_V_2_full_n),
    .mro3_s_M_elems_V_2_write(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_2_write),
    .mro3_s_M_elems_V_6_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_6_din),
    .mro3_s_M_elems_V_6_full_n(mro3_s_M_elems_V_6_full_n),
    .mro3_s_M_elems_V_6_write(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_6_write),
    .mro3_s_M_elems_V_7_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_7_din),
    .mro3_s_M_elems_V_7_full_n(mro3_s_M_elems_V_7_full_n),
    .mro3_s_M_elems_V_7_write(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_7_write),
    .mro3_s_M_elems_V_3_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_3_din),
    .mro3_s_M_elems_V_3_full_n(mro3_s_M_elems_V_3_full_n),
    .mro3_s_M_elems_V_3_write(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_3_write),
    .p_0_0_3679_partselect(p_0_0_3679_partselect_reg_5503),
    .p_0_0_2678_partselect(p_0_0_2678_partselect_reg_5498),
    .p_0_0_1677_partselect(p_0_0_1677_partselect_reg_5493),
    .empty(pzero_val_3_reg_5488)
);

Macro_MAC_Acc4_top_compute_mac grp_compute_mac_fu_1299(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_mac_fu_1299_ap_start),
    .ap_done(grp_compute_mac_fu_1299_ap_done),
    .ap_idle(grp_compute_mac_fu_1299_ap_idle),
    .ap_ready(grp_compute_mac_fu_1299_ap_ready),
    .xi_s_0_0_dout(xi0_s_M_elems_V_0_dout),
    .xi_s_0_0_empty_n(xi0_s_M_elems_V_0_empty_n),
    .xi_s_0_0_read(grp_compute_mac_fu_1299_xi_s_0_0_read),
    .xi_s_0_01_dout(xi0_s_M_elems_V_1_dout),
    .xi_s_0_01_empty_n(xi0_s_M_elems_V_1_empty_n),
    .xi_s_0_01_read(grp_compute_mac_fu_1299_xi_s_0_01_read),
    .xi_s_0_02_dout(xi0_s_M_elems_V_2_dout),
    .xi_s_0_02_empty_n(xi0_s_M_elems_V_2_empty_n),
    .xi_s_0_02_read(grp_compute_mac_fu_1299_xi_s_0_02_read),
    .xi_s_0_03_dout(xi0_s_M_elems_V_3_dout),
    .xi_s_0_03_empty_n(xi0_s_M_elems_V_3_empty_n),
    .xi_s_0_03_read(grp_compute_mac_fu_1299_xi_s_0_03_read),
    .xi_s_0_04_dout(xi0_s_M_elems_V_4_dout),
    .xi_s_0_04_empty_n(xi0_s_M_elems_V_4_empty_n),
    .xi_s_0_04_read(grp_compute_mac_fu_1299_xi_s_0_04_read),
    .xi_s_0_05_dout(xi0_s_M_elems_V_5_dout),
    .xi_s_0_05_empty_n(xi0_s_M_elems_V_5_empty_n),
    .xi_s_0_05_read(grp_compute_mac_fu_1299_xi_s_0_05_read),
    .xi_s_0_06_dout(xi0_s_M_elems_V_6_dout),
    .xi_s_0_06_empty_n(xi0_s_M_elems_V_6_empty_n),
    .xi_s_0_06_read(grp_compute_mac_fu_1299_xi_s_0_06_read),
    .xi_s_0_07_dout(xi0_s_M_elems_V_7_dout),
    .xi_s_0_07_empty_n(xi0_s_M_elems_V_7_empty_n),
    .xi_s_0_07_read(grp_compute_mac_fu_1299_xi_s_0_07_read),
    .mro_s_0_0_dout(mro0_s_M_elems_V_0_dout),
    .mro_s_0_0_empty_n(mro0_s_M_elems_V_0_empty_n),
    .mro_s_0_0_read(grp_compute_mac_fu_1299_mro_s_0_0_read),
    .mro_s_0_08_dout(mro0_s_M_elems_V_1_dout),
    .mro_s_0_08_empty_n(mro0_s_M_elems_V_1_empty_n),
    .mro_s_0_08_read(grp_compute_mac_fu_1299_mro_s_0_08_read),
    .mro_s_0_09_dout(mro0_s_M_elems_V_2_dout),
    .mro_s_0_09_empty_n(mro0_s_M_elems_V_2_empty_n),
    .mro_s_0_09_read(grp_compute_mac_fu_1299_mro_s_0_09_read),
    .mro_s_0_010_dout(mro0_s_M_elems_V_3_dout),
    .mro_s_0_010_empty_n(mro0_s_M_elems_V_3_empty_n),
    .mro_s_0_010_read(grp_compute_mac_fu_1299_mro_s_0_010_read),
    .mro_s_0_011_dout(mro0_s_M_elems_V_4_dout),
    .mro_s_0_011_empty_n(mro0_s_M_elems_V_4_empty_n),
    .mro_s_0_011_read(grp_compute_mac_fu_1299_mro_s_0_011_read),
    .mro_s_0_012_dout(mro0_s_M_elems_V_5_dout),
    .mro_s_0_012_empty_n(mro0_s_M_elems_V_5_empty_n),
    .mro_s_0_012_read(grp_compute_mac_fu_1299_mro_s_0_012_read),
    .mro_s_0_013_dout(mro0_s_M_elems_V_6_dout),
    .mro_s_0_013_empty_n(mro0_s_M_elems_V_6_empty_n),
    .mro_s_0_013_read(grp_compute_mac_fu_1299_mro_s_0_013_read),
    .mro_s_0_014_dout(mro0_s_M_elems_V_7_dout),
    .mro_s_0_014_empty_n(mro0_s_M_elems_V_7_empty_n),
    .mro_s_0_014_read(grp_compute_mac_fu_1299_mro_s_0_014_read),
    .qzeros_0_val8(qzeros0_reg_5607),
    .qzeros_1_val16(qzeros0_1_reg_5617),
    .qzeros_2_val24(qzeros0_2_reg_5612),
    .qzeros_3_val32(qzeros0_3_reg_5647),
    .qzeros_4_val40(qzeros0_4_reg_5627),
    .qzeros_5_val48(qzeros0_5_reg_5672),
    .qzeros_6_val56(qzeros0_6_reg_5642),
    .qzeros_7_val64(qzeros0_7_reg_5732),
    .qscale_0_val72(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out3),
    .qscale_1_val81(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out2),
    .qscale_2_val89(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out5),
    .qscale_3_val98(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out4),
    .qscale_4_val106(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out7),
    .qscale_5_val115(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out6),
    .qscale_6_val123(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out1),
    .qscale_7_val132(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out),
    .pout_local_0_i(pout_local0_0_copy_fu_822),
    .pout_local_0_o(grp_compute_mac_fu_1299_pout_local_0_o),
    .pout_local_0_o_ap_vld(grp_compute_mac_fu_1299_pout_local_0_o_ap_vld),
    .pout_local_1_i(pout_local0_1_copy_fu_818),
    .pout_local_1_o(grp_compute_mac_fu_1299_pout_local_1_o),
    .pout_local_1_o_ap_vld(grp_compute_mac_fu_1299_pout_local_1_o_ap_vld),
    .pout_local_2_i(pout_local0_2_copy_fu_814),
    .pout_local_2_o(grp_compute_mac_fu_1299_pout_local_2_o),
    .pout_local_2_o_ap_vld(grp_compute_mac_fu_1299_pout_local_2_o_ap_vld),
    .pout_local_3_i(pout_local0_3_copy_fu_810),
    .pout_local_3_o(grp_compute_mac_fu_1299_pout_local_3_o),
    .pout_local_3_o_ap_vld(grp_compute_mac_fu_1299_pout_local_3_o_ap_vld),
    .pout_local_4_i(pout_local0_4_copy_fu_806),
    .pout_local_4_o(grp_compute_mac_fu_1299_pout_local_4_o),
    .pout_local_4_o_ap_vld(grp_compute_mac_fu_1299_pout_local_4_o_ap_vld),
    .pout_local_5_i(pout_local0_5_copy_fu_802),
    .pout_local_5_o(grp_compute_mac_fu_1299_pout_local_5_o),
    .pout_local_5_o_ap_vld(grp_compute_mac_fu_1299_pout_local_5_o_ap_vld),
    .pout_local_6_i(pout_local0_6_copy_fu_798),
    .pout_local_6_o(grp_compute_mac_fu_1299_pout_local_6_o),
    .pout_local_6_o_ap_vld(grp_compute_mac_fu_1299_pout_local_6_o_ap_vld),
    .pout_local_7_i(pout_local0_7_copy_fu_794),
    .pout_local_7_o(grp_compute_mac_fu_1299_pout_local_7_o),
    .pout_local_7_o_ap_vld(grp_compute_mac_fu_1299_pout_local_7_o_ap_vld)
);

Macro_MAC_Acc4_top_compute_mac grp_compute_mac_fu_1359(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_mac_fu_1359_ap_start),
    .ap_done(grp_compute_mac_fu_1359_ap_done),
    .ap_idle(grp_compute_mac_fu_1359_ap_idle),
    .ap_ready(grp_compute_mac_fu_1359_ap_ready),
    .xi_s_0_0_dout(xi1_s_M_elems_V_0_dout),
    .xi_s_0_0_empty_n(xi1_s_M_elems_V_0_empty_n),
    .xi_s_0_0_read(grp_compute_mac_fu_1359_xi_s_0_0_read),
    .xi_s_0_01_dout(xi1_s_M_elems_V_1_dout),
    .xi_s_0_01_empty_n(xi1_s_M_elems_V_1_empty_n),
    .xi_s_0_01_read(grp_compute_mac_fu_1359_xi_s_0_01_read),
    .xi_s_0_02_dout(xi1_s_M_elems_V_2_dout),
    .xi_s_0_02_empty_n(xi1_s_M_elems_V_2_empty_n),
    .xi_s_0_02_read(grp_compute_mac_fu_1359_xi_s_0_02_read),
    .xi_s_0_03_dout(xi1_s_M_elems_V_3_dout),
    .xi_s_0_03_empty_n(xi1_s_M_elems_V_3_empty_n),
    .xi_s_0_03_read(grp_compute_mac_fu_1359_xi_s_0_03_read),
    .xi_s_0_04_dout(xi1_s_M_elems_V_4_dout),
    .xi_s_0_04_empty_n(xi1_s_M_elems_V_4_empty_n),
    .xi_s_0_04_read(grp_compute_mac_fu_1359_xi_s_0_04_read),
    .xi_s_0_05_dout(xi1_s_M_elems_V_5_dout),
    .xi_s_0_05_empty_n(xi1_s_M_elems_V_5_empty_n),
    .xi_s_0_05_read(grp_compute_mac_fu_1359_xi_s_0_05_read),
    .xi_s_0_06_dout(xi1_s_M_elems_V_6_dout),
    .xi_s_0_06_empty_n(xi1_s_M_elems_V_6_empty_n),
    .xi_s_0_06_read(grp_compute_mac_fu_1359_xi_s_0_06_read),
    .xi_s_0_07_dout(xi1_s_M_elems_V_7_dout),
    .xi_s_0_07_empty_n(xi1_s_M_elems_V_7_empty_n),
    .xi_s_0_07_read(grp_compute_mac_fu_1359_xi_s_0_07_read),
    .mro_s_0_0_dout(mro1_s_M_elems_V_0_dout),
    .mro_s_0_0_empty_n(mro1_s_M_elems_V_0_empty_n),
    .mro_s_0_0_read(grp_compute_mac_fu_1359_mro_s_0_0_read),
    .mro_s_0_08_dout(mro1_s_M_elems_V_1_dout),
    .mro_s_0_08_empty_n(mro1_s_M_elems_V_1_empty_n),
    .mro_s_0_08_read(grp_compute_mac_fu_1359_mro_s_0_08_read),
    .mro_s_0_09_dout(mro1_s_M_elems_V_2_dout),
    .mro_s_0_09_empty_n(mro1_s_M_elems_V_2_empty_n),
    .mro_s_0_09_read(grp_compute_mac_fu_1359_mro_s_0_09_read),
    .mro_s_0_010_dout(mro1_s_M_elems_V_3_dout),
    .mro_s_0_010_empty_n(mro1_s_M_elems_V_3_empty_n),
    .mro_s_0_010_read(grp_compute_mac_fu_1359_mro_s_0_010_read),
    .mro_s_0_011_dout(mro1_s_M_elems_V_4_dout),
    .mro_s_0_011_empty_n(mro1_s_M_elems_V_4_empty_n),
    .mro_s_0_011_read(grp_compute_mac_fu_1359_mro_s_0_011_read),
    .mro_s_0_012_dout(mro1_s_M_elems_V_5_dout),
    .mro_s_0_012_empty_n(mro1_s_M_elems_V_5_empty_n),
    .mro_s_0_012_read(grp_compute_mac_fu_1359_mro_s_0_012_read),
    .mro_s_0_013_dout(mro1_s_M_elems_V_6_dout),
    .mro_s_0_013_empty_n(mro1_s_M_elems_V_6_empty_n),
    .mro_s_0_013_read(grp_compute_mac_fu_1359_mro_s_0_013_read),
    .mro_s_0_014_dout(mro1_s_M_elems_V_7_dout),
    .mro_s_0_014_empty_n(mro1_s_M_elems_V_7_empty_n),
    .mro_s_0_014_read(grp_compute_mac_fu_1359_mro_s_0_014_read),
    .qzeros_0_val8(qzeros1_reg_5622),
    .qzeros_1_val16(qzeros1_1_reg_5657),
    .qzeros_2_val24(qzeros1_2_reg_5637),
    .qzeros_3_val32(qzeros1_3_reg_5677),
    .qzeros_4_val40(qzeros1_4_reg_5632),
    .qzeros_5_val48(qzeros1_5_reg_5692),
    .qzeros_6_val56(qzeros1_6_reg_5702),
    .qzeros_7_val64(qzeros1_7_reg_5742),
    .qscale_0_val72(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out3),
    .qscale_1_val81(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out2),
    .qscale_2_val89(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out5),
    .qscale_3_val98(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out4),
    .qscale_4_val106(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out7),
    .qscale_5_val115(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out6),
    .qscale_6_val123(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out1),
    .qscale_7_val132(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out),
    .pout_local_0_i(pout_local1_0_copy_fu_790),
    .pout_local_0_o(grp_compute_mac_fu_1359_pout_local_0_o),
    .pout_local_0_o_ap_vld(grp_compute_mac_fu_1359_pout_local_0_o_ap_vld),
    .pout_local_1_i(pout_local1_1_copy_fu_786),
    .pout_local_1_o(grp_compute_mac_fu_1359_pout_local_1_o),
    .pout_local_1_o_ap_vld(grp_compute_mac_fu_1359_pout_local_1_o_ap_vld),
    .pout_local_2_i(pout_local1_2_copy_fu_782),
    .pout_local_2_o(grp_compute_mac_fu_1359_pout_local_2_o),
    .pout_local_2_o_ap_vld(grp_compute_mac_fu_1359_pout_local_2_o_ap_vld),
    .pout_local_3_i(pout_local1_3_copy_fu_778),
    .pout_local_3_o(grp_compute_mac_fu_1359_pout_local_3_o),
    .pout_local_3_o_ap_vld(grp_compute_mac_fu_1359_pout_local_3_o_ap_vld),
    .pout_local_4_i(pout_local1_4_copy_fu_774),
    .pout_local_4_o(grp_compute_mac_fu_1359_pout_local_4_o),
    .pout_local_4_o_ap_vld(grp_compute_mac_fu_1359_pout_local_4_o_ap_vld),
    .pout_local_5_i(pout_local1_5_copy_fu_770),
    .pout_local_5_o(grp_compute_mac_fu_1359_pout_local_5_o),
    .pout_local_5_o_ap_vld(grp_compute_mac_fu_1359_pout_local_5_o_ap_vld),
    .pout_local_6_i(pout_local1_6_copy_fu_766),
    .pout_local_6_o(grp_compute_mac_fu_1359_pout_local_6_o),
    .pout_local_6_o_ap_vld(grp_compute_mac_fu_1359_pout_local_6_o_ap_vld),
    .pout_local_7_i(pout_local1_7_copy_fu_762),
    .pout_local_7_o(grp_compute_mac_fu_1359_pout_local_7_o),
    .pout_local_7_o_ap_vld(grp_compute_mac_fu_1359_pout_local_7_o_ap_vld)
);

Macro_MAC_Acc4_top_compute_mac grp_compute_mac_fu_1419(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_mac_fu_1419_ap_start),
    .ap_done(grp_compute_mac_fu_1419_ap_done),
    .ap_idle(grp_compute_mac_fu_1419_ap_idle),
    .ap_ready(grp_compute_mac_fu_1419_ap_ready),
    .xi_s_0_0_dout(xi2_s_M_elems_V_0_dout),
    .xi_s_0_0_empty_n(xi2_s_M_elems_V_0_empty_n),
    .xi_s_0_0_read(grp_compute_mac_fu_1419_xi_s_0_0_read),
    .xi_s_0_01_dout(xi2_s_M_elems_V_1_dout),
    .xi_s_0_01_empty_n(xi2_s_M_elems_V_1_empty_n),
    .xi_s_0_01_read(grp_compute_mac_fu_1419_xi_s_0_01_read),
    .xi_s_0_02_dout(xi2_s_M_elems_V_2_dout),
    .xi_s_0_02_empty_n(xi2_s_M_elems_V_2_empty_n),
    .xi_s_0_02_read(grp_compute_mac_fu_1419_xi_s_0_02_read),
    .xi_s_0_03_dout(xi2_s_M_elems_V_3_dout),
    .xi_s_0_03_empty_n(xi2_s_M_elems_V_3_empty_n),
    .xi_s_0_03_read(grp_compute_mac_fu_1419_xi_s_0_03_read),
    .xi_s_0_04_dout(xi2_s_M_elems_V_4_dout),
    .xi_s_0_04_empty_n(xi2_s_M_elems_V_4_empty_n),
    .xi_s_0_04_read(grp_compute_mac_fu_1419_xi_s_0_04_read),
    .xi_s_0_05_dout(xi2_s_M_elems_V_5_dout),
    .xi_s_0_05_empty_n(xi2_s_M_elems_V_5_empty_n),
    .xi_s_0_05_read(grp_compute_mac_fu_1419_xi_s_0_05_read),
    .xi_s_0_06_dout(xi2_s_M_elems_V_6_dout),
    .xi_s_0_06_empty_n(xi2_s_M_elems_V_6_empty_n),
    .xi_s_0_06_read(grp_compute_mac_fu_1419_xi_s_0_06_read),
    .xi_s_0_07_dout(xi2_s_M_elems_V_7_dout),
    .xi_s_0_07_empty_n(xi2_s_M_elems_V_7_empty_n),
    .xi_s_0_07_read(grp_compute_mac_fu_1419_xi_s_0_07_read),
    .mro_s_0_0_dout(mro2_s_M_elems_V_0_dout),
    .mro_s_0_0_empty_n(mro2_s_M_elems_V_0_empty_n),
    .mro_s_0_0_read(grp_compute_mac_fu_1419_mro_s_0_0_read),
    .mro_s_0_08_dout(mro2_s_M_elems_V_1_dout),
    .mro_s_0_08_empty_n(mro2_s_M_elems_V_1_empty_n),
    .mro_s_0_08_read(grp_compute_mac_fu_1419_mro_s_0_08_read),
    .mro_s_0_09_dout(mro2_s_M_elems_V_2_dout),
    .mro_s_0_09_empty_n(mro2_s_M_elems_V_2_empty_n),
    .mro_s_0_09_read(grp_compute_mac_fu_1419_mro_s_0_09_read),
    .mro_s_0_010_dout(mro2_s_M_elems_V_3_dout),
    .mro_s_0_010_empty_n(mro2_s_M_elems_V_3_empty_n),
    .mro_s_0_010_read(grp_compute_mac_fu_1419_mro_s_0_010_read),
    .mro_s_0_011_dout(mro2_s_M_elems_V_4_dout),
    .mro_s_0_011_empty_n(mro2_s_M_elems_V_4_empty_n),
    .mro_s_0_011_read(grp_compute_mac_fu_1419_mro_s_0_011_read),
    .mro_s_0_012_dout(mro2_s_M_elems_V_5_dout),
    .mro_s_0_012_empty_n(mro2_s_M_elems_V_5_empty_n),
    .mro_s_0_012_read(grp_compute_mac_fu_1419_mro_s_0_012_read),
    .mro_s_0_013_dout(mro2_s_M_elems_V_6_dout),
    .mro_s_0_013_empty_n(mro2_s_M_elems_V_6_empty_n),
    .mro_s_0_013_read(grp_compute_mac_fu_1419_mro_s_0_013_read),
    .mro_s_0_014_dout(mro2_s_M_elems_V_7_dout),
    .mro_s_0_014_empty_n(mro2_s_M_elems_V_7_empty_n),
    .mro_s_0_014_read(grp_compute_mac_fu_1419_mro_s_0_014_read),
    .qzeros_0_val8(qzeros2_reg_5652),
    .qzeros_1_val16(qzeros2_1_reg_5712),
    .qzeros_2_val24(qzeros2_2_reg_5682),
    .qzeros_3_val32(qzeros2_3_reg_5722),
    .qzeros_4_val40(qzeros2_4_reg_5662),
    .qzeros_5_val48(qzeros2_5_reg_5697),
    .qzeros_6_val56(qzeros2_6_reg_5667),
    .qzeros_7_val64(qzeros2_7_reg_5752),
    .qscale_0_val72(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out3),
    .qscale_1_val81(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out2),
    .qscale_2_val89(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out5),
    .qscale_3_val98(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out4),
    .qscale_4_val106(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out7),
    .qscale_5_val115(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out6),
    .qscale_6_val123(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out1),
    .qscale_7_val132(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out),
    .pout_local_0_i(pout_local2_0_copy_fu_758),
    .pout_local_0_o(grp_compute_mac_fu_1419_pout_local_0_o),
    .pout_local_0_o_ap_vld(grp_compute_mac_fu_1419_pout_local_0_o_ap_vld),
    .pout_local_1_i(pout_local2_1_copy_fu_754),
    .pout_local_1_o(grp_compute_mac_fu_1419_pout_local_1_o),
    .pout_local_1_o_ap_vld(grp_compute_mac_fu_1419_pout_local_1_o_ap_vld),
    .pout_local_2_i(pout_local2_2_copy_fu_750),
    .pout_local_2_o(grp_compute_mac_fu_1419_pout_local_2_o),
    .pout_local_2_o_ap_vld(grp_compute_mac_fu_1419_pout_local_2_o_ap_vld),
    .pout_local_3_i(pout_local2_3_copy_fu_746),
    .pout_local_3_o(grp_compute_mac_fu_1419_pout_local_3_o),
    .pout_local_3_o_ap_vld(grp_compute_mac_fu_1419_pout_local_3_o_ap_vld),
    .pout_local_4_i(pout_local2_4_copy_fu_742),
    .pout_local_4_o(grp_compute_mac_fu_1419_pout_local_4_o),
    .pout_local_4_o_ap_vld(grp_compute_mac_fu_1419_pout_local_4_o_ap_vld),
    .pout_local_5_i(pout_local2_5_copy_fu_738),
    .pout_local_5_o(grp_compute_mac_fu_1419_pout_local_5_o),
    .pout_local_5_o_ap_vld(grp_compute_mac_fu_1419_pout_local_5_o_ap_vld),
    .pout_local_6_i(pout_local2_6_copy_fu_734),
    .pout_local_6_o(grp_compute_mac_fu_1419_pout_local_6_o),
    .pout_local_6_o_ap_vld(grp_compute_mac_fu_1419_pout_local_6_o_ap_vld),
    .pout_local_7_i(pout_local2_7_copy_fu_730),
    .pout_local_7_o(grp_compute_mac_fu_1419_pout_local_7_o),
    .pout_local_7_o_ap_vld(grp_compute_mac_fu_1419_pout_local_7_o_ap_vld)
);

Macro_MAC_Acc4_top_compute_mac grp_compute_mac_fu_1479(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_mac_fu_1479_ap_start),
    .ap_done(grp_compute_mac_fu_1479_ap_done),
    .ap_idle(grp_compute_mac_fu_1479_ap_idle),
    .ap_ready(grp_compute_mac_fu_1479_ap_ready),
    .xi_s_0_0_dout(xi3_s_M_elems_V_0_dout),
    .xi_s_0_0_empty_n(xi3_s_M_elems_V_0_empty_n),
    .xi_s_0_0_read(grp_compute_mac_fu_1479_xi_s_0_0_read),
    .xi_s_0_01_dout(xi3_s_M_elems_V_1_dout),
    .xi_s_0_01_empty_n(xi3_s_M_elems_V_1_empty_n),
    .xi_s_0_01_read(grp_compute_mac_fu_1479_xi_s_0_01_read),
    .xi_s_0_02_dout(xi3_s_M_elems_V_2_dout),
    .xi_s_0_02_empty_n(xi3_s_M_elems_V_2_empty_n),
    .xi_s_0_02_read(grp_compute_mac_fu_1479_xi_s_0_02_read),
    .xi_s_0_03_dout(xi3_s_M_elems_V_3_dout),
    .xi_s_0_03_empty_n(xi3_s_M_elems_V_3_empty_n),
    .xi_s_0_03_read(grp_compute_mac_fu_1479_xi_s_0_03_read),
    .xi_s_0_04_dout(xi3_s_M_elems_V_4_dout),
    .xi_s_0_04_empty_n(xi3_s_M_elems_V_4_empty_n),
    .xi_s_0_04_read(grp_compute_mac_fu_1479_xi_s_0_04_read),
    .xi_s_0_05_dout(xi3_s_M_elems_V_5_dout),
    .xi_s_0_05_empty_n(xi3_s_M_elems_V_5_empty_n),
    .xi_s_0_05_read(grp_compute_mac_fu_1479_xi_s_0_05_read),
    .xi_s_0_06_dout(xi3_s_M_elems_V_6_dout),
    .xi_s_0_06_empty_n(xi3_s_M_elems_V_6_empty_n),
    .xi_s_0_06_read(grp_compute_mac_fu_1479_xi_s_0_06_read),
    .xi_s_0_07_dout(xi3_s_M_elems_V_7_dout),
    .xi_s_0_07_empty_n(xi3_s_M_elems_V_7_empty_n),
    .xi_s_0_07_read(grp_compute_mac_fu_1479_xi_s_0_07_read),
    .mro_s_0_0_dout(mro3_s_M_elems_V_0_dout),
    .mro_s_0_0_empty_n(mro3_s_M_elems_V_0_empty_n),
    .mro_s_0_0_read(grp_compute_mac_fu_1479_mro_s_0_0_read),
    .mro_s_0_08_dout(mro3_s_M_elems_V_1_dout),
    .mro_s_0_08_empty_n(mro3_s_M_elems_V_1_empty_n),
    .mro_s_0_08_read(grp_compute_mac_fu_1479_mro_s_0_08_read),
    .mro_s_0_09_dout(mro3_s_M_elems_V_2_dout),
    .mro_s_0_09_empty_n(mro3_s_M_elems_V_2_empty_n),
    .mro_s_0_09_read(grp_compute_mac_fu_1479_mro_s_0_09_read),
    .mro_s_0_010_dout(mro3_s_M_elems_V_3_dout),
    .mro_s_0_010_empty_n(mro3_s_M_elems_V_3_empty_n),
    .mro_s_0_010_read(grp_compute_mac_fu_1479_mro_s_0_010_read),
    .mro_s_0_011_dout(mro3_s_M_elems_V_4_dout),
    .mro_s_0_011_empty_n(mro3_s_M_elems_V_4_empty_n),
    .mro_s_0_011_read(grp_compute_mac_fu_1479_mro_s_0_011_read),
    .mro_s_0_012_dout(mro3_s_M_elems_V_5_dout),
    .mro_s_0_012_empty_n(mro3_s_M_elems_V_5_empty_n),
    .mro_s_0_012_read(grp_compute_mac_fu_1479_mro_s_0_012_read),
    .mro_s_0_013_dout(mro3_s_M_elems_V_6_dout),
    .mro_s_0_013_empty_n(mro3_s_M_elems_V_6_empty_n),
    .mro_s_0_013_read(grp_compute_mac_fu_1479_mro_s_0_013_read),
    .mro_s_0_014_dout(mro3_s_M_elems_V_7_dout),
    .mro_s_0_014_empty_n(mro3_s_M_elems_V_7_empty_n),
    .mro_s_0_014_read(grp_compute_mac_fu_1479_mro_s_0_014_read),
    .qzeros_0_val8(qzeros3_reg_5687),
    .qzeros_1_val16(qzeros3_1_reg_5727),
    .qzeros_2_val24(qzeros3_2_reg_5737),
    .qzeros_3_val32(qzeros3_3_reg_5757),
    .qzeros_4_val40(qzeros3_4_reg_5717),
    .qzeros_5_val48(qzeros3_5_reg_5747),
    .qzeros_6_val56(qzeros3_6_reg_5707),
    .qzeros_7_val64(qzeros3_7_reg_5762),
    .qscale_0_val72(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out3),
    .qscale_1_val81(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out2),
    .qscale_2_val89(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out5),
    .qscale_3_val98(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out4),
    .qscale_4_val106(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out7),
    .qscale_5_val115(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out6),
    .qscale_6_val123(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out1),
    .qscale_7_val132(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out),
    .pout_local_0_i(pout_local3_0_copy_fu_726),
    .pout_local_0_o(grp_compute_mac_fu_1479_pout_local_0_o),
    .pout_local_0_o_ap_vld(grp_compute_mac_fu_1479_pout_local_0_o_ap_vld),
    .pout_local_1_i(pout_local3_1_copy_fu_722),
    .pout_local_1_o(grp_compute_mac_fu_1479_pout_local_1_o),
    .pout_local_1_o_ap_vld(grp_compute_mac_fu_1479_pout_local_1_o_ap_vld),
    .pout_local_2_i(pout_local3_2_copy_fu_718),
    .pout_local_2_o(grp_compute_mac_fu_1479_pout_local_2_o),
    .pout_local_2_o_ap_vld(grp_compute_mac_fu_1479_pout_local_2_o_ap_vld),
    .pout_local_3_i(pout_local3_3_copy_fu_714),
    .pout_local_3_o(grp_compute_mac_fu_1479_pout_local_3_o),
    .pout_local_3_o_ap_vld(grp_compute_mac_fu_1479_pout_local_3_o_ap_vld),
    .pout_local_4_i(pout_local3_4_copy_fu_710),
    .pout_local_4_o(grp_compute_mac_fu_1479_pout_local_4_o),
    .pout_local_4_o_ap_vld(grp_compute_mac_fu_1479_pout_local_4_o_ap_vld),
    .pout_local_5_i(pout_local3_5_copy_fu_706),
    .pout_local_5_o(grp_compute_mac_fu_1479_pout_local_5_o),
    .pout_local_5_o_ap_vld(grp_compute_mac_fu_1479_pout_local_5_o_ap_vld),
    .pout_local_6_i(pout_local3_6_copy_fu_702),
    .pout_local_6_o(grp_compute_mac_fu_1479_pout_local_6_o),
    .pout_local_6_o_ap_vld(grp_compute_mac_fu_1479_pout_local_6_o_ap_vld),
    .pout_local_7_i(pout_local3_7_copy_fu_698),
    .pout_local_7_o(grp_compute_mac_fu_1479_pout_local_7_o),
    .pout_local_7_o_ap_vld(grp_compute_mac_fu_1479_pout_local_7_o_ap_vld)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S xi0_s_M_elems_V_0_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_0_din),
    .if_full_n(xi0_s_M_elems_V_0_full_n),
    .if_write(xi0_s_M_elems_V_0_write),
    .if_dout(xi0_s_M_elems_V_0_dout),
    .if_empty_n(xi0_s_M_elems_V_0_empty_n),
    .if_read(xi0_s_M_elems_V_0_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S xi0_s_M_elems_V_1_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_1_din),
    .if_full_n(xi0_s_M_elems_V_1_full_n),
    .if_write(xi0_s_M_elems_V_1_write),
    .if_dout(xi0_s_M_elems_V_1_dout),
    .if_empty_n(xi0_s_M_elems_V_1_empty_n),
    .if_read(xi0_s_M_elems_V_1_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S xi0_s_M_elems_V_2_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_2_din),
    .if_full_n(xi0_s_M_elems_V_2_full_n),
    .if_write(xi0_s_M_elems_V_2_write),
    .if_dout(xi0_s_M_elems_V_2_dout),
    .if_empty_n(xi0_s_M_elems_V_2_empty_n),
    .if_read(xi0_s_M_elems_V_2_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S xi0_s_M_elems_V_3_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_3_din),
    .if_full_n(xi0_s_M_elems_V_3_full_n),
    .if_write(xi0_s_M_elems_V_3_write),
    .if_dout(xi0_s_M_elems_V_3_dout),
    .if_empty_n(xi0_s_M_elems_V_3_empty_n),
    .if_read(xi0_s_M_elems_V_3_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S xi0_s_M_elems_V_4_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_4_din),
    .if_full_n(xi0_s_M_elems_V_4_full_n),
    .if_write(xi0_s_M_elems_V_4_write),
    .if_dout(xi0_s_M_elems_V_4_dout),
    .if_empty_n(xi0_s_M_elems_V_4_empty_n),
    .if_read(xi0_s_M_elems_V_4_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S xi0_s_M_elems_V_5_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_5_din),
    .if_full_n(xi0_s_M_elems_V_5_full_n),
    .if_write(xi0_s_M_elems_V_5_write),
    .if_dout(xi0_s_M_elems_V_5_dout),
    .if_empty_n(xi0_s_M_elems_V_5_empty_n),
    .if_read(xi0_s_M_elems_V_5_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S xi0_s_M_elems_V_6_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_6_din),
    .if_full_n(xi0_s_M_elems_V_6_full_n),
    .if_write(xi0_s_M_elems_V_6_write),
    .if_dout(xi0_s_M_elems_V_6_dout),
    .if_empty_n(xi0_s_M_elems_V_6_empty_n),
    .if_read(xi0_s_M_elems_V_6_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S xi0_s_M_elems_V_7_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_7_din),
    .if_full_n(xi0_s_M_elems_V_7_full_n),
    .if_write(xi0_s_M_elems_V_7_write),
    .if_dout(xi0_s_M_elems_V_7_dout),
    .if_empty_n(xi0_s_M_elems_V_7_empty_n),
    .if_read(xi0_s_M_elems_V_7_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S xi1_s_M_elems_V_0_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_0_din),
    .if_full_n(xi1_s_M_elems_V_0_full_n),
    .if_write(xi1_s_M_elems_V_0_write),
    .if_dout(xi1_s_M_elems_V_0_dout),
    .if_empty_n(xi1_s_M_elems_V_0_empty_n),
    .if_read(xi1_s_M_elems_V_0_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S xi1_s_M_elems_V_1_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_1_din),
    .if_full_n(xi1_s_M_elems_V_1_full_n),
    .if_write(xi1_s_M_elems_V_1_write),
    .if_dout(xi1_s_M_elems_V_1_dout),
    .if_empty_n(xi1_s_M_elems_V_1_empty_n),
    .if_read(xi1_s_M_elems_V_1_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S xi1_s_M_elems_V_2_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_2_din),
    .if_full_n(xi1_s_M_elems_V_2_full_n),
    .if_write(xi1_s_M_elems_V_2_write),
    .if_dout(xi1_s_M_elems_V_2_dout),
    .if_empty_n(xi1_s_M_elems_V_2_empty_n),
    .if_read(xi1_s_M_elems_V_2_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S xi1_s_M_elems_V_3_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_3_din),
    .if_full_n(xi1_s_M_elems_V_3_full_n),
    .if_write(xi1_s_M_elems_V_3_write),
    .if_dout(xi1_s_M_elems_V_3_dout),
    .if_empty_n(xi1_s_M_elems_V_3_empty_n),
    .if_read(xi1_s_M_elems_V_3_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S xi1_s_M_elems_V_4_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_4_din),
    .if_full_n(xi1_s_M_elems_V_4_full_n),
    .if_write(xi1_s_M_elems_V_4_write),
    .if_dout(xi1_s_M_elems_V_4_dout),
    .if_empty_n(xi1_s_M_elems_V_4_empty_n),
    .if_read(xi1_s_M_elems_V_4_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S xi1_s_M_elems_V_5_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_5_din),
    .if_full_n(xi1_s_M_elems_V_5_full_n),
    .if_write(xi1_s_M_elems_V_5_write),
    .if_dout(xi1_s_M_elems_V_5_dout),
    .if_empty_n(xi1_s_M_elems_V_5_empty_n),
    .if_read(xi1_s_M_elems_V_5_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S xi1_s_M_elems_V_6_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_6_din),
    .if_full_n(xi1_s_M_elems_V_6_full_n),
    .if_write(xi1_s_M_elems_V_6_write),
    .if_dout(xi1_s_M_elems_V_6_dout),
    .if_empty_n(xi1_s_M_elems_V_6_empty_n),
    .if_read(xi1_s_M_elems_V_6_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S xi1_s_M_elems_V_7_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_7_din),
    .if_full_n(xi1_s_M_elems_V_7_full_n),
    .if_write(xi1_s_M_elems_V_7_write),
    .if_dout(xi1_s_M_elems_V_7_dout),
    .if_empty_n(xi1_s_M_elems_V_7_empty_n),
    .if_read(xi1_s_M_elems_V_7_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S xi2_s_M_elems_V_0_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_0_din),
    .if_full_n(xi2_s_M_elems_V_0_full_n),
    .if_write(xi2_s_M_elems_V_0_write),
    .if_dout(xi2_s_M_elems_V_0_dout),
    .if_empty_n(xi2_s_M_elems_V_0_empty_n),
    .if_read(xi2_s_M_elems_V_0_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S xi2_s_M_elems_V_1_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_1_din),
    .if_full_n(xi2_s_M_elems_V_1_full_n),
    .if_write(xi2_s_M_elems_V_1_write),
    .if_dout(xi2_s_M_elems_V_1_dout),
    .if_empty_n(xi2_s_M_elems_V_1_empty_n),
    .if_read(xi2_s_M_elems_V_1_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S xi2_s_M_elems_V_2_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_2_din),
    .if_full_n(xi2_s_M_elems_V_2_full_n),
    .if_write(xi2_s_M_elems_V_2_write),
    .if_dout(xi2_s_M_elems_V_2_dout),
    .if_empty_n(xi2_s_M_elems_V_2_empty_n),
    .if_read(xi2_s_M_elems_V_2_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S xi2_s_M_elems_V_3_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_3_din),
    .if_full_n(xi2_s_M_elems_V_3_full_n),
    .if_write(xi2_s_M_elems_V_3_write),
    .if_dout(xi2_s_M_elems_V_3_dout),
    .if_empty_n(xi2_s_M_elems_V_3_empty_n),
    .if_read(xi2_s_M_elems_V_3_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S xi2_s_M_elems_V_4_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_4_din),
    .if_full_n(xi2_s_M_elems_V_4_full_n),
    .if_write(xi2_s_M_elems_V_4_write),
    .if_dout(xi2_s_M_elems_V_4_dout),
    .if_empty_n(xi2_s_M_elems_V_4_empty_n),
    .if_read(xi2_s_M_elems_V_4_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S xi2_s_M_elems_V_5_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_5_din),
    .if_full_n(xi2_s_M_elems_V_5_full_n),
    .if_write(xi2_s_M_elems_V_5_write),
    .if_dout(xi2_s_M_elems_V_5_dout),
    .if_empty_n(xi2_s_M_elems_V_5_empty_n),
    .if_read(xi2_s_M_elems_V_5_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S xi2_s_M_elems_V_6_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_6_din),
    .if_full_n(xi2_s_M_elems_V_6_full_n),
    .if_write(xi2_s_M_elems_V_6_write),
    .if_dout(xi2_s_M_elems_V_6_dout),
    .if_empty_n(xi2_s_M_elems_V_6_empty_n),
    .if_read(xi2_s_M_elems_V_6_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S xi2_s_M_elems_V_7_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_7_din),
    .if_full_n(xi2_s_M_elems_V_7_full_n),
    .if_write(xi2_s_M_elems_V_7_write),
    .if_dout(xi2_s_M_elems_V_7_dout),
    .if_empty_n(xi2_s_M_elems_V_7_empty_n),
    .if_read(xi2_s_M_elems_V_7_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S xi3_s_M_elems_V_0_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_0_din),
    .if_full_n(xi3_s_M_elems_V_0_full_n),
    .if_write(xi3_s_M_elems_V_0_write),
    .if_dout(xi3_s_M_elems_V_0_dout),
    .if_empty_n(xi3_s_M_elems_V_0_empty_n),
    .if_read(xi3_s_M_elems_V_0_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S xi3_s_M_elems_V_1_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_1_din),
    .if_full_n(xi3_s_M_elems_V_1_full_n),
    .if_write(xi3_s_M_elems_V_1_write),
    .if_dout(xi3_s_M_elems_V_1_dout),
    .if_empty_n(xi3_s_M_elems_V_1_empty_n),
    .if_read(xi3_s_M_elems_V_1_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S xi3_s_M_elems_V_2_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_2_din),
    .if_full_n(xi3_s_M_elems_V_2_full_n),
    .if_write(xi3_s_M_elems_V_2_write),
    .if_dout(xi3_s_M_elems_V_2_dout),
    .if_empty_n(xi3_s_M_elems_V_2_empty_n),
    .if_read(xi3_s_M_elems_V_2_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S xi3_s_M_elems_V_3_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_3_din),
    .if_full_n(xi3_s_M_elems_V_3_full_n),
    .if_write(xi3_s_M_elems_V_3_write),
    .if_dout(xi3_s_M_elems_V_3_dout),
    .if_empty_n(xi3_s_M_elems_V_3_empty_n),
    .if_read(xi3_s_M_elems_V_3_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S xi3_s_M_elems_V_4_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_4_din),
    .if_full_n(xi3_s_M_elems_V_4_full_n),
    .if_write(xi3_s_M_elems_V_4_write),
    .if_dout(xi3_s_M_elems_V_4_dout),
    .if_empty_n(xi3_s_M_elems_V_4_empty_n),
    .if_read(xi3_s_M_elems_V_4_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S xi3_s_M_elems_V_5_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_5_din),
    .if_full_n(xi3_s_M_elems_V_5_full_n),
    .if_write(xi3_s_M_elems_V_5_write),
    .if_dout(xi3_s_M_elems_V_5_dout),
    .if_empty_n(xi3_s_M_elems_V_5_empty_n),
    .if_read(xi3_s_M_elems_V_5_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S xi3_s_M_elems_V_6_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_6_din),
    .if_full_n(xi3_s_M_elems_V_6_full_n),
    .if_write(xi3_s_M_elems_V_6_write),
    .if_dout(xi3_s_M_elems_V_6_dout),
    .if_empty_n(xi3_s_M_elems_V_6_empty_n),
    .if_read(xi3_s_M_elems_V_6_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S xi3_s_M_elems_V_7_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_7_din),
    .if_full_n(xi3_s_M_elems_V_7_full_n),
    .if_write(xi3_s_M_elems_V_7_write),
    .if_dout(xi3_s_M_elems_V_7_dout),
    .if_empty_n(xi3_s_M_elems_V_7_empty_n),
    .if_read(xi3_s_M_elems_V_7_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S mro0_s_M_elems_V_0_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_0_din),
    .if_full_n(mro0_s_M_elems_V_0_full_n),
    .if_write(mro0_s_M_elems_V_0_write),
    .if_dout(mro0_s_M_elems_V_0_dout),
    .if_empty_n(mro0_s_M_elems_V_0_empty_n),
    .if_read(mro0_s_M_elems_V_0_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S mro0_s_M_elems_V_1_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_1_din),
    .if_full_n(mro0_s_M_elems_V_1_full_n),
    .if_write(mro0_s_M_elems_V_1_write),
    .if_dout(mro0_s_M_elems_V_1_dout),
    .if_empty_n(mro0_s_M_elems_V_1_empty_n),
    .if_read(mro0_s_M_elems_V_1_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S mro0_s_M_elems_V_2_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_2_din),
    .if_full_n(mro0_s_M_elems_V_2_full_n),
    .if_write(mro0_s_M_elems_V_2_write),
    .if_dout(mro0_s_M_elems_V_2_dout),
    .if_empty_n(mro0_s_M_elems_V_2_empty_n),
    .if_read(mro0_s_M_elems_V_2_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S mro0_s_M_elems_V_3_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_3_din),
    .if_full_n(mro0_s_M_elems_V_3_full_n),
    .if_write(mro0_s_M_elems_V_3_write),
    .if_dout(mro0_s_M_elems_V_3_dout),
    .if_empty_n(mro0_s_M_elems_V_3_empty_n),
    .if_read(mro0_s_M_elems_V_3_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S mro0_s_M_elems_V_4_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_4_din),
    .if_full_n(mro0_s_M_elems_V_4_full_n),
    .if_write(mro0_s_M_elems_V_4_write),
    .if_dout(mro0_s_M_elems_V_4_dout),
    .if_empty_n(mro0_s_M_elems_V_4_empty_n),
    .if_read(mro0_s_M_elems_V_4_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S mro0_s_M_elems_V_5_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_5_din),
    .if_full_n(mro0_s_M_elems_V_5_full_n),
    .if_write(mro0_s_M_elems_V_5_write),
    .if_dout(mro0_s_M_elems_V_5_dout),
    .if_empty_n(mro0_s_M_elems_V_5_empty_n),
    .if_read(mro0_s_M_elems_V_5_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S mro0_s_M_elems_V_6_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_6_din),
    .if_full_n(mro0_s_M_elems_V_6_full_n),
    .if_write(mro0_s_M_elems_V_6_write),
    .if_dout(mro0_s_M_elems_V_6_dout),
    .if_empty_n(mro0_s_M_elems_V_6_empty_n),
    .if_read(mro0_s_M_elems_V_6_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S mro0_s_M_elems_V_7_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_7_din),
    .if_full_n(mro0_s_M_elems_V_7_full_n),
    .if_write(mro0_s_M_elems_V_7_write),
    .if_dout(mro0_s_M_elems_V_7_dout),
    .if_empty_n(mro0_s_M_elems_V_7_empty_n),
    .if_read(mro0_s_M_elems_V_7_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S mro1_s_M_elems_V_0_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_0_din),
    .if_full_n(mro1_s_M_elems_V_0_full_n),
    .if_write(mro1_s_M_elems_V_0_write),
    .if_dout(mro1_s_M_elems_V_0_dout),
    .if_empty_n(mro1_s_M_elems_V_0_empty_n),
    .if_read(mro1_s_M_elems_V_0_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S mro1_s_M_elems_V_1_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_1_din),
    .if_full_n(mro1_s_M_elems_V_1_full_n),
    .if_write(mro1_s_M_elems_V_1_write),
    .if_dout(mro1_s_M_elems_V_1_dout),
    .if_empty_n(mro1_s_M_elems_V_1_empty_n),
    .if_read(mro1_s_M_elems_V_1_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S mro1_s_M_elems_V_2_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_2_din),
    .if_full_n(mro1_s_M_elems_V_2_full_n),
    .if_write(mro1_s_M_elems_V_2_write),
    .if_dout(mro1_s_M_elems_V_2_dout),
    .if_empty_n(mro1_s_M_elems_V_2_empty_n),
    .if_read(mro1_s_M_elems_V_2_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S mro1_s_M_elems_V_3_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_3_din),
    .if_full_n(mro1_s_M_elems_V_3_full_n),
    .if_write(mro1_s_M_elems_V_3_write),
    .if_dout(mro1_s_M_elems_V_3_dout),
    .if_empty_n(mro1_s_M_elems_V_3_empty_n),
    .if_read(mro1_s_M_elems_V_3_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S mro1_s_M_elems_V_4_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_4_din),
    .if_full_n(mro1_s_M_elems_V_4_full_n),
    .if_write(mro1_s_M_elems_V_4_write),
    .if_dout(mro1_s_M_elems_V_4_dout),
    .if_empty_n(mro1_s_M_elems_V_4_empty_n),
    .if_read(mro1_s_M_elems_V_4_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S mro1_s_M_elems_V_5_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_5_din),
    .if_full_n(mro1_s_M_elems_V_5_full_n),
    .if_write(mro1_s_M_elems_V_5_write),
    .if_dout(mro1_s_M_elems_V_5_dout),
    .if_empty_n(mro1_s_M_elems_V_5_empty_n),
    .if_read(mro1_s_M_elems_V_5_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S mro1_s_M_elems_V_6_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_6_din),
    .if_full_n(mro1_s_M_elems_V_6_full_n),
    .if_write(mro1_s_M_elems_V_6_write),
    .if_dout(mro1_s_M_elems_V_6_dout),
    .if_empty_n(mro1_s_M_elems_V_6_empty_n),
    .if_read(mro1_s_M_elems_V_6_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S mro1_s_M_elems_V_7_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_7_din),
    .if_full_n(mro1_s_M_elems_V_7_full_n),
    .if_write(mro1_s_M_elems_V_7_write),
    .if_dout(mro1_s_M_elems_V_7_dout),
    .if_empty_n(mro1_s_M_elems_V_7_empty_n),
    .if_read(mro1_s_M_elems_V_7_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S mro2_s_M_elems_V_0_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_0_din),
    .if_full_n(mro2_s_M_elems_V_0_full_n),
    .if_write(mro2_s_M_elems_V_0_write),
    .if_dout(mro2_s_M_elems_V_0_dout),
    .if_empty_n(mro2_s_M_elems_V_0_empty_n),
    .if_read(mro2_s_M_elems_V_0_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S mro2_s_M_elems_V_1_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_1_din),
    .if_full_n(mro2_s_M_elems_V_1_full_n),
    .if_write(mro2_s_M_elems_V_1_write),
    .if_dout(mro2_s_M_elems_V_1_dout),
    .if_empty_n(mro2_s_M_elems_V_1_empty_n),
    .if_read(mro2_s_M_elems_V_1_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S mro2_s_M_elems_V_2_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_2_din),
    .if_full_n(mro2_s_M_elems_V_2_full_n),
    .if_write(mro2_s_M_elems_V_2_write),
    .if_dout(mro2_s_M_elems_V_2_dout),
    .if_empty_n(mro2_s_M_elems_V_2_empty_n),
    .if_read(mro2_s_M_elems_V_2_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S mro2_s_M_elems_V_3_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_3_din),
    .if_full_n(mro2_s_M_elems_V_3_full_n),
    .if_write(mro2_s_M_elems_V_3_write),
    .if_dout(mro2_s_M_elems_V_3_dout),
    .if_empty_n(mro2_s_M_elems_V_3_empty_n),
    .if_read(mro2_s_M_elems_V_3_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S mro2_s_M_elems_V_4_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_4_din),
    .if_full_n(mro2_s_M_elems_V_4_full_n),
    .if_write(mro2_s_M_elems_V_4_write),
    .if_dout(mro2_s_M_elems_V_4_dout),
    .if_empty_n(mro2_s_M_elems_V_4_empty_n),
    .if_read(mro2_s_M_elems_V_4_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S mro2_s_M_elems_V_5_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_5_din),
    .if_full_n(mro2_s_M_elems_V_5_full_n),
    .if_write(mro2_s_M_elems_V_5_write),
    .if_dout(mro2_s_M_elems_V_5_dout),
    .if_empty_n(mro2_s_M_elems_V_5_empty_n),
    .if_read(mro2_s_M_elems_V_5_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S mro2_s_M_elems_V_6_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_6_din),
    .if_full_n(mro2_s_M_elems_V_6_full_n),
    .if_write(mro2_s_M_elems_V_6_write),
    .if_dout(mro2_s_M_elems_V_6_dout),
    .if_empty_n(mro2_s_M_elems_V_6_empty_n),
    .if_read(mro2_s_M_elems_V_6_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S mro2_s_M_elems_V_7_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_7_din),
    .if_full_n(mro2_s_M_elems_V_7_full_n),
    .if_write(mro2_s_M_elems_V_7_write),
    .if_dout(mro2_s_M_elems_V_7_dout),
    .if_empty_n(mro2_s_M_elems_V_7_empty_n),
    .if_read(mro2_s_M_elems_V_7_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S mro3_s_M_elems_V_0_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_0_din),
    .if_full_n(mro3_s_M_elems_V_0_full_n),
    .if_write(mro3_s_M_elems_V_0_write),
    .if_dout(mro3_s_M_elems_V_0_dout),
    .if_empty_n(mro3_s_M_elems_V_0_empty_n),
    .if_read(mro3_s_M_elems_V_0_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S mro3_s_M_elems_V_1_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_1_din),
    .if_full_n(mro3_s_M_elems_V_1_full_n),
    .if_write(mro3_s_M_elems_V_1_write),
    .if_dout(mro3_s_M_elems_V_1_dout),
    .if_empty_n(mro3_s_M_elems_V_1_empty_n),
    .if_read(mro3_s_M_elems_V_1_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S mro3_s_M_elems_V_2_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_2_din),
    .if_full_n(mro3_s_M_elems_V_2_full_n),
    .if_write(mro3_s_M_elems_V_2_write),
    .if_dout(mro3_s_M_elems_V_2_dout),
    .if_empty_n(mro3_s_M_elems_V_2_empty_n),
    .if_read(mro3_s_M_elems_V_2_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S mro3_s_M_elems_V_3_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_3_din),
    .if_full_n(mro3_s_M_elems_V_3_full_n),
    .if_write(mro3_s_M_elems_V_3_write),
    .if_dout(mro3_s_M_elems_V_3_dout),
    .if_empty_n(mro3_s_M_elems_V_3_empty_n),
    .if_read(mro3_s_M_elems_V_3_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S mro3_s_M_elems_V_4_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_4_din),
    .if_full_n(mro3_s_M_elems_V_4_full_n),
    .if_write(mro3_s_M_elems_V_4_write),
    .if_dout(mro3_s_M_elems_V_4_dout),
    .if_empty_n(mro3_s_M_elems_V_4_empty_n),
    .if_read(mro3_s_M_elems_V_4_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S mro3_s_M_elems_V_5_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_5_din),
    .if_full_n(mro3_s_M_elems_V_5_full_n),
    .if_write(mro3_s_M_elems_V_5_write),
    .if_dout(mro3_s_M_elems_V_5_dout),
    .if_empty_n(mro3_s_M_elems_V_5_empty_n),
    .if_read(mro3_s_M_elems_V_5_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S mro3_s_M_elems_V_6_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_6_din),
    .if_full_n(mro3_s_M_elems_V_6_full_n),
    .if_write(mro3_s_M_elems_V_6_write),
    .if_dout(mro3_s_M_elems_V_6_dout),
    .if_empty_n(mro3_s_M_elems_V_6_empty_n),
    .if_read(mro3_s_M_elems_V_6_read)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S mro3_s_M_elems_V_7_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_7_din),
    .if_full_n(mro3_s_M_elems_V_7_full_n),
    .if_write(mro3_s_M_elems_V_7_write),
    .if_dout(mro3_s_M_elems_V_7_dout),
    .if_empty_n(mro3_s_M_elems_V_7_empty_n),
    .if_read(mro3_s_M_elems_V_7_read)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln324_fu_1843_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln324_fu_1843_p2 == 1'd0))) begin
            grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_ap_start_reg <= 1'b1;
        end else if ((grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_ap_ready == 1'b1)) begin
            grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln324_fu_1843_p2 == 1'd0))) begin
            grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_ap_start_reg <= 1'b1;
        end else if ((grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_ap_ready == 1'b1)) begin
            grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln324_fu_1843_p2 == 1'd0))) begin
            grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_ap_start_reg <= 1'b1;
        end else if ((grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_ap_ready == 1'b1)) begin
            grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln324_fu_1843_p2 == 1'd0))) begin
            grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_ap_start_reg <= 1'b1;
        end else if ((grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_ap_ready == 1'b1)) begin
            grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_ap_start_reg <= 1'b1;
        end else if ((grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_ap_ready == 1'b1)) begin
            grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_ap_start_reg <= 1'b1;
        end else if ((grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_ap_ready == 1'b1)) begin
            grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_ap_start_reg <= 1'b1;
        end else if ((grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_ap_ready == 1'b1)) begin
            grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_ap_start_reg <= 1'b1;
        end else if ((grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_ap_ready == 1'b1)) begin
            grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_mac_fu_1299_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state12)) begin
            grp_compute_mac_fu_1299_ap_start_reg <= 1'b1;
        end else if ((grp_compute_mac_fu_1299_ap_ready == 1'b1)) begin
            grp_compute_mac_fu_1299_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_mac_fu_1359_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state12)) begin
            grp_compute_mac_fu_1359_ap_start_reg <= 1'b1;
        end else if ((grp_compute_mac_fu_1359_ap_ready == 1'b1)) begin
            grp_compute_mac_fu_1359_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_mac_fu_1419_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state12)) begin
            grp_compute_mac_fu_1419_ap_start_reg <= 1'b1;
        end else if ((grp_compute_mac_fu_1419_ap_ready == 1'b1)) begin
            grp_compute_mac_fu_1419_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_mac_fu_1479_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state12)) begin
            grp_compute_mac_fu_1479_ap_start_reg <= 1'b1;
        end else if ((grp_compute_mac_fu_1479_ap_ready == 1'b1)) begin
            grp_compute_mac_fu_1479_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_read_xi_to_stream_fu_1054_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln324_fu_1843_p2 == 1'd0))) begin
            grp_read_xi_to_stream_fu_1054_ap_start_reg <= 1'b1;
        end else if ((grp_read_xi_to_stream_fu_1054_ap_ready == 1'b1)) begin
            grp_read_xi_to_stream_fu_1054_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        mrow_fu_438 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln324_fu_1843_p2 == 1'd0))) begin
        mrow_fu_438 <= add_ln324_fu_1848_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        pout_local0_0_copy_fu_822 <= p_read;
    end else if (((grp_compute_mac_fu_1299_pout_local_0_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        pout_local0_0_copy_fu_822 <= grp_compute_mac_fu_1299_pout_local_0_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        pout_local0_1_copy_fu_818 <= p_read2;
    end else if (((grp_compute_mac_fu_1299_pout_local_1_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        pout_local0_1_copy_fu_818 <= grp_compute_mac_fu_1299_pout_local_1_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        pout_local0_2_copy_fu_814 <= p_read6;
    end else if (((grp_compute_mac_fu_1299_pout_local_2_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        pout_local0_2_copy_fu_814 <= grp_compute_mac_fu_1299_pout_local_2_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        pout_local0_3_copy_fu_810 <= p_read10;
    end else if (((grp_compute_mac_fu_1299_pout_local_3_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        pout_local0_3_copy_fu_810 <= grp_compute_mac_fu_1299_pout_local_3_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        pout_local0_4_copy_fu_806 <= p_read14;
    end else if (((grp_compute_mac_fu_1299_pout_local_4_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        pout_local0_4_copy_fu_806 <= grp_compute_mac_fu_1299_pout_local_4_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        pout_local0_5_copy_fu_802 <= p_read18;
    end else if (((grp_compute_mac_fu_1299_pout_local_5_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        pout_local0_5_copy_fu_802 <= grp_compute_mac_fu_1299_pout_local_5_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        pout_local0_6_copy_fu_798 <= p_read22;
    end else if (((grp_compute_mac_fu_1299_pout_local_6_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        pout_local0_6_copy_fu_798 <= grp_compute_mac_fu_1299_pout_local_6_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        pout_local0_7_copy_fu_794 <= p_read26;
    end else if (((grp_compute_mac_fu_1299_pout_local_7_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        pout_local0_7_copy_fu_794 <= grp_compute_mac_fu_1299_pout_local_7_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        pout_local1_0_copy_fu_790 <= p_read30;
    end else if (((grp_compute_mac_fu_1359_pout_local_0_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        pout_local1_0_copy_fu_790 <= grp_compute_mac_fu_1359_pout_local_0_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        pout_local1_1_copy_fu_786 <= p_read34;
    end else if (((grp_compute_mac_fu_1359_pout_local_1_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        pout_local1_1_copy_fu_786 <= grp_compute_mac_fu_1359_pout_local_1_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        pout_local1_2_copy_fu_782 <= p_read38;
    end else if (((grp_compute_mac_fu_1359_pout_local_2_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        pout_local1_2_copy_fu_782 <= grp_compute_mac_fu_1359_pout_local_2_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        pout_local1_3_copy_fu_778 <= p_read42;
    end else if (((grp_compute_mac_fu_1359_pout_local_3_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        pout_local1_3_copy_fu_778 <= grp_compute_mac_fu_1359_pout_local_3_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        pout_local1_4_copy_fu_774 <= p_read46;
    end else if (((grp_compute_mac_fu_1359_pout_local_4_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        pout_local1_4_copy_fu_774 <= grp_compute_mac_fu_1359_pout_local_4_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        pout_local1_5_copy_fu_770 <= p_read50;
    end else if (((grp_compute_mac_fu_1359_pout_local_5_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        pout_local1_5_copy_fu_770 <= grp_compute_mac_fu_1359_pout_local_5_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        pout_local1_6_copy_fu_766 <= p_read54;
    end else if (((grp_compute_mac_fu_1359_pout_local_6_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        pout_local1_6_copy_fu_766 <= grp_compute_mac_fu_1359_pout_local_6_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        pout_local1_7_copy_fu_762 <= p_read58;
    end else if (((grp_compute_mac_fu_1359_pout_local_7_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        pout_local1_7_copy_fu_762 <= grp_compute_mac_fu_1359_pout_local_7_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        pout_local2_0_copy_fu_758 <= p_read62;
    end else if (((grp_compute_mac_fu_1419_pout_local_0_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        pout_local2_0_copy_fu_758 <= grp_compute_mac_fu_1419_pout_local_0_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        pout_local2_1_copy_fu_754 <= p_read66;
    end else if (((grp_compute_mac_fu_1419_pout_local_1_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        pout_local2_1_copy_fu_754 <= grp_compute_mac_fu_1419_pout_local_1_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        pout_local2_2_copy_fu_750 <= p_read70;
    end else if (((grp_compute_mac_fu_1419_pout_local_2_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        pout_local2_2_copy_fu_750 <= grp_compute_mac_fu_1419_pout_local_2_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        pout_local2_3_copy_fu_746 <= p_read74;
    end else if (((grp_compute_mac_fu_1419_pout_local_3_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        pout_local2_3_copy_fu_746 <= grp_compute_mac_fu_1419_pout_local_3_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        pout_local2_4_copy_fu_742 <= p_read78;
    end else if (((grp_compute_mac_fu_1419_pout_local_4_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        pout_local2_4_copy_fu_742 <= grp_compute_mac_fu_1419_pout_local_4_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        pout_local2_5_copy_fu_738 <= p_read82;
    end else if (((grp_compute_mac_fu_1419_pout_local_5_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        pout_local2_5_copy_fu_738 <= grp_compute_mac_fu_1419_pout_local_5_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        pout_local2_6_copy_fu_734 <= p_read86;
    end else if (((grp_compute_mac_fu_1419_pout_local_6_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        pout_local2_6_copy_fu_734 <= grp_compute_mac_fu_1419_pout_local_6_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        pout_local2_7_copy_fu_730 <= p_read90;
    end else if (((grp_compute_mac_fu_1419_pout_local_7_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        pout_local2_7_copy_fu_730 <= grp_compute_mac_fu_1419_pout_local_7_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        pout_local3_0_copy_fu_726 <= p_read94;
    end else if (((grp_compute_mac_fu_1479_pout_local_0_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        pout_local3_0_copy_fu_726 <= grp_compute_mac_fu_1479_pout_local_0_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        pout_local3_1_copy_fu_722 <= p_read98;
    end else if (((grp_compute_mac_fu_1479_pout_local_1_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        pout_local3_1_copy_fu_722 <= grp_compute_mac_fu_1479_pout_local_1_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        pout_local3_2_copy_fu_718 <= p_read102;
    end else if (((grp_compute_mac_fu_1479_pout_local_2_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        pout_local3_2_copy_fu_718 <= grp_compute_mac_fu_1479_pout_local_2_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        pout_local3_3_copy_fu_714 <= p_read106;
    end else if (((grp_compute_mac_fu_1479_pout_local_3_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        pout_local3_3_copy_fu_714 <= grp_compute_mac_fu_1479_pout_local_3_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        pout_local3_4_copy_fu_710 <= p_read110;
    end else if (((grp_compute_mac_fu_1479_pout_local_4_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        pout_local3_4_copy_fu_710 <= grp_compute_mac_fu_1479_pout_local_4_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        pout_local3_5_copy_fu_706 <= p_read114;
    end else if (((1'b1 == ap_CS_fsm_state13) & (grp_compute_mac_fu_1479_pout_local_5_o_ap_vld == 1'b1))) begin
        pout_local3_5_copy_fu_706 <= grp_compute_mac_fu_1479_pout_local_5_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        pout_local3_6_copy_fu_702 <= p_read118;
    end else if (((1'b1 == ap_CS_fsm_state13) & (grp_compute_mac_fu_1479_pout_local_6_o_ap_vld == 1'b1))) begin
        pout_local3_6_copy_fu_702 <= grp_compute_mac_fu_1479_pout_local_6_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        pout_local3_7_copy_fu_698 <= p_read122;
    end else if (((1'b1 == ap_CS_fsm_state13) & (grp_compute_mac_fu_1479_pout_local_7_o_ap_vld == 1'b1))) begin
        pout_local3_7_copy_fu_698 <= grp_compute_mac_fu_1479_pout_local_7_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        mro0_read_reg_5187 <= mro0_dout;
        mro1_read_reg_5175 <= mro1_dout;
        mro2_read_reg_5163 <= mro2_dout;
        mro3_read_reg_5151 <= mro3_dout;
        p_0_0_1677_partselect_reg_5493 <= {{mro3_dout[63:32]}};
        p_0_0_1698_partselect_reg_5473 <= {{mro2_dout[63:32]}};
        p_0_0_1719_partselect_reg_5453 <= {{mro1_dout[63:32]}};
        p_0_0_1740_partselect_reg_5433 <= {{mro0_dout[63:32]}};
        p_0_0_2678_partselect_reg_5498 <= {{mro3_dout[95:64]}};
        p_0_0_2699_partselect_reg_5478 <= {{mro2_dout[95:64]}};
        p_0_0_2720_partselect_reg_5458 <= {{mro1_dout[95:64]}};
        p_0_0_2741_partselect_reg_5438 <= {{mro0_dout[95:64]}};
        p_0_0_3679_partselect_reg_5503 <= {{mro3_dout[127:96]}};
        p_0_0_3700_partselect_reg_5483 <= {{mro2_dout[127:96]}};
        p_0_0_3721_partselect_reg_5463 <= {{mro1_dout[127:96]}};
        p_0_0_3742_partselect_reg_5443 <= {{mro0_dout[127:96]}};
        pzero_val_1_reg_5448 <= pzero_val_1_fu_1733_p1;
        pzero_val_2_reg_5468 <= pzero_val_2_fu_1767_p1;
        pzero_val_3_reg_5488 <= pzero_val_3_fu_1801_p1;
        pzero_val_reg_5428 <= pzero_val_fu_1699_p1;
        wide_trip_count_read_reg_5146 <= wide_trip_count_dout;
        xi_read_reg_5199 <= xi_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        qscale0_0_promoted_fu_458 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out3;
        qscale0_1_promoted_fu_462 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out2;
        qscale0_2_promoted_fu_450 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out5;
        qscale0_3_promoted_fu_454 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out4;
        qscale0_4_promoted_fu_442 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out7;
        qscale0_5_promoted_fu_446 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out6;
        qscale0_6_promoted_fu_466 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out1;
        qscale0_7_promoted_fu_470 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out;
        qscale1_0_promoted_fu_490 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out3;
        qscale1_1_promoted_fu_494 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out2;
        qscale1_2_promoted_fu_482 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out5;
        qscale1_3_promoted_fu_486 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out4;
        qscale1_4_promoted_fu_474 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out7;
        qscale1_5_promoted_fu_478 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out6;
        qscale1_6_promoted_fu_498 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out1;
        qscale1_7_promoted_fu_502 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out;
        qscale2_0_promoted_fu_522 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out3;
        qscale2_1_promoted_fu_526 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out2;
        qscale2_2_promoted_fu_514 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out5;
        qscale2_3_promoted_fu_518 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out4;
        qscale2_4_promoted_fu_506 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out7;
        qscale2_5_promoted_fu_510 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out6;
        qscale2_6_promoted_fu_530 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out1;
        qscale2_7_promoted_fu_534 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out;
        qscale3_0_promoted_fu_554 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out3;
        qscale3_1_promoted_fu_558 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out2;
        qscale3_2_promoted_fu_546 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out5;
        qscale3_3_promoted_fu_550 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out4;
        qscale3_4_promoted_fu_538 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out7;
        qscale3_5_promoted_fu_542 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out6;
        qscale3_6_promoted_fu_562 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out1;
        qscale3_7_promoted_fu_566 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        qzeros0_1_reg_5617 <= {{mro0_read_reg_5187[19:16]}};
        qzeros0_2_reg_5612 <= {{mro0_read_reg_5187[7:4]}};
        qzeros0_3_reg_5647 <= {{mro0_read_reg_5187[23:20]}};
        qzeros0_4_reg_5627 <= {{mro0_read_reg_5187[11:8]}};
        qzeros0_5_reg_5672 <= {{mro0_read_reg_5187[27:24]}};
        qzeros0_6_reg_5642 <= {{mro0_read_reg_5187[15:12]}};
        qzeros0_7_reg_5732 <= {{mro0_read_reg_5187[31:28]}};
        qzeros0_reg_5607 <= qzeros0_fu_1982_p1;
        qzeros1_1_reg_5657 <= {{mro1_read_reg_5175[19:16]}};
        qzeros1_2_reg_5637 <= {{mro1_read_reg_5175[7:4]}};
        qzeros1_3_reg_5677 <= {{mro1_read_reg_5175[23:20]}};
        qzeros1_4_reg_5632 <= {{mro1_read_reg_5175[11:8]}};
        qzeros1_5_reg_5692 <= {{mro1_read_reg_5175[27:24]}};
        qzeros1_6_reg_5702 <= {{mro1_read_reg_5175[15:12]}};
        qzeros1_7_reg_5742 <= {{mro1_read_reg_5175[31:28]}};
        qzeros1_reg_5622 <= qzeros1_fu_2003_p1;
        qzeros2_1_reg_5712 <= {{mro2_read_reg_5163[19:16]}};
        qzeros2_2_reg_5682 <= {{mro2_read_reg_5163[7:4]}};
        qzeros2_3_reg_5722 <= {{mro2_read_reg_5163[23:20]}};
        qzeros2_4_reg_5662 <= {{mro2_read_reg_5163[11:8]}};
        qzeros2_5_reg_5697 <= {{mro2_read_reg_5163[27:24]}};
        qzeros2_6_reg_5667 <= {{mro2_read_reg_5163[15:12]}};
        qzeros2_7_reg_5752 <= {{mro2_read_reg_5163[31:28]}};
        qzeros2_reg_5652 <= qzeros2_fu_2051_p1;
        qzeros3_1_reg_5727 <= {{mro3_read_reg_5151[19:16]}};
        qzeros3_2_reg_5737 <= {{mro3_read_reg_5151[7:4]}};
        qzeros3_3_reg_5757 <= {{mro3_read_reg_5151[23:20]}};
        qzeros3_4_reg_5717 <= {{mro3_read_reg_5151[11:8]}};
        qzeros3_5_reg_5747 <= {{mro3_read_reg_5151[27:24]}};
        qzeros3_6_reg_5707 <= {{mro3_read_reg_5151[15:12]}};
        qzeros3_7_reg_5762 <= {{mro3_read_reg_5151[31:28]}};
        qzeros3_reg_5687 <= qzeros3_fu_2108_p1;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state13_on_subcall_done)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state3_on_subcall_done)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln324_fu_1843_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln324_fu_1843_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        mro0_blk_n = mro0_empty_n;
    end else begin
        mro0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        mro0_read = 1'b1;
    end else begin
        mro0_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        mro0_s_M_elems_V_0_read = grp_compute_mac_fu_1299_mro_s_0_0_read;
    end else begin
        mro0_s_M_elems_V_0_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        mro0_s_M_elems_V_0_write = grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_0_write;
    end else begin
        mro0_s_M_elems_V_0_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        mro0_s_M_elems_V_1_read = grp_compute_mac_fu_1299_mro_s_0_08_read;
    end else begin
        mro0_s_M_elems_V_1_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        mro0_s_M_elems_V_1_write = grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_1_write;
    end else begin
        mro0_s_M_elems_V_1_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        mro0_s_M_elems_V_2_read = grp_compute_mac_fu_1299_mro_s_0_09_read;
    end else begin
        mro0_s_M_elems_V_2_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        mro0_s_M_elems_V_2_write = grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_2_write;
    end else begin
        mro0_s_M_elems_V_2_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        mro0_s_M_elems_V_3_read = grp_compute_mac_fu_1299_mro_s_0_010_read;
    end else begin
        mro0_s_M_elems_V_3_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        mro0_s_M_elems_V_3_write = grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_3_write;
    end else begin
        mro0_s_M_elems_V_3_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        mro0_s_M_elems_V_4_read = grp_compute_mac_fu_1299_mro_s_0_011_read;
    end else begin
        mro0_s_M_elems_V_4_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        mro0_s_M_elems_V_4_write = grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_4_write;
    end else begin
        mro0_s_M_elems_V_4_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        mro0_s_M_elems_V_5_read = grp_compute_mac_fu_1299_mro_s_0_012_read;
    end else begin
        mro0_s_M_elems_V_5_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        mro0_s_M_elems_V_5_write = grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_5_write;
    end else begin
        mro0_s_M_elems_V_5_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        mro0_s_M_elems_V_6_read = grp_compute_mac_fu_1299_mro_s_0_013_read;
    end else begin
        mro0_s_M_elems_V_6_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        mro0_s_M_elems_V_6_write = grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_6_write;
    end else begin
        mro0_s_M_elems_V_6_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        mro0_s_M_elems_V_7_read = grp_compute_mac_fu_1299_mro_s_0_014_read;
    end else begin
        mro0_s_M_elems_V_7_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        mro0_s_M_elems_V_7_write = grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_7_write;
    end else begin
        mro0_s_M_elems_V_7_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        mro1_blk_n = mro1_empty_n;
    end else begin
        mro1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        mro1_read = 1'b1;
    end else begin
        mro1_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        mro1_s_M_elems_V_0_read = grp_compute_mac_fu_1359_mro_s_0_0_read;
    end else begin
        mro1_s_M_elems_V_0_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        mro1_s_M_elems_V_0_write = grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_0_write;
    end else begin
        mro1_s_M_elems_V_0_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        mro1_s_M_elems_V_1_read = grp_compute_mac_fu_1359_mro_s_0_08_read;
    end else begin
        mro1_s_M_elems_V_1_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        mro1_s_M_elems_V_1_write = grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_1_write;
    end else begin
        mro1_s_M_elems_V_1_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        mro1_s_M_elems_V_2_read = grp_compute_mac_fu_1359_mro_s_0_09_read;
    end else begin
        mro1_s_M_elems_V_2_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        mro1_s_M_elems_V_2_write = grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_2_write;
    end else begin
        mro1_s_M_elems_V_2_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        mro1_s_M_elems_V_3_read = grp_compute_mac_fu_1359_mro_s_0_010_read;
    end else begin
        mro1_s_M_elems_V_3_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        mro1_s_M_elems_V_3_write = grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_3_write;
    end else begin
        mro1_s_M_elems_V_3_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        mro1_s_M_elems_V_4_read = grp_compute_mac_fu_1359_mro_s_0_011_read;
    end else begin
        mro1_s_M_elems_V_4_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        mro1_s_M_elems_V_4_write = grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_4_write;
    end else begin
        mro1_s_M_elems_V_4_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        mro1_s_M_elems_V_5_read = grp_compute_mac_fu_1359_mro_s_0_012_read;
    end else begin
        mro1_s_M_elems_V_5_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        mro1_s_M_elems_V_5_write = grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_5_write;
    end else begin
        mro1_s_M_elems_V_5_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        mro1_s_M_elems_V_6_read = grp_compute_mac_fu_1359_mro_s_0_013_read;
    end else begin
        mro1_s_M_elems_V_6_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        mro1_s_M_elems_V_6_write = grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_6_write;
    end else begin
        mro1_s_M_elems_V_6_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        mro1_s_M_elems_V_7_read = grp_compute_mac_fu_1359_mro_s_0_014_read;
    end else begin
        mro1_s_M_elems_V_7_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        mro1_s_M_elems_V_7_write = grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_7_write;
    end else begin
        mro1_s_M_elems_V_7_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        mro2_blk_n = mro2_empty_n;
    end else begin
        mro2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        mro2_read = 1'b1;
    end else begin
        mro2_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        mro2_s_M_elems_V_0_read = grp_compute_mac_fu_1419_mro_s_0_0_read;
    end else begin
        mro2_s_M_elems_V_0_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        mro2_s_M_elems_V_0_write = grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_0_write;
    end else begin
        mro2_s_M_elems_V_0_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        mro2_s_M_elems_V_1_read = grp_compute_mac_fu_1419_mro_s_0_08_read;
    end else begin
        mro2_s_M_elems_V_1_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        mro2_s_M_elems_V_1_write = grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_1_write;
    end else begin
        mro2_s_M_elems_V_1_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        mro2_s_M_elems_V_2_read = grp_compute_mac_fu_1419_mro_s_0_09_read;
    end else begin
        mro2_s_M_elems_V_2_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        mro2_s_M_elems_V_2_write = grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_2_write;
    end else begin
        mro2_s_M_elems_V_2_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        mro2_s_M_elems_V_3_read = grp_compute_mac_fu_1419_mro_s_0_010_read;
    end else begin
        mro2_s_M_elems_V_3_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        mro2_s_M_elems_V_3_write = grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_3_write;
    end else begin
        mro2_s_M_elems_V_3_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        mro2_s_M_elems_V_4_read = grp_compute_mac_fu_1419_mro_s_0_011_read;
    end else begin
        mro2_s_M_elems_V_4_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        mro2_s_M_elems_V_4_write = grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_4_write;
    end else begin
        mro2_s_M_elems_V_4_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        mro2_s_M_elems_V_5_read = grp_compute_mac_fu_1419_mro_s_0_012_read;
    end else begin
        mro2_s_M_elems_V_5_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        mro2_s_M_elems_V_5_write = grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_5_write;
    end else begin
        mro2_s_M_elems_V_5_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        mro2_s_M_elems_V_6_read = grp_compute_mac_fu_1419_mro_s_0_013_read;
    end else begin
        mro2_s_M_elems_V_6_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        mro2_s_M_elems_V_6_write = grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_6_write;
    end else begin
        mro2_s_M_elems_V_6_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        mro2_s_M_elems_V_7_read = grp_compute_mac_fu_1419_mro_s_0_014_read;
    end else begin
        mro2_s_M_elems_V_7_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        mro2_s_M_elems_V_7_write = grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_7_write;
    end else begin
        mro2_s_M_elems_V_7_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        mro3_blk_n = mro3_empty_n;
    end else begin
        mro3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        mro3_read = 1'b1;
    end else begin
        mro3_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        mro3_s_M_elems_V_0_read = grp_compute_mac_fu_1479_mro_s_0_0_read;
    end else begin
        mro3_s_M_elems_V_0_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        mro3_s_M_elems_V_0_write = grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_0_write;
    end else begin
        mro3_s_M_elems_V_0_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        mro3_s_M_elems_V_1_read = grp_compute_mac_fu_1479_mro_s_0_08_read;
    end else begin
        mro3_s_M_elems_V_1_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        mro3_s_M_elems_V_1_write = grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_1_write;
    end else begin
        mro3_s_M_elems_V_1_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        mro3_s_M_elems_V_2_read = grp_compute_mac_fu_1479_mro_s_0_09_read;
    end else begin
        mro3_s_M_elems_V_2_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        mro3_s_M_elems_V_2_write = grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_2_write;
    end else begin
        mro3_s_M_elems_V_2_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        mro3_s_M_elems_V_3_read = grp_compute_mac_fu_1479_mro_s_0_010_read;
    end else begin
        mro3_s_M_elems_V_3_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        mro3_s_M_elems_V_3_write = grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_3_write;
    end else begin
        mro3_s_M_elems_V_3_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        mro3_s_M_elems_V_4_read = grp_compute_mac_fu_1479_mro_s_0_011_read;
    end else begin
        mro3_s_M_elems_V_4_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        mro3_s_M_elems_V_4_write = grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_4_write;
    end else begin
        mro3_s_M_elems_V_4_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        mro3_s_M_elems_V_5_read = grp_compute_mac_fu_1479_mro_s_0_012_read;
    end else begin
        mro3_s_M_elems_V_5_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        mro3_s_M_elems_V_5_write = grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_5_write;
    end else begin
        mro3_s_M_elems_V_5_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        mro3_s_M_elems_V_6_read = grp_compute_mac_fu_1479_mro_s_0_013_read;
    end else begin
        mro3_s_M_elems_V_6_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        mro3_s_M_elems_V_6_write = grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_6_write;
    end else begin
        mro3_s_M_elems_V_6_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        mro3_s_M_elems_V_7_read = grp_compute_mac_fu_1479_mro_s_0_014_read;
    end else begin
        mro3_s_M_elems_V_7_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        mro3_s_M_elems_V_7_write = grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_7_write;
    end else begin
        mro3_s_M_elems_V_7_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        wide_trip_count_blk_n = wide_trip_count_empty_n;
    end else begin
        wide_trip_count_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        wide_trip_count_read = 1'b1;
    end else begin
        wide_trip_count_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        xi0_s_M_elems_V_0_read = grp_compute_mac_fu_1299_xi_s_0_0_read;
    end else begin
        xi0_s_M_elems_V_0_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        xi0_s_M_elems_V_0_write = grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_0_write;
    end else begin
        xi0_s_M_elems_V_0_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        xi0_s_M_elems_V_1_read = grp_compute_mac_fu_1299_xi_s_0_01_read;
    end else begin
        xi0_s_M_elems_V_1_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        xi0_s_M_elems_V_1_write = grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_1_write;
    end else begin
        xi0_s_M_elems_V_1_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        xi0_s_M_elems_V_2_read = grp_compute_mac_fu_1299_xi_s_0_02_read;
    end else begin
        xi0_s_M_elems_V_2_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        xi0_s_M_elems_V_2_write = grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_2_write;
    end else begin
        xi0_s_M_elems_V_2_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        xi0_s_M_elems_V_3_read = grp_compute_mac_fu_1299_xi_s_0_03_read;
    end else begin
        xi0_s_M_elems_V_3_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        xi0_s_M_elems_V_3_write = grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_3_write;
    end else begin
        xi0_s_M_elems_V_3_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        xi0_s_M_elems_V_4_read = grp_compute_mac_fu_1299_xi_s_0_04_read;
    end else begin
        xi0_s_M_elems_V_4_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        xi0_s_M_elems_V_4_write = grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_4_write;
    end else begin
        xi0_s_M_elems_V_4_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        xi0_s_M_elems_V_5_read = grp_compute_mac_fu_1299_xi_s_0_05_read;
    end else begin
        xi0_s_M_elems_V_5_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        xi0_s_M_elems_V_5_write = grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_5_write;
    end else begin
        xi0_s_M_elems_V_5_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        xi0_s_M_elems_V_6_read = grp_compute_mac_fu_1299_xi_s_0_06_read;
    end else begin
        xi0_s_M_elems_V_6_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        xi0_s_M_elems_V_6_write = grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_6_write;
    end else begin
        xi0_s_M_elems_V_6_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        xi0_s_M_elems_V_7_read = grp_compute_mac_fu_1299_xi_s_0_07_read;
    end else begin
        xi0_s_M_elems_V_7_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        xi0_s_M_elems_V_7_write = grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_7_write;
    end else begin
        xi0_s_M_elems_V_7_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        xi1_s_M_elems_V_0_read = grp_compute_mac_fu_1359_xi_s_0_0_read;
    end else begin
        xi1_s_M_elems_V_0_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        xi1_s_M_elems_V_0_write = grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_0_write;
    end else begin
        xi1_s_M_elems_V_0_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        xi1_s_M_elems_V_1_read = grp_compute_mac_fu_1359_xi_s_0_01_read;
    end else begin
        xi1_s_M_elems_V_1_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        xi1_s_M_elems_V_1_write = grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_1_write;
    end else begin
        xi1_s_M_elems_V_1_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        xi1_s_M_elems_V_2_read = grp_compute_mac_fu_1359_xi_s_0_02_read;
    end else begin
        xi1_s_M_elems_V_2_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        xi1_s_M_elems_V_2_write = grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_2_write;
    end else begin
        xi1_s_M_elems_V_2_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        xi1_s_M_elems_V_3_read = grp_compute_mac_fu_1359_xi_s_0_03_read;
    end else begin
        xi1_s_M_elems_V_3_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        xi1_s_M_elems_V_3_write = grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_3_write;
    end else begin
        xi1_s_M_elems_V_3_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        xi1_s_M_elems_V_4_read = grp_compute_mac_fu_1359_xi_s_0_04_read;
    end else begin
        xi1_s_M_elems_V_4_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        xi1_s_M_elems_V_4_write = grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_4_write;
    end else begin
        xi1_s_M_elems_V_4_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        xi1_s_M_elems_V_5_read = grp_compute_mac_fu_1359_xi_s_0_05_read;
    end else begin
        xi1_s_M_elems_V_5_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        xi1_s_M_elems_V_5_write = grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_5_write;
    end else begin
        xi1_s_M_elems_V_5_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        xi1_s_M_elems_V_6_read = grp_compute_mac_fu_1359_xi_s_0_06_read;
    end else begin
        xi1_s_M_elems_V_6_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        xi1_s_M_elems_V_6_write = grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_6_write;
    end else begin
        xi1_s_M_elems_V_6_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        xi1_s_M_elems_V_7_read = grp_compute_mac_fu_1359_xi_s_0_07_read;
    end else begin
        xi1_s_M_elems_V_7_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        xi1_s_M_elems_V_7_write = grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_7_write;
    end else begin
        xi1_s_M_elems_V_7_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        xi2_s_M_elems_V_0_read = grp_compute_mac_fu_1419_xi_s_0_0_read;
    end else begin
        xi2_s_M_elems_V_0_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        xi2_s_M_elems_V_0_write = grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_0_write;
    end else begin
        xi2_s_M_elems_V_0_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        xi2_s_M_elems_V_1_read = grp_compute_mac_fu_1419_xi_s_0_01_read;
    end else begin
        xi2_s_M_elems_V_1_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        xi2_s_M_elems_V_1_write = grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_1_write;
    end else begin
        xi2_s_M_elems_V_1_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        xi2_s_M_elems_V_2_read = grp_compute_mac_fu_1419_xi_s_0_02_read;
    end else begin
        xi2_s_M_elems_V_2_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        xi2_s_M_elems_V_2_write = grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_2_write;
    end else begin
        xi2_s_M_elems_V_2_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        xi2_s_M_elems_V_3_read = grp_compute_mac_fu_1419_xi_s_0_03_read;
    end else begin
        xi2_s_M_elems_V_3_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        xi2_s_M_elems_V_3_write = grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_3_write;
    end else begin
        xi2_s_M_elems_V_3_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        xi2_s_M_elems_V_4_read = grp_compute_mac_fu_1419_xi_s_0_04_read;
    end else begin
        xi2_s_M_elems_V_4_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        xi2_s_M_elems_V_4_write = grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_4_write;
    end else begin
        xi2_s_M_elems_V_4_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        xi2_s_M_elems_V_5_read = grp_compute_mac_fu_1419_xi_s_0_05_read;
    end else begin
        xi2_s_M_elems_V_5_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        xi2_s_M_elems_V_5_write = grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_5_write;
    end else begin
        xi2_s_M_elems_V_5_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        xi2_s_M_elems_V_6_read = grp_compute_mac_fu_1419_xi_s_0_06_read;
    end else begin
        xi2_s_M_elems_V_6_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        xi2_s_M_elems_V_6_write = grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_6_write;
    end else begin
        xi2_s_M_elems_V_6_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        xi2_s_M_elems_V_7_read = grp_compute_mac_fu_1419_xi_s_0_07_read;
    end else begin
        xi2_s_M_elems_V_7_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        xi2_s_M_elems_V_7_write = grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_7_write;
    end else begin
        xi2_s_M_elems_V_7_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        xi3_s_M_elems_V_0_read = grp_compute_mac_fu_1479_xi_s_0_0_read;
    end else begin
        xi3_s_M_elems_V_0_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        xi3_s_M_elems_V_0_write = grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_0_write;
    end else begin
        xi3_s_M_elems_V_0_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        xi3_s_M_elems_V_1_read = grp_compute_mac_fu_1479_xi_s_0_01_read;
    end else begin
        xi3_s_M_elems_V_1_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        xi3_s_M_elems_V_1_write = grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_1_write;
    end else begin
        xi3_s_M_elems_V_1_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        xi3_s_M_elems_V_2_read = grp_compute_mac_fu_1479_xi_s_0_02_read;
    end else begin
        xi3_s_M_elems_V_2_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        xi3_s_M_elems_V_2_write = grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_2_write;
    end else begin
        xi3_s_M_elems_V_2_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        xi3_s_M_elems_V_3_read = grp_compute_mac_fu_1479_xi_s_0_03_read;
    end else begin
        xi3_s_M_elems_V_3_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        xi3_s_M_elems_V_3_write = grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_3_write;
    end else begin
        xi3_s_M_elems_V_3_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        xi3_s_M_elems_V_4_read = grp_compute_mac_fu_1479_xi_s_0_04_read;
    end else begin
        xi3_s_M_elems_V_4_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        xi3_s_M_elems_V_4_write = grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_4_write;
    end else begin
        xi3_s_M_elems_V_4_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        xi3_s_M_elems_V_5_read = grp_compute_mac_fu_1479_xi_s_0_05_read;
    end else begin
        xi3_s_M_elems_V_5_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        xi3_s_M_elems_V_5_write = grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_5_write;
    end else begin
        xi3_s_M_elems_V_5_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        xi3_s_M_elems_V_6_read = grp_compute_mac_fu_1479_xi_s_0_06_read;
    end else begin
        xi3_s_M_elems_V_6_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        xi3_s_M_elems_V_6_write = grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_6_write;
    end else begin
        xi3_s_M_elems_V_6_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        xi3_s_M_elems_V_7_read = grp_compute_mac_fu_1479_xi_s_0_07_read;
    end else begin
        xi3_s_M_elems_V_7_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        xi3_s_M_elems_V_7_write = grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_7_write;
    end else begin
        xi3_s_M_elems_V_7_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        xi_blk_n = xi_empty_n;
    end else begin
        xi_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        xi_read = 1'b1;
    end else begin
        xi_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln324_fu_1843_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (1'b0 == ap_block_state13_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln324_fu_1848_p2 = (mrow_fu_438 + 16'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((mro3_empty_n == 1'b0) | (mro2_empty_n == 1'b0) | (mro1_empty_n == 1'b0) | (mro0_empty_n == 1'b0) | (xi_empty_n == 1'b0) | (wide_trip_count_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state13_on_subcall_done = ((grp_compute_mac_fu_1479_ap_done == 1'b0) | (grp_compute_mac_fu_1419_ap_done == 1'b0) | (grp_compute_mac_fu_1359_ap_done == 1'b0) | (grp_compute_mac_fu_1299_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state3_on_subcall_done = ((grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_ap_done == 1'b0) | (grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_ap_done == 1'b0) | (grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_ap_done == 1'b0) | (grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_ap_done == 1'b0) | (grp_read_xi_to_stream_fu_1054_ap_done == 1'b0));
end

assign ap_return_0 = pout_local0_0_copy_fu_822;

assign ap_return_1 = pout_local0_1_copy_fu_818;

assign ap_return_10 = pout_local1_2_copy_fu_782;

assign ap_return_11 = pout_local1_3_copy_fu_778;

assign ap_return_12 = pout_local1_4_copy_fu_774;

assign ap_return_13 = pout_local1_5_copy_fu_770;

assign ap_return_14 = pout_local1_6_copy_fu_766;

assign ap_return_15 = pout_local1_7_copy_fu_762;

assign ap_return_16 = pout_local2_0_copy_fu_758;

assign ap_return_17 = pout_local2_1_copy_fu_754;

assign ap_return_18 = pout_local2_2_copy_fu_750;

assign ap_return_19 = pout_local2_3_copy_fu_746;

assign ap_return_2 = pout_local0_2_copy_fu_814;

assign ap_return_20 = pout_local2_4_copy_fu_742;

assign ap_return_21 = pout_local2_5_copy_fu_738;

assign ap_return_22 = pout_local2_6_copy_fu_734;

assign ap_return_23 = pout_local2_7_copy_fu_730;

assign ap_return_24 = pout_local3_0_copy_fu_726;

assign ap_return_25 = pout_local3_1_copy_fu_722;

assign ap_return_26 = pout_local3_2_copy_fu_718;

assign ap_return_27 = pout_local3_3_copy_fu_714;

assign ap_return_28 = pout_local3_4_copy_fu_710;

assign ap_return_29 = pout_local3_5_copy_fu_706;

assign ap_return_3 = pout_local0_3_copy_fu_810;

assign ap_return_30 = pout_local3_6_copy_fu_702;

assign ap_return_31 = pout_local3_7_copy_fu_698;

assign ap_return_4 = pout_local0_4_copy_fu_806;

assign ap_return_5 = pout_local0_5_copy_fu_802;

assign ap_return_6 = pout_local0_6_copy_fu_798;

assign ap_return_7 = pout_local0_7_copy_fu_794;

assign ap_return_8 = pout_local1_0_copy_fu_790;

assign ap_return_9 = pout_local1_1_copy_fu_786;

assign grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_ap_start = grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_ap_start_reg;

assign grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_ap_start = grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_ap_start_reg;

assign grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_ap_start = grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_ap_start_reg;

assign grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_ap_start = grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_ap_start_reg;

assign grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_ap_start = grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_ap_start_reg;

assign grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_ap_start = grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_ap_start_reg;

assign grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_ap_start = grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_ap_start_reg;

assign grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_ap_start = grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_ap_start_reg;

assign grp_compute_mac_fu_1299_ap_start = grp_compute_mac_fu_1299_ap_start_reg;

assign grp_compute_mac_fu_1359_ap_start = grp_compute_mac_fu_1359_ap_start_reg;

assign grp_compute_mac_fu_1419_ap_start = grp_compute_mac_fu_1419_ap_start_reg;

assign grp_compute_mac_fu_1479_ap_start = grp_compute_mac_fu_1479_ap_start_reg;

assign grp_read_xi_to_stream_fu_1054_ap_start = grp_read_xi_to_stream_fu_1054_ap_start_reg;

assign icmp_ln324_fu_1843_p2 = ((mrow_fu_438 == wide_trip_count_read_reg_5146) ? 1'b1 : 1'b0);

assign pzero_val_1_fu_1733_p1 = mro1_dout[31:0];

assign pzero_val_2_fu_1767_p1 = mro2_dout[31:0];

assign pzero_val_3_fu_1801_p1 = mro3_dout[31:0];

assign pzero_val_fu_1699_p1 = mro0_dout[31:0];

assign qzeros0_fu_1982_p1 = mro0_read_reg_5187[3:0];

assign qzeros1_fu_2003_p1 = mro1_read_reg_5175[3:0];

assign qzeros2_fu_2051_p1 = mro2_read_reg_5163[3:0];

assign qzeros3_fu_2108_p1 = mro3_read_reg_5151[3:0];

endmodule //Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc
