$date
	Sun Aug 31 00:17:42 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module simple_mac_test $end
$var reg 16 ! a [15:0] $end
$var reg 16 " b [15:0] $end
$var reg 32 # c [31:0] $end
$var reg 1 $ clk $end
$var reg 1 % ready $end
$var reg 32 & result [31:0] $end
$var reg 1 ' rst_n $end
$var reg 1 ( valid $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
b0 &
0%
0$
b0 #
b0 "
b0 !
$end
#5000
1$
#10000
0$
#15000
1$
#20000
0$
#25000
1$
#30000
0$
#35000
1$
#40000
0$
#45000
1$
#50000
0$
#55000
1$
#60000
0$
#65000
1$
#70000
0$
#75000
1$
#80000
0$
#85000
1$
#90000
0$
#95000
1'
1$
#100000
0$
#105000
1$
#110000
0$
#115000
1(
b100 #
b11 "
b10 !
1$
#120000
0$
#125000
1%
b1010 &
0(
1$
#130000
0$
#135000
0%
1$
#140000
0$
#145000
1$
#150000
0$
#155000
1(
b1 #
b111 "
b101 !
1$
#160000
0$
#165000
1%
b100100 &
0(
1$
#170000
0$
#175000
0%
1$
#180000
0$
#185000
1$
#190000
0$
#195000
1(
b110010 #
b1100100 "
b0 !
1$
#200000
0$
#205000
1%
b110010 &
0(
1$
#210000
0$
#215000
0%
1$
#220000
0$
#225000
1$
#230000
0$
#235000
1$
#240000
0$
#245000
1$
#250000
0$
#255000
1$
#260000
0$
#265000
1$
#270000
0$
#275000
1$
#280000
0$
#285000
1$
#290000
0$
#295000
1$
#300000
0$
#305000
1$
#310000
0$
#315000
1$
