<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="whole_util_vector_logic_13_4_synth_1" LaunchPart="xc7a35tcsg324-3" LaunchTime="1529213839">
  <File Type="PA-TCL" Name="whole_util_vector_logic_13_4.tcl"/>
  <File Type="REPORTS-TCL" Name="whole_util_vector_logic_13_4_reports.tcl"/>
  <File Type="RDS-RDS" Name="whole_util_vector_logic_13_4.vds"/>
  <File Type="RDS-DCP" Name="whole_util_vector_logic_13_4.dcp"/>
  <FileSet Name="sources" Type="BlockSrcs" RelSrcDir="$PSRCDIR/whole_util_vector_logic_13_4">
    <File Path="$PSRCDIR/sources_1/bd/whole/ip/whole_util_vector_logic_13_4/whole_util_vector_logic_13_4.xci">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
        <Attr Name="ProcessingOrder" Val="EARLY"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="whole_util_vector_logic_13_4"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="BlockSrcs" RelSrcDir="$PSRCDIR/whole_util_vector_logic_13_4">
    <File Path="$PSRCDIR/sources_1/bd/whole/ip/whole_util_vector_logic_13_4/whole_util_vector_logic_13_4.xci">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
        <Attr Name="ProcessingOrder" Val="EARLY"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="whole_util_vector_logic_13_4"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
