// Seed: 997237403
module module_0 (
    output wire  id_0,
    input  uwire id_1,
    output tri1  id_2
);
  assign id_0 = -1 & id_1;
endmodule
module module_1 #(
    parameter id_17 = 32'd84,
    parameter id_4  = 32'd58
) (
    input uwire id_0,
    output uwire id_1,
    output wand id_2,
    input tri0 id_3,
    input wor _id_4,
    input wand id_5,
    output uwire id_6,
    output supply0 id_7,
    output wire id_8,
    input tri0 id_9
    , id_22,
    output wand id_10,
    input wand id_11,
    input tri0 id_12,
    input tri0 id_13,
    input wire id_14,
    output supply1 id_15,
    input tri0 id_16,
    output supply1 _id_17,
    output supply0 id_18
    , id_23,
    input wand id_19,
    input wire id_20
);
  wire id_24[id_17 : id_4];
  ;
  module_0 modCall_1 (
      id_2,
      id_16,
      id_1
  );
  assign modCall_1.type_4 = 0;
  logic id_25;
  ;
endmodule
