{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 13 18:41:42 2017 " "Info: Processing started: Mon Nov 13 18:41:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off labfor_top -c labfor_top --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off labfor_top -c labfor_top --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "labfor_top.v" "" { Text "F:/SPDS/LR_v1/board/labfor/labfor_top.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[1\] sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[26\] 275.03 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 275.03 MHz between source register \"sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[1\]\" and destination register \"sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[26\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.880 ns + Longest register register " "Info: + Longest register to register delay is 2.880 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[1\] 1 REG LC_X12_Y13_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y13_N2; Fanout = 3; REG Node = 'sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1] } "NODE_NAME" } } { "../../src/sm_register.v" "" { Text "F:/SPDS/LR_v1/src/sm_register.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.533 ns) + CELL(0.564 ns) 1.097 ns sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[1\]~51 2 COMB LC_X12_Y13_N2 2 " "Info: 2: + IC(0.533 ns) + CELL(0.564 ns) = 1.097 ns; Loc. = LC_X12_Y13_N2; Fanout = 2; COMB Node = 'sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[1\]~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.097 ns" { sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1] sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]~51 } "NODE_NAME" } } { "../../src/sm_register.v" "" { Text "F:/SPDS/LR_v1/src/sm_register.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 1.175 ns sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[2\]~49 3 COMB LC_X12_Y13_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.078 ns) = 1.175 ns; Loc. = LC_X12_Y13_N3; Fanout = 2; COMB Node = 'sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[2\]~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]~51 sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[2]~49 } "NODE_NAME" } } { "../../src/sm_register.v" "" { Text "F:/SPDS/LR_v1/src/sm_register.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 1.353 ns sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[3\]~47 4 COMB LC_X12_Y13_N4 6 " "Info: 4: + IC(0.000 ns) + CELL(0.178 ns) = 1.353 ns; Loc. = LC_X12_Y13_N4; Fanout = 6; COMB Node = 'sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[3\]~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[2]~49 sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[3]~47 } "NODE_NAME" } } { "../../src/sm_register.v" "" { Text "F:/SPDS/LR_v1/src/sm_register.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.208 ns) 1.561 ns sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[8\]~37 5 COMB LC_X12_Y13_N9 6 " "Info: 5: + IC(0.000 ns) + CELL(0.208 ns) = 1.561 ns; Loc. = LC_X12_Y13_N9; Fanout = 6; COMB Node = 'sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[8\]~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[3]~47 sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]~37 } "NODE_NAME" } } { "../../src/sm_register.v" "" { Text "F:/SPDS/LR_v1/src/sm_register.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 1.697 ns sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[13\]~27 6 COMB LC_X12_Y12_N4 6 " "Info: 6: + IC(0.000 ns) + CELL(0.136 ns) = 1.697 ns; Loc. = LC_X12_Y12_N4; Fanout = 6; COMB Node = 'sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[13\]~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]~37 sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[13]~27 } "NODE_NAME" } } { "../../src/sm_register.v" "" { Text "F:/SPDS/LR_v1/src/sm_register.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.208 ns) 1.905 ns sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[18\]~17 7 COMB LC_X12_Y12_N9 6 " "Info: 7: + IC(0.000 ns) + CELL(0.208 ns) = 1.905 ns; Loc. = LC_X12_Y12_N9; Fanout = 6; COMB Node = 'sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[18\]~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[13]~27 sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[18]~17 } "NODE_NAME" } } { "../../src/sm_register.v" "" { Text "F:/SPDS/LR_v1/src/sm_register.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 2.041 ns sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[23\]~7 8 COMB LC_X12_Y11_N4 3 " "Info: 8: + IC(0.000 ns) + CELL(0.136 ns) = 2.041 ns; Loc. = LC_X12_Y11_N4; Fanout = 3; COMB Node = 'sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[23\]~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[18]~17 sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23]~7 } "NODE_NAME" } } { "../../src/sm_register.v" "" { Text "F:/SPDS/LR_v1/src/sm_register.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.839 ns) 2.880 ns sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[26\] 9 REG LC_X12_Y11_N7 2 " "Info: 9: + IC(0.000 ns) + CELL(0.839 ns) = 2.880 ns; Loc. = LC_X12_Y11_N7; Fanout = 2; REG Node = 'sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[26\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23]~7 sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] } "NODE_NAME" } } { "../../src/sm_register.v" "" { Text "F:/SPDS/LR_v1/src/sm_register.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.347 ns ( 81.49 % ) " "Info: Total cell delay = 2.347 ns ( 81.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.533 ns ( 18.51 % ) " "Info: Total interconnect delay = 0.533 ns ( 18.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.880 ns" { sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1] sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]~51 sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[2]~49 sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[3]~47 sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]~37 sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[13]~27 sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[18]~17 sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23]~7 sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.880 ns" { sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1] {} sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]~51 {} sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[2]~49 {} sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[3]~47 {} sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]~37 {} sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[13]~27 {} sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[18]~17 {} sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23]~7 {} sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] {} } { 0.000ns 0.533ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.564ns 0.078ns 0.178ns 0.208ns 0.136ns 0.208ns 0.136ns 0.839ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.768 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_16 27 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 27; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "labfor_top.v" "" { Text "F:/SPDS/LR_v1/board/labfor/labfor_top.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.711 ns) 2.768 ns sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[26\] 2 REG LC_X12_Y11_N7 2 " "Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X12_Y11_N7; Fanout = 2; REG Node = 'sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[26\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { CLK sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] } "NODE_NAME" } } { "../../src/sm_register.v" "" { Text "F:/SPDS/LR_v1/src/sm_register.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.76 % ) " "Info: Total cell delay = 2.180 ns ( 78.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.588 ns ( 21.24 % ) " "Info: Total interconnect delay = 0.588 ns ( 21.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { CLK sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { CLK {} CLK~out0 {} sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.768 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_16 27 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 27; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "labfor_top.v" "" { Text "F:/SPDS/LR_v1/board/labfor/labfor_top.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.711 ns) 2.768 ns sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[1\] 2 REG LC_X12_Y13_N2 3 " "Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X12_Y13_N2; Fanout = 3; REG Node = 'sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { CLK sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1] } "NODE_NAME" } } { "../../src/sm_register.v" "" { Text "F:/SPDS/LR_v1/src/sm_register.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.76 % ) " "Info: Total cell delay = 2.180 ns ( 78.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.588 ns ( 21.24 % ) " "Info: Total interconnect delay = 0.588 ns ( 21.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { CLK sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { CLK {} CLK~out0 {} sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { CLK sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { CLK {} CLK~out0 {} sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { CLK sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { CLK {} CLK~out0 {} sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "../../src/sm_register.v" "" { Text "F:/SPDS/LR_v1/src/sm_register.v" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "../../src/sm_register.v" "" { Text "F:/SPDS/LR_v1/src/sm_register.v" 30 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.880 ns" { sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1] sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]~51 sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[2]~49 sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[3]~47 sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]~37 sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[13]~27 sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[18]~17 sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23]~7 sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.880 ns" { sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1] {} sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]~51 {} sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[2]~49 {} sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[3]~47 {} sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]~37 {} sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[13]~27 {} sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[18]~17 {} sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23]~7 {} sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] {} } { 0.000ns 0.533ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.564ns 0.078ns 0.178ns 0.208ns 0.136ns 0.208ns 0.136ns 0.839ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { CLK sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { CLK {} CLK~out0 {} sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { CLK sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { CLK {} CLK~out0 {} sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] {} } {  } {  } "" } } { "../../src/sm_register.v" "" { Text "F:/SPDS/LR_v1/src/sm_register.v" 30 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK LED\[0\] sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[26\] 6.525 ns register " "Info: tco from clock \"CLK\" to destination pin \"LED\[0\]\" through register \"sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[26\]\" is 6.525 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.768 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_16 27 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 27; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "labfor_top.v" "" { Text "F:/SPDS/LR_v1/board/labfor/labfor_top.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.711 ns) 2.768 ns sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[26\] 2 REG LC_X12_Y11_N7 2 " "Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X12_Y11_N7; Fanout = 2; REG Node = 'sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[26\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { CLK sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] } "NODE_NAME" } } { "../../src/sm_register.v" "" { Text "F:/SPDS/LR_v1/src/sm_register.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.76 % ) " "Info: Total cell delay = 2.180 ns ( 78.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.588 ns ( 21.24 % ) " "Info: Total interconnect delay = 0.588 ns ( 21.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { CLK sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { CLK {} CLK~out0 {} sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "../../src/sm_register.v" "" { Text "F:/SPDS/LR_v1/src/sm_register.v" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.533 ns + Longest register pin " "Info: + Longest register to pin delay is 3.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[26\] 1 REG LC_X12_Y11_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y11_N7; Fanout = 2; REG Node = 'sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[26\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] } "NODE_NAME" } } { "../../src/sm_register.v" "" { Text "F:/SPDS/LR_v1/src/sm_register.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.425 ns) + CELL(2.108 ns) 3.533 ns LED\[0\] 2 PIN PIN_128 0 " "Info: 2: + IC(1.425 ns) + CELL(2.108 ns) = 3.533 ns; Loc. = PIN_128; Fanout = 0; PIN Node = 'LED\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.533 ns" { sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] LED[0] } "NODE_NAME" } } { "labfor_top.v" "" { Text "F:/SPDS/LR_v1/board/labfor/labfor_top.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 59.67 % ) " "Info: Total cell delay = 2.108 ns ( 59.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.425 ns ( 40.33 % ) " "Info: Total interconnect delay = 1.425 ns ( 40.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.533 ns" { sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] LED[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.533 ns" { sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] {} LED[0] {} } { 0.000ns 1.425ns } { 0.000ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { CLK sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { CLK {} CLK~out0 {} sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.533 ns" { sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] LED[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.533 ns" { sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] {} LED[0] {} } { 0.000ns 1.425ns } { 0.000ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "163 " "Info: Peak virtual memory: 163 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 13 18:41:58 2017 " "Info: Processing ended: Mon Nov 13 18:41:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Info: Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
