`timescale 1ns / 1ps



module uart_tx #
(
    parameter CLKS_PER_BIT = 5208   // 50 MHz / 9600 baud
)
(
    input  wire       clk,
    input  wire       reset,
    input  wire       tx_start,
    input  wire [7:0] data_in,
    output reg        tx,
    output reg        tx_done
);

    localparam IDLE  = 3'd0,
               START = 3'd1,
               DATA  = 3'd2,
               STOP  = 3'd3,
               DONE  = 3'd4;

    reg [2:0]  state;
    reg [12:0] clk_count;
    reg [2:0]  bit_index;
    reg [7:0]  tx_data;

    always @(posedge clk or posedge reset) begin
        if (reset) begin
            state     <= IDLE;
            tx        <= 1'b1;
            tx_done   <= 1'b0;
            clk_count <= 0;
            bit_index <= 0;
        end else begin
            case (state)

                IDLE: begin
                    tx <= 1'b1;
                    tx_done <= 1'b0;
                    if (tx_start) begin
                        tx_data <= data_in;
                        clk_count <= 0;
                        state <= START;
                    end
                end

                START: begin
                    tx <= 1'b0;
                    if (clk_count == CLKS_PER_BIT-1) begin
                        clk_count <= 0;
                        bit_index <= 0;
                        state <= DATA;
                    end else
                        clk_count <= clk_count + 1;
                end

                DATA: begin
                    tx <= tx_data[bit_index];
                    if (clk_count == CLKS_PER_BIT-1) begin
                        clk_count <= 0;
                        if (bit_index == 7)
                            state <= STOP;
                        else
                            bit_index <= bit_index + 1;
                    end else
                        clk_count <= clk_count + 1;
                end

                STOP: begin
                    tx <= 1'b1;
                    if (clk_count == CLKS_PER_BIT-1) begin
                        clk_count <= 0;
                        state <= DONE;
                    end else
                        clk_count <= clk_count + 1;
                end

                DONE: begin
                    tx_done <= 1'b1;
                    state <= IDLE;
                end
