<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Appiko: /home/prathik/workspace/appiko/nrf5x-firmware/application/rf_data_tx_rx/S2LP_Library/Inc/S2LP_Regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Appiko
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d75c23162a2652451dce46d2e7e8aead.html">application</a></li><li class="navelem"><a class="el" href="dir_eeae24ee2ae2430c5086d4802bed50ad.html">rf_data_tx_rx</a></li><li class="navelem"><a class="el" href="dir_457479e51678fc3cc84b7aa4a83c7b21.html">S2LP_Library</a></li><li class="navelem"><a class="el" href="dir_15d760b2ccfe9b21dafdc3de727edde9.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">S2LP_Regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="S2LP__Regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#aa786bc14e08a7eab0966f9ccb0be28c4">   30</a></span>&#160;<span class="preprocessor">#define GPIO0_CONF_ADDR     ((uint8_t)0x00)</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define GPIO_SELECT_REGMASK     ((uint8_t)0xF8)</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#define GPIO_MODE_REGMASK     ((uint8_t)0x03)</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a070e4195913036f0c944acc1d15525e4">   46</a></span>&#160;<span class="preprocessor">#define GPIO1_CONF_ADDR     ((uint8_t)0x01)</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define GPIO_SELECT_REGMASK     ((uint8_t)0xF8)</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define GPIO_MODE_REGMASK     ((uint8_t)0x03)</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a5f31514cf0f58a75d51acebe429409da">   62</a></span>&#160;<span class="preprocessor">#define GPIO2_CONF_ADDR     ((uint8_t)0x02)</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define GPIO_SELECT_REGMASK     ((uint8_t)0xF8)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define GPIO_MODE_REGMASK     ((uint8_t)0x03)</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a12bb72acc48d2a9885c22ef5e01f017c">   78</a></span>&#160;<span class="preprocessor">#define GPIO3_CONF_ADDR     ((uint8_t)0x03)</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define GPIO_SELECT_REGMASK     ((uint8_t)0xF8)</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define GPIO_MODE_REGMASK     ((uint8_t)0x03)</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a586d5775e9196451187cd4a4747da81c">   95</a></span>&#160;<span class="preprocessor">#define MCU_CK_CONF_ADDR      ((uint8_t)0x04)</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define EN_MCU_CLK_REGMASK      ((uint8_t)0x80)</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define CLOCK_TAIL_REGMASK      ((uint8_t)0x60)</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define XO_RATIO_REGMASK      ((uint8_t)0x1E)</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define RCO_RATIO_REGMASK     ((uint8_t)0x01)</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a34cc583b3af97e56608ba181d6bbe35d">  113</a></span>&#160;<span class="preprocessor">#define SYNT3_ADDR      ((uint8_t)0x05)</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define PLL_CP_ISEL_REGMASK     ((uint8_t)0xE0)</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define BS_REGMASK      ((uint8_t)0x10)</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define SYNT_27_24_REGMASK      ((uint8_t)0x0F)</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a34b833179308423083825f6d786b4453">  128</a></span>&#160;<span class="preprocessor">#define SYNT2_ADDR      ((uint8_t)0x06)</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define SYNT_23_16_REGMASK      ((uint8_t)0xFF)</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#ae3bf380f3c7bafbca3280985dac70365">  141</a></span>&#160;<span class="preprocessor">#define SYNT1_ADDR      ((uint8_t)0x07)</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define SYNT_15_8_REGMASK     ((uint8_t)0xFF)</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a3f4fbc2c77b2ce57c54a555b1a92d05f">  154</a></span>&#160;<span class="preprocessor">#define SYNT0_ADDR      ((uint8_t)0x08)</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define SYNT_7_0_REGMASK      ((uint8_t)0xFF)</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a0944f6efb7c53adea81b718efe37a7f9">  167</a></span>&#160;<span class="preprocessor">#define IF_OFFSET_ANA_ADDR      ((uint8_t)0x09)</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define IF_OFFSET_ANA_REGMASK     ((uint8_t)0xFF)</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a0d96090d14b6d80445b9c10532c02e14">  180</a></span>&#160;<span class="preprocessor">#define IF_OFFSET_DIG_ADDR      ((uint8_t)0x0A)</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define IF_OFFSET_DIG_REGMASK     ((uint8_t)0xFF)</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#aab7fc104d7debf4f0751c333ff8c56d8">  193</a></span>&#160;<span class="preprocessor">#define CH_SPACE_ADDR     ((uint8_t)0x0C)</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define CH_SPACE_REGMASK      ((uint8_t)0xFF)</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a614e231db2e488835f22ec1036457ea6">  206</a></span>&#160;<span class="preprocessor">#define CHNUM_ADDR      ((uint8_t)0x0D)</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define CH_NUM_REGMASK      ((uint8_t)0xFF)</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#ad128e609399c0b7ce75123976eebe1dc">  219</a></span>&#160;<span class="preprocessor">#define MOD4_ADDR     ((uint8_t)0x0E)</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define DATARATE_M_15_8_REGMASK     ((uint8_t)0xFF)</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a117ecbcd5261e4fee097a6e4e6aa6252">  232</a></span>&#160;<span class="preprocessor">#define MOD3_ADDR     ((uint8_t)0x0F)</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define DATARATE_M_7_0_REGMASK      ((uint8_t)0xFF)</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#af79f92dbeff2bcb6cdb07f83d2a0e34e">  246</a></span>&#160;<span class="preprocessor">#define MOD2_ADDR     ((uint8_t)0x10)</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define MOD_TYPE_REGMASK      ((uint8_t)0xF0)</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define DATARATE_E_REGMASK      ((uint8_t)0x0F)</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a27e8d27b247880a5a8ada2f4921e1269">  263</a></span>&#160;<span class="preprocessor">#define MOD1_ADDR     ((uint8_t)0x11)</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define PA_INTERP_EN_REGMASK      ((uint8_t)0x80)</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define MOD_INTERP_EN_REGMASK     ((uint8_t)0x40)</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define G4FSK_CONST_MAP_REGMASK     ((uint8_t)0x30)</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define FDEV_E_REGMASK      ((uint8_t)0x0F)</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#ae575dfda5232d88a48cc621440e7dde0">  279</a></span>&#160;<span class="preprocessor">#define MOD0_ADDR     ((uint8_t)0x12)</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define FDEV_M_REGMASK      ((uint8_t)0xFF)</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#af7379564c1968301bba36c07b115d042">  293</a></span>&#160;<span class="preprocessor">#define CHFLT_ADDR      ((uint8_t)0x13)</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define CHFLT_M_REGMASK     ((uint8_t)0xF0)</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define CHFLT_E_REGMASK     ((uint8_t)0x0F)</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#af614ac79233b24c5b7fa038df75ecb70">  310</a></span>&#160;<span class="preprocessor">#define AFC2_ADDR     ((uint8_t)0x14)</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define AFC_FREEZE_ON_SYNC_REGMASK      ((uint8_t)0x80)</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define AFC_ENABLED_REGMASK     ((uint8_t)0x40)</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define AFC_MODE_REGMASK      ((uint8_t)0x20)</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a4eb1814ea28929d2602f040d8f82305d">  325</a></span>&#160;<span class="preprocessor">#define AFC1_ADDR     ((uint8_t)0x15)</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define AFC_FAST_PERIOD_REGMASK     ((uint8_t)0xFF)</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;</div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#acad8c2352ba08d875e4aa88e1c0d34a0">  339</a></span>&#160;<span class="preprocessor">#define AFC0_ADDR     ((uint8_t)0x16)</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define AFC_FAST_GAIN_REGMASK     ((uint8_t)0xF0)</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define AFC_SLOW_GAIN_REGMASK     ((uint8_t)0x0F)</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a091995be2324d7dab365e4cebdd34fb4">  355</a></span>&#160;<span class="preprocessor">#define RSSI_FLT_ADDR     ((uint8_t)0x17)</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define RSSI_FLT_REGMASK      ((uint8_t)0xF0)</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define CS_MODE_REGMASK     ((uint8_t)0x0C)</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a4fba052a617be99edec66f798bb4c63c">  369</a></span>&#160;<span class="preprocessor">#define RSSI_TH_ADDR      ((uint8_t)0x18)</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define RSSI_TH_REGMASK     ((uint8_t)0xFF)</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#ae77ec9d377a4c840efd71d4557fb7020">  386</a></span>&#160;<span class="preprocessor">#define ANT_SELECT_CONF_ADDR      ((uint8_t)0x1F)</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#define EQU_CTRL_REGMASK      ((uint8_t)0x60)</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#define CS_BLANKING_REGMASK     ((uint8_t)0x10)</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define AS_ENABLE_REGMASK     ((uint8_t)0x08)</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define AS_MEAS_TIME_REGMASK      ((uint8_t)0x07)</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;</div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a8bf84a40262a4bf8f1fa997a5752cefc">  404</a></span>&#160;<span class="preprocessor">#define CLOCKREC1_ADDR      ((uint8_t)0x20)</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">#define CLK_REC_P_GAIN_SLOW_REGMASK     ((uint8_t)0xE0)</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#define CLK_REC_ALGO_SEL_REGMASK      ((uint8_t)0x10)</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define CLK_REC_I_GAIN_SLOW_REGMASK     ((uint8_t)0x0F)</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;</div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a5b4acc04016b0488a624ab1708944fb1">  421</a></span>&#160;<span class="preprocessor">#define CLOCKREC0_ADDR      ((uint8_t)0x21)</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define CLK_REC_P_GAIN_FAST_REGMASK     ((uint8_t)0xE0)</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define PSTFLT_LEN_REGMASK      ((uint8_t)0x10)</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define CLK_REC_I_GAIN_FAST_REGMASK     ((uint8_t)0x0F)</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a7e2f7127f4de96c63d3f0b8f1f37cc4a">  437</a></span>&#160;<span class="preprocessor">#define PCKTCTRL6_ADDR      ((uint8_t)0x2B)</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#define SYNC_LEN_REGMASK      ((uint8_t)0xFC)</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#define PREAMBLE_LEN_9_8_REGMASK      ((uint8_t)0x03)</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;</div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#abff06da9ff5151b5aed93dfc249fa9c7">  451</a></span>&#160;<span class="preprocessor">#define PCKTCTRL5_ADDR      ((uint8_t)0x2C)</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#define PREAMBLE_LEN_7_0_REGMASK      ((uint8_t)0xFF)</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;</div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a3fd70e6cc0d13ef3fef97b7a58b3af9a">  467</a></span>&#160;<span class="preprocessor">#define PCKTCTRL4_ADDR      ((uint8_t)0x2D)</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#define LEN_WID_REGMASK     ((uint8_t)0x80)</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#define ADDRESS_LEN_REGMASK     ((uint8_t)0x08)</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;</div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#ac2d2aa6f9eb2e0c59d60ecddd4c6fc56">  485</a></span>&#160;<span class="preprocessor">#define PCKTCTRL3_ADDR      ((uint8_t)0x2E)</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">#define PCKT_FRMT_REGMASK     ((uint8_t)0xC0)</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define RX_MODE_REGMASK     ((uint8_t)0x30)</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#define FSK4_SYM_SWAP_REGMASK     ((uint8_t)0x08)</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define BYTE_SWAP_REGMASK     ((uint8_t)0x04)</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#define PREAMBLE_SEL_REGMASK      ((uint8_t)0x03)</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;</div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a9651469641dbbabc53190d2dbb69d526">  508</a></span>&#160;<span class="preprocessor">#define PCKTCTRL2_ADDR      ((uint8_t)0x2F)</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#define FCS_TYPE_4G_REGMASK     ((uint8_t)0x20)</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">#define FEC_TYPE_4G_REGMASK     ((uint8_t)0x10)</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">#define INT_EN_4G_REGMASK     ((uint8_t)0x08)</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor">#define MBUS_3OF6_EN_REGMASK      ((uint8_t)0x04)</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#define MANCHESTER_EN_REGMASK     ((uint8_t)0x02)</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">#define FIX_VAR_LEN_REGMASK     ((uint8_t)0x01)</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;</div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#adf6eba8796306b2ae2fdbf9ded43193b">  530</a></span>&#160;<span class="preprocessor">#define PCKTCTRL1_ADDR      ((uint8_t)0x30)</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">#define CRC_MODE_REGMASK      ((uint8_t)0xE0)</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#define WHIT_EN_REGMASK     ((uint8_t)0x10)</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">#define TXSOURCE_REGMASK      ((uint8_t)0x0C)</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">#define SECOND_SYNC_SEL_REGMASK     ((uint8_t)0x02)</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#define FEC_EN_REGMASK      ((uint8_t)0x01)</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;</div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#aad6b4ee52f42bc877cfcc2df8826bfc9">  547</a></span>&#160;<span class="preprocessor">#define PCKTLEN1_ADDR     ((uint8_t)0x31)</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">#define PCKTLEN1_REGMASK      ((uint8_t)0xFF)</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;</div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#ac753fab63e20db4e5f39cb4eaf44436d">  560</a></span>&#160;<span class="preprocessor">#define PCKTLEN0_ADDR     ((uint8_t)0x32)</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#define PCKTLEN0_REGMASK      ((uint8_t)0xFF)</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;</div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#abf6ff84f41fb073f55ce95b6d6573f78">  573</a></span>&#160;<span class="preprocessor">#define SYNC3_ADDR      ((uint8_t)0x33)</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor">#define SYNC3_REGMASK     ((uint8_t)0xFF)</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;</div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a66dbda7f26448871d70040a7274142cd">  586</a></span>&#160;<span class="preprocessor">#define SYNC2_ADDR      ((uint8_t)0x34)</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#define SYNC2_REGMASK     ((uint8_t)0xFF)</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;</div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a6e3eebdbd249e740b6d22b8ad537a65c">  599</a></span>&#160;<span class="preprocessor">#define SYNC1_ADDR      ((uint8_t)0x35)</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor">#define SYNC1_REGMASK     ((uint8_t)0xFF)</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;</div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a6b705d6a2d0313b129adbcb0d1cd136c">  612</a></span>&#160;<span class="preprocessor">#define SYNC0_ADDR      ((uint8_t)0x36)</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#define SYNC0_REGMASK     ((uint8_t)0xFF)</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;</div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a5447b3f74b4c49d9ad2a7e2e673fd019">  627</a></span>&#160;<span class="preprocessor">#define QI_ADDR     ((uint8_t)0x37)</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">#define SQI_TH_REGMASK      ((uint8_t)0xE0)</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor">#define PQI_TH_REGMASK      ((uint8_t)0x1E)</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor">#define SQI_EN_REGMASK      ((uint8_t)0x01)</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;</div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a38d7d69bc7d87c34f40c1123c8ea6c51">  642</a></span>&#160;<span class="preprocessor">#define PCKT_PSTMBL_ADDR      ((uint8_t)0x38)</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor">#define PCKT_PSTMBL_REGMASK     ((uint8_t)0xFF)</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;</div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a815d99c5243a4dceffab61b324455f6b">  660</a></span>&#160;<span class="preprocessor">#define PROTOCOL2_ADDR      ((uint8_t)0x39)</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">#define CS_TIMEOUT_MASK_REGMASK     ((uint8_t)0x80)</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor">#define SQI_TIMEOUT_MASK_REGMASK      ((uint8_t)0x40)</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">#define PQI_TIMEOUT_MASK_REGMASK      ((uint8_t)0x20)</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">#define TX_SEQ_NUM_RELOAD_REGMASK     ((uint8_t)0x18)</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">#define FIFO_GPIO_OUT_MUX_SEL_REGMASK     ((uint8_t)0x04)</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">#define LDC_TIMER_MULT_REGMASK      ((uint8_t)0x03)</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;</div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a52940c0ecba2884ead739af87de5330a">  685</a></span>&#160;<span class="preprocessor">#define PROTOCOL1_ADDR      ((uint8_t)0x3A)</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">#define LDC_MODE_REGMASK      ((uint8_t)0x80)</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor">#define LDC_RELOAD_ON_SYNC_REGMASK      ((uint8_t)0x40)</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor">#define PIGGYBACKING_REGMASK      ((uint8_t)0x20)</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor">#define FAST_CS_TERM_EN_REGMASK     ((uint8_t)0x10)</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor">#define SEED_RELOAD_REGMASK     ((uint8_t)0x08)</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor">#define CSMA_ON_REGMASK     ((uint8_t)0x04)</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor">#define CSMA_PERS_ON_REGMASK      ((uint8_t)0x02)</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor">#define AUTO_PCKT_FLT_REGMASK     ((uint8_t)0x01)</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;</div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a80cc63871ea002b949f15f1214e87751">  709</a></span>&#160;<span class="preprocessor">#define PROTOCOL0_ADDR      ((uint8_t)0x3B)</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor">#define NMAX_RETX_REGMASK     ((uint8_t)0xF0)</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor">#define NACK_TX_REGMASK     ((uint8_t)0x08)</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor">#define AUTO_ACK_REGMASK      ((uint8_t)0x04)</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#define PERS_RX_REGMASK     ((uint8_t)0x02)</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;</div><div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a0fa6080d6ca11e8fd57e42116b27a28c">  726</a></span>&#160;<span class="preprocessor">#define FIFO_CONFIG3_ADDR     ((uint8_t)0x3C)</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor">#define RX_AFTHR_REGMASK      ((uint8_t)0x7F)</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;</div><div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a259019c369b41b8b42e124ec598863b7">  740</a></span>&#160;<span class="preprocessor">#define FIFO_CONFIG2_ADDR     ((uint8_t)0x3D)</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">#define RX_AETHR_REGMASK      ((uint8_t)0x7F)</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;</div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#adc0348e31e3f43cf77397dd0c9600d19">  754</a></span>&#160;<span class="preprocessor">#define FIFO_CONFIG1_ADDR     ((uint8_t)0x3E)</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor">#define TX_AFTHR_REGMASK      ((uint8_t)0x7F)</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;</div><div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#acc0e94812de07a169a7cef85c5977e1e">  768</a></span>&#160;<span class="preprocessor">#define FIFO_CONFIG0_ADDR     ((uint8_t)0x3F)</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor">#define TX_AETHR_REGMASK      ((uint8_t)0x7F)</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;</div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#ae49cf4626ed318fa60ef3e8dbda4aefb">  788</a></span>&#160;<span class="preprocessor">#define PCKT_FLT_OPTIONS_ADDR     ((uint8_t)0x40)</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">#define RX_TIMEOUT_AND_OR_SEL_REGMASK     ((uint8_t)0x40)</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">#define SOURCE_ADDR_FLT_REGMASK     ((uint8_t)0x10)</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor">#define DEST_VS_BROADCAST_ADDR_REGMASK      ((uint8_t)0x08)</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor">#define DEST_VS_MULTICAST_ADDR_REGMASK      ((uint8_t)0x04)</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">#define DEST_VS_SOURCE_ADDR_REGMASK     ((uint8_t)0x02)</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor">#define CRC_FLT_REGMASK     ((uint8_t)0x01)</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;</div><div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a1943a56ae197b5fe3e2a9e7c0bbdd2e9">  806</a></span>&#160;<span class="preprocessor">#define PCKT_FLT_GOALS4_ADDR      ((uint8_t)0x41)</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">#define RX_SOURCE_MASK_DUAL_SYNC3_REGMASK     ((uint8_t)0xFF)</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;</div><div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a1303c5dc208bdf77da84d123b0d9559e">  819</a></span>&#160;<span class="preprocessor">#define PCKT_FLT_GOALS3_ADDR      ((uint8_t)0x42)</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor">#define RX_SOURCE_ADDR_DUAL_SYNC2_REGMASK     ((uint8_t)0xFF)</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;</div><div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a6a54fe327205e10c2d16deba3364214d">  832</a></span>&#160;<span class="preprocessor">#define PCKT_FLT_GOALS2_ADDR      ((uint8_t)0x43)</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor">#define BROADCAST_ADDR_DUAL_SYNC1_REGMASK     ((uint8_t)0xFF)</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;</div><div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#ab30e8dd3168c389ebca41eae93931a57">  845</a></span>&#160;<span class="preprocessor">#define PCKT_FLT_GOALS1_ADDR      ((uint8_t)0x44)</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor">#define MULTICAST_ADDR_DUAL_SYNC0_REGMASK     ((uint8_t)0xFF)</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;</div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#ad3a56d00a75182e540b8fb5423a91c8e">  858</a></span>&#160;<span class="preprocessor">#define PCKT_FLT_GOALS0_ADDR      ((uint8_t)0x45)</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor">#define TX_SOURCE_ADDR_REGMASK      ((uint8_t)0xFF)</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;</div><div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a7f2fd302aeb01c0653d1f73f6ddd080f">  871</a></span>&#160;<span class="preprocessor">#define TIMERS5_ADDR      ((uint8_t)0x46)</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor">#define RX_TIMER_CNTR_REGMASK     ((uint8_t)0xFF)</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;</div><div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a9807478850332fc24f74cfdd05ea0555">  884</a></span>&#160;<span class="preprocessor">#define TIMERS4_ADDR      ((uint8_t)0x47)</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">#define RX_TIMER_PRESC_REGMASK      ((uint8_t)0xFF)</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;</div><div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a13f4538b8b518295a55e2f54e8807420">  897</a></span>&#160;<span class="preprocessor">#define TIMERS3_ADDR      ((uint8_t)0x48)</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor">#define LDC_TIMER_PRESC_REGMASK     ((uint8_t)0xFF)</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;</div><div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#ac82d084dff4d8128f362ab39133ccd5a">  910</a></span>&#160;<span class="preprocessor">#define TIMERS2_ADDR      ((uint8_t)0x49)</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor">#define LDC_TIMER_CNTR_REGMASK      ((uint8_t)0xFF)</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;</div><div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#aac4b0135137244d89df8660bdef344b5">  923</a></span>&#160;<span class="preprocessor">#define TIMERS1_ADDR      ((uint8_t)0x4A)</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor">#define LDC_RELOAD_PRSC_REGMASK     ((uint8_t)0xFF)</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;</div><div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a9a1387397c1002b186eda0c4b836e964">  936</a></span>&#160;<span class="preprocessor">#define TIMERS0_ADDR      ((uint8_t)0x4B)</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor">#define LDC_RELOAD_CNTR_REGMASK     ((uint8_t)0xFF)</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;</div><div class="line"><a name="l00949"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#adc5b1b2861af6b6d3104180546d99329">  949</a></span>&#160;<span class="preprocessor">#define CSMA_CONF3_ADDR     ((uint8_t)0x4C)</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor">#define BU_CNTR_SEED_14_8_REGMASK     ((uint8_t)0xFF)</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;</div><div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#adbf34a2d2a289ac446227abb01d25b06">  962</a></span>&#160;<span class="preprocessor">#define CSMA_CONF2_ADDR     ((uint8_t)0x4D)</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor">#define BU_CNTR_SEED_7_0_REGMASK      ((uint8_t)0xFF)</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;</div><div class="line"><a name="l00976"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a7e44e86f5fcfc073bb25f4819031f68c">  976</a></span>&#160;<span class="preprocessor">#define CSMA_CONF1_ADDR     ((uint8_t)0x4E)</span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor">#define BU_PRSC_REGMASK     ((uint8_t)0xFC)</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor">#define CCA_PERIOD_REGMASK      ((uint8_t)0x03)</span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;</div><div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#ae6d08d330538ce0eb14de57e677b8de0">  992</a></span>&#160;<span class="preprocessor">#define CSMA_CONF0_ADDR     ((uint8_t)0x4F)</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor">#define CCA_LEN_REGMASK     ((uint8_t)0xF0)</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor">#define NBACKOFF_MAX_REGMASK      ((uint8_t)0x07)</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;</div><div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a9d5fc08c2de8a392c2fb71f04cec95de"> 1006</a></span>&#160;<span class="preprocessor">#define IRQ_MASK3_ADDR      ((uint8_t)0x50)</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor">#define INT_MASK_31_24_REGMASK      ((uint8_t)0xFF)</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;</div><div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#ae8f0fc17ae04be5fad068c739389c4a9"> 1019</a></span>&#160;<span class="preprocessor">#define IRQ_MASK2_ADDR      ((uint8_t)0x51)</span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor">#define INT_MASK_23_16_REGMASK      ((uint8_t)0xFF)</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;</div><div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#ad053f7dcc3f395d38586c3d229c00fdd"> 1032</a></span>&#160;<span class="preprocessor">#define IRQ_MASK1_ADDR      ((uint8_t)0x52)</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor">#define INT_MASK_15_8_REGMASK     ((uint8_t)0xFF)</span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;</div><div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a8c00bd96bc6bd61b2ba746420fcf905b"> 1045</a></span>&#160;<span class="preprocessor">#define IRQ_MASK0_ADDR      ((uint8_t)0x53)</span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor">#define INT_MASK_7_0_REGMASK      ((uint8_t)0xFF)</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;</div><div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a302750ff738be3868b533b57520fbc9d"> 1059</a></span>&#160;<span class="preprocessor">#define FAST_RX_TIMER_ADDR      ((uint8_t)0x54)</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="preprocessor">#define RSSI_SETTLING_LIMIT     ((uint8_t)0xFF)</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;</div><div class="line"><a name="l01073"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a09e93e2f2b410e5f082c16dc628dc113"> 1073</a></span>&#160;<span class="preprocessor">#define PA_POWER8_ADDR      ((uint8_t)0x5A)</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor">#define PA_LEVEL8_REGMASK     ((uint8_t)0x7F)</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;</div><div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#ad06c293facc1165ea0d6b262d0f36705"> 1087</a></span>&#160;<span class="preprocessor">#define PA_POWER7_ADDR      ((uint8_t)0x5B)</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="preprocessor">#define PA_LEVEL_7_REGMASK      ((uint8_t)0x7F)</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;</div><div class="line"><a name="l01101"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a9772045a2dfb68e137b1077cbf7ec2de"> 1101</a></span>&#160;<span class="preprocessor">#define PA_POWER6_ADDR      ((uint8_t)0x5C)</span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="preprocessor">#define PA_LEVEL_6_REGMASK      ((uint8_t)0x7F)</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;</div><div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a3bca3d6c93e28ca04a47f7ac8224afe5"> 1115</a></span>&#160;<span class="preprocessor">#define PA_POWER5_ADDR      ((uint8_t)0x5D)</span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor">#define PA_LEVEL_5_REGMASK      ((uint8_t)0x7F)</span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;</div><div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a3fe059d8af1ff800c166488040e153c3"> 1129</a></span>&#160;<span class="preprocessor">#define PA_POWER4_ADDR      ((uint8_t)0x5E)</span></div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="preprocessor">#define PA_LEVEL_4_REGMASK      ((uint8_t)0x7F)</span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;</div><div class="line"><a name="l01143"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a744145dcc4f873345a46b431c4c46cf8"> 1143</a></span>&#160;<span class="preprocessor">#define PA_POWER3_ADDR      ((uint8_t)0x5F)</span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="preprocessor">#define PA_LEVEL_3_REGMASK      ((uint8_t)0x7F)</span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;</div><div class="line"><a name="l01157"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#ace28e7988da75bd32f71cba145321ff0"> 1157</a></span>&#160;<span class="preprocessor">#define PA_POWER2_ADDR      ((uint8_t)0x60)</span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="preprocessor">#define PA_LEVEL_2_REGMASK      ((uint8_t)0x7F)</span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;</div><div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a556623db9aac54b6c713fb6d9b64e211"> 1171</a></span>&#160;<span class="preprocessor">#define PA_POWER1_ADDR      ((uint8_t)0x61)</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="preprocessor">#define PA_LEVEL_1_REGMASK      ((uint8_t)0x7F)</span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;</div><div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a75e1c1fa21739fd5b058a0f64d2affb2"> 1188</a></span>&#160;<span class="preprocessor">#define PA_POWER0_ADDR      ((uint8_t)0x62)</span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="preprocessor">#define DIG_SMOOTH_EN_REGMASK     ((uint8_t)0x80)</span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="preprocessor">#define PA_MAXDBM_REGMASK     ((uint8_t)0x40)</span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="preprocessor">#define PA_RAMP_EN_REGMASK      ((uint8_t)0x20)</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="preprocessor">#define PA_RAMP_STEP_LEN_REGMASK      ((uint8_t)0x18)</span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="preprocessor">#define PA_LEVEL_MAX_IDX_REGMASK      ((uint8_t)0x07)</span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;</div><div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a3ab69a0df544099bd75bdff47395751c"> 1209</a></span>&#160;<span class="preprocessor">#define PA_CONFIG1_ADDR     ((uint8_t)0x63)</span></div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="preprocessor">#define LIN_NLOG_REGMASK      ((uint8_t)0x10)</span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="preprocessor">#define FIR_CFG_REGMASK     ((uint8_t)0xC0)</span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="preprocessor">#define FIR_EN_REGMASK      ((uint8_t)0x02)</span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;</div><div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#aa7fe5f8536f6d7b4894e84f2057d440a"> 1229</a></span>&#160;<span class="preprocessor">#define SYNTH_CONFIG2_ADDR      ((uint8_t)0x65)</span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="preprocessor">#define PLL_PFD_SPLIT_EN_REGMASK      ((uint8_t)0x04)</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;</div><div class="line"><a name="l01246"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#ab13a85f08e747f27026e72af3a745e64"> 1246</a></span>&#160;<span class="preprocessor">#define VCO_CONFIG_ADDR     ((uint8_t)0x68)</span></div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="preprocessor">#define VCO_CALAMP_EXT_SEL_REGMASK      ((uint8_t)0x20)</span></div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="preprocessor">#define VCO_CALFREQ_EXT_SEL_REGMASK     ((uint8_t)0x20)</span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;</div><div class="line"><a name="l01261"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#ab2fca35ab63729aa149f5b1099ee55b1"> 1261</a></span>&#160;<span class="preprocessor">#define VCO_CALIBR_IN2_ADDR     ((uint8_t)0x69)</span></div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="preprocessor">#define VCO_CALAMP_TX_REGMASK     ((uint8_t)0xF0)</span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="preprocessor">#define VCO_CALAMP_RX_REGMASK     ((uint8_t)0x0F)</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;</div><div class="line"><a name="l01276"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a15701146df5715a7b6906b1897b528ad"> 1276</a></span>&#160;<span class="preprocessor">#define VCO_CALIBR_IN1_ADDR     ((uint8_t)0x6A)</span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="preprocessor">#define VCO_CALFREQ_TX_REGMASK      ((uint8_t)0x7F)</span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;</div><div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a32bbe000303c6bc0a64aa99e72e2a819"> 1290</a></span>&#160;<span class="preprocessor">#define VCO_CALIBR_IN0_ADDR     ((uint8_t)0x6B)</span></div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="preprocessor">#define VCO_CALFREQ_RX_REGMASK      ((uint8_t)0x7F)</span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;</div><div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#af62e7fb9aed1817f494eecc5f15bc67f"> 1307</a></span>&#160;<span class="preprocessor">#define XO_RCO_CONF1_ADDR     ((uint8_t)0x6C)</span></div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="preprocessor">#define PD_CLKDIV_REGMASK     ((uint8_t)0x10)</span></div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;</div><div class="line"><a name="l01325"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#addfd522aae24916f540e4dfd4a0f8d69"> 1325</a></span>&#160;<span class="preprocessor">#define XO_RCO_CONF0_ADDR     ((uint8_t)0x6D)</span></div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="preprocessor">#define EXT_REF_REGMASK     ((uint8_t)0x80)</span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="preprocessor">#define GM_CONF_REGMASK     ((uint8_t)0x70)</span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="preprocessor">#define REFDIV_REGMASK      ((uint8_t)0x08)</span></div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="preprocessor">#define EXT_RCO_OSC_REGMASK     ((uint8_t)0x02)</span></div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="preprocessor">#define RCO_CALIBRATION_REGMASK     ((uint8_t)0x01)</span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;</div><div class="line"><a name="l01343"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a5333e998c8450ec5380f0a4e721f32e4"> 1343</a></span>&#160;<span class="preprocessor">#define RCO_CALIBR_CONF3_ADDR     ((uint8_t)0x6E)</span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="preprocessor">#define RWT_IN_REGMASK      ((uint8_t)0xF0)</span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="preprocessor">#define RFB_IN_4_1_REGMASK      ((uint8_t)0x0F)</span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;</div><div class="line"><a name="l01361"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a50bb450e9bc5fdcf76e14d0aa7e70cf0"> 1361</a></span>&#160;<span class="preprocessor">#define RCO_CALIBR_CONF2_ADDR     ((uint8_t)0x6F)</span></div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="preprocessor">#define RFB_IN_0_REGMASK      ((uint8_t)0x80)</span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;</div><div class="line"><a name="l01380"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#abee5cabb213b04f65f3ecdd79ae59481"> 1380</a></span>&#160;<span class="preprocessor">#define PM_CONF4_ADDR     ((uint8_t)0x75)</span></div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="preprocessor">#define TEMP_SENSOR_EN_REGMASK      ((uint8_t)0x80)</span></div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="preprocessor">#define TEMP_SENS_BUFF_EN_REGMASK     ((uint8_t)0x40)</span></div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="preprocessor">#define EXT_SMPS_REGMASK      ((uint8_t)0x20)</span></div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;</div><div class="line"><a name="l01396"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#ac8e8fe6bca2d3f6adef331ff270c58b1"> 1396</a></span>&#160;<span class="preprocessor">#define PM_CONF3_ADDR     ((uint8_t)0x76)</span></div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="preprocessor">#define KRM_EN_REGMASK      ((uint8_t)0x80)</span></div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="preprocessor">#define KRM_14_8_REGMASK      ((uint8_t)0x7F)</span></div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;</div><div class="line"><a name="l01410"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a92b4092d5b2430dcf214503a2d3797e0"> 1410</a></span>&#160;<span class="preprocessor">#define PM_CONF2_ADDR     ((uint8_t)0x77)</span></div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="preprocessor">#define KRM_7_0_REGMASK     ((uint8_t)0xFF)</span></div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;</div><div class="line"><a name="l01429"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a2f8ef2262112f912fd94ebc64848fdf0"> 1429</a></span>&#160;<span class="preprocessor">#define PM_CONF1_ADDR     ((uint8_t)0x78)</span></div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<span class="preprocessor">#define BATTERY_LVL_EN_REGMASK      ((uint8_t)0x40)</span></div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="preprocessor">#define SET_BLD_TH_REGMASK      ((uint8_t)0x30)</span></div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;</div><div class="line"><a name="l01447"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a04f6386d4ce8e4d17d357a21a9d9daf0"> 1447</a></span>&#160;<span class="preprocessor">#define PM_CONF0_ADDR     ((uint8_t)0x79)</span></div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="preprocessor">#define SET_SMPS_LVL_REGMASK      ((uint8_t)0x70)</span></div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="preprocessor">#define SLEEP_MODE_SEL_REGMASK      ((uint8_t)0x01)</span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;</div><div class="line"><a name="l01466"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a12887fcc59ee8018f9caee23c1258b8d"> 1466</a></span>&#160;<span class="preprocessor">#define MC_STATE1_ADDR      ((uint8_t)0x8D)</span></div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="preprocessor">#define RCO_CAL_OK_REGMASK      ((uint8_t)0x10)</span></div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="preprocessor">#define ANT_SEL_REGMASK     ((uint8_t)0x08)</span></div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="preprocessor">#define TX_FIFO_FULL_REGMASK      ((uint8_t)0x04)</span></div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="preprocessor">#define RX_FIFO_EMPTY_REGMASK     ((uint8_t)0x02)</span></div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="preprocessor">#define ERROR_LOCK_REGMASK      ((uint8_t)0x01)</span></div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;</div><div class="line"><a name="l01484"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a52de8d0b1afa0633b2ff149c42161647"> 1484</a></span>&#160;<span class="preprocessor">#define MC_STATE0_ADDR      ((uint8_t)0x8E)</span></div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="preprocessor">#define STATE_REGMASK     ((uint8_t)0xFE)</span></div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="preprocessor">#define XO_ON_REGMASK     ((uint8_t)0x01)</span></div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;</div><div class="line"><a name="l01499"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a5fd767ee20c59dda3446fcc4bb415a92"> 1499</a></span>&#160;<span class="preprocessor">#define TX_FIFO_STATUS_ADDR     ((uint8_t)0x8F)</span></div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;<span class="preprocessor">#define NELEM_TXFIFO_REGMASK      ((uint8_t)0x7F)</span></div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;</div><div class="line"><a name="l01513"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a9d33d5365e9be627ab3b02c9e1d8288d"> 1513</a></span>&#160;<span class="preprocessor">#define RX_FIFO_STATUS_ADDR     ((uint8_t)0x90)</span></div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="preprocessor">#define NELEM_RXFIFO_REGMASK      ((uint8_t)0x7F)</span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;</div><div class="line"><a name="l01527"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#af871e6887c28158b46167ff090335e11"> 1527</a></span>&#160;<span class="preprocessor">#define RCO_CALIBR_OUT4_ADDR      ((uint8_t)0x94)</span></div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="preprocessor">#define RWT_OUT_REGMASK     ((uint8_t)0xF0)</span></div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="preprocessor">#define RFB_OUT_4_1_REGMASK     ((uint8_t)0x0F)</span></div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;</div><div class="line"><a name="l01542"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a6eec48501e42d5df32dbb17a84cebb32"> 1542</a></span>&#160;<span class="preprocessor">#define RCO_CALIBR_OUT3_ADDR      ((uint8_t)0x95)</span></div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="preprocessor">#define RFB_OUT_0_REGMASK     ((uint8_t)0x80)</span></div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;</div><div class="line"><a name="l01556"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a235d9f74d914cc62fec1e5a3f186eba0"> 1556</a></span>&#160;<span class="preprocessor">#define VCO_CALIBR_OUT1_ADDR      ((uint8_t)0x99)</span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="preprocessor">#define VCO_CAL_AMP_OUT_REGMASK     ((uint8_t)0x0F)</span></div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;</div><div class="line"><a name="l01570"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a0191bf075fd5ac568a181e31498482b6"> 1570</a></span>&#160;<span class="preprocessor">#define VCO_CALIBR_OUT0_ADDR      ((uint8_t)0x9A)</span></div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="preprocessor">#define VCO_CAL_FREQ_OUT_REGMASK      ((uint8_t)0x7F)</span></div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;</div><div class="line"><a name="l01585"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a78c4ea5f6db3f456ce054f0f77527fe6"> 1585</a></span>&#160;<span class="preprocessor">#define TX_PCKT_INFO_ADDR     ((uint8_t)0x9C)</span></div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;</div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="preprocessor">#define TX_SEQ_NUM_REGMASK      ((uint8_t)0x30)</span></div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="preprocessor">#define N_RETX_REGMASK      ((uint8_t)0x0F)</span></div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;</div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;</div><div class="line"><a name="l01601"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#ac5e34fd8baf0e3afa8390ad85a768d06"> 1601</a></span>&#160;<span class="preprocessor">#define RX_PCKT_INFO_ADDR     ((uint8_t)0x9D)</span></div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;</div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="preprocessor">#define NACK_RX_REGMASK     ((uint8_t)0x04)</span></div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="preprocessor">#define RX_SEQ_NUM_REGMASK      ((uint8_t)0x03)</span></div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;</div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;</div><div class="line"><a name="l01615"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a876dc99a1fbb5bea9b8b25f24cae9228"> 1615</a></span>&#160;<span class="preprocessor">#define AFC_CORR_ADDR     ((uint8_t)0x9E)</span></div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="preprocessor">#define AFC_CORR_REGMASK      ((uint8_t)0xFF)</span></div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;</div><div class="line"><a name="l01628"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a6a5a3dac6c3b17cada42fb4a6e09c64d"> 1628</a></span>&#160;<span class="preprocessor">#define LINK_QUALIF2_ADDR     ((uint8_t)0x9F)</span></div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="preprocessor">#define PQI_REGMASK     ((uint8_t)0xFF)</span></div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;</div><div class="line"><a name="l01642"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a582400ec5b6e9f2701ba92af0a807860"> 1642</a></span>&#160;<span class="preprocessor">#define LINK_QUALIF1_ADDR     ((uint8_t)0xA0)</span></div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;</div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="preprocessor">#define CS_REGMASK      ((uint8_t)0x80)</span></div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;<span class="preprocessor">#define SQI_REGMASK     ((uint8_t)0x7F)</span></div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;</div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;</div><div class="line"><a name="l01656"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a063ea3f4d3a5c9e95e88826e8e150057"> 1656</a></span>&#160;<span class="preprocessor">#define RSSI_LEVEL_ADDR     ((uint8_t)0xA2)</span></div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;</div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="preprocessor">#define RSSI_LEVEL_REGMASK      ((uint8_t)0xFF)</span></div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;</div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;</div><div class="line"><a name="l01669"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a84d1b30718e0bea0fb3c753137395108"> 1669</a></span>&#160;<span class="preprocessor">#define RX_PCKT_LEN1_ADDR     ((uint8_t)0xA4)</span></div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;</div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="preprocessor">#define RX_PCKT_LEN_14_8_REGMASK      ((uint8_t)0xFF)</span></div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;</div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;</div><div class="line"><a name="l01682"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a1693d6c1a4a7588679d4c7edc51bb367"> 1682</a></span>&#160;<span class="preprocessor">#define RX_PCKT_LEN0_ADDR     ((uint8_t)0xA5)</span></div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;</div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="preprocessor">#define RX_PCKT_LEN_7_0_REGMASK     ((uint8_t)0xFF)</span></div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;</div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;</div><div class="line"><a name="l01695"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#aaaa7239ff10a057b0eae3e62a23cceec"> 1695</a></span>&#160;<span class="preprocessor">#define CRC_FIELD3_ADDR     ((uint8_t)0xA6)</span></div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;</div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;<span class="preprocessor">#define CRC_FIELD3_REGMASK      ((uint8_t)0xFF)</span></div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;</div><div class="line"><a name="l01708"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#ac10e373ec7d5485bd505181f43949155"> 1708</a></span>&#160;<span class="preprocessor">#define CRC_FIELD2_ADDR     ((uint8_t)0xA7)</span></div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;</div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="preprocessor">#define CRC_FIELD2_REGMASK      ((uint8_t)0xFF)</span></div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;</div><div class="line"><a name="l01721"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#aef5253f80d0fa57e17f77d36f4d2cf86"> 1721</a></span>&#160;<span class="preprocessor">#define CRC_FIELD1_ADDR     ((uint8_t)0xA8)</span></div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="preprocessor">#define CRC_FIELD1_REGMASK      ((uint8_t)0xFF)</span></div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;</div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;</div><div class="line"><a name="l01734"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a649dede28f4c085bb2140f5b3ccc2444"> 1734</a></span>&#160;<span class="preprocessor">#define CRC_FIELD0_ADDR     ((uint8_t)0xA9)</span></div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;<span class="preprocessor">#define CRC_FIELD0_REGMASK      ((uint8_t)0xFF)</span></div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;</div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;</div><div class="line"><a name="l01747"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a898c67d1102b0fb19e6070e36fd47dfa"> 1747</a></span>&#160;<span class="preprocessor">#define RX_ADDRE_FIELD1_ADDR      ((uint8_t)0xAA)</span></div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;</div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;<span class="preprocessor">#define RX_ADDRE_FIELD1_REGMASK     ((uint8_t)0xFF)</span></div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;</div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;</div><div class="line"><a name="l01760"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a60a548c5a080301ff9bfe3228a008f00"> 1760</a></span>&#160;<span class="preprocessor">#define RX_ADDRE_FIELD0_ADDR      ((uint8_t)0xAB)</span></div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;</div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;<span class="preprocessor">#define RX_ADDRE_FIELD0_REGMASK     ((uint8_t)0xFF)</span></div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;</div><div class="line"><a name="l01773"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a15bc285c31f5e1cfdba372b542971695"> 1773</a></span>&#160;<span class="preprocessor">#define RSSI_LEVEL_RUN_ADDR     ((uint8_t)0xEF)</span></div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;</div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;<span class="preprocessor">#define RSSI_LEVEL_RUN_REGMASK      ((uint8_t)0xFF)</span></div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;</div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;</div><div class="line"><a name="l01786"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a63a46eb0d4c4e08415c5cadcea52d904"> 1786</a></span>&#160;<span class="preprocessor">#define DEVICE_INFO1_ADDR     ((uint8_t)0xF0)</span></div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="preprocessor">#define PARTNUM_REGMASK     ((uint8_t)0xFF)</span></div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;</div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;</div><div class="line"><a name="l01799"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a6873f4ed812d48d63733ecf407bebea5"> 1799</a></span>&#160;<span class="preprocessor">#define DEVICE_INFO0_ADDR     ((uint8_t)0xF1)</span></div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;</div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;<span class="preprocessor">#define RSSI_LEVEL_REGMASK      ((uint8_t)0xFF)</span></div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;</div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;</div><div class="line"><a name="l01812"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#aec6c3daf16a4360c214d1bf3e3072846"> 1812</a></span>&#160;<span class="preprocessor">#define IRQ_STATUS3_ADDR      ((uint8_t)0xFA)</span></div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;</div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;<span class="preprocessor">#define INT_LEVEL_31_24_REGMASK     ((uint8_t)0xFF)</span></div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;</div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;</div><div class="line"><a name="l01825"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#a0b69d66430124372ff03dc49afc5e860"> 1825</a></span>&#160;<span class="preprocessor">#define IRQ_STATUS2_ADDR      ((uint8_t)0xFB)</span></div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;</div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;<span class="preprocessor">#define INT_LEVEL_23_16_REGMASK     ((uint8_t)0xFF)</span></div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;</div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;</div><div class="line"><a name="l01838"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#adb9de2902bf8b7ccc497ca161c13315a"> 1838</a></span>&#160;<span class="preprocessor">#define IRQ_STATUS1_ADDR      ((uint8_t)0xFC)</span></div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;</div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="preprocessor">#define INT_LEVEL_15_8_REGMASK      ((uint8_t)0xFF)</span></div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;</div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;</div><div class="line"><a name="l01851"></a><span class="lineno"><a class="line" href="S2LP__Regs_8h.html#acfa11eca6071a2674de6d574b867e74a"> 1851</a></span>&#160;<span class="preprocessor">#define IRQ_STATUS0_ADDR      ((uint8_t)0xFD)</span></div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;</div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;<span class="preprocessor">#define INT_LEVEL_7_0_REGMASK     ((uint8_t)0xFF)</span></div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;</div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;</div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;<span class="comment">/******************* (C) COPYRIGHT 2015 STMicroelectronics *****END OF FILE****/</span></div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
