
mk11-vcu.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000096e0  080002d0  080002d0  000012d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  080099b0  080099b0  0000a9b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08009a24  08009a24  0000aa24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  08009a28  08009a28  0000aa28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000028  24000000  08009a2c  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000032c  24000028  08009a54  0000b028  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  24000354  08009a54  0000b354  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  0000b028  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001542c  00000000  00000000  0000b056  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 0000287d  00000000  00000000  00020482  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00001040  00000000  00000000  00022d00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 00000c56  00000000  00000000  00023d40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  00034d59  00000000  00000000  00024996  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   00015893  00000000  00000000  000596ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0015ae8f  00000000  00000000  0006ef82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  001c9e11  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00004504  00000000  00000000  001c9e54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 0000005b  00000000  00000000  001ce358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24000028 	.word	0x24000028
 80002ec:	00000000 	.word	0x00000000
 80002f0:	08009998 	.word	0x08009998

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	2400002c 	.word	0x2400002c
 800030c:	08009998 	.word	0x08009998

08000310 <MX_ADC3_Init>:
ADC_HandleTypeDef hadc3;
DMA_HandleTypeDef hdma_adc3;

/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8000310:	b580      	push	{r7, lr}
 8000312:	b08a      	sub	sp, #40	@ 0x28
 8000314:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000316:	1d3b      	adds	r3, r7, #4
 8000318:	2224      	movs	r2, #36	@ 0x24
 800031a:	2100      	movs	r1, #0
 800031c:	4618      	mov	r0, r3
 800031e:	f009 fb01 	bl	8009924 <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8000322:	4b3e      	ldr	r3, [pc, #248]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000324:	4a3e      	ldr	r2, [pc, #248]	@ (8000420 <MX_ADC3_Init+0x110>)
 8000326:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000328:	4b3c      	ldr	r3, [pc, #240]	@ (800041c <MX_ADC3_Init+0x10c>)
 800032a:	2200      	movs	r2, #0
 800032c:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 800032e:	4b3b      	ldr	r3, [pc, #236]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000330:	2208      	movs	r2, #8
 8000332:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC3_DATAALIGN_RIGHT;
 8000334:	4b39      	ldr	r3, [pc, #228]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000336:	2200      	movs	r2, #0
 8000338:	60da      	str	r2, [r3, #12]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800033a:	4b38      	ldr	r3, [pc, #224]	@ (800041c <MX_ADC3_Init+0x10c>)
 800033c:	2201      	movs	r2, #1
 800033e:	611a      	str	r2, [r3, #16]
  hadc3.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000340:	4b36      	ldr	r3, [pc, #216]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000342:	2208      	movs	r2, #8
 8000344:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8000346:	4b35      	ldr	r3, [pc, #212]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000348:	2200      	movs	r2, #0
 800034a:	761a      	strb	r2, [r3, #24]
  hadc3.Init.ContinuousConvMode = ENABLE;
 800034c:	4b33      	ldr	r3, [pc, #204]	@ (800041c <MX_ADC3_Init+0x10c>)
 800034e:	2201      	movs	r2, #1
 8000350:	765a      	strb	r2, [r3, #25]
  hadc3.Init.NbrOfConversion = 3;
 8000352:	4b32      	ldr	r3, [pc, #200]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000354:	2203      	movs	r2, #3
 8000356:	61da      	str	r2, [r3, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000358:	4b30      	ldr	r3, [pc, #192]	@ (800041c <MX_ADC3_Init+0x10c>)
 800035a:	2200      	movs	r2, #0
 800035c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000360:	4b2e      	ldr	r3, [pc, #184]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000362:	2200      	movs	r2, #0
 8000364:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000366:	4b2d      	ldr	r3, [pc, #180]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000368:	2200      	movs	r2, #0
 800036a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.DMAContinuousRequests = ENABLE;
 800036c:	4b2b      	ldr	r3, [pc, #172]	@ (800041c <MX_ADC3_Init+0x10c>)
 800036e:	2201      	movs	r2, #1
 8000370:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc3.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 8000374:	4b29      	ldr	r3, [pc, #164]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000376:	2200      	movs	r2, #0
 8000378:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 800037a:	4b28      	ldr	r3, [pc, #160]	@ (800041c <MX_ADC3_Init+0x10c>)
 800037c:	2203      	movs	r2, #3
 800037e:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000380:	4b26      	ldr	r3, [pc, #152]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000382:	2200      	movs	r2, #0
 8000384:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000386:	4b25      	ldr	r3, [pc, #148]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000388:	2200      	movs	r2, #0
 800038a:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc3.Init.OversamplingMode = DISABLE;
 800038c:	4b23      	ldr	r3, [pc, #140]	@ (800041c <MX_ADC3_Init+0x10c>)
 800038e:	2200      	movs	r2, #0
 8000390:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc3.Init.Oversampling.Ratio = ADC3_OVERSAMPLING_RATIO_2;
 8000394:	4b21      	ldr	r3, [pc, #132]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000396:	2200      	movs	r2, #0
 8000398:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800039a:	4820      	ldr	r0, [pc, #128]	@ (800041c <MX_ADC3_Init+0x10c>)
 800039c:	f001 fb2a 	bl	80019f4 <HAL_ADC_Init>
 80003a0:	4603      	mov	r3, r0
 80003a2:	2b00      	cmp	r3, #0
 80003a4:	d001      	beq.n	80003aa <MX_ADC3_Init+0x9a>
  {
    Error_Handler();
 80003a6:	f000 fe45 	bl	8001034 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80003aa:	2301      	movs	r3, #1
 80003ac:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80003ae:	2306      	movs	r3, #6
 80003b0:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC3_SAMPLETIME_92CYCLES_5;
 80003b2:	2305      	movs	r3, #5
 80003b4:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80003b6:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80003ba:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80003bc:	2304      	movs	r3, #4
 80003be:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80003c0:	2300      	movs	r3, #0
 80003c2:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSign = ADC3_OFFSET_SIGN_NEGATIVE;
 80003c4:	2300      	movs	r3, #0
 80003c6:	623b      	str	r3, [r7, #32]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80003c8:	1d3b      	adds	r3, r7, #4
 80003ca:	4619      	mov	r1, r3
 80003cc:	4813      	ldr	r0, [pc, #76]	@ (800041c <MX_ADC3_Init+0x10c>)
 80003ce:	f001 ff67 	bl	80022a0 <HAL_ADC_ConfigChannel>
 80003d2:	4603      	mov	r3, r0
 80003d4:	2b00      	cmp	r3, #0
 80003d6:	d001      	beq.n	80003dc <MX_ADC3_Init+0xcc>
  {
    Error_Handler();
 80003d8:	f000 fe2c 	bl	8001034 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80003dc:	4b11      	ldr	r3, [pc, #68]	@ (8000424 <MX_ADC3_Init+0x114>)
 80003de:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80003e0:	230c      	movs	r3, #12
 80003e2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80003e4:	1d3b      	adds	r3, r7, #4
 80003e6:	4619      	mov	r1, r3
 80003e8:	480c      	ldr	r0, [pc, #48]	@ (800041c <MX_ADC3_Init+0x10c>)
 80003ea:	f001 ff59 	bl	80022a0 <HAL_ADC_ConfigChannel>
 80003ee:	4603      	mov	r3, r0
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	d001      	beq.n	80003f8 <MX_ADC3_Init+0xe8>
  {
    Error_Handler();
 80003f4:	f000 fe1e 	bl	8001034 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80003f8:	4b0b      	ldr	r3, [pc, #44]	@ (8000428 <MX_ADC3_Init+0x118>)
 80003fa:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80003fc:	2312      	movs	r3, #18
 80003fe:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000400:	1d3b      	adds	r3, r7, #4
 8000402:	4619      	mov	r1, r3
 8000404:	4805      	ldr	r0, [pc, #20]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000406:	f001 ff4b 	bl	80022a0 <HAL_ADC_ConfigChannel>
 800040a:	4603      	mov	r3, r0
 800040c:	2b00      	cmp	r3, #0
 800040e:	d001      	beq.n	8000414 <MX_ADC3_Init+0x104>
  {
    Error_Handler();
 8000410:	f000 fe10 	bl	8001034 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000414:	bf00      	nop
 8000416:	3728      	adds	r7, #40	@ 0x28
 8000418:	46bd      	mov	sp, r7
 800041a:	bd80      	pop	{r7, pc}
 800041c:	24000044 	.word	0x24000044
 8000420:	58026000 	.word	0x58026000
 8000424:	19200040 	.word	0x19200040
 8000428:	1d500080 	.word	0x1d500080

0800042c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800042c:	b580      	push	{r7, lr}
 800042e:	b0ba      	sub	sp, #232	@ 0xe8
 8000430:	af00      	add	r7, sp, #0
 8000432:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000434:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000438:	2200      	movs	r2, #0
 800043a:	601a      	str	r2, [r3, #0]
 800043c:	605a      	str	r2, [r3, #4]
 800043e:	609a      	str	r2, [r3, #8]
 8000440:	60da      	str	r2, [r3, #12]
 8000442:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000444:	f107 0318 	add.w	r3, r7, #24
 8000448:	22b8      	movs	r2, #184	@ 0xb8
 800044a:	2100      	movs	r1, #0
 800044c:	4618      	mov	r0, r3
 800044e:	f009 fa69 	bl	8009924 <memset>
  if(adcHandle->Instance==ADC3)
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	681b      	ldr	r3, [r3, #0]
 8000456:	4a53      	ldr	r2, [pc, #332]	@ (80005a4 <HAL_ADC_MspInit+0x178>)
 8000458:	4293      	cmp	r3, r2
 800045a:	f040 809e 	bne.w	800059a <HAL_ADC_MspInit+0x16e>

  /* USER CODE END ADC3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800045e:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000462:	f04f 0300 	mov.w	r3, #0
 8000466:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2M = 4;
 800046a:	2304      	movs	r3, #4
 800046c:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2N = 12;
 800046e:	230c      	movs	r3, #12
 8000470:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8000472:	2302      	movs	r3, #2
 8000474:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000476:	2302      	movs	r3, #2
 8000478:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 800047a:	2302      	movs	r3, #2
 800047c:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 800047e:	23c0      	movs	r3, #192	@ 0xc0
 8000480:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8000482:	2300      	movs	r3, #0
 8000484:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000486:	2300      	movs	r3, #0
 8000488:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 800048a:	2300      	movs	r3, #0
 800048c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000490:	f107 0318 	add.w	r3, r7, #24
 8000494:	4618      	mov	r0, r3
 8000496:	f006 fe5f 	bl	8007158 <HAL_RCCEx_PeriphCLKConfig>
 800049a:	4603      	mov	r3, r0
 800049c:	2b00      	cmp	r3, #0
 800049e:	d001      	beq.n	80004a4 <HAL_ADC_MspInit+0x78>
    {
      Error_Handler();
 80004a0:	f000 fdc8 	bl	8001034 <Error_Handler>
    }

    /* ADC3 clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 80004a4:	4b40      	ldr	r3, [pc, #256]	@ (80005a8 <HAL_ADC_MspInit+0x17c>)
 80004a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80004aa:	4a3f      	ldr	r2, [pc, #252]	@ (80005a8 <HAL_ADC_MspInit+0x17c>)
 80004ac:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80004b0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80004b4:	4b3c      	ldr	r3, [pc, #240]	@ (80005a8 <HAL_ADC_MspInit+0x17c>)
 80004b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80004ba:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80004be:	617b      	str	r3, [r7, #20]
 80004c0:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80004c2:	4b39      	ldr	r3, [pc, #228]	@ (80005a8 <HAL_ADC_MspInit+0x17c>)
 80004c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80004c8:	4a37      	ldr	r2, [pc, #220]	@ (80005a8 <HAL_ADC_MspInit+0x17c>)
 80004ca:	f043 0320 	orr.w	r3, r3, #32
 80004ce:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80004d2:	4b35      	ldr	r3, [pc, #212]	@ (80005a8 <HAL_ADC_MspInit+0x17c>)
 80004d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80004d8:	f003 0320 	and.w	r3, r3, #32
 80004dc:	613b      	str	r3, [r7, #16]
 80004de:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80004e0:	4b31      	ldr	r3, [pc, #196]	@ (80005a8 <HAL_ADC_MspInit+0x17c>)
 80004e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80004e6:	4a30      	ldr	r2, [pc, #192]	@ (80005a8 <HAL_ADC_MspInit+0x17c>)
 80004e8:	f043 0304 	orr.w	r3, r3, #4
 80004ec:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80004f0:	4b2d      	ldr	r3, [pc, #180]	@ (80005a8 <HAL_ADC_MspInit+0x17c>)
 80004f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80004f6:	f003 0304 	and.w	r3, r3, #4
 80004fa:	60fb      	str	r3, [r7, #12]
 80004fc:	68fb      	ldr	r3, [r7, #12]
    /**ADC3 GPIO Configuration
    PF8     ------> ADC3_INP7
    PF10     ------> ADC3_INP6
    PC2_C     ------> ADC3_INP0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 80004fe:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8000502:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000506:	2303      	movs	r3, #3
 8000508:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800050c:	2300      	movs	r3, #0
 800050e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000512:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000516:	4619      	mov	r1, r3
 8000518:	4824      	ldr	r0, [pc, #144]	@ (80005ac <HAL_ADC_MspInit+0x180>)
 800051a:	f005 fceb 	bl	8005ef4 <HAL_GPIO_Init>

    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
 800051e:	f04f 6180 	mov.w	r1, #67108864	@ 0x4000000
 8000522:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 8000526:	f000 ff8d 	bl	8001444 <HAL_SYSCFG_AnalogSwitchConfig>

    /* ADC3 DMA Init */
    /* ADC3 Init */
    hdma_adc3.Instance = DMA1_Stream0;
 800052a:	4b21      	ldr	r3, [pc, #132]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 800052c:	4a21      	ldr	r2, [pc, #132]	@ (80005b4 <HAL_ADC_MspInit+0x188>)
 800052e:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 8000530:	4b1f      	ldr	r3, [pc, #124]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 8000532:	2273      	movs	r2, #115	@ 0x73
 8000534:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000536:	4b1e      	ldr	r3, [pc, #120]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 8000538:	2200      	movs	r2, #0
 800053a:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 800053c:	4b1c      	ldr	r3, [pc, #112]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 800053e:	2200      	movs	r2, #0
 8000540:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8000542:	4b1b      	ldr	r3, [pc, #108]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 8000544:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000548:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800054a:	4b19      	ldr	r3, [pc, #100]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 800054c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000550:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000552:	4b17      	ldr	r3, [pc, #92]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 8000554:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000558:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 800055a:	4b15      	ldr	r3, [pc, #84]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 800055c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000560:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8000562:	4b13      	ldr	r3, [pc, #76]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 8000564:	2200      	movs	r2, #0
 8000566:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000568:	4b11      	ldr	r3, [pc, #68]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 800056a:	2200      	movs	r2, #0
 800056c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 800056e:	4810      	ldr	r0, [pc, #64]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 8000570:	f002 fe12 	bl	8003198 <HAL_DMA_Init>
 8000574:	4603      	mov	r3, r0
 8000576:	2b00      	cmp	r3, #0
 8000578:	d001      	beq.n	800057e <HAL_ADC_MspInit+0x152>
    {
      Error_Handler();
 800057a:	f000 fd5b 	bl	8001034 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc3);
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	4a0b      	ldr	r2, [pc, #44]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 8000582:	659a      	str	r2, [r3, #88]	@ 0x58
 8000584:	4a0a      	ldr	r2, [pc, #40]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC3 interrupt Init */
    HAL_NVIC_SetPriority(ADC3_IRQn, 0, 0);
 800058a:	2200      	movs	r2, #0
 800058c:	2100      	movs	r1, #0
 800058e:	207f      	movs	r0, #127	@ 0x7f
 8000590:	f002 fd55 	bl	800303e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC3_IRQn);
 8000594:	207f      	movs	r0, #127	@ 0x7f
 8000596:	f002 fd6c 	bl	8003072 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 800059a:	bf00      	nop
 800059c:	37e8      	adds	r7, #232	@ 0xe8
 800059e:	46bd      	mov	sp, r7
 80005a0:	bd80      	pop	{r7, pc}
 80005a2:	bf00      	nop
 80005a4:	58026000 	.word	0x58026000
 80005a8:	58024400 	.word	0x58024400
 80005ac:	58021400 	.word	0x58021400
 80005b0:	240000b4 	.word	0x240000b4
 80005b4:	40020010 	.word	0x40020010

080005b8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b082      	sub	sp, #8
 80005bc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80005be:	4b0d      	ldr	r3, [pc, #52]	@ (80005f4 <MX_DMA_Init+0x3c>)
 80005c0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80005c4:	4a0b      	ldr	r2, [pc, #44]	@ (80005f4 <MX_DMA_Init+0x3c>)
 80005c6:	f043 0301 	orr.w	r3, r3, #1
 80005ca:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80005ce:	4b09      	ldr	r3, [pc, #36]	@ (80005f4 <MX_DMA_Init+0x3c>)
 80005d0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80005d4:	f003 0301 	and.w	r3, r3, #1
 80005d8:	607b      	str	r3, [r7, #4]
 80005da:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80005dc:	2200      	movs	r2, #0
 80005de:	2100      	movs	r1, #0
 80005e0:	200b      	movs	r0, #11
 80005e2:	f002 fd2c 	bl	800303e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80005e6:	200b      	movs	r0, #11
 80005e8:	f002 fd43 	bl	8003072 <HAL_NVIC_EnableIRQ>

}
 80005ec:	bf00      	nop
 80005ee:	3708      	adds	r7, #8
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bd80      	pop	{r7, pc}
 80005f4:	58024400 	.word	0x58024400

080005f8 <MX_FDCAN1_Init>:
FDCAN_HandleTypeDef hfdcan1;
FDCAN_HandleTypeDef hfdcan2;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 80005fc:	4b2f      	ldr	r3, [pc, #188]	@ (80006bc <MX_FDCAN1_Init+0xc4>)
 80005fe:	4a30      	ldr	r2, [pc, #192]	@ (80006c0 <MX_FDCAN1_Init+0xc8>)
 8000600:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000602:	4b2e      	ldr	r3, [pc, #184]	@ (80006bc <MX_FDCAN1_Init+0xc4>)
 8000604:	2200      	movs	r2, #0
 8000606:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000608:	4b2c      	ldr	r3, [pc, #176]	@ (80006bc <MX_FDCAN1_Init+0xc4>)
 800060a:	2200      	movs	r2, #0
 800060c:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 800060e:	4b2b      	ldr	r3, [pc, #172]	@ (80006bc <MX_FDCAN1_Init+0xc4>)
 8000610:	2201      	movs	r2, #1
 8000612:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000614:	4b29      	ldr	r3, [pc, #164]	@ (80006bc <MX_FDCAN1_Init+0xc4>)
 8000616:	2200      	movs	r2, #0
 8000618:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 800061a:	4b28      	ldr	r3, [pc, #160]	@ (80006bc <MX_FDCAN1_Init+0xc4>)
 800061c:	2200      	movs	r2, #0
 800061e:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 12;
 8000620:	4b26      	ldr	r3, [pc, #152]	@ (80006bc <MX_FDCAN1_Init+0xc4>)
 8000622:	220c      	movs	r2, #12
 8000624:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 2;
 8000626:	4b25      	ldr	r3, [pc, #148]	@ (80006bc <MX_FDCAN1_Init+0xc4>)
 8000628:	2202      	movs	r2, #2
 800062a:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 13;
 800062c:	4b23      	ldr	r3, [pc, #140]	@ (80006bc <MX_FDCAN1_Init+0xc4>)
 800062e:	220d      	movs	r2, #13
 8000630:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8000632:	4b22      	ldr	r3, [pc, #136]	@ (80006bc <MX_FDCAN1_Init+0xc4>)
 8000634:	2202      	movs	r2, #2
 8000636:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 12;
 8000638:	4b20      	ldr	r3, [pc, #128]	@ (80006bc <MX_FDCAN1_Init+0xc4>)
 800063a:	220c      	movs	r2, #12
 800063c:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 800063e:	4b1f      	ldr	r3, [pc, #124]	@ (80006bc <MX_FDCAN1_Init+0xc4>)
 8000640:	2201      	movs	r2, #1
 8000642:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 13;
 8000644:	4b1d      	ldr	r3, [pc, #116]	@ (80006bc <MX_FDCAN1_Init+0xc4>)
 8000646:	220d      	movs	r2, #13
 8000648:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 2;
 800064a:	4b1c      	ldr	r3, [pc, #112]	@ (80006bc <MX_FDCAN1_Init+0xc4>)
 800064c:	2202      	movs	r2, #2
 800064e:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 1280;
 8000650:	4b1a      	ldr	r3, [pc, #104]	@ (80006bc <MX_FDCAN1_Init+0xc4>)
 8000652:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8000656:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 8000658:	4b18      	ldr	r3, [pc, #96]	@ (80006bc <MX_FDCAN1_Init+0xc4>)
 800065a:	2201      	movs	r2, #1
 800065c:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 800065e:	4b17      	ldr	r3, [pc, #92]	@ (80006bc <MX_FDCAN1_Init+0xc4>)
 8000660:	2200      	movs	r2, #0
 8000662:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 3;
 8000664:	4b15      	ldr	r3, [pc, #84]	@ (80006bc <MX_FDCAN1_Init+0xc4>)
 8000666:	2203      	movs	r2, #3
 8000668:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 800066a:	4b14      	ldr	r3, [pc, #80]	@ (80006bc <MX_FDCAN1_Init+0xc4>)
 800066c:	2204      	movs	r2, #4
 800066e:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 3;
 8000670:	4b12      	ldr	r3, [pc, #72]	@ (80006bc <MX_FDCAN1_Init+0xc4>)
 8000672:	2203      	movs	r2, #3
 8000674:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000676:	4b11      	ldr	r3, [pc, #68]	@ (80006bc <MX_FDCAN1_Init+0xc4>)
 8000678:	2204      	movs	r2, #4
 800067a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 3;
 800067c:	4b0f      	ldr	r3, [pc, #60]	@ (80006bc <MX_FDCAN1_Init+0xc4>)
 800067e:	2203      	movs	r2, #3
 8000680:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000682:	4b0e      	ldr	r3, [pc, #56]	@ (80006bc <MX_FDCAN1_Init+0xc4>)
 8000684:	2204      	movs	r2, #4
 8000686:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 3;
 8000688:	4b0c      	ldr	r3, [pc, #48]	@ (80006bc <MX_FDCAN1_Init+0xc4>)
 800068a:	2203      	movs	r2, #3
 800068c:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 3;
 800068e:	4b0b      	ldr	r3, [pc, #44]	@ (80006bc <MX_FDCAN1_Init+0xc4>)
 8000690:	2203      	movs	r2, #3
 8000692:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 3;
 8000694:	4b09      	ldr	r3, [pc, #36]	@ (80006bc <MX_FDCAN1_Init+0xc4>)
 8000696:	2203      	movs	r2, #3
 8000698:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800069a:	4b08      	ldr	r3, [pc, #32]	@ (80006bc <MX_FDCAN1_Init+0xc4>)
 800069c:	2200      	movs	r2, #0
 800069e:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 80006a0:	4b06      	ldr	r3, [pc, #24]	@ (80006bc <MX_FDCAN1_Init+0xc4>)
 80006a2:	2204      	movs	r2, #4
 80006a4:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80006a6:	4805      	ldr	r0, [pc, #20]	@ (80006bc <MX_FDCAN1_Init+0xc4>)
 80006a8:	f004 fa34 	bl	8004b14 <HAL_FDCAN_Init>
 80006ac:	4603      	mov	r3, r0
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d001      	beq.n	80006b6 <MX_FDCAN1_Init+0xbe>
  {
    Error_Handler();
 80006b2:	f000 fcbf 	bl	8001034 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80006b6:	bf00      	nop
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	2400012c 	.word	0x2400012c
 80006c0:	4000a000 	.word	0x4000a000

080006c4 <MX_FDCAN2_Init>:
/* FDCAN2 init function */
void MX_FDCAN2_Init(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 80006c8:	4b2f      	ldr	r3, [pc, #188]	@ (8000788 <MX_FDCAN2_Init+0xc4>)
 80006ca:	4a30      	ldr	r2, [pc, #192]	@ (800078c <MX_FDCAN2_Init+0xc8>)
 80006cc:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80006ce:	4b2e      	ldr	r3, [pc, #184]	@ (8000788 <MX_FDCAN2_Init+0xc4>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 80006d4:	4b2c      	ldr	r3, [pc, #176]	@ (8000788 <MX_FDCAN2_Init+0xc4>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = ENABLE;
 80006da:	4b2b      	ldr	r3, [pc, #172]	@ (8000788 <MX_FDCAN2_Init+0xc4>)
 80006dc:	2201      	movs	r2, #1
 80006de:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 80006e0:	4b29      	ldr	r3, [pc, #164]	@ (8000788 <MX_FDCAN2_Init+0xc4>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 80006e6:	4b28      	ldr	r3, [pc, #160]	@ (8000788 <MX_FDCAN2_Init+0xc4>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 12;
 80006ec:	4b26      	ldr	r3, [pc, #152]	@ (8000788 <MX_FDCAN2_Init+0xc4>)
 80006ee:	220c      	movs	r2, #12
 80006f0:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 2;
 80006f2:	4b25      	ldr	r3, [pc, #148]	@ (8000788 <MX_FDCAN2_Init+0xc4>)
 80006f4:	2202      	movs	r2, #2
 80006f6:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 13;
 80006f8:	4b23      	ldr	r3, [pc, #140]	@ (8000788 <MX_FDCAN2_Init+0xc4>)
 80006fa:	220d      	movs	r2, #13
 80006fc:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 2;
 80006fe:	4b22      	ldr	r3, [pc, #136]	@ (8000788 <MX_FDCAN2_Init+0xc4>)
 8000700:	2202      	movs	r2, #2
 8000702:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 12;
 8000704:	4b20      	ldr	r3, [pc, #128]	@ (8000788 <MX_FDCAN2_Init+0xc4>)
 8000706:	220c      	movs	r2, #12
 8000708:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 800070a:	4b1f      	ldr	r3, [pc, #124]	@ (8000788 <MX_FDCAN2_Init+0xc4>)
 800070c:	2201      	movs	r2, #1
 800070e:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 13;
 8000710:	4b1d      	ldr	r3, [pc, #116]	@ (8000788 <MX_FDCAN2_Init+0xc4>)
 8000712:	220d      	movs	r2, #13
 8000714:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 2;
 8000716:	4b1c      	ldr	r3, [pc, #112]	@ (8000788 <MX_FDCAN2_Init+0xc4>)
 8000718:	2202      	movs	r2, #2
 800071a:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.MessageRAMOffset = 1280;
 800071c:	4b1a      	ldr	r3, [pc, #104]	@ (8000788 <MX_FDCAN2_Init+0xc4>)
 800071e:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8000722:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.StdFiltersNbr = 1;
 8000724:	4b18      	ldr	r3, [pc, #96]	@ (8000788 <MX_FDCAN2_Init+0xc4>)
 8000726:	2201      	movs	r2, #1
 8000728:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.ExtFiltersNbr = 0;
 800072a:	4b17      	ldr	r3, [pc, #92]	@ (8000788 <MX_FDCAN2_Init+0xc4>)
 800072c:	2200      	movs	r2, #0
 800072e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 3;
 8000730:	4b15      	ldr	r3, [pc, #84]	@ (8000788 <MX_FDCAN2_Init+0xc4>)
 8000732:	2203      	movs	r2, #3
 8000734:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000736:	4b14      	ldr	r3, [pc, #80]	@ (8000788 <MX_FDCAN2_Init+0xc4>)
 8000738:	2204      	movs	r2, #4
 800073a:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 3;
 800073c:	4b12      	ldr	r3, [pc, #72]	@ (8000788 <MX_FDCAN2_Init+0xc4>)
 800073e:	2203      	movs	r2, #3
 8000740:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000742:	4b11      	ldr	r3, [pc, #68]	@ (8000788 <MX_FDCAN2_Init+0xc4>)
 8000744:	2204      	movs	r2, #4
 8000746:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan2.Init.RxBuffersNbr = 3;
 8000748:	4b0f      	ldr	r3, [pc, #60]	@ (8000788 <MX_FDCAN2_Init+0xc4>)
 800074a:	2203      	movs	r2, #3
 800074c:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 800074e:	4b0e      	ldr	r3, [pc, #56]	@ (8000788 <MX_FDCAN2_Init+0xc4>)
 8000750:	2204      	movs	r2, #4
 8000752:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan2.Init.TxEventsNbr = 3;
 8000754:	4b0c      	ldr	r3, [pc, #48]	@ (8000788 <MX_FDCAN2_Init+0xc4>)
 8000756:	2203      	movs	r2, #3
 8000758:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan2.Init.TxBuffersNbr = 3;
 800075a:	4b0b      	ldr	r3, [pc, #44]	@ (8000788 <MX_FDCAN2_Init+0xc4>)
 800075c:	2203      	movs	r2, #3
 800075e:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 3;
 8000760:	4b09      	ldr	r3, [pc, #36]	@ (8000788 <MX_FDCAN2_Init+0xc4>)
 8000762:	2203      	movs	r2, #3
 8000764:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000766:	4b08      	ldr	r3, [pc, #32]	@ (8000788 <MX_FDCAN2_Init+0xc4>)
 8000768:	2200      	movs	r2, #0
 800076a:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 800076c:	4b06      	ldr	r3, [pc, #24]	@ (8000788 <MX_FDCAN2_Init+0xc4>)
 800076e:	2204      	movs	r2, #4
 8000770:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8000772:	4805      	ldr	r0, [pc, #20]	@ (8000788 <MX_FDCAN2_Init+0xc4>)
 8000774:	f004 f9ce 	bl	8004b14 <HAL_FDCAN_Init>
 8000778:	4603      	mov	r3, r0
 800077a:	2b00      	cmp	r3, #0
 800077c:	d001      	beq.n	8000782 <MX_FDCAN2_Init+0xbe>
  {
    Error_Handler();
 800077e:	f000 fc59 	bl	8001034 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 8000782:	bf00      	nop
 8000784:	bd80      	pop	{r7, pc}
 8000786:	bf00      	nop
 8000788:	240001cc 	.word	0x240001cc
 800078c:	4000a400 	.word	0x4000a400

08000790 <HAL_FDCAN_MspInit>:

static uint32_t HAL_RCC_FDCAN_CLK_ENABLED=0;

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b0ba      	sub	sp, #232	@ 0xe8
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000798:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800079c:	2200      	movs	r2, #0
 800079e:	601a      	str	r2, [r3, #0]
 80007a0:	605a      	str	r2, [r3, #4]
 80007a2:	609a      	str	r2, [r3, #8]
 80007a4:	60da      	str	r2, [r3, #12]
 80007a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80007a8:	f107 0318 	add.w	r3, r7, #24
 80007ac:	22b8      	movs	r2, #184	@ 0xb8
 80007ae:	2100      	movs	r1, #0
 80007b0:	4618      	mov	r0, r3
 80007b2:	f009 f8b7 	bl	8009924 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	4a73      	ldr	r2, [pc, #460]	@ (8000988 <HAL_FDCAN_MspInit+0x1f8>)
 80007bc:	4293      	cmp	r3, r2
 80007be:	d16d      	bne.n	800089c <HAL_FDCAN_MspInit+0x10c>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80007c0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80007c4:	f04f 0300 	mov.w	r3, #0
 80007c8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 80007cc:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80007d0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80007d4:	f107 0318 	add.w	r3, r7, #24
 80007d8:	4618      	mov	r0, r3
 80007da:	f006 fcbd 	bl	8007158 <HAL_RCCEx_PeriphCLKConfig>
 80007de:	4603      	mov	r3, r0
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d001      	beq.n	80007e8 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 80007e4:	f000 fc26 	bl	8001034 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 80007e8:	4b68      	ldr	r3, [pc, #416]	@ (800098c <HAL_FDCAN_MspInit+0x1fc>)
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	3301      	adds	r3, #1
 80007ee:	4a67      	ldr	r2, [pc, #412]	@ (800098c <HAL_FDCAN_MspInit+0x1fc>)
 80007f0:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 80007f2:	4b66      	ldr	r3, [pc, #408]	@ (800098c <HAL_FDCAN_MspInit+0x1fc>)
 80007f4:	681b      	ldr	r3, [r3, #0]
 80007f6:	2b01      	cmp	r3, #1
 80007f8:	d10e      	bne.n	8000818 <HAL_FDCAN_MspInit+0x88>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 80007fa:	4b65      	ldr	r3, [pc, #404]	@ (8000990 <HAL_FDCAN_MspInit+0x200>)
 80007fc:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000800:	4a63      	ldr	r2, [pc, #396]	@ (8000990 <HAL_FDCAN_MspInit+0x200>)
 8000802:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000806:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 800080a:	4b61      	ldr	r3, [pc, #388]	@ (8000990 <HAL_FDCAN_MspInit+0x200>)
 800080c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000810:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000814:	617b      	str	r3, [r7, #20]
 8000816:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000818:	4b5d      	ldr	r3, [pc, #372]	@ (8000990 <HAL_FDCAN_MspInit+0x200>)
 800081a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800081e:	4a5c      	ldr	r2, [pc, #368]	@ (8000990 <HAL_FDCAN_MspInit+0x200>)
 8000820:	f043 0308 	orr.w	r3, r3, #8
 8000824:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000828:	4b59      	ldr	r3, [pc, #356]	@ (8000990 <HAL_FDCAN_MspInit+0x200>)
 800082a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800082e:	f003 0308 	and.w	r3, r3, #8
 8000832:	613b      	str	r3, [r7, #16]
 8000834:	693b      	ldr	r3, [r7, #16]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000836:	2301      	movs	r3, #1
 8000838:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800083c:	2302      	movs	r3, #2
 800083e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000842:	2301      	movs	r3, #1
 8000844:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000848:	2300      	movs	r3, #0
 800084a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800084e:	2309      	movs	r3, #9
 8000850:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000854:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000858:	4619      	mov	r1, r3
 800085a:	484e      	ldr	r0, [pc, #312]	@ (8000994 <HAL_FDCAN_MspInit+0x204>)
 800085c:	f005 fb4a 	bl	8005ef4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000860:	2302      	movs	r3, #2
 8000862:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000866:	2302      	movs	r3, #2
 8000868:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800086c:	2300      	movs	r3, #0
 800086e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000872:	2300      	movs	r3, #0
 8000874:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000878:	2309      	movs	r3, #9
 800087a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800087e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000882:	4619      	mov	r1, r3
 8000884:	4843      	ldr	r0, [pc, #268]	@ (8000994 <HAL_FDCAN_MspInit+0x204>)
 8000886:	f005 fb35 	bl	8005ef4 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 800088a:	2200      	movs	r2, #0
 800088c:	2100      	movs	r1, #0
 800088e:	2013      	movs	r0, #19
 8000890:	f002 fbd5 	bl	800303e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8000894:	2013      	movs	r0, #19
 8000896:	f002 fbec 	bl	8003072 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }
}
 800089a:	e071      	b.n	8000980 <HAL_FDCAN_MspInit+0x1f0>
  else if(fdcanHandle->Instance==FDCAN2)
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	4a3d      	ldr	r2, [pc, #244]	@ (8000998 <HAL_FDCAN_MspInit+0x208>)
 80008a2:	4293      	cmp	r3, r2
 80008a4:	d16c      	bne.n	8000980 <HAL_FDCAN_MspInit+0x1f0>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80008a6:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80008aa:	f04f 0300 	mov.w	r3, #0
 80008ae:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 80008b2:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80008b6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80008ba:	f107 0318 	add.w	r3, r7, #24
 80008be:	4618      	mov	r0, r3
 80008c0:	f006 fc4a 	bl	8007158 <HAL_RCCEx_PeriphCLKConfig>
 80008c4:	4603      	mov	r3, r0
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d001      	beq.n	80008ce <HAL_FDCAN_MspInit+0x13e>
      Error_Handler();
 80008ca:	f000 fbb3 	bl	8001034 <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 80008ce:	4b2f      	ldr	r3, [pc, #188]	@ (800098c <HAL_FDCAN_MspInit+0x1fc>)
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	3301      	adds	r3, #1
 80008d4:	4a2d      	ldr	r2, [pc, #180]	@ (800098c <HAL_FDCAN_MspInit+0x1fc>)
 80008d6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 80008d8:	4b2c      	ldr	r3, [pc, #176]	@ (800098c <HAL_FDCAN_MspInit+0x1fc>)
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	2b01      	cmp	r3, #1
 80008de:	d10e      	bne.n	80008fe <HAL_FDCAN_MspInit+0x16e>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 80008e0:	4b2b      	ldr	r3, [pc, #172]	@ (8000990 <HAL_FDCAN_MspInit+0x200>)
 80008e2:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80008e6:	4a2a      	ldr	r2, [pc, #168]	@ (8000990 <HAL_FDCAN_MspInit+0x200>)
 80008e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80008ec:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 80008f0:	4b27      	ldr	r3, [pc, #156]	@ (8000990 <HAL_FDCAN_MspInit+0x200>)
 80008f2:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80008f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80008fa:	60fb      	str	r3, [r7, #12]
 80008fc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008fe:	4b24      	ldr	r3, [pc, #144]	@ (8000990 <HAL_FDCAN_MspInit+0x200>)
 8000900:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000904:	4a22      	ldr	r2, [pc, #136]	@ (8000990 <HAL_FDCAN_MspInit+0x200>)
 8000906:	f043 0302 	orr.w	r3, r3, #2
 800090a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800090e:	4b20      	ldr	r3, [pc, #128]	@ (8000990 <HAL_FDCAN_MspInit+0x200>)
 8000910:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000914:	f003 0302 	and.w	r3, r3, #2
 8000918:	60bb      	str	r3, [r7, #8]
 800091a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800091c:	2320      	movs	r3, #32
 800091e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000922:	2302      	movs	r3, #2
 8000924:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000928:	2301      	movs	r3, #1
 800092a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800092e:	2300      	movs	r3, #0
 8000930:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8000934:	2309      	movs	r3, #9
 8000936:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800093a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800093e:	4619      	mov	r1, r3
 8000940:	4816      	ldr	r0, [pc, #88]	@ (800099c <HAL_FDCAN_MspInit+0x20c>)
 8000942:	f005 fad7 	bl	8005ef4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000946:	2340      	movs	r3, #64	@ 0x40
 8000948:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800094c:	2302      	movs	r3, #2
 800094e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000952:	2300      	movs	r3, #0
 8000954:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000958:	2300      	movs	r3, #0
 800095a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 800095e:	2309      	movs	r3, #9
 8000960:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000964:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000968:	4619      	mov	r1, r3
 800096a:	480c      	ldr	r0, [pc, #48]	@ (800099c <HAL_FDCAN_MspInit+0x20c>)
 800096c:	f005 fac2 	bl	8005ef4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 0, 0);
 8000970:	2200      	movs	r2, #0
 8000972:	2100      	movs	r1, #0
 8000974:	2014      	movs	r0, #20
 8000976:	f002 fb62 	bl	800303e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 800097a:	2014      	movs	r0, #20
 800097c:	f002 fb79 	bl	8003072 <HAL_NVIC_EnableIRQ>
}
 8000980:	bf00      	nop
 8000982:	37e8      	adds	r7, #232	@ 0xe8
 8000984:	46bd      	mov	sp, r7
 8000986:	bd80      	pop	{r7, pc}
 8000988:	4000a000 	.word	0x4000a000
 800098c:	2400026c 	.word	0x2400026c
 8000990:	58024400 	.word	0x58024400
 8000994:	58020c00 	.word	0x58020c00
 8000998:	4000a400 	.word	0x4000a400
 800099c:	58020400 	.word	0x58020400

080009a0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b08a      	sub	sp, #40	@ 0x28
 80009a4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009a6:	f107 0314 	add.w	r3, r7, #20
 80009aa:	2200      	movs	r2, #0
 80009ac:	601a      	str	r2, [r3, #0]
 80009ae:	605a      	str	r2, [r3, #4]
 80009b0:	609a      	str	r2, [r3, #8]
 80009b2:	60da      	str	r2, [r3, #12]
 80009b4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80009b6:	4b2d      	ldr	r3, [pc, #180]	@ (8000a6c <MX_GPIO_Init+0xcc>)
 80009b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009bc:	4a2b      	ldr	r2, [pc, #172]	@ (8000a6c <MX_GPIO_Init+0xcc>)
 80009be:	f043 0320 	orr.w	r3, r3, #32
 80009c2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009c6:	4b29      	ldr	r3, [pc, #164]	@ (8000a6c <MX_GPIO_Init+0xcc>)
 80009c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009cc:	f003 0320 	and.w	r3, r3, #32
 80009d0:	613b      	str	r3, [r7, #16]
 80009d2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009d4:	4b25      	ldr	r3, [pc, #148]	@ (8000a6c <MX_GPIO_Init+0xcc>)
 80009d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009da:	4a24      	ldr	r2, [pc, #144]	@ (8000a6c <MX_GPIO_Init+0xcc>)
 80009dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80009e0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009e4:	4b21      	ldr	r3, [pc, #132]	@ (8000a6c <MX_GPIO_Init+0xcc>)
 80009e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009ee:	60fb      	str	r3, [r7, #12]
 80009f0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009f2:	4b1e      	ldr	r3, [pc, #120]	@ (8000a6c <MX_GPIO_Init+0xcc>)
 80009f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009f8:	4a1c      	ldr	r2, [pc, #112]	@ (8000a6c <MX_GPIO_Init+0xcc>)
 80009fa:	f043 0304 	orr.w	r3, r3, #4
 80009fe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a02:	4b1a      	ldr	r3, [pc, #104]	@ (8000a6c <MX_GPIO_Init+0xcc>)
 8000a04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a08:	f003 0304 	and.w	r3, r3, #4
 8000a0c:	60bb      	str	r3, [r7, #8]
 8000a0e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a10:	4b16      	ldr	r3, [pc, #88]	@ (8000a6c <MX_GPIO_Init+0xcc>)
 8000a12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a16:	4a15      	ldr	r2, [pc, #84]	@ (8000a6c <MX_GPIO_Init+0xcc>)
 8000a18:	f043 0308 	orr.w	r3, r3, #8
 8000a1c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a20:	4b12      	ldr	r3, [pc, #72]	@ (8000a6c <MX_GPIO_Init+0xcc>)
 8000a22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a26:	f003 0308 	and.w	r3, r3, #8
 8000a2a:	607b      	str	r3, [r7, #4]
 8000a2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a2e:	4b0f      	ldr	r3, [pc, #60]	@ (8000a6c <MX_GPIO_Init+0xcc>)
 8000a30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a34:	4a0d      	ldr	r2, [pc, #52]	@ (8000a6c <MX_GPIO_Init+0xcc>)
 8000a36:	f043 0302 	orr.w	r3, r3, #2
 8000a3a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a3e:	4b0b      	ldr	r3, [pc, #44]	@ (8000a6c <MX_GPIO_Init+0xcc>)
 8000a40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a44:	f003 0302 	and.w	r3, r3, #2
 8000a48:	603b      	str	r3, [r7, #0]
 8000a4a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : PF0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000a4c:	2301      	movs	r3, #1
 8000a4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a50:	2300      	movs	r3, #0
 8000a52:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a54:	2300      	movs	r3, #0
 8000a56:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000a58:	f107 0314 	add.w	r3, r7, #20
 8000a5c:	4619      	mov	r1, r3
 8000a5e:	4804      	ldr	r0, [pc, #16]	@ (8000a70 <MX_GPIO_Init+0xd0>)
 8000a60:	f005 fa48 	bl	8005ef4 <HAL_GPIO_Init>

}
 8000a64:	bf00      	nop
 8000a66:	3728      	adds	r7, #40	@ 0x28
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	bd80      	pop	{r7, pc}
 8000a6c:	58024400 	.word	0x58024400
 8000a70:	58021400 	.word	0x58021400
 8000a74:	00000000 	.word	0x00000000

08000a78 <HAL_ADC_ConvCpltCallback>:
volatile uint32_t fdcan_psr_register = 0;      /* Protocol Status Register */
volatile uint32_t fdcan_cccr_register = 0;     /* Control and Configuration Register */
volatile uint32_t fdcan_ecr_register = 0;      /* Error Counter Register */
volatile uint32_t fdcan_txfqs_register = 0;    /* TX FIFO/Queue Status Register */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8000a78:	b480      	push	{r7}
 8000a7a:	b083      	sub	sp, #12
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
	voltage_values[0] = (ADC_VAL[0]/4095.0)*3.3; // CHANNEL 0: APPS1 (0 - 2.4V)
 8000a80:	4b23      	ldr	r3, [pc, #140]	@ (8000b10 <HAL_ADC_ConvCpltCallback+0x98>)
 8000a82:	881b      	ldrh	r3, [r3, #0]
 8000a84:	ee07 3a90 	vmov	s15, r3
 8000a88:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000a8c:	ed9f 5b1c 	vldr	d5, [pc, #112]	@ 8000b00 <HAL_ADC_ConvCpltCallback+0x88>
 8000a90:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000a94:	ed9f 6b1c 	vldr	d6, [pc, #112]	@ 8000b08 <HAL_ADC_ConvCpltCallback+0x90>
 8000a98:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000a9c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000aa0:	4b1c      	ldr	r3, [pc, #112]	@ (8000b14 <HAL_ADC_ConvCpltCallback+0x9c>)
 8000aa2:	edc3 7a00 	vstr	s15, [r3]
	voltage_values[1] = (ADC_VAL[1]/4095.0)*3.3; // CHANNEL 6: APPS2 (0 - 3.3V)
 8000aa6:	4b1a      	ldr	r3, [pc, #104]	@ (8000b10 <HAL_ADC_ConvCpltCallback+0x98>)
 8000aa8:	885b      	ldrh	r3, [r3, #2]
 8000aaa:	ee07 3a90 	vmov	s15, r3
 8000aae:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000ab2:	ed9f 5b13 	vldr	d5, [pc, #76]	@ 8000b00 <HAL_ADC_ConvCpltCallback+0x88>
 8000ab6:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000aba:	ed9f 6b13 	vldr	d6, [pc, #76]	@ 8000b08 <HAL_ADC_ConvCpltCallback+0x90>
 8000abe:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000ac2:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000ac6:	4b13      	ldr	r3, [pc, #76]	@ (8000b14 <HAL_ADC_ConvCpltCallback+0x9c>)
 8000ac8:	edc3 7a01 	vstr	s15, [r3, #4]
	voltage_values[2] = (ADC_VAL[2]/4095.0)*3.3; // CHANNEL 7: BSE (0 - 3.3V)
 8000acc:	4b10      	ldr	r3, [pc, #64]	@ (8000b10 <HAL_ADC_ConvCpltCallback+0x98>)
 8000ace:	889b      	ldrh	r3, [r3, #4]
 8000ad0:	ee07 3a90 	vmov	s15, r3
 8000ad4:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000ad8:	ed9f 5b09 	vldr	d5, [pc, #36]	@ 8000b00 <HAL_ADC_ConvCpltCallback+0x88>
 8000adc:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000ae0:	ed9f 6b09 	vldr	d6, [pc, #36]	@ 8000b08 <HAL_ADC_ConvCpltCallback+0x90>
 8000ae4:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000ae8:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000aec:	4b09      	ldr	r3, [pc, #36]	@ (8000b14 <HAL_ADC_ConvCpltCallback+0x9c>)
 8000aee:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8000af2:	bf00      	nop
 8000af4:	370c      	adds	r7, #12
 8000af6:	46bd      	mov	sp, r7
 8000af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop
 8000b00:	00000000 	.word	0x00000000
 8000b04:	40affe00 	.word	0x40affe00
 8000b08:	66666666 	.word	0x66666666
 8000b0c:	400a6666 	.word	0x400a6666
 8000b10:	24000270 	.word	0x24000270
 8000b14:	24000278 	.word	0x24000278

08000b18 <HAL_FDCAN_RxFifo0Callback>:

// FDCAN1 Callback (matches BMS logic)
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8000b18:	b5b0      	push	{r4, r5, r7, lr}
 8000b1a:	b090      	sub	sp, #64	@ 0x40
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
 8000b20:	6039      	str	r1, [r7, #0]
	debug1_cb++;
 8000b22:	4b33      	ldr	r3, [pc, #204]	@ (8000bf0 <HAL_FDCAN_RxFifo0Callback+0xd8>)
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	3301      	adds	r3, #1
 8000b28:	4a31      	ldr	r2, [pc, #196]	@ (8000bf0 <HAL_FDCAN_RxFifo0Callback+0xd8>)
 8000b2a:	6013      	str	r3, [r2, #0]
	if (RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE)
 8000b2c:	683b      	ldr	r3, [r7, #0]
 8000b2e:	f003 0301 	and.w	r3, r3, #1
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d059      	beq.n	8000bea <HAL_FDCAN_RxFifo0Callback+0xd2>
	{
		FDCAN_RxHeaderTypeDef localRxHeader;
		uint8_t localRxData[8];

		if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &localRxHeader, localRxData) != HAL_OK)
 8000b36:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000b3a:	f107 0208 	add.w	r2, r7, #8
 8000b3e:	2140      	movs	r1, #64	@ 0x40
 8000b40:	6878      	ldr	r0, [r7, #4]
 8000b42:	f004 faef 	bl	8005124 <HAL_FDCAN_GetRxMessage>
 8000b46:	4603      	mov	r3, r0
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d005      	beq.n	8000b58 <HAL_FDCAN_RxFifo0Callback+0x40>
		{
			fdcan_rx_error_count++;
 8000b4c:	4b29      	ldr	r3, [pc, #164]	@ (8000bf4 <HAL_FDCAN_RxFifo0Callback+0xdc>)
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	3301      	adds	r3, #1
 8000b52:	4a28      	ldr	r2, [pc, #160]	@ (8000bf4 <HAL_FDCAN_RxFifo0Callback+0xdc>)
 8000b54:	6013      	str	r3, [r2, #0]
 8000b56:	e048      	b.n	8000bea <HAL_FDCAN_RxFifo0Callback+0xd2>
			return;
		}

		/* Store received data for debugging */
		fdcan_rx_count++;
 8000b58:	4b27      	ldr	r3, [pc, #156]	@ (8000bf8 <HAL_FDCAN_RxFifo0Callback+0xe0>)
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	3301      	adds	r3, #1
 8000b5e:	4a26      	ldr	r2, [pc, #152]	@ (8000bf8 <HAL_FDCAN_RxFifo0Callback+0xe0>)
 8000b60:	6013      	str	r3, [r2, #0]
		fdcan_last_rx_id = localRxHeader.Identifier;
 8000b62:	68bb      	ldr	r3, [r7, #8]
 8000b64:	4a25      	ldr	r2, [pc, #148]	@ (8000bfc <HAL_FDCAN_RxFifo0Callback+0xe4>)
 8000b66:	6013      	str	r3, [r2, #0]
		for (int i = 0; i < 8; i++) {
 8000b68:	2300      	movs	r3, #0
 8000b6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000b6c:	e00c      	b.n	8000b88 <HAL_FDCAN_RxFifo0Callback+0x70>
			fdcan_last_rx_data[i] = localRxData[i];
 8000b6e:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8000b72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000b74:	4413      	add	r3, r2
 8000b76:	7819      	ldrb	r1, [r3, #0]
 8000b78:	4a21      	ldr	r2, [pc, #132]	@ (8000c00 <HAL_FDCAN_RxFifo0Callback+0xe8>)
 8000b7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000b7c:	4413      	add	r3, r2
 8000b7e:	460a      	mov	r2, r1
 8000b80:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < 8; i++) {
 8000b82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000b84:	3301      	adds	r3, #1
 8000b86:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000b88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000b8a:	2b07      	cmp	r3, #7
 8000b8c:	ddef      	ble.n	8000b6e <HAL_FDCAN_RxFifo0Callback+0x56>
		}

		/* Also copy to global RxData/RxHeader for debugger visibility */
		RxHeader1 = localRxHeader;
 8000b8e:	4b1d      	ldr	r3, [pc, #116]	@ (8000c04 <HAL_FDCAN_RxFifo0Callback+0xec>)
 8000b90:	461d      	mov	r5, r3
 8000b92:	f107 0408 	add.w	r4, r7, #8
 8000b96:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000b98:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000b9a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000b9c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000b9e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000ba2:	e885 0003 	stmia.w	r5, {r0, r1}
		for (int i = 0; i < 8; i++) {
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000baa:	e00c      	b.n	8000bc6 <HAL_FDCAN_RxFifo0Callback+0xae>
			RxData1[i] = localRxData[i];
 8000bac:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8000bb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000bb2:	4413      	add	r3, r2
 8000bb4:	7819      	ldrb	r1, [r3, #0]
 8000bb6:	4a14      	ldr	r2, [pc, #80]	@ (8000c08 <HAL_FDCAN_RxFifo0Callback+0xf0>)
 8000bb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000bba:	4413      	add	r3, r2
 8000bbc:	460a      	mov	r2, r1
 8000bbe:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < 8; i++) {
 8000bc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000bc2:	3301      	adds	r3, #1
 8000bc4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000bc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000bc8:	2b07      	cmp	r3, #7
 8000bca:	ddef      	ble.n	8000bac <HAL_FDCAN_RxFifo0Callback+0x94>
		}

#if VCU_ECHO_ENABLE
		/* Echo received message back on FDCAN1 */
		if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader1, localRxData) == HAL_OK) {
 8000bcc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000bd0:	461a      	mov	r2, r3
 8000bd2:	490e      	ldr	r1, [pc, #56]	@ (8000c0c <HAL_FDCAN_RxFifo0Callback+0xf4>)
 8000bd4:	480e      	ldr	r0, [pc, #56]	@ (8000c10 <HAL_FDCAN_RxFifo0Callback+0xf8>)
 8000bd6:	f004 fa49 	bl	800506c <HAL_FDCAN_AddMessageToTxFifoQ>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d104      	bne.n	8000bea <HAL_FDCAN_RxFifo0Callback+0xd2>
			fdcan_tx_count++;
 8000be0:	4b0c      	ldr	r3, [pc, #48]	@ (8000c14 <HAL_FDCAN_RxFifo0Callback+0xfc>)
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	3301      	adds	r3, #1
 8000be6:	4a0b      	ldr	r2, [pc, #44]	@ (8000c14 <HAL_FDCAN_RxFifo0Callback+0xfc>)
 8000be8:	6013      	str	r3, [r2, #0]
		}
#endif
	}
}
 8000bea:	3740      	adds	r7, #64	@ 0x40
 8000bec:	46bd      	mov	sp, r7
 8000bee:	bdb0      	pop	{r4, r5, r7, pc}
 8000bf0:	24000284 	.word	0x24000284
 8000bf4:	24000334 	.word	0x24000334
 8000bf8:	24000324 	.word	0x24000324
 8000bfc:	24000328 	.word	0x24000328
 8000c00:	2400032c 	.word	0x2400032c
 8000c04:	240002b0 	.word	0x240002b0
 8000c08:	24000000 	.word	0x24000000
 8000c0c:	2400028c 	.word	0x2400028c
 8000c10:	2400012c 	.word	0x2400012c
 8000c14:	24000338 	.word	0x24000338

08000c18 <HAL_FDCAN_RxFifo1Callback>:

// FDCAN2 Callback (matches BMS logic)
void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8000c18:	b5b0      	push	{r4, r5, r7, lr}
 8000c1a:	b090      	sub	sp, #64	@ 0x40
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
 8000c20:	6039      	str	r1, [r7, #0]
	debug2_cb++;
 8000c22:	4b32      	ldr	r3, [pc, #200]	@ (8000cec <HAL_FDCAN_RxFifo1Callback+0xd4>)
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	3301      	adds	r3, #1
 8000c28:	4a30      	ldr	r2, [pc, #192]	@ (8000cec <HAL_FDCAN_RxFifo1Callback+0xd4>)
 8000c2a:	6013      	str	r3, [r2, #0]
	if (RxFifo1ITs & FDCAN_IT_RX_FIFO1_NEW_MESSAGE)
 8000c2c:	683b      	ldr	r3, [r7, #0]
 8000c2e:	f003 0310 	and.w	r3, r3, #16
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d057      	beq.n	8000ce6 <HAL_FDCAN_RxFifo1Callback+0xce>
	{
		FDCAN_RxHeaderTypeDef localRxHeader;
		uint8_t localRxData[8];

		if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO1, &localRxHeader, localRxData) != HAL_OK)
 8000c36:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000c3a:	f107 0208 	add.w	r2, r7, #8
 8000c3e:	2141      	movs	r1, #65	@ 0x41
 8000c40:	6878      	ldr	r0, [r7, #4]
 8000c42:	f004 fa6f 	bl	8005124 <HAL_FDCAN_GetRxMessage>
 8000c46:	4603      	mov	r3, r0
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d005      	beq.n	8000c58 <HAL_FDCAN_RxFifo1Callback+0x40>
		{
			fdcan_rx_error_count++;
 8000c4c:	4b28      	ldr	r3, [pc, #160]	@ (8000cf0 <HAL_FDCAN_RxFifo1Callback+0xd8>)
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	3301      	adds	r3, #1
 8000c52:	4a27      	ldr	r2, [pc, #156]	@ (8000cf0 <HAL_FDCAN_RxFifo1Callback+0xd8>)
 8000c54:	6013      	str	r3, [r2, #0]
 8000c56:	e046      	b.n	8000ce6 <HAL_FDCAN_RxFifo1Callback+0xce>
			return;
		}

		/* Store received data for debugging */
		fdcan_rx_count++;
 8000c58:	4b26      	ldr	r3, [pc, #152]	@ (8000cf4 <HAL_FDCAN_RxFifo1Callback+0xdc>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	3301      	adds	r3, #1
 8000c5e:	4a25      	ldr	r2, [pc, #148]	@ (8000cf4 <HAL_FDCAN_RxFifo1Callback+0xdc>)
 8000c60:	6013      	str	r3, [r2, #0]
		fdcan_last_rx_id = localRxHeader.Identifier;
 8000c62:	68bb      	ldr	r3, [r7, #8]
 8000c64:	4a24      	ldr	r2, [pc, #144]	@ (8000cf8 <HAL_FDCAN_RxFifo1Callback+0xe0>)
 8000c66:	6013      	str	r3, [r2, #0]
		for (int i = 0; i < 8; i++) {
 8000c68:	2300      	movs	r3, #0
 8000c6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000c6c:	e00c      	b.n	8000c88 <HAL_FDCAN_RxFifo1Callback+0x70>
			fdcan_last_rx_data[i] = localRxData[i];
 8000c6e:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8000c72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000c74:	4413      	add	r3, r2
 8000c76:	7819      	ldrb	r1, [r3, #0]
 8000c78:	4a20      	ldr	r2, [pc, #128]	@ (8000cfc <HAL_FDCAN_RxFifo1Callback+0xe4>)
 8000c7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000c7c:	4413      	add	r3, r2
 8000c7e:	460a      	mov	r2, r1
 8000c80:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < 8; i++) {
 8000c82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000c84:	3301      	adds	r3, #1
 8000c86:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000c88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000c8a:	2b07      	cmp	r3, #7
 8000c8c:	ddef      	ble.n	8000c6e <HAL_FDCAN_RxFifo1Callback+0x56>
		}

		/* Also copy to global RxData/RxHeader for debugger visibility */
		RxHeader2 = localRxHeader;
 8000c8e:	4b1c      	ldr	r3, [pc, #112]	@ (8000d00 <HAL_FDCAN_RxFifo1Callback+0xe8>)
 8000c90:	461d      	mov	r5, r3
 8000c92:	f107 0408 	add.w	r4, r7, #8
 8000c96:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c98:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c9a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c9c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c9e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000ca2:	e885 0003 	stmia.w	r5, {r0, r1}
		for (int i = 0; i < 8; i++) {
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000caa:	e00c      	b.n	8000cc6 <HAL_FDCAN_RxFifo1Callback+0xae>
			RxData2[i] = localRxData[i];
 8000cac:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8000cb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000cb2:	4413      	add	r3, r2
 8000cb4:	7819      	ldrb	r1, [r3, #0]
 8000cb6:	4a13      	ldr	r2, [pc, #76]	@ (8000d04 <HAL_FDCAN_RxFifo1Callback+0xec>)
 8000cb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000cba:	4413      	add	r3, r2
 8000cbc:	460a      	mov	r2, r1
 8000cbe:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < 8; i++) {
 8000cc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000cc2:	3301      	adds	r3, #1
 8000cc4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000cc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000cc8:	2b07      	cmp	r3, #7
 8000cca:	ddef      	ble.n	8000cac <HAL_FDCAN_RxFifo1Callback+0x94>
		}

#if VCU_ECHO_ENABLE
		/* Echo TxData2 back on FDCAN2 */
		if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2, &TxHeader2, TxData2) == HAL_OK) {
 8000ccc:	4a0e      	ldr	r2, [pc, #56]	@ (8000d08 <HAL_FDCAN_RxFifo1Callback+0xf0>)
 8000cce:	490f      	ldr	r1, [pc, #60]	@ (8000d0c <HAL_FDCAN_RxFifo1Callback+0xf4>)
 8000cd0:	480f      	ldr	r0, [pc, #60]	@ (8000d10 <HAL_FDCAN_RxFifo1Callback+0xf8>)
 8000cd2:	f004 f9cb 	bl	800506c <HAL_FDCAN_AddMessageToTxFifoQ>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d104      	bne.n	8000ce6 <HAL_FDCAN_RxFifo1Callback+0xce>
			fdcan_tx_count++;
 8000cdc:	4b0d      	ldr	r3, [pc, #52]	@ (8000d14 <HAL_FDCAN_RxFifo1Callback+0xfc>)
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	3301      	adds	r3, #1
 8000ce2:	4a0c      	ldr	r2, [pc, #48]	@ (8000d14 <HAL_FDCAN_RxFifo1Callback+0xfc>)
 8000ce4:	6013      	str	r3, [r2, #0]
		}
#endif
	}
}
 8000ce6:	3740      	adds	r7, #64	@ 0x40
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bdb0      	pop	{r4, r5, r7, pc}
 8000cec:	24000288 	.word	0x24000288
 8000cf0:	24000334 	.word	0x24000334
 8000cf4:	24000324 	.word	0x24000324
 8000cf8:	24000328 	.word	0x24000328
 8000cfc:	2400032c 	.word	0x2400032c
 8000d00:	240002fc 	.word	0x240002fc
 8000d04:	24000010 	.word	0x24000010
 8000d08:	24000008 	.word	0x24000008
 8000d0c:	240002d8 	.word	0x240002d8
 8000d10:	240001cc 	.word	0x240001cc
 8000d14:	24000338 	.word	0x24000338

08000d18 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b092      	sub	sp, #72	@ 0x48
 8000d1c:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000d1e:	f000 f95d 	bl	8000fdc <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d22:	f000 fad9 	bl	80012d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d26:	f000 f8eb 	bl	8000f00 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d2a:	f7ff fe39 	bl	80009a0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000d2e:	f7ff fc43 	bl	80005b8 <MX_DMA_Init>
  MX_ADC3_Init();
 8000d32:	f7ff faed 	bl	8000310 <MX_ADC3_Init>
  MX_FDCAN1_Init();
 8000d36:	f7ff fc5f 	bl	80005f8 <MX_FDCAN1_Init>
  MX_FDCAN2_Init();
 8000d3a:	f7ff fcc3 	bl	80006c4 <MX_FDCAN2_Init>
  /* USER CODE BEGIN 2 */

  // FDCAN1 FILTER SETUP
  FDCAN_FilterTypeDef sFilterConfig_1 = {0};
 8000d3e:	f107 0320 	add.w	r3, r7, #32
 8000d42:	2220      	movs	r2, #32
 8000d44:	2100      	movs	r1, #0
 8000d46:	4618      	mov	r0, r3
 8000d48:	f008 fdec 	bl	8009924 <memset>
  sFilterConfig_1.IdType = FDCAN_STANDARD_ID;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	623b      	str	r3, [r7, #32]
  sFilterConfig_1.FilterIndex = 0;
 8000d50:	2300      	movs	r3, #0
 8000d52:	627b      	str	r3, [r7, #36]	@ 0x24
  sFilterConfig_1.FilterType = FDCAN_FILTER_RANGE;
 8000d54:	2300      	movs	r3, #0
 8000d56:	62bb      	str	r3, [r7, #40]	@ 0x28
  sFilterConfig_1.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8000d58:	2301      	movs	r3, #1
 8000d5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sFilterConfig_1.FilterID1 = 0x000;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	633b      	str	r3, [r7, #48]	@ 0x30
  sFilterConfig_1.FilterID2 = 0x7FF;
 8000d60:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000d64:	637b      	str	r3, [r7, #52]	@ 0x34
  sFilterConfig_1.RxBufferIndex = 0;
 8000d66:	2300      	movs	r3, #0
 8000d68:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig_1) != HAL_OK)
 8000d6a:	f107 0320 	add.w	r3, r7, #32
 8000d6e:	4619      	mov	r1, r3
 8000d70:	485b      	ldr	r0, [pc, #364]	@ (8000ee0 <main+0x1c8>)
 8000d72:	f004 f8ad 	bl	8004ed0 <HAL_FDCAN_ConfigFilter>
 8000d76:	4603      	mov	r3, r0
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d001      	beq.n	8000d80 <main+0x68>
  {
    /* Filter configuration Error */
    Error_Handler();
 8000d7c:	f000 f95a 	bl	8001034 <Error_Handler>
  }

  // Configure FDCAN1 Global Filter - Accept All to FIFO0
  if (HAL_FDCAN_ConfigGlobalFilter(&hfdcan1,
 8000d80:	2300      	movs	r3, #0
 8000d82:	9300      	str	r3, [sp, #0]
 8000d84:	2300      	movs	r3, #0
 8000d86:	2202      	movs	r2, #2
 8000d88:	2100      	movs	r1, #0
 8000d8a:	4855      	ldr	r0, [pc, #340]	@ (8000ee0 <main+0x1c8>)
 8000d8c:	f004 f916 	bl	8004fbc <HAL_FDCAN_ConfigGlobalFilter>
 8000d90:	4603      	mov	r3, r0
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d001      	beq.n	8000d9a <main+0x82>
                                    FDCAN_ACCEPT_IN_RX_FIFO0,  // Accept non-matching standard IDs to FIFO0
                                    FDCAN_REJECT,              // Reject extended IDs (not used)
                                    DISABLE,
                                    DISABLE) != HAL_OK) {
    Error_Handler();
 8000d96:	f000 f94d 	bl	8001034 <Error_Handler>
  }

  // FDCAN2 FILTER SETUP
  FDCAN_FilterTypeDef sFilterConfig_2 = {0};
 8000d9a:	463b      	mov	r3, r7
 8000d9c:	2220      	movs	r2, #32
 8000d9e:	2100      	movs	r1, #0
 8000da0:	4618      	mov	r0, r3
 8000da2:	f008 fdbf 	bl	8009924 <memset>
  sFilterConfig_2.IdType = FDCAN_STANDARD_ID;
 8000da6:	2300      	movs	r3, #0
 8000da8:	603b      	str	r3, [r7, #0]
  sFilterConfig_2.FilterIndex = 0;
 8000daa:	2300      	movs	r3, #0
 8000dac:	607b      	str	r3, [r7, #4]
  sFilterConfig_2.FilterType = FDCAN_FILTER_RANGE;
 8000dae:	2300      	movs	r3, #0
 8000db0:	60bb      	str	r3, [r7, #8]
  sFilterConfig_2.FilterConfig = FDCAN_FILTER_TO_RXFIFO1;
 8000db2:	2302      	movs	r3, #2
 8000db4:	60fb      	str	r3, [r7, #12]
  sFilterConfig_2.FilterID1 = 0x000;
 8000db6:	2300      	movs	r3, #0
 8000db8:	613b      	str	r3, [r7, #16]
  sFilterConfig_2.FilterID2 = 0x7FF;
 8000dba:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000dbe:	617b      	str	r3, [r7, #20]
  sFilterConfig_2.RxBufferIndex = 0;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	61bb      	str	r3, [r7, #24]
  if (HAL_FDCAN_ConfigFilter(&hfdcan2, &sFilterConfig_2) != HAL_OK)
 8000dc4:	463b      	mov	r3, r7
 8000dc6:	4619      	mov	r1, r3
 8000dc8:	4846      	ldr	r0, [pc, #280]	@ (8000ee4 <main+0x1cc>)
 8000dca:	f004 f881 	bl	8004ed0 <HAL_FDCAN_ConfigFilter>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d001      	beq.n	8000dd8 <main+0xc0>
  {
    /* Filter configuration Error */
    Error_Handler();
 8000dd4:	f000 f92e 	bl	8001034 <Error_Handler>
  }
  // Configure FDCAN2 Global Filter - Accept All
  if (HAL_FDCAN_ConfigGlobalFilter(&hfdcan2,
 8000dd8:	2300      	movs	r3, #0
 8000dda:	9300      	str	r3, [sp, #0]
 8000ddc:	2300      	movs	r3, #0
 8000dde:	2202      	movs	r2, #2
 8000de0:	2101      	movs	r1, #1
 8000de2:	4840      	ldr	r0, [pc, #256]	@ (8000ee4 <main+0x1cc>)
 8000de4:	f004 f8ea 	bl	8004fbc <HAL_FDCAN_ConfigGlobalFilter>
 8000de8:	4603      	mov	r3, r0
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d001      	beq.n	8000df2 <main+0xda>
                                    FDCAN_ACCEPT_IN_RX_FIFO1,  // Accept ALL standard IDs to FIFO1
                                    FDCAN_REJECT,              // Reject extended IDs (not used)
                                    DISABLE,
                                    DISABLE) != HAL_OK) {
    Error_Handler();
 8000dee:	f000 f921 	bl	8001034 <Error_Handler>
  }

  // Start FDCAN1
  if(HAL_FDCAN_Start(&hfdcan1)!= HAL_OK) {
 8000df2:	483b      	ldr	r0, [pc, #236]	@ (8000ee0 <main+0x1c8>)
 8000df4:	f004 f90f 	bl	8005016 <HAL_FDCAN_Start>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d001      	beq.n	8000e02 <main+0xea>
	  Error_Handler();
 8000dfe:	f000 f919 	bl	8001034 <Error_Handler>
  }

  // Start FDCAN2
  if(HAL_FDCAN_Start(&hfdcan2)!= HAL_OK) {
 8000e02:	4838      	ldr	r0, [pc, #224]	@ (8000ee4 <main+0x1cc>)
 8000e04:	f004 f907 	bl	8005016 <HAL_FDCAN_Start>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d001      	beq.n	8000e12 <main+0xfa>
	  Error_Handler();
 8000e0e:	f000 f911 	bl	8001034 <Error_Handler>
  }

  // Activate the notification for new data in FIFO0 for FDCAN1
  if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK) {
 8000e12:	2200      	movs	r2, #0
 8000e14:	2101      	movs	r1, #1
 8000e16:	4832      	ldr	r0, [pc, #200]	@ (8000ee0 <main+0x1c8>)
 8000e18:	f004 faf0 	bl	80053fc <HAL_FDCAN_ActivateNotification>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d001      	beq.n	8000e26 <main+0x10e>
	  /* Notification Error */
	  Error_Handler();
 8000e22:	f000 f907 	bl	8001034 <Error_Handler>
  }

  // Activate the notification for new data in FIFO1 for FDCAN2
  if (HAL_FDCAN_ActivateNotification(&hfdcan2, FDCAN_IT_RX_FIFO1_NEW_MESSAGE, 0) != HAL_OK)
 8000e26:	2200      	movs	r2, #0
 8000e28:	2110      	movs	r1, #16
 8000e2a:	482e      	ldr	r0, [pc, #184]	@ (8000ee4 <main+0x1cc>)
 8000e2c:	f004 fae6 	bl	80053fc <HAL_FDCAN_ActivateNotification>
 8000e30:	4603      	mov	r3, r0
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d001      	beq.n	8000e3a <main+0x122>
  {
	  /* Notification Error */
	  Error_Handler();
 8000e36:	f000 f8fd 	bl	8001034 <Error_Handler>
  }

  // Configure TX Header for FDCAN1
  TxHeader1.Identifier = 0x67;  /* VCU TX ID */
 8000e3a:	4b2b      	ldr	r3, [pc, #172]	@ (8000ee8 <main+0x1d0>)
 8000e3c:	2267      	movs	r2, #103	@ 0x67
 8000e3e:	601a      	str	r2, [r3, #0]
  TxHeader1.IdType = FDCAN_STANDARD_ID;
 8000e40:	4b29      	ldr	r3, [pc, #164]	@ (8000ee8 <main+0x1d0>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	605a      	str	r2, [r3, #4]
  TxHeader1.TxFrameType = FDCAN_DATA_FRAME;
 8000e46:	4b28      	ldr	r3, [pc, #160]	@ (8000ee8 <main+0x1d0>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	609a      	str	r2, [r3, #8]
  TxHeader1.DataLength = FDCAN_DLC_BYTES_8;
 8000e4c:	4b26      	ldr	r3, [pc, #152]	@ (8000ee8 <main+0x1d0>)
 8000e4e:	2208      	movs	r2, #8
 8000e50:	60da      	str	r2, [r3, #12]
  TxHeader1.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8000e52:	4b25      	ldr	r3, [pc, #148]	@ (8000ee8 <main+0x1d0>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	611a      	str	r2, [r3, #16]
  TxHeader1.BitRateSwitch = FDCAN_BRS_OFF;
 8000e58:	4b23      	ldr	r3, [pc, #140]	@ (8000ee8 <main+0x1d0>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	615a      	str	r2, [r3, #20]
  TxHeader1.FDFormat = FDCAN_CLASSIC_CAN;
 8000e5e:	4b22      	ldr	r3, [pc, #136]	@ (8000ee8 <main+0x1d0>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	619a      	str	r2, [r3, #24]
  TxHeader1.TxEventFifoControl = FDCAN_STORE_TX_EVENTS;
 8000e64:	4b20      	ldr	r3, [pc, #128]	@ (8000ee8 <main+0x1d0>)
 8000e66:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8000e6a:	61da      	str	r2, [r3, #28]
  TxHeader1.MessageMarker = 0;
 8000e6c:	4b1e      	ldr	r3, [pc, #120]	@ (8000ee8 <main+0x1d0>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	621a      	str	r2, [r3, #32]

  // Configure TX Header for FDCAN2
  TxHeader2.Identifier = 0x67;  /* VCU TX ID */
 8000e72:	4b1e      	ldr	r3, [pc, #120]	@ (8000eec <main+0x1d4>)
 8000e74:	2267      	movs	r2, #103	@ 0x67
 8000e76:	601a      	str	r2, [r3, #0]
  TxHeader2.IdType = FDCAN_STANDARD_ID;
 8000e78:	4b1c      	ldr	r3, [pc, #112]	@ (8000eec <main+0x1d4>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	605a      	str	r2, [r3, #4]
  TxHeader2.TxFrameType = FDCAN_DATA_FRAME;
 8000e7e:	4b1b      	ldr	r3, [pc, #108]	@ (8000eec <main+0x1d4>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	609a      	str	r2, [r3, #8]
  TxHeader2.DataLength = FDCAN_DLC_BYTES_8;
 8000e84:	4b19      	ldr	r3, [pc, #100]	@ (8000eec <main+0x1d4>)
 8000e86:	2208      	movs	r2, #8
 8000e88:	60da      	str	r2, [r3, #12]
  TxHeader2.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8000e8a:	4b18      	ldr	r3, [pc, #96]	@ (8000eec <main+0x1d4>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	611a      	str	r2, [r3, #16]
  TxHeader2.BitRateSwitch = FDCAN_BRS_OFF;
 8000e90:	4b16      	ldr	r3, [pc, #88]	@ (8000eec <main+0x1d4>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	615a      	str	r2, [r3, #20]
  TxHeader2.FDFormat = FDCAN_CLASSIC_CAN;
 8000e96:	4b15      	ldr	r3, [pc, #84]	@ (8000eec <main+0x1d4>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	619a      	str	r2, [r3, #24]
  TxHeader2.TxEventFifoControl = FDCAN_STORE_TX_EVENTS;
 8000e9c:	4b13      	ldr	r3, [pc, #76]	@ (8000eec <main+0x1d4>)
 8000e9e:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8000ea2:	61da      	str	r2, [r3, #28]
  TxHeader2.MessageMarker = 0;
 8000ea4:	4b11      	ldr	r3, [pc, #68]	@ (8000eec <main+0x1d4>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	621a      	str	r2, [r3, #32]
	  HAL_Delay(1000);
#else
	  /* ========== VCU RECEIVE MODE ========== */
	  /* VCU receives messages from BMS (ID 0x696) */
	  /* Check fdcan_rx_count, fdcan_last_rx_data[], fdcan_last_rx_id in debugger */
	  HAL_Delay(1000);
 8000eaa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000eae:	f000 faa5 	bl	80013fc <HAL_Delay>
	  fdcan_psr_register = hfdcan1.Instance->PSR;     /* Protocol Status */
	  fdcan_ecr_register = hfdcan1.Instance->ECR;     /* Error Counters */
	  fdcan_cccr_register = hfdcan1.Instance->CCCR;   /* Control Register */
	  fdcan_txfqs_register = hfdcan1.Instance->TXFQS; /* TX FIFO Queue Status */
#else
	  fdcan_psr_register = hfdcan2.Instance->PSR;     /* Protocol Status */
 8000eb2:	4b0c      	ldr	r3, [pc, #48]	@ (8000ee4 <main+0x1cc>)
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000eb8:	4a0d      	ldr	r2, [pc, #52]	@ (8000ef0 <main+0x1d8>)
 8000eba:	6013      	str	r3, [r2, #0]
	  fdcan_ecr_register = hfdcan2.Instance->ECR;     /* Error Counters */
 8000ebc:	4b09      	ldr	r3, [pc, #36]	@ (8000ee4 <main+0x1cc>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ec2:	4a0c      	ldr	r2, [pc, #48]	@ (8000ef4 <main+0x1dc>)
 8000ec4:	6013      	str	r3, [r2, #0]
	  fdcan_cccr_register = hfdcan2.Instance->CCCR;   /* Control Register */
 8000ec6:	4b07      	ldr	r3, [pc, #28]	@ (8000ee4 <main+0x1cc>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	699b      	ldr	r3, [r3, #24]
 8000ecc:	4a0a      	ldr	r2, [pc, #40]	@ (8000ef8 <main+0x1e0>)
 8000ece:	6013      	str	r3, [r2, #0]
	  fdcan_txfqs_register = hfdcan2.Instance->TXFQS; /* TX FIFO Queue Status */
 8000ed0:	4b04      	ldr	r3, [pc, #16]	@ (8000ee4 <main+0x1cc>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8000ed8:	4a08      	ldr	r2, [pc, #32]	@ (8000efc <main+0x1e4>)
 8000eda:	6013      	str	r3, [r2, #0]
	  HAL_Delay(1000);
 8000edc:	bf00      	nop
 8000ede:	e7e4      	b.n	8000eaa <main+0x192>
 8000ee0:	2400012c 	.word	0x2400012c
 8000ee4:	240001cc 	.word	0x240001cc
 8000ee8:	2400028c 	.word	0x2400028c
 8000eec:	240002d8 	.word	0x240002d8
 8000ef0:	2400033c 	.word	0x2400033c
 8000ef4:	24000344 	.word	0x24000344
 8000ef8:	24000340 	.word	0x24000340
 8000efc:	24000348 	.word	0x24000348

08000f00 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b09c      	sub	sp, #112	@ 0x70
 8000f04:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f06:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f0a:	224c      	movs	r2, #76	@ 0x4c
 8000f0c:	2100      	movs	r1, #0
 8000f0e:	4618      	mov	r0, r3
 8000f10:	f008 fd08 	bl	8009924 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f14:	1d3b      	adds	r3, r7, #4
 8000f16:	2220      	movs	r2, #32
 8000f18:	2100      	movs	r1, #0
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f008 fd02 	bl	8009924 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000f20:	2002      	movs	r0, #2
 8000f22:	f005 f98f 	bl	8006244 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f26:	2300      	movs	r3, #0
 8000f28:	603b      	str	r3, [r7, #0]
 8000f2a:	4b2b      	ldr	r3, [pc, #172]	@ (8000fd8 <SystemClock_Config+0xd8>)
 8000f2c:	699b      	ldr	r3, [r3, #24]
 8000f2e:	4a2a      	ldr	r2, [pc, #168]	@ (8000fd8 <SystemClock_Config+0xd8>)
 8000f30:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000f34:	6193      	str	r3, [r2, #24]
 8000f36:	4b28      	ldr	r3, [pc, #160]	@ (8000fd8 <SystemClock_Config+0xd8>)
 8000f38:	699b      	ldr	r3, [r3, #24]
 8000f3a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000f3e:	603b      	str	r3, [r7, #0]
 8000f40:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000f42:	bf00      	nop
 8000f44:	4b24      	ldr	r3, [pc, #144]	@ (8000fd8 <SystemClock_Config+0xd8>)
 8000f46:	699b      	ldr	r3, [r3, #24]
 8000f48:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000f4c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000f50:	d1f8      	bne.n	8000f44 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f52:	2302      	movs	r3, #2
 8000f54:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000f56:	2301      	movs	r3, #1
 8000f58:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 8000f5a:	2340      	movs	r3, #64	@ 0x40
 8000f5c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f5e:	2302      	movs	r3, #2
 8000f60:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f62:	2300      	movs	r3, #0
 8000f64:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000f66:	2304      	movs	r3, #4
 8000f68:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 12;
 8000f6a:	230c      	movs	r3, #12
 8000f6c:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8000f6e:	2301      	movs	r3, #1
 8000f70:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000f72:	2302      	movs	r3, #2
 8000f74:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000f76:	2302      	movs	r3, #2
 8000f78:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000f7a:	230c      	movs	r3, #12
 8000f7c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000f82:	2300      	movs	r3, #0
 8000f84:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f86:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f005 f994 	bl	80062b8 <HAL_RCC_OscConfig>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d001      	beq.n	8000f9a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000f96:	f000 f84d 	bl	8001034 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f9a:	233f      	movs	r3, #63	@ 0x3f
 8000f9c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f9e:	2303      	movs	r3, #3
 8000fa0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000faa:	2340      	movs	r3, #64	@ 0x40
 8000fac:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000fae:	2340      	movs	r3, #64	@ 0x40
 8000fb0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000fb2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000fb6:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000fb8:	2340      	movs	r3, #64	@ 0x40
 8000fba:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000fbc:	1d3b      	adds	r3, r7, #4
 8000fbe:	2102      	movs	r1, #2
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f005 fd53 	bl	8006a6c <HAL_RCC_ClockConfig>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d001      	beq.n	8000fd0 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8000fcc:	f000 f832 	bl	8001034 <Error_Handler>
  }
}
 8000fd0:	bf00      	nop
 8000fd2:	3770      	adds	r7, #112	@ 0x70
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bd80      	pop	{r7, pc}
 8000fd8:	58024800 	.word	0x58024800

08000fdc <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b084      	sub	sp, #16
 8000fe0:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000fe2:	463b      	mov	r3, r7
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	601a      	str	r2, [r3, #0]
 8000fe8:	605a      	str	r2, [r3, #4]
 8000fea:	609a      	str	r2, [r3, #8]
 8000fec:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000fee:	f002 f85b 	bl	80030a8 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000ffe:	231f      	movs	r3, #31
 8001000:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8001002:	2387      	movs	r3, #135	@ 0x87
 8001004:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001006:	2300      	movs	r3, #0
 8001008:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800100a:	2300      	movs	r3, #0
 800100c:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800100e:	2301      	movs	r3, #1
 8001010:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001012:	2301      	movs	r3, #1
 8001014:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001016:	2300      	movs	r3, #0
 8001018:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800101a:	2300      	movs	r3, #0
 800101c:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800101e:	463b      	mov	r3, r7
 8001020:	4618      	mov	r0, r3
 8001022:	f002 f879 	bl	8003118 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001026:	2004      	movs	r0, #4
 8001028:	f002 f856 	bl	80030d8 <HAL_MPU_Enable>

}
 800102c:	bf00      	nop
 800102e:	3710      	adds	r7, #16
 8001030:	46bd      	mov	sp, r7
 8001032:	bd80      	pop	{r7, pc}

08001034 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001034:	b480      	push	{r7}
 8001036:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001038:	b672      	cpsid	i
}
 800103a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800103c:	bf00      	nop
 800103e:	e7fd      	b.n	800103c <Error_Handler+0x8>

08001040 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001040:	b480      	push	{r7}
 8001042:	b083      	sub	sp, #12
 8001044:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001046:	4b0a      	ldr	r3, [pc, #40]	@ (8001070 <HAL_MspInit+0x30>)
 8001048:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800104c:	4a08      	ldr	r2, [pc, #32]	@ (8001070 <HAL_MspInit+0x30>)
 800104e:	f043 0302 	orr.w	r3, r3, #2
 8001052:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001056:	4b06      	ldr	r3, [pc, #24]	@ (8001070 <HAL_MspInit+0x30>)
 8001058:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800105c:	f003 0302 	and.w	r3, r3, #2
 8001060:	607b      	str	r3, [r7, #4]
 8001062:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001064:	bf00      	nop
 8001066:	370c      	adds	r7, #12
 8001068:	46bd      	mov	sp, r7
 800106a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106e:	4770      	bx	lr
 8001070:	58024400 	.word	0x58024400

08001074 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001074:	b480      	push	{r7}
 8001076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001078:	bf00      	nop
 800107a:	e7fd      	b.n	8001078 <NMI_Handler+0x4>

0800107c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800107c:	b480      	push	{r7}
 800107e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001080:	bf00      	nop
 8001082:	e7fd      	b.n	8001080 <HardFault_Handler+0x4>

08001084 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001084:	b480      	push	{r7}
 8001086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001088:	bf00      	nop
 800108a:	e7fd      	b.n	8001088 <MemManage_Handler+0x4>

0800108c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800108c:	b480      	push	{r7}
 800108e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001090:	bf00      	nop
 8001092:	e7fd      	b.n	8001090 <BusFault_Handler+0x4>

08001094 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001094:	b480      	push	{r7}
 8001096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001098:	bf00      	nop
 800109a:	e7fd      	b.n	8001098 <UsageFault_Handler+0x4>

0800109c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800109c:	b480      	push	{r7}
 800109e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010a0:	bf00      	nop
 80010a2:	46bd      	mov	sp, r7
 80010a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a8:	4770      	bx	lr

080010aa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010aa:	b480      	push	{r7}
 80010ac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010ae:	bf00      	nop
 80010b0:	46bd      	mov	sp, r7
 80010b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b6:	4770      	bx	lr

080010b8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010b8:	b480      	push	{r7}
 80010ba:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010bc:	bf00      	nop
 80010be:	46bd      	mov	sp, r7
 80010c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c4:	4770      	bx	lr

080010c6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010c6:	b580      	push	{r7, lr}
 80010c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010ca:	f000 f977 	bl	80013bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010ce:	bf00      	nop
 80010d0:	bd80      	pop	{r7, pc}
	...

080010d4 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 80010d8:	4802      	ldr	r0, [pc, #8]	@ (80010e4 <DMA1_Stream0_IRQHandler+0x10>)
 80010da:	f002 fbb5 	bl	8003848 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80010de:	bf00      	nop
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	240000b4 	.word	0x240000b4

080010e8 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */
  fdcan1_irq_count++;  /* Increment to verify interrupt fires */
 80010ec:	4b04      	ldr	r3, [pc, #16]	@ (8001100 <FDCAN1_IT0_IRQHandler+0x18>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	3301      	adds	r3, #1
 80010f2:	4a03      	ldr	r2, [pc, #12]	@ (8001100 <FDCAN1_IT0_IRQHandler+0x18>)
 80010f4:	6013      	str	r3, [r2, #0]
  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 80010f6:	4803      	ldr	r0, [pc, #12]	@ (8001104 <FDCAN1_IT0_IRQHandler+0x1c>)
 80010f8:	f004 f9fa 	bl	80054f0 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 80010fc:	bf00      	nop
 80010fe:	bd80      	pop	{r7, pc}
 8001100:	2400034c 	.word	0x2400034c
 8001104:	2400012c 	.word	0x2400012c

08001108 <FDCAN2_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 0.
  */
void FDCAN2_IT0_IRQHandler(void)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */

  /* USER CODE END FDCAN2_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 800110c:	4802      	ldr	r0, [pc, #8]	@ (8001118 <FDCAN2_IT0_IRQHandler+0x10>)
 800110e:	f004 f9ef 	bl	80054f0 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 1 */

  /* USER CODE END FDCAN2_IT0_IRQn 1 */
}
 8001112:	bf00      	nop
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	240001cc 	.word	0x240001cc

0800111c <ADC3_IRQHandler>:

/**
  * @brief This function handles ADC3 global interrupt.
  */
void ADC3_IRQHandler(void)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC3_IRQn 0 */

  /* USER CODE END ADC3_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc3);
 8001120:	4802      	ldr	r0, [pc, #8]	@ (800112c <ADC3_IRQHandler+0x10>)
 8001122:	f000 fe6f 	bl	8001e04 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC3_IRQn 1 */

  /* USER CODE END ADC3_IRQn 1 */
}
 8001126:	bf00      	nop
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	24000044 	.word	0x24000044

08001130 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001130:	b480      	push	{r7}
 8001132:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001134:	4b3e      	ldr	r3, [pc, #248]	@ (8001230 <SystemInit+0x100>)
 8001136:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800113a:	4a3d      	ldr	r2, [pc, #244]	@ (8001230 <SystemInit+0x100>)
 800113c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001140:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001144:	4b3b      	ldr	r3, [pc, #236]	@ (8001234 <SystemInit+0x104>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	f003 030f 	and.w	r3, r3, #15
 800114c:	2b06      	cmp	r3, #6
 800114e:	d807      	bhi.n	8001160 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001150:	4b38      	ldr	r3, [pc, #224]	@ (8001234 <SystemInit+0x104>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	f023 030f 	bic.w	r3, r3, #15
 8001158:	4a36      	ldr	r2, [pc, #216]	@ (8001234 <SystemInit+0x104>)
 800115a:	f043 0307 	orr.w	r3, r3, #7
 800115e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001160:	4b35      	ldr	r3, [pc, #212]	@ (8001238 <SystemInit+0x108>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	4a34      	ldr	r2, [pc, #208]	@ (8001238 <SystemInit+0x108>)
 8001166:	f043 0301 	orr.w	r3, r3, #1
 800116a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800116c:	4b32      	ldr	r3, [pc, #200]	@ (8001238 <SystemInit+0x108>)
 800116e:	2200      	movs	r2, #0
 8001170:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001172:	4b31      	ldr	r3, [pc, #196]	@ (8001238 <SystemInit+0x108>)
 8001174:	681a      	ldr	r2, [r3, #0]
 8001176:	4930      	ldr	r1, [pc, #192]	@ (8001238 <SystemInit+0x108>)
 8001178:	4b30      	ldr	r3, [pc, #192]	@ (800123c <SystemInit+0x10c>)
 800117a:	4013      	ands	r3, r2
 800117c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800117e:	4b2d      	ldr	r3, [pc, #180]	@ (8001234 <SystemInit+0x104>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	f003 0308 	and.w	r3, r3, #8
 8001186:	2b00      	cmp	r3, #0
 8001188:	d007      	beq.n	800119a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800118a:	4b2a      	ldr	r3, [pc, #168]	@ (8001234 <SystemInit+0x104>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	f023 030f 	bic.w	r3, r3, #15
 8001192:	4a28      	ldr	r2, [pc, #160]	@ (8001234 <SystemInit+0x104>)
 8001194:	f043 0307 	orr.w	r3, r3, #7
 8001198:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800119a:	4b27      	ldr	r3, [pc, #156]	@ (8001238 <SystemInit+0x108>)
 800119c:	2200      	movs	r2, #0
 800119e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80011a0:	4b25      	ldr	r3, [pc, #148]	@ (8001238 <SystemInit+0x108>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80011a6:	4b24      	ldr	r3, [pc, #144]	@ (8001238 <SystemInit+0x108>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80011ac:	4b22      	ldr	r3, [pc, #136]	@ (8001238 <SystemInit+0x108>)
 80011ae:	4a24      	ldr	r2, [pc, #144]	@ (8001240 <SystemInit+0x110>)
 80011b0:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80011b2:	4b21      	ldr	r3, [pc, #132]	@ (8001238 <SystemInit+0x108>)
 80011b4:	4a23      	ldr	r2, [pc, #140]	@ (8001244 <SystemInit+0x114>)
 80011b6:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80011b8:	4b1f      	ldr	r3, [pc, #124]	@ (8001238 <SystemInit+0x108>)
 80011ba:	4a23      	ldr	r2, [pc, #140]	@ (8001248 <SystemInit+0x118>)
 80011bc:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80011be:	4b1e      	ldr	r3, [pc, #120]	@ (8001238 <SystemInit+0x108>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80011c4:	4b1c      	ldr	r3, [pc, #112]	@ (8001238 <SystemInit+0x108>)
 80011c6:	4a20      	ldr	r2, [pc, #128]	@ (8001248 <SystemInit+0x118>)
 80011c8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80011ca:	4b1b      	ldr	r3, [pc, #108]	@ (8001238 <SystemInit+0x108>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80011d0:	4b19      	ldr	r3, [pc, #100]	@ (8001238 <SystemInit+0x108>)
 80011d2:	4a1d      	ldr	r2, [pc, #116]	@ (8001248 <SystemInit+0x118>)
 80011d4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80011d6:	4b18      	ldr	r3, [pc, #96]	@ (8001238 <SystemInit+0x108>)
 80011d8:	2200      	movs	r2, #0
 80011da:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80011dc:	4b16      	ldr	r3, [pc, #88]	@ (8001238 <SystemInit+0x108>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	4a15      	ldr	r2, [pc, #84]	@ (8001238 <SystemInit+0x108>)
 80011e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80011e6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80011e8:	4b13      	ldr	r3, [pc, #76]	@ (8001238 <SystemInit+0x108>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80011ee:	4b12      	ldr	r3, [pc, #72]	@ (8001238 <SystemInit+0x108>)
 80011f0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80011f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d113      	bne.n	8001224 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80011fc:	4b0e      	ldr	r3, [pc, #56]	@ (8001238 <SystemInit+0x108>)
 80011fe:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001202:	4a0d      	ldr	r2, [pc, #52]	@ (8001238 <SystemInit+0x108>)
 8001204:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001208:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800120c:	4b0f      	ldr	r3, [pc, #60]	@ (800124c <SystemInit+0x11c>)
 800120e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001212:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001214:	4b08      	ldr	r3, [pc, #32]	@ (8001238 <SystemInit+0x108>)
 8001216:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800121a:	4a07      	ldr	r2, [pc, #28]	@ (8001238 <SystemInit+0x108>)
 800121c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001220:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001224:	bf00      	nop
 8001226:	46bd      	mov	sp, r7
 8001228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122c:	4770      	bx	lr
 800122e:	bf00      	nop
 8001230:	e000ed00 	.word	0xe000ed00
 8001234:	52002000 	.word	0x52002000
 8001238:	58024400 	.word	0x58024400
 800123c:	eaf6ed7f 	.word	0xeaf6ed7f
 8001240:	02020200 	.word	0x02020200
 8001244:	01ff0000 	.word	0x01ff0000
 8001248:	01010280 	.word	0x01010280
 800124c:	52004000 	.word	0x52004000

08001250 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8001250:	b480      	push	{r7}
 8001252:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8001254:	4b09      	ldr	r3, [pc, #36]	@ (800127c <ExitRun0Mode+0x2c>)
 8001256:	68db      	ldr	r3, [r3, #12]
 8001258:	4a08      	ldr	r2, [pc, #32]	@ (800127c <ExitRun0Mode+0x2c>)
 800125a:	f043 0302 	orr.w	r3, r3, #2
 800125e:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8001260:	bf00      	nop
 8001262:	4b06      	ldr	r3, [pc, #24]	@ (800127c <ExitRun0Mode+0x2c>)
 8001264:	685b      	ldr	r3, [r3, #4]
 8001266:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800126a:	2b00      	cmp	r3, #0
 800126c:	d0f9      	beq.n	8001262 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800126e:	bf00      	nop
 8001270:	bf00      	nop
 8001272:	46bd      	mov	sp, r7
 8001274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001278:	4770      	bx	lr
 800127a:	bf00      	nop
 800127c:	58024800 	.word	0x58024800

08001280 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001280:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80012bc <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001284:	f7ff ffe4 	bl	8001250 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001288:	f7ff ff52 	bl	8001130 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800128c:	480c      	ldr	r0, [pc, #48]	@ (80012c0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800128e:	490d      	ldr	r1, [pc, #52]	@ (80012c4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001290:	4a0d      	ldr	r2, [pc, #52]	@ (80012c8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001292:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001294:	e002      	b.n	800129c <LoopCopyDataInit>

08001296 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001296:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001298:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800129a:	3304      	adds	r3, #4

0800129c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800129c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800129e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012a0:	d3f9      	bcc.n	8001296 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012a2:	4a0a      	ldr	r2, [pc, #40]	@ (80012cc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80012a4:	4c0a      	ldr	r4, [pc, #40]	@ (80012d0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80012a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012a8:	e001      	b.n	80012ae <LoopFillZerobss>

080012aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012ac:	3204      	adds	r2, #4

080012ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012b0:	d3fb      	bcc.n	80012aa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80012b2:	f008 fb3f 	bl	8009934 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80012b6:	f7ff fd2f 	bl	8000d18 <main>
  bx  lr
 80012ba:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80012bc:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 80012c0:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80012c4:	24000028 	.word	0x24000028
  ldr r2, =_sidata
 80012c8:	08009a2c 	.word	0x08009a2c
  ldr r2, =_sbss
 80012cc:	24000028 	.word	0x24000028
  ldr r4, =_ebss
 80012d0:	24000354 	.word	0x24000354

080012d4 <ADC_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80012d4:	e7fe      	b.n	80012d4 <ADC_IRQHandler>
	...

080012d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012de:	2003      	movs	r0, #3
 80012e0:	f001 fea2 	bl	8003028 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80012e4:	f005 fd78 	bl	8006dd8 <HAL_RCC_GetSysClockFreq>
 80012e8:	4602      	mov	r2, r0
 80012ea:	4b15      	ldr	r3, [pc, #84]	@ (8001340 <HAL_Init+0x68>)
 80012ec:	699b      	ldr	r3, [r3, #24]
 80012ee:	0a1b      	lsrs	r3, r3, #8
 80012f0:	f003 030f 	and.w	r3, r3, #15
 80012f4:	4913      	ldr	r1, [pc, #76]	@ (8001344 <HAL_Init+0x6c>)
 80012f6:	5ccb      	ldrb	r3, [r1, r3]
 80012f8:	f003 031f 	and.w	r3, r3, #31
 80012fc:	fa22 f303 	lsr.w	r3, r2, r3
 8001300:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001302:	4b0f      	ldr	r3, [pc, #60]	@ (8001340 <HAL_Init+0x68>)
 8001304:	699b      	ldr	r3, [r3, #24]
 8001306:	f003 030f 	and.w	r3, r3, #15
 800130a:	4a0e      	ldr	r2, [pc, #56]	@ (8001344 <HAL_Init+0x6c>)
 800130c:	5cd3      	ldrb	r3, [r2, r3]
 800130e:	f003 031f 	and.w	r3, r3, #31
 8001312:	687a      	ldr	r2, [r7, #4]
 8001314:	fa22 f303 	lsr.w	r3, r2, r3
 8001318:	4a0b      	ldr	r2, [pc, #44]	@ (8001348 <HAL_Init+0x70>)
 800131a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800131c:	4a0b      	ldr	r2, [pc, #44]	@ (800134c <HAL_Init+0x74>)
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001322:	200f      	movs	r0, #15
 8001324:	f000 f814 	bl	8001350 <HAL_InitTick>
 8001328:	4603      	mov	r3, r0
 800132a:	2b00      	cmp	r3, #0
 800132c:	d001      	beq.n	8001332 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800132e:	2301      	movs	r3, #1
 8001330:	e002      	b.n	8001338 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001332:	f7ff fe85 	bl	8001040 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001336:	2300      	movs	r3, #0
}
 8001338:	4618      	mov	r0, r3
 800133a:	3708      	adds	r7, #8
 800133c:	46bd      	mov	sp, r7
 800133e:	bd80      	pop	{r7, pc}
 8001340:	58024400 	.word	0x58024400
 8001344:	080099fc 	.word	0x080099fc
 8001348:	2400001c 	.word	0x2400001c
 800134c:	24000018 	.word	0x24000018

08001350 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b082      	sub	sp, #8
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001358:	4b15      	ldr	r3, [pc, #84]	@ (80013b0 <HAL_InitTick+0x60>)
 800135a:	781b      	ldrb	r3, [r3, #0]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d101      	bne.n	8001364 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001360:	2301      	movs	r3, #1
 8001362:	e021      	b.n	80013a8 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001364:	4b13      	ldr	r3, [pc, #76]	@ (80013b4 <HAL_InitTick+0x64>)
 8001366:	681a      	ldr	r2, [r3, #0]
 8001368:	4b11      	ldr	r3, [pc, #68]	@ (80013b0 <HAL_InitTick+0x60>)
 800136a:	781b      	ldrb	r3, [r3, #0]
 800136c:	4619      	mov	r1, r3
 800136e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001372:	fbb3 f3f1 	udiv	r3, r3, r1
 8001376:	fbb2 f3f3 	udiv	r3, r2, r3
 800137a:	4618      	mov	r0, r3
 800137c:	f001 fe87 	bl	800308e <HAL_SYSTICK_Config>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d001      	beq.n	800138a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001386:	2301      	movs	r3, #1
 8001388:	e00e      	b.n	80013a8 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	2b0f      	cmp	r3, #15
 800138e:	d80a      	bhi.n	80013a6 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001390:	2200      	movs	r2, #0
 8001392:	6879      	ldr	r1, [r7, #4]
 8001394:	f04f 30ff 	mov.w	r0, #4294967295
 8001398:	f001 fe51 	bl	800303e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800139c:	4a06      	ldr	r2, [pc, #24]	@ (80013b8 <HAL_InitTick+0x68>)
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80013a2:	2300      	movs	r3, #0
 80013a4:	e000      	b.n	80013a8 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80013a6:	2301      	movs	r3, #1
}
 80013a8:	4618      	mov	r0, r3
 80013aa:	3708      	adds	r7, #8
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}
 80013b0:	24000024 	.word	0x24000024
 80013b4:	24000018 	.word	0x24000018
 80013b8:	24000020 	.word	0x24000020

080013bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80013c0:	4b06      	ldr	r3, [pc, #24]	@ (80013dc <HAL_IncTick+0x20>)
 80013c2:	781b      	ldrb	r3, [r3, #0]
 80013c4:	461a      	mov	r2, r3
 80013c6:	4b06      	ldr	r3, [pc, #24]	@ (80013e0 <HAL_IncTick+0x24>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	4413      	add	r3, r2
 80013cc:	4a04      	ldr	r2, [pc, #16]	@ (80013e0 <HAL_IncTick+0x24>)
 80013ce:	6013      	str	r3, [r2, #0]
}
 80013d0:	bf00      	nop
 80013d2:	46bd      	mov	sp, r7
 80013d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d8:	4770      	bx	lr
 80013da:	bf00      	nop
 80013dc:	24000024 	.word	0x24000024
 80013e0:	24000350 	.word	0x24000350

080013e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013e4:	b480      	push	{r7}
 80013e6:	af00      	add	r7, sp, #0
  return uwTick;
 80013e8:	4b03      	ldr	r3, [pc, #12]	@ (80013f8 <HAL_GetTick+0x14>)
 80013ea:	681b      	ldr	r3, [r3, #0]
}
 80013ec:	4618      	mov	r0, r3
 80013ee:	46bd      	mov	sp, r7
 80013f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f4:	4770      	bx	lr
 80013f6:	bf00      	nop
 80013f8:	24000350 	.word	0x24000350

080013fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b084      	sub	sp, #16
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001404:	f7ff ffee 	bl	80013e4 <HAL_GetTick>
 8001408:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001414:	d005      	beq.n	8001422 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001416:	4b0a      	ldr	r3, [pc, #40]	@ (8001440 <HAL_Delay+0x44>)
 8001418:	781b      	ldrb	r3, [r3, #0]
 800141a:	461a      	mov	r2, r3
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	4413      	add	r3, r2
 8001420:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001422:	bf00      	nop
 8001424:	f7ff ffde 	bl	80013e4 <HAL_GetTick>
 8001428:	4602      	mov	r2, r0
 800142a:	68bb      	ldr	r3, [r7, #8]
 800142c:	1ad3      	subs	r3, r2, r3
 800142e:	68fa      	ldr	r2, [r7, #12]
 8001430:	429a      	cmp	r2, r3
 8001432:	d8f7      	bhi.n	8001424 <HAL_Delay+0x28>
  {
  }
}
 8001434:	bf00      	nop
 8001436:	bf00      	nop
 8001438:	3710      	adds	r7, #16
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}
 800143e:	bf00      	nop
 8001440:	24000024 	.word	0x24000024

08001444 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8001444:	b480      	push	{r7}
 8001446:	b083      	sub	sp, #12
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
 800144c:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 800144e:	4b07      	ldr	r3, [pc, #28]	@ (800146c <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8001450:	685a      	ldr	r2, [r3, #4]
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	43db      	mvns	r3, r3
 8001456:	401a      	ands	r2, r3
 8001458:	4904      	ldr	r1, [pc, #16]	@ (800146c <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	4313      	orrs	r3, r2
 800145e:	604b      	str	r3, [r1, #4]
}
 8001460:	bf00      	nop
 8001462:	370c      	adds	r7, #12
 8001464:	46bd      	mov	sp, r7
 8001466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146a:	4770      	bx	lr
 800146c:	58000400 	.word	0x58000400

08001470 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001470:	b480      	push	{r7}
 8001472:	b083      	sub	sp, #12
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
 8001478:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	689b      	ldr	r3, [r3, #8]
 800147e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001482:	683b      	ldr	r3, [r7, #0]
 8001484:	431a      	orrs	r2, r3
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	609a      	str	r2, [r3, #8]
}
 800148a:	bf00      	nop
 800148c:	370c      	adds	r7, #12
 800148e:	46bd      	mov	sp, r7
 8001490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001494:	4770      	bx	lr

08001496 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001496:	b480      	push	{r7}
 8001498:	b083      	sub	sp, #12
 800149a:	af00      	add	r7, sp, #0
 800149c:	6078      	str	r0, [r7, #4]
 800149e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	689b      	ldr	r3, [r3, #8]
 80014a4:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80014a8:	683b      	ldr	r3, [r7, #0]
 80014aa:	431a      	orrs	r2, r3
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	609a      	str	r2, [r3, #8]
}
 80014b0:	bf00      	nop
 80014b2:	370c      	adds	r7, #12
 80014b4:	46bd      	mov	sp, r7
 80014b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ba:	4770      	bx	lr

080014bc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80014bc:	b480      	push	{r7}
 80014be:	b083      	sub	sp, #12
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	689b      	ldr	r3, [r3, #8]
 80014c8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80014cc:	4618      	mov	r0, r3
 80014ce:	370c      	adds	r7, #12
 80014d0:	46bd      	mov	sp, r7
 80014d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d6:	4770      	bx	lr

080014d8 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80014d8:	b480      	push	{r7}
 80014da:	b087      	sub	sp, #28
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
 80014e0:	6039      	str	r1, [r7, #0]
#if defined(ADC_VER_V5_V90)
    if (ADCx != ADC3)
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	4a18      	ldr	r2, [pc, #96]	@ (8001548 <LL_ADC_SetChannelPreselection+0x70>)
 80014e6:	4293      	cmp	r3, r2
 80014e8:	d027      	beq.n	800153a <LL_ADC_SetChannelPreselection+0x62>
    {
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d107      	bne.n	8001504 <LL_ADC_SetChannelPreselection+0x2c>
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	0e9b      	lsrs	r3, r3, #26
 80014f8:	f003 031f 	and.w	r3, r3, #31
 80014fc:	2201      	movs	r2, #1
 80014fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001502:	e015      	b.n	8001530 <LL_ADC_SetChannelPreselection+0x58>
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001508:	693b      	ldr	r3, [r7, #16]
 800150a:	fa93 f3a3 	rbit	r3, r3
 800150e:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001514:	697b      	ldr	r3, [r7, #20]
 8001516:	2b00      	cmp	r3, #0
 8001518:	d101      	bne.n	800151e <LL_ADC_SetChannelPreselection+0x46>
  {
    return 32U;
 800151a:	2320      	movs	r3, #32
 800151c:	e003      	b.n	8001526 <LL_ADC_SetChannelPreselection+0x4e>
  }
  return __builtin_clz(value);
 800151e:	697b      	ldr	r3, [r7, #20]
 8001520:	fab3 f383 	clz	r3, r3
 8001524:	b2db      	uxtb	r3, r3
 8001526:	f003 031f 	and.w	r3, r3, #31
 800152a:	2201      	movs	r2, #1
 800152c:	fa02 f303 	lsl.w	r3, r2, r3
 8001530:	687a      	ldr	r2, [r7, #4]
 8001532:	69d2      	ldr	r2, [r2, #28]
 8001534:	431a      	orrs	r2, r3
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	61da      	str	r2, [r3, #28]
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
}
 800153a:	bf00      	nop
 800153c:	371c      	adds	r7, #28
 800153e:	46bd      	mov	sp, r7
 8001540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001544:	4770      	bx	lr
 8001546:	bf00      	nop
 8001548:	58026000 	.word	0x58026000

0800154c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800154c:	b480      	push	{r7}
 800154e:	b087      	sub	sp, #28
 8001550:	af00      	add	r7, sp, #0
 8001552:	60f8      	str	r0, [r7, #12]
 8001554:	60b9      	str	r1, [r7, #8]
 8001556:	607a      	str	r2, [r7, #4]
 8001558:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	3360      	adds	r3, #96	@ 0x60
 800155e:	461a      	mov	r2, r3
 8001560:	68bb      	ldr	r3, [r7, #8]
 8001562:	009b      	lsls	r3, r3, #2
 8001564:	4413      	add	r3, r2
 8001566:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	4a10      	ldr	r2, [pc, #64]	@ (80015ac <LL_ADC_SetOffset+0x60>)
 800156c:	4293      	cmp	r3, r2
 800156e:	d10b      	bne.n	8001588 <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 8001570:	697b      	ldr	r3, [r7, #20]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	4313      	orrs	r3, r2
 800157e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001582:	697b      	ldr	r3, [r7, #20]
 8001584:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8001586:	e00b      	b.n	80015a0 <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 8001588:	697b      	ldr	r3, [r7, #20]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	430b      	orrs	r3, r1
 800159a:	431a      	orrs	r2, r3
 800159c:	697b      	ldr	r3, [r7, #20]
 800159e:	601a      	str	r2, [r3, #0]
}
 80015a0:	bf00      	nop
 80015a2:	371c      	adds	r7, #28
 80015a4:	46bd      	mov	sp, r7
 80015a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015aa:	4770      	bx	lr
 80015ac:	58026000 	.word	0x58026000

080015b0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80015b0:	b480      	push	{r7}
 80015b2:	b085      	sub	sp, #20
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
 80015b8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	3360      	adds	r3, #96	@ 0x60
 80015be:	461a      	mov	r2, r3
 80015c0:	683b      	ldr	r3, [r7, #0]
 80015c2:	009b      	lsls	r3, r3, #2
 80015c4:	4413      	add	r3, r2
 80015c6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80015d0:	4618      	mov	r0, r3
 80015d2:	3714      	adds	r7, #20
 80015d4:	46bd      	mov	sp, r7
 80015d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015da:	4770      	bx	lr

080015dc <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 80015dc:	b480      	push	{r7}
 80015de:	b085      	sub	sp, #20
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	60f8      	str	r0, [r7, #12]
 80015e4:	60b9      	str	r1, [r7, #8]
 80015e6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	691b      	ldr	r3, [r3, #16]
 80015ec:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 80015f0:	68bb      	ldr	r3, [r7, #8]
 80015f2:	f003 031f 	and.w	r3, r3, #31
 80015f6:	6879      	ldr	r1, [r7, #4]
 80015f8:	fa01 f303 	lsl.w	r3, r1, r3
 80015fc:	431a      	orrs	r2, r3
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	611a      	str	r2, [r3, #16]
}
 8001602:	bf00      	nop
 8001604:	3714      	adds	r7, #20
 8001606:	46bd      	mov	sp, r7
 8001608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160c:	4770      	bx	lr
	...

08001610 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8001610:	b480      	push	{r7}
 8001612:	b087      	sub	sp, #28
 8001614:	af00      	add	r7, sp, #0
 8001616:	60f8      	str	r0, [r7, #12]
 8001618:	60b9      	str	r1, [r7, #8]
 800161a:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	4a0c      	ldr	r2, [pc, #48]	@ (8001650 <LL_ADC_SetOffsetSignedSaturation+0x40>)
 8001620:	4293      	cmp	r3, r2
 8001622:	d00e      	beq.n	8001642 <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	3360      	adds	r3, #96	@ 0x60
 8001628:	461a      	mov	r2, r3
 800162a:	68bb      	ldr	r3, [r7, #8]
 800162c:	009b      	lsls	r3, r3, #2
 800162e:	4413      	add	r3, r2
 8001630:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8001632:	697b      	ldr	r3, [r7, #20]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	431a      	orrs	r2, r3
 800163e:	697b      	ldr	r3, [r7, #20]
 8001640:	601a      	str	r2, [r3, #0]
  }
}
 8001642:	bf00      	nop
 8001644:	371c      	adds	r7, #28
 8001646:	46bd      	mov	sp, r7
 8001648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164c:	4770      	bx	lr
 800164e:	bf00      	nop
 8001650:	58026000 	.word	0x58026000

08001654 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001654:	b480      	push	{r7}
 8001656:	b087      	sub	sp, #28
 8001658:	af00      	add	r7, sp, #0
 800165a:	60f8      	str	r0, [r7, #12]
 800165c:	60b9      	str	r1, [r7, #8]
 800165e:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	4a0c      	ldr	r2, [pc, #48]	@ (8001694 <LL_ADC_SetOffsetSaturation+0x40>)
 8001664:	4293      	cmp	r3, r2
 8001666:	d10e      	bne.n	8001686 <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	3360      	adds	r3, #96	@ 0x60
 800166c:	461a      	mov	r2, r3
 800166e:	68bb      	ldr	r3, [r7, #8]
 8001670:	009b      	lsls	r3, r3, #2
 8001672:	4413      	add	r3, r2
 8001674:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8001676:	697b      	ldr	r3, [r7, #20]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	431a      	orrs	r2, r3
 8001682:	697b      	ldr	r3, [r7, #20]
 8001684:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 8001686:	bf00      	nop
 8001688:	371c      	adds	r7, #28
 800168a:	46bd      	mov	sp, r7
 800168c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001690:	4770      	bx	lr
 8001692:	bf00      	nop
 8001694:	58026000 	.word	0x58026000

08001698 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001698:	b480      	push	{r7}
 800169a:	b087      	sub	sp, #28
 800169c:	af00      	add	r7, sp, #0
 800169e:	60f8      	str	r0, [r7, #12]
 80016a0:	60b9      	str	r1, [r7, #8]
 80016a2:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	4a0c      	ldr	r2, [pc, #48]	@ (80016d8 <LL_ADC_SetOffsetSign+0x40>)
 80016a8:	4293      	cmp	r3, r2
 80016aa:	d10e      	bne.n	80016ca <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	3360      	adds	r3, #96	@ 0x60
 80016b0:	461a      	mov	r2, r3
 80016b2:	68bb      	ldr	r3, [r7, #8]
 80016b4:	009b      	lsls	r3, r3, #2
 80016b6:	4413      	add	r3, r2
 80016b8:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 80016ba:	697b      	ldr	r3, [r7, #20]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	431a      	orrs	r2, r3
 80016c6:	697b      	ldr	r3, [r7, #20]
 80016c8:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 80016ca:	bf00      	nop
 80016cc:	371c      	adds	r7, #28
 80016ce:	46bd      	mov	sp, r7
 80016d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d4:	4770      	bx	lr
 80016d6:	bf00      	nop
 80016d8:	58026000 	.word	0x58026000

080016dc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80016dc:	b480      	push	{r7}
 80016de:	b087      	sub	sp, #28
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	60f8      	str	r0, [r7, #12]
 80016e4:	60b9      	str	r1, [r7, #8]
 80016e6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	3360      	adds	r3, #96	@ 0x60
 80016ec:	461a      	mov	r2, r3
 80016ee:	68bb      	ldr	r3, [r7, #8]
 80016f0:	009b      	lsls	r3, r3, #2
 80016f2:	4413      	add	r3, r2
 80016f4:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	4a0c      	ldr	r2, [pc, #48]	@ (800172c <LL_ADC_SetOffsetState+0x50>)
 80016fa:	4293      	cmp	r3, r2
 80016fc:	d108      	bne.n	8001710 <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 80016fe:	697b      	ldr	r3, [r7, #20]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	431a      	orrs	r2, r3
 800170a:	697b      	ldr	r3, [r7, #20]
 800170c:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 800170e:	e007      	b.n	8001720 <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 8001710:	697b      	ldr	r3, [r7, #20]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	431a      	orrs	r2, r3
 800171c:	697b      	ldr	r3, [r7, #20]
 800171e:	601a      	str	r2, [r3, #0]
}
 8001720:	bf00      	nop
 8001722:	371c      	adds	r7, #28
 8001724:	46bd      	mov	sp, r7
 8001726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172a:	4770      	bx	lr
 800172c:	58026000 	.word	0x58026000

08001730 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001730:	b480      	push	{r7}
 8001732:	b083      	sub	sp, #12
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	68db      	ldr	r3, [r3, #12]
 800173c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001740:	2b00      	cmp	r3, #0
 8001742:	d101      	bne.n	8001748 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001744:	2301      	movs	r3, #1
 8001746:	e000      	b.n	800174a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001748:	2300      	movs	r3, #0
}
 800174a:	4618      	mov	r0, r3
 800174c:	370c      	adds	r7, #12
 800174e:	46bd      	mov	sp, r7
 8001750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001754:	4770      	bx	lr

08001756 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001756:	b480      	push	{r7}
 8001758:	b087      	sub	sp, #28
 800175a:	af00      	add	r7, sp, #0
 800175c:	60f8      	str	r0, [r7, #12]
 800175e:	60b9      	str	r1, [r7, #8]
 8001760:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	3330      	adds	r3, #48	@ 0x30
 8001766:	461a      	mov	r2, r3
 8001768:	68bb      	ldr	r3, [r7, #8]
 800176a:	0a1b      	lsrs	r3, r3, #8
 800176c:	009b      	lsls	r3, r3, #2
 800176e:	f003 030c 	and.w	r3, r3, #12
 8001772:	4413      	add	r3, r2
 8001774:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001776:	697b      	ldr	r3, [r7, #20]
 8001778:	681a      	ldr	r2, [r3, #0]
 800177a:	68bb      	ldr	r3, [r7, #8]
 800177c:	f003 031f 	and.w	r3, r3, #31
 8001780:	211f      	movs	r1, #31
 8001782:	fa01 f303 	lsl.w	r3, r1, r3
 8001786:	43db      	mvns	r3, r3
 8001788:	401a      	ands	r2, r3
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	0e9b      	lsrs	r3, r3, #26
 800178e:	f003 011f 	and.w	r1, r3, #31
 8001792:	68bb      	ldr	r3, [r7, #8]
 8001794:	f003 031f 	and.w	r3, r3, #31
 8001798:	fa01 f303 	lsl.w	r3, r1, r3
 800179c:	431a      	orrs	r2, r3
 800179e:	697b      	ldr	r3, [r7, #20]
 80017a0:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80017a2:	bf00      	nop
 80017a4:	371c      	adds	r7, #28
 80017a6:	46bd      	mov	sp, r7
 80017a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ac:	4770      	bx	lr

080017ae <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80017ae:	b480      	push	{r7}
 80017b0:	b083      	sub	sp, #12
 80017b2:	af00      	add	r7, sp, #0
 80017b4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ba:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d101      	bne.n	80017c6 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80017c2:	2301      	movs	r3, #1
 80017c4:	e000      	b.n	80017c8 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80017c6:	2300      	movs	r3, #0
}
 80017c8:	4618      	mov	r0, r3
 80017ca:	370c      	adds	r7, #12
 80017cc:	46bd      	mov	sp, r7
 80017ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d2:	4770      	bx	lr

080017d4 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80017d4:	b480      	push	{r7}
 80017d6:	b087      	sub	sp, #28
 80017d8:	af00      	add	r7, sp, #0
 80017da:	60f8      	str	r0, [r7, #12]
 80017dc:	60b9      	str	r1, [r7, #8]
 80017de:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	3314      	adds	r3, #20
 80017e4:	461a      	mov	r2, r3
 80017e6:	68bb      	ldr	r3, [r7, #8]
 80017e8:	0e5b      	lsrs	r3, r3, #25
 80017ea:	009b      	lsls	r3, r3, #2
 80017ec:	f003 0304 	and.w	r3, r3, #4
 80017f0:	4413      	add	r3, r2
 80017f2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80017f4:	697b      	ldr	r3, [r7, #20]
 80017f6:	681a      	ldr	r2, [r3, #0]
 80017f8:	68bb      	ldr	r3, [r7, #8]
 80017fa:	0d1b      	lsrs	r3, r3, #20
 80017fc:	f003 031f 	and.w	r3, r3, #31
 8001800:	2107      	movs	r1, #7
 8001802:	fa01 f303 	lsl.w	r3, r1, r3
 8001806:	43db      	mvns	r3, r3
 8001808:	401a      	ands	r2, r3
 800180a:	68bb      	ldr	r3, [r7, #8]
 800180c:	0d1b      	lsrs	r3, r3, #20
 800180e:	f003 031f 	and.w	r3, r3, #31
 8001812:	6879      	ldr	r1, [r7, #4]
 8001814:	fa01 f303 	lsl.w	r3, r1, r3
 8001818:	431a      	orrs	r2, r3
 800181a:	697b      	ldr	r3, [r7, #20]
 800181c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800181e:	bf00      	nop
 8001820:	371c      	adds	r7, #28
 8001822:	46bd      	mov	sp, r7
 8001824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001828:	4770      	bx	lr
	...

0800182c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800182c:	b480      	push	{r7}
 800182e:	b085      	sub	sp, #20
 8001830:	af00      	add	r7, sp, #0
 8001832:	60f8      	str	r0, [r7, #12]
 8001834:	60b9      	str	r1, [r7, #8]
 8001836:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	4a1a      	ldr	r2, [pc, #104]	@ (80018a4 <LL_ADC_SetChannelSingleDiff+0x78>)
 800183c:	4293      	cmp	r3, r2
 800183e:	d115      	bne.n	800186c <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001846:	68bb      	ldr	r3, [r7, #8]
 8001848:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800184c:	43db      	mvns	r3, r3
 800184e:	401a      	ands	r2, r3
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	f003 0318 	and.w	r3, r3, #24
 8001856:	4914      	ldr	r1, [pc, #80]	@ (80018a8 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8001858:	40d9      	lsrs	r1, r3
 800185a:	68bb      	ldr	r3, [r7, #8]
 800185c:	400b      	ands	r3, r1
 800185e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001862:	431a      	orrs	r2, r3
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 800186a:	e014      	b.n	8001896 <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8001872:	68bb      	ldr	r3, [r7, #8]
 8001874:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001878:	43db      	mvns	r3, r3
 800187a:	401a      	ands	r2, r3
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	f003 0318 	and.w	r3, r3, #24
 8001882:	4909      	ldr	r1, [pc, #36]	@ (80018a8 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8001884:	40d9      	lsrs	r1, r3
 8001886:	68bb      	ldr	r3, [r7, #8]
 8001888:	400b      	ands	r3, r1
 800188a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800188e:	431a      	orrs	r2, r3
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
}
 8001896:	bf00      	nop
 8001898:	3714      	adds	r7, #20
 800189a:	46bd      	mov	sp, r7
 800189c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a0:	4770      	bx	lr
 80018a2:	bf00      	nop
 80018a4:	58026000 	.word	0x58026000
 80018a8:	000fffff 	.word	0x000fffff

080018ac <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80018ac:	b480      	push	{r7}
 80018ae:	b083      	sub	sp, #12
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	689b      	ldr	r3, [r3, #8]
 80018b8:	f003 031f 	and.w	r3, r3, #31
}
 80018bc:	4618      	mov	r0, r3
 80018be:	370c      	adds	r7, #12
 80018c0:	46bd      	mov	sp, r7
 80018c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c6:	4770      	bx	lr

080018c8 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b083      	sub	sp, #12
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	689b      	ldr	r3, [r3, #8]
 80018d4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 80018d8:	4618      	mov	r0, r3
 80018da:	370c      	adds	r7, #12
 80018dc:	46bd      	mov	sp, r7
 80018de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e2:	4770      	bx	lr

080018e4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80018e4:	b480      	push	{r7}
 80018e6:	b083      	sub	sp, #12
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	689a      	ldr	r2, [r3, #8]
 80018f0:	4b04      	ldr	r3, [pc, #16]	@ (8001904 <LL_ADC_DisableDeepPowerDown+0x20>)
 80018f2:	4013      	ands	r3, r2
 80018f4:	687a      	ldr	r2, [r7, #4]
 80018f6:	6093      	str	r3, [r2, #8]
}
 80018f8:	bf00      	nop
 80018fa:	370c      	adds	r7, #12
 80018fc:	46bd      	mov	sp, r7
 80018fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001902:	4770      	bx	lr
 8001904:	5fffffc0 	.word	0x5fffffc0

08001908 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001908:	b480      	push	{r7}
 800190a:	b083      	sub	sp, #12
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	689b      	ldr	r3, [r3, #8]
 8001914:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001918:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800191c:	d101      	bne.n	8001922 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800191e:	2301      	movs	r3, #1
 8001920:	e000      	b.n	8001924 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001922:	2300      	movs	r3, #0
}
 8001924:	4618      	mov	r0, r3
 8001926:	370c      	adds	r7, #12
 8001928:	46bd      	mov	sp, r7
 800192a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192e:	4770      	bx	lr

08001930 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001930:	b480      	push	{r7}
 8001932:	b083      	sub	sp, #12
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	689a      	ldr	r2, [r3, #8]
 800193c:	4b05      	ldr	r3, [pc, #20]	@ (8001954 <LL_ADC_EnableInternalRegulator+0x24>)
 800193e:	4013      	ands	r3, r2
 8001940:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001948:	bf00      	nop
 800194a:	370c      	adds	r7, #12
 800194c:	46bd      	mov	sp, r7
 800194e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001952:	4770      	bx	lr
 8001954:	6fffffc0 	.word	0x6fffffc0

08001958 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001958:	b480      	push	{r7}
 800195a:	b083      	sub	sp, #12
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	689b      	ldr	r3, [r3, #8]
 8001964:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001968:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800196c:	d101      	bne.n	8001972 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800196e:	2301      	movs	r3, #1
 8001970:	e000      	b.n	8001974 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001972:	2300      	movs	r3, #0
}
 8001974:	4618      	mov	r0, r3
 8001976:	370c      	adds	r7, #12
 8001978:	46bd      	mov	sp, r7
 800197a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197e:	4770      	bx	lr

08001980 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001980:	b480      	push	{r7}
 8001982:	b083      	sub	sp, #12
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	689b      	ldr	r3, [r3, #8]
 800198c:	f003 0301 	and.w	r3, r3, #1
 8001990:	2b01      	cmp	r3, #1
 8001992:	d101      	bne.n	8001998 <LL_ADC_IsEnabled+0x18>
 8001994:	2301      	movs	r3, #1
 8001996:	e000      	b.n	800199a <LL_ADC_IsEnabled+0x1a>
 8001998:	2300      	movs	r3, #0
}
 800199a:	4618      	mov	r0, r3
 800199c:	370c      	adds	r7, #12
 800199e:	46bd      	mov	sp, r7
 80019a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a4:	4770      	bx	lr

080019a6 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80019a6:	b480      	push	{r7}
 80019a8:	b083      	sub	sp, #12
 80019aa:	af00      	add	r7, sp, #0
 80019ac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	689b      	ldr	r3, [r3, #8]
 80019b2:	f003 0304 	and.w	r3, r3, #4
 80019b6:	2b04      	cmp	r3, #4
 80019b8:	d101      	bne.n	80019be <LL_ADC_REG_IsConversionOngoing+0x18>
 80019ba:	2301      	movs	r3, #1
 80019bc:	e000      	b.n	80019c0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80019be:	2300      	movs	r3, #0
}
 80019c0:	4618      	mov	r0, r3
 80019c2:	370c      	adds	r7, #12
 80019c4:	46bd      	mov	sp, r7
 80019c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ca:	4770      	bx	lr

080019cc <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80019cc:	b480      	push	{r7}
 80019ce:	b083      	sub	sp, #12
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	689b      	ldr	r3, [r3, #8]
 80019d8:	f003 0308 	and.w	r3, r3, #8
 80019dc:	2b08      	cmp	r3, #8
 80019de:	d101      	bne.n	80019e4 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80019e0:	2301      	movs	r3, #1
 80019e2:	e000      	b.n	80019e6 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80019e4:	2300      	movs	r3, #0
}
 80019e6:	4618      	mov	r0, r3
 80019e8:	370c      	adds	r7, #12
 80019ea:	46bd      	mov	sp, r7
 80019ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f0:	4770      	bx	lr
	...

080019f4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80019f4:	b590      	push	{r4, r7, lr}
 80019f6:	b089      	sub	sp, #36	@ 0x24
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80019fc:	2300      	movs	r3, #0
 80019fe:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001a00:	2300      	movs	r3, #0
 8001a02:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d101      	bne.n	8001a0e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	e1ee      	b.n	8001dec <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	691b      	ldr	r3, [r3, #16]
 8001a12:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d109      	bne.n	8001a30 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001a1c:	6878      	ldr	r0, [r7, #4]
 8001a1e:	f7fe fd05 	bl	800042c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	2200      	movs	r2, #0
 8001a26:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	4618      	mov	r0, r3
 8001a36:	f7ff ff67 	bl	8001908 <LL_ADC_IsDeepPowerDownEnabled>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d004      	beq.n	8001a4a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	4618      	mov	r0, r3
 8001a46:	f7ff ff4d 	bl	80018e4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	4618      	mov	r0, r3
 8001a50:	f7ff ff82 	bl	8001958 <LL_ADC_IsInternalRegulatorEnabled>
 8001a54:	4603      	mov	r3, r0
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d114      	bne.n	8001a84 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f7ff ff66 	bl	8001930 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001a64:	4b8e      	ldr	r3, [pc, #568]	@ (8001ca0 <HAL_ADC_Init+0x2ac>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	099b      	lsrs	r3, r3, #6
 8001a6a:	4a8e      	ldr	r2, [pc, #568]	@ (8001ca4 <HAL_ADC_Init+0x2b0>)
 8001a6c:	fba2 2303 	umull	r2, r3, r2, r3
 8001a70:	099b      	lsrs	r3, r3, #6
 8001a72:	3301      	adds	r3, #1
 8001a74:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001a76:	e002      	b.n	8001a7e <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8001a78:	68bb      	ldr	r3, [r7, #8]
 8001a7a:	3b01      	subs	r3, #1
 8001a7c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001a7e:	68bb      	ldr	r3, [r7, #8]
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d1f9      	bne.n	8001a78 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	4618      	mov	r0, r3
 8001a8a:	f7ff ff65 	bl	8001958 <LL_ADC_IsInternalRegulatorEnabled>
 8001a8e:	4603      	mov	r3, r0
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d10d      	bne.n	8001ab0 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a98:	f043 0210 	orr.w	r2, r3, #16
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001aa4:	f043 0201 	orr.w	r2, r3, #1
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	665a      	str	r2, [r3, #100]	@ 0x64

    tmp_hal_status = HAL_ERROR;
 8001aac:	2301      	movs	r3, #1
 8001aae:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f7ff ff76 	bl	80019a6 <LL_ADC_REG_IsConversionOngoing>
 8001aba:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ac0:	f003 0310 	and.w	r3, r3, #16
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	f040 8188 	bne.w	8001dda <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001aca:	697b      	ldr	r3, [r7, #20]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	f040 8184 	bne.w	8001dda <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ad6:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001ada:	f043 0202 	orr.w	r2, r3, #2
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f7ff ff4a 	bl	8001980 <LL_ADC_IsEnabled>
 8001aec:	4603      	mov	r3, r0
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d136      	bne.n	8001b60 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	4a6c      	ldr	r2, [pc, #432]	@ (8001ca8 <HAL_ADC_Init+0x2b4>)
 8001af8:	4293      	cmp	r3, r2
 8001afa:	d004      	beq.n	8001b06 <HAL_ADC_Init+0x112>
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	4a6a      	ldr	r2, [pc, #424]	@ (8001cac <HAL_ADC_Init+0x2b8>)
 8001b02:	4293      	cmp	r3, r2
 8001b04:	d10e      	bne.n	8001b24 <HAL_ADC_Init+0x130>
 8001b06:	4868      	ldr	r0, [pc, #416]	@ (8001ca8 <HAL_ADC_Init+0x2b4>)
 8001b08:	f7ff ff3a 	bl	8001980 <LL_ADC_IsEnabled>
 8001b0c:	4604      	mov	r4, r0
 8001b0e:	4867      	ldr	r0, [pc, #412]	@ (8001cac <HAL_ADC_Init+0x2b8>)
 8001b10:	f7ff ff36 	bl	8001980 <LL_ADC_IsEnabled>
 8001b14:	4603      	mov	r3, r0
 8001b16:	4323      	orrs	r3, r4
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	bf0c      	ite	eq
 8001b1c:	2301      	moveq	r3, #1
 8001b1e:	2300      	movne	r3, #0
 8001b20:	b2db      	uxtb	r3, r3
 8001b22:	e008      	b.n	8001b36 <HAL_ADC_Init+0x142>
 8001b24:	4862      	ldr	r0, [pc, #392]	@ (8001cb0 <HAL_ADC_Init+0x2bc>)
 8001b26:	f7ff ff2b 	bl	8001980 <LL_ADC_IsEnabled>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	bf0c      	ite	eq
 8001b30:	2301      	moveq	r3, #1
 8001b32:	2300      	movne	r3, #0
 8001b34:	b2db      	uxtb	r3, r3
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d012      	beq.n	8001b60 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4a5a      	ldr	r2, [pc, #360]	@ (8001ca8 <HAL_ADC_Init+0x2b4>)
 8001b40:	4293      	cmp	r3, r2
 8001b42:	d004      	beq.n	8001b4e <HAL_ADC_Init+0x15a>
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4a58      	ldr	r2, [pc, #352]	@ (8001cac <HAL_ADC_Init+0x2b8>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d101      	bne.n	8001b52 <HAL_ADC_Init+0x15e>
 8001b4e:	4a59      	ldr	r2, [pc, #356]	@ (8001cb4 <HAL_ADC_Init+0x2c0>)
 8001b50:	e000      	b.n	8001b54 <HAL_ADC_Init+0x160>
 8001b52:	4a59      	ldr	r2, [pc, #356]	@ (8001cb8 <HAL_ADC_Init+0x2c4>)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	4619      	mov	r1, r3
 8001b5a:	4610      	mov	r0, r2
 8001b5c:	f7ff fc88 	bl	8001470 <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4a52      	ldr	r2, [pc, #328]	@ (8001cb0 <HAL_ADC_Init+0x2bc>)
 8001b66:	4293      	cmp	r3, r2
 8001b68:	d129      	bne.n	8001bbe <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	7e5b      	ldrb	r3, [r3, #25]
 8001b6e:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8001b74:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 8001b7a:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	689b      	ldr	r3, [r3, #8]
 8001b80:	2b08      	cmp	r3, #8
 8001b82:	d013      	beq.n	8001bac <HAL_ADC_Init+0x1b8>
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	689b      	ldr	r3, [r3, #8]
 8001b88:	2b0c      	cmp	r3, #12
 8001b8a:	d00d      	beq.n	8001ba8 <HAL_ADC_Init+0x1b4>
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	689b      	ldr	r3, [r3, #8]
 8001b90:	2b1c      	cmp	r3, #28
 8001b92:	d007      	beq.n	8001ba4 <HAL_ADC_Init+0x1b0>
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	689b      	ldr	r3, [r3, #8]
 8001b98:	2b18      	cmp	r3, #24
 8001b9a:	d101      	bne.n	8001ba0 <HAL_ADC_Init+0x1ac>
 8001b9c:	2318      	movs	r3, #24
 8001b9e:	e006      	b.n	8001bae <HAL_ADC_Init+0x1ba>
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	e004      	b.n	8001bae <HAL_ADC_Init+0x1ba>
 8001ba4:	2310      	movs	r3, #16
 8001ba6:	e002      	b.n	8001bae <HAL_ADC_Init+0x1ba>
 8001ba8:	2308      	movs	r3, #8
 8001baa:	e000      	b.n	8001bae <HAL_ADC_Init+0x1ba>
 8001bac:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 8001bae:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001bb6:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8001bb8:	4313      	orrs	r3, r2
 8001bba:	61bb      	str	r3, [r7, #24]
 8001bbc:	e00e      	b.n	8001bdc <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	7e5b      	ldrb	r3, [r3, #25]
 8001bc2:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001bc8:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8001bce:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001bd6:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001bd8:	4313      	orrs	r3, r2
 8001bda:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001be2:	2b01      	cmp	r3, #1
 8001be4:	d106      	bne.n	8001bf4 <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bea:	3b01      	subs	r3, #1
 8001bec:	045b      	lsls	r3, r3, #17
 8001bee:	69ba      	ldr	r2, [r7, #24]
 8001bf0:	4313      	orrs	r3, r2
 8001bf2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d009      	beq.n	8001c10 <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c00:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c08:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001c0a:	69ba      	ldr	r2, [r7, #24]
 8001c0c:	4313      	orrs	r3, r2
 8001c0e:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4a26      	ldr	r2, [pc, #152]	@ (8001cb0 <HAL_ADC_Init+0x2bc>)
 8001c16:	4293      	cmp	r3, r2
 8001c18:	d115      	bne.n	8001c46 <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	68da      	ldr	r2, [r3, #12]
 8001c20:	4b26      	ldr	r3, [pc, #152]	@ (8001cbc <HAL_ADC_Init+0x2c8>)
 8001c22:	4013      	ands	r3, r2
 8001c24:	687a      	ldr	r2, [r7, #4]
 8001c26:	6812      	ldr	r2, [r2, #0]
 8001c28:	69b9      	ldr	r1, [r7, #24]
 8001c2a:	430b      	orrs	r3, r1
 8001c2c:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	691b      	ldr	r3, [r3, #16]
 8001c34:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	430a      	orrs	r2, r1
 8001c42:	611a      	str	r2, [r3, #16]
 8001c44:	e009      	b.n	8001c5a <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	68da      	ldr	r2, [r3, #12]
 8001c4c:	4b1c      	ldr	r3, [pc, #112]	@ (8001cc0 <HAL_ADC_Init+0x2cc>)
 8001c4e:	4013      	ands	r3, r2
 8001c50:	687a      	ldr	r2, [r7, #4]
 8001c52:	6812      	ldr	r2, [r2, #0]
 8001c54:	69b9      	ldr	r1, [r7, #24]
 8001c56:	430b      	orrs	r3, r1
 8001c58:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f7ff fea1 	bl	80019a6 <LL_ADC_REG_IsConversionOngoing>
 8001c64:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f7ff feae 	bl	80019cc <LL_ADC_INJ_IsConversionOngoing>
 8001c70:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001c72:	693b      	ldr	r3, [r7, #16]
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	f040 808e 	bne.w	8001d96 <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	f040 808a 	bne.w	8001d96 <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	4a0a      	ldr	r2, [pc, #40]	@ (8001cb0 <HAL_ADC_Init+0x2bc>)
 8001c88:	4293      	cmp	r3, r2
 8001c8a:	d11b      	bne.n	8001cc4 <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	7e1b      	ldrb	r3, [r3, #24]
 8001c90:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001c98:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 8001c9a:	4313      	orrs	r3, r2
 8001c9c:	61bb      	str	r3, [r7, #24]
 8001c9e:	e018      	b.n	8001cd2 <HAL_ADC_Init+0x2de>
 8001ca0:	24000018 	.word	0x24000018
 8001ca4:	053e2d63 	.word	0x053e2d63
 8001ca8:	40022000 	.word	0x40022000
 8001cac:	40022100 	.word	0x40022100
 8001cb0:	58026000 	.word	0x58026000
 8001cb4:	40022300 	.word	0x40022300
 8001cb8:	58026300 	.word	0x58026300
 8001cbc:	fff04007 	.word	0xfff04007
 8001cc0:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	7e1b      	ldrb	r3, [r3, #24]
 8001cc8:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        tmpCFGR = (
 8001cce:	4313      	orrs	r3, r2
 8001cd0:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	68da      	ldr	r2, [r3, #12]
 8001cd8:	4b46      	ldr	r3, [pc, #280]	@ (8001df4 <HAL_ADC_Init+0x400>)
 8001cda:	4013      	ands	r3, r2
 8001cdc:	687a      	ldr	r2, [r7, #4]
 8001cde:	6812      	ldr	r2, [r2, #0]
 8001ce0:	69b9      	ldr	r1, [r7, #24]
 8001ce2:	430b      	orrs	r3, r1
 8001ce4:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001cec:	2b01      	cmp	r3, #1
 8001cee:	d137      	bne.n	8001d60 <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cf4:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	4a3f      	ldr	r2, [pc, #252]	@ (8001df8 <HAL_ADC_Init+0x404>)
 8001cfc:	4293      	cmp	r3, r2
 8001cfe:	d116      	bne.n	8001d2e <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	691a      	ldr	r2, [r3, #16]
 8001d06:	4b3d      	ldr	r3, [pc, #244]	@ (8001dfc <HAL_ADC_Init+0x408>)
 8001d08:	4013      	ands	r3, r2
 8001d0a:	687a      	ldr	r2, [r7, #4]
 8001d0c:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 8001d0e:	687a      	ldr	r2, [r7, #4]
 8001d10:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001d12:	4311      	orrs	r1, r2
 8001d14:	687a      	ldr	r2, [r7, #4]
 8001d16:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001d18:	4311      	orrs	r1, r2
 8001d1a:	687a      	ldr	r2, [r7, #4]
 8001d1c:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8001d1e:	430a      	orrs	r2, r1
 8001d20:	431a      	orrs	r2, r3
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f042 0201 	orr.w	r2, r2, #1
 8001d2a:	611a      	str	r2, [r3, #16]
 8001d2c:	e020      	b.n	8001d70 <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	691a      	ldr	r2, [r3, #16]
 8001d34:	4b32      	ldr	r3, [pc, #200]	@ (8001e00 <HAL_ADC_Init+0x40c>)
 8001d36:	4013      	ands	r3, r2
 8001d38:	687a      	ldr	r2, [r7, #4]
 8001d3a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001d3c:	3a01      	subs	r2, #1
 8001d3e:	0411      	lsls	r1, r2, #16
 8001d40:	687a      	ldr	r2, [r7, #4]
 8001d42:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001d44:	4311      	orrs	r1, r2
 8001d46:	687a      	ldr	r2, [r7, #4]
 8001d48:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001d4a:	4311      	orrs	r1, r2
 8001d4c:	687a      	ldr	r2, [r7, #4]
 8001d4e:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8001d50:	430a      	orrs	r2, r1
 8001d52:	431a      	orrs	r2, r3
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f042 0201 	orr.w	r2, r2, #1
 8001d5c:	611a      	str	r2, [r3, #16]
 8001d5e:	e007      	b.n	8001d70 <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	691a      	ldr	r2, [r3, #16]
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f022 0201 	bic.w	r2, r2, #1
 8001d6e:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	691b      	ldr	r3, [r3, #16]
 8001d76:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	430a      	orrs	r2, r1
 8001d84:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a1b      	ldr	r2, [pc, #108]	@ (8001df8 <HAL_ADC_Init+0x404>)
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d002      	beq.n	8001d96 <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 8001d90:	6878      	ldr	r0, [r7, #4]
 8001d92:	f000 ff59 	bl	8002c48 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	691b      	ldr	r3, [r3, #16]
 8001d9a:	2b01      	cmp	r3, #1
 8001d9c:	d10c      	bne.n	8001db8 <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001da4:	f023 010f 	bic.w	r1, r3, #15
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	69db      	ldr	r3, [r3, #28]
 8001dac:	1e5a      	subs	r2, r3, #1
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	430a      	orrs	r2, r1
 8001db4:	631a      	str	r2, [r3, #48]	@ 0x30
 8001db6:	e007      	b.n	8001dc8 <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f022 020f 	bic.w	r2, r2, #15
 8001dc6:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001dcc:	f023 0303 	bic.w	r3, r3, #3
 8001dd0:	f043 0201 	orr.w	r2, r3, #1
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	661a      	str	r2, [r3, #96]	@ 0x60
 8001dd8:	e007      	b.n	8001dea <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001dde:	f043 0210 	orr.w	r2, r3, #16
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8001de6:	2301      	movs	r3, #1
 8001de8:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001dea:	7ffb      	ldrb	r3, [r7, #31]
}
 8001dec:	4618      	mov	r0, r3
 8001dee:	3724      	adds	r7, #36	@ 0x24
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bd90      	pop	{r4, r7, pc}
 8001df4:	ffffbffc 	.word	0xffffbffc
 8001df8:	58026000 	.word	0x58026000
 8001dfc:	fc00f81f 	.word	0xfc00f81f
 8001e00:	fc00f81e 	.word	0xfc00f81e

08001e04 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b08a      	sub	sp, #40	@ 0x28
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	685b      	ldr	r3, [r3, #4]
 8001e1e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	4a87      	ldr	r2, [pc, #540]	@ (8002044 <HAL_ADC_IRQHandler+0x240>)
 8001e26:	4293      	cmp	r3, r2
 8001e28:	d004      	beq.n	8001e34 <HAL_ADC_IRQHandler+0x30>
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4a86      	ldr	r2, [pc, #536]	@ (8002048 <HAL_ADC_IRQHandler+0x244>)
 8001e30:	4293      	cmp	r3, r2
 8001e32:	d101      	bne.n	8001e38 <HAL_ADC_IRQHandler+0x34>
 8001e34:	4b85      	ldr	r3, [pc, #532]	@ (800204c <HAL_ADC_IRQHandler+0x248>)
 8001e36:	e000      	b.n	8001e3a <HAL_ADC_IRQHandler+0x36>
 8001e38:	4b85      	ldr	r3, [pc, #532]	@ (8002050 <HAL_ADC_IRQHandler+0x24c>)
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	f7ff fd36 	bl	80018ac <LL_ADC_GetMultimode>
 8001e40:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8001e42:	69fb      	ldr	r3, [r7, #28]
 8001e44:	f003 0302 	and.w	r3, r3, #2
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d017      	beq.n	8001e7c <HAL_ADC_IRQHandler+0x78>
 8001e4c:	69bb      	ldr	r3, [r7, #24]
 8001e4e:	f003 0302 	and.w	r3, r3, #2
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d012      	beq.n	8001e7c <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e5a:	f003 0310 	and.w	r3, r3, #16
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d105      	bne.n	8001e6e <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e66:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	661a      	str	r2, [r3, #96]	@ 0x60

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8001e6e:	6878      	ldr	r0, [r7, #4]
 8001e70:	f001 f800 	bl	8002e74 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	2202      	movs	r2, #2
 8001e7a:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001e7c:	69fb      	ldr	r3, [r7, #28]
 8001e7e:	f003 0304 	and.w	r3, r3, #4
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d004      	beq.n	8001e90 <HAL_ADC_IRQHandler+0x8c>
 8001e86:	69bb      	ldr	r3, [r7, #24]
 8001e88:	f003 0304 	and.w	r3, r3, #4
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d10a      	bne.n	8001ea6 <HAL_ADC_IRQHandler+0xa2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001e90:	69fb      	ldr	r3, [r7, #28]
 8001e92:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	f000 8083 	beq.w	8001fa2 <HAL_ADC_IRQHandler+0x19e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001e9c:	69bb      	ldr	r3, [r7, #24]
 8001e9e:	f003 0308 	and.w	r3, r3, #8
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d07d      	beq.n	8001fa2 <HAL_ADC_IRQHandler+0x19e>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001eaa:	f003 0310 	and.w	r3, r3, #16
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d105      	bne.n	8001ebe <HAL_ADC_IRQHandler+0xba>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001eb6:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	f7ff fc34 	bl	8001730 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d062      	beq.n	8001f94 <HAL_ADC_IRQHandler+0x190>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	4a5d      	ldr	r2, [pc, #372]	@ (8002048 <HAL_ADC_IRQHandler+0x244>)
 8001ed4:	4293      	cmp	r3, r2
 8001ed6:	d002      	beq.n	8001ede <HAL_ADC_IRQHandler+0xda>
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	e000      	b.n	8001ee0 <HAL_ADC_IRQHandler+0xdc>
 8001ede:	4b59      	ldr	r3, [pc, #356]	@ (8002044 <HAL_ADC_IRQHandler+0x240>)
 8001ee0:	687a      	ldr	r2, [r7, #4]
 8001ee2:	6812      	ldr	r2, [r2, #0]
 8001ee4:	4293      	cmp	r3, r2
 8001ee6:	d008      	beq.n	8001efa <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001ee8:	697b      	ldr	r3, [r7, #20]
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d005      	beq.n	8001efa <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001eee:	697b      	ldr	r3, [r7, #20]
 8001ef0:	2b05      	cmp	r3, #5
 8001ef2:	d002      	beq.n	8001efa <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001ef4:	697b      	ldr	r3, [r7, #20]
 8001ef6:	2b09      	cmp	r3, #9
 8001ef8:	d104      	bne.n	8001f04 <HAL_ADC_IRQHandler+0x100>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	68db      	ldr	r3, [r3, #12]
 8001f00:	623b      	str	r3, [r7, #32]
 8001f02:	e00c      	b.n	8001f1e <HAL_ADC_IRQHandler+0x11a>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	4a4f      	ldr	r2, [pc, #316]	@ (8002048 <HAL_ADC_IRQHandler+0x244>)
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d002      	beq.n	8001f14 <HAL_ADC_IRQHandler+0x110>
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	e000      	b.n	8001f16 <HAL_ADC_IRQHandler+0x112>
 8001f14:	4b4b      	ldr	r3, [pc, #300]	@ (8002044 <HAL_ADC_IRQHandler+0x240>)
 8001f16:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001f18:	693b      	ldr	r3, [r7, #16]
 8001f1a:	68db      	ldr	r3, [r3, #12]
 8001f1c:	623b      	str	r3, [r7, #32]
      }

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8001f1e:	6a3b      	ldr	r3, [r7, #32]
 8001f20:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d135      	bne.n	8001f94 <HAL_ADC_IRQHandler+0x190>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f003 0308 	and.w	r3, r3, #8
 8001f32:	2b08      	cmp	r3, #8
 8001f34:	d12e      	bne.n	8001f94 <HAL_ADC_IRQHandler+0x190>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f7ff fd33 	bl	80019a6 <LL_ADC_REG_IsConversionOngoing>
 8001f40:	4603      	mov	r3, r0
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d11a      	bne.n	8001f7c <HAL_ADC_IRQHandler+0x178>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	685a      	ldr	r2, [r3, #4]
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f022 020c 	bic.w	r2, r2, #12
 8001f54:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f5a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	661a      	str	r2, [r3, #96]	@ 0x60

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f66:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d112      	bne.n	8001f94 <HAL_ADC_IRQHandler+0x190>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f72:	f043 0201 	orr.w	r2, r3, #1
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	661a      	str	r2, [r3, #96]	@ 0x60
 8001f7a:	e00b      	b.n	8001f94 <HAL_ADC_IRQHandler+0x190>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f80:	f043 0210 	orr.w	r2, r3, #16
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	661a      	str	r2, [r3, #96]	@ 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001f8c:	f043 0201 	orr.w	r2, r3, #1
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	665a      	str	r2, [r3, #100]	@ 0x64
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001f94:	6878      	ldr	r0, [r7, #4]
 8001f96:	f7fe fd6f 	bl	8000a78 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	220c      	movs	r2, #12
 8001fa0:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001fa2:	69fb      	ldr	r3, [r7, #28]
 8001fa4:	f003 0320 	and.w	r3, r3, #32
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d004      	beq.n	8001fb6 <HAL_ADC_IRQHandler+0x1b2>
 8001fac:	69bb      	ldr	r3, [r7, #24]
 8001fae:	f003 0320 	and.w	r3, r3, #32
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d10b      	bne.n	8001fce <HAL_ADC_IRQHandler+0x1ca>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001fb6:	69fb      	ldr	r3, [r7, #28]
 8001fb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	f000 80a0 	beq.w	8002102 <HAL_ADC_IRQHandler+0x2fe>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001fc2:	69bb      	ldr	r3, [r7, #24]
 8001fc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	f000 809a 	beq.w	8002102 <HAL_ADC_IRQHandler+0x2fe>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fd2:	f003 0310 	and.w	r3, r3, #16
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d105      	bne.n	8001fe6 <HAL_ADC_IRQHandler+0x1e2>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fde:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	4618      	mov	r0, r3
 8001fec:	f7ff fbdf 	bl	80017ae <LL_ADC_INJ_IsTriggerSourceSWStart>
 8001ff0:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	f7ff fb9a 	bl	8001730 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001ffc:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	4a11      	ldr	r2, [pc, #68]	@ (8002048 <HAL_ADC_IRQHandler+0x244>)
 8002004:	4293      	cmp	r3, r2
 8002006:	d002      	beq.n	800200e <HAL_ADC_IRQHandler+0x20a>
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	e000      	b.n	8002010 <HAL_ADC_IRQHandler+0x20c>
 800200e:	4b0d      	ldr	r3, [pc, #52]	@ (8002044 <HAL_ADC_IRQHandler+0x240>)
 8002010:	687a      	ldr	r2, [r7, #4]
 8002012:	6812      	ldr	r2, [r2, #0]
 8002014:	4293      	cmp	r3, r2
 8002016:	d008      	beq.n	800202a <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002018:	697b      	ldr	r3, [r7, #20]
 800201a:	2b00      	cmp	r3, #0
 800201c:	d005      	beq.n	800202a <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 800201e:	697b      	ldr	r3, [r7, #20]
 8002020:	2b06      	cmp	r3, #6
 8002022:	d002      	beq.n	800202a <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8002024:	697b      	ldr	r3, [r7, #20]
 8002026:	2b07      	cmp	r3, #7
 8002028:	d104      	bne.n	8002034 <HAL_ADC_IRQHandler+0x230>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	68db      	ldr	r3, [r3, #12]
 8002030:	623b      	str	r3, [r7, #32]
 8002032:	e014      	b.n	800205e <HAL_ADC_IRQHandler+0x25a>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	4a03      	ldr	r2, [pc, #12]	@ (8002048 <HAL_ADC_IRQHandler+0x244>)
 800203a:	4293      	cmp	r3, r2
 800203c:	d00a      	beq.n	8002054 <HAL_ADC_IRQHandler+0x250>
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	e008      	b.n	8002056 <HAL_ADC_IRQHandler+0x252>
 8002044:	40022000 	.word	0x40022000
 8002048:	40022100 	.word	0x40022100
 800204c:	40022300 	.word	0x40022300
 8002050:	58026300 	.word	0x58026300
 8002054:	4b84      	ldr	r3, [pc, #528]	@ (8002268 <HAL_ADC_IRQHandler+0x464>)
 8002056:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002058:	693b      	ldr	r3, [r7, #16]
 800205a:	68db      	ldr	r3, [r3, #12]
 800205c:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	2b00      	cmp	r3, #0
 8002062:	d047      	beq.n	80020f4 <HAL_ADC_IRQHandler+0x2f0>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002064:	6a3b      	ldr	r3, [r7, #32]
 8002066:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800206a:	2b00      	cmp	r3, #0
 800206c:	d007      	beq.n	800207e <HAL_ADC_IRQHandler+0x27a>
 800206e:	68bb      	ldr	r3, [r7, #8]
 8002070:	2b00      	cmp	r3, #0
 8002072:	d03f      	beq.n	80020f4 <HAL_ADC_IRQHandler+0x2f0>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002074:	6a3b      	ldr	r3, [r7, #32]
 8002076:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 800207a:	2b00      	cmp	r3, #0
 800207c:	d13a      	bne.n	80020f4 <HAL_ADC_IRQHandler+0x2f0>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002088:	2b40      	cmp	r3, #64	@ 0x40
 800208a:	d133      	bne.n	80020f4 <HAL_ADC_IRQHandler+0x2f0>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 800208c:	6a3b      	ldr	r3, [r7, #32]
 800208e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002092:	2b00      	cmp	r3, #0
 8002094:	d12e      	bne.n	80020f4 <HAL_ADC_IRQHandler+0x2f0>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4618      	mov	r0, r3
 800209c:	f7ff fc96 	bl	80019cc <LL_ADC_INJ_IsConversionOngoing>
 80020a0:	4603      	mov	r3, r0
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d11a      	bne.n	80020dc <HAL_ADC_IRQHandler+0x2d8>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	685a      	ldr	r2, [r3, #4]
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80020b4:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020ba:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	661a      	str	r2, [r3, #96]	@ 0x60

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d112      	bne.n	80020f4 <HAL_ADC_IRQHandler+0x2f0>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020d2:	f043 0201 	orr.w	r2, r3, #1
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	661a      	str	r2, [r3, #96]	@ 0x60
 80020da:	e00b      	b.n	80020f4 <HAL_ADC_IRQHandler+0x2f0>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020e0:	f043 0210 	orr.w	r2, r3, #16
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	661a      	str	r2, [r3, #96]	@ 0x60

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80020ec:	f043 0201 	orr.w	r2, r3, #1
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	665a      	str	r2, [r3, #100]	@ 0x64
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80020f4:	6878      	ldr	r0, [r7, #4]
 80020f6:	f000 fe95 	bl	8002e24 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	2260      	movs	r2, #96	@ 0x60
 8002100:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002102:	69fb      	ldr	r3, [r7, #28]
 8002104:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002108:	2b00      	cmp	r3, #0
 800210a:	d011      	beq.n	8002130 <HAL_ADC_IRQHandler+0x32c>
 800210c:	69bb      	ldr	r3, [r7, #24]
 800210e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002112:	2b00      	cmp	r3, #0
 8002114:	d00c      	beq.n	8002130 <HAL_ADC_IRQHandler+0x32c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800211a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002122:	6878      	ldr	r0, [r7, #4]
 8002124:	f000 f8a8 	bl	8002278 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	2280      	movs	r2, #128	@ 0x80
 800212e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002130:	69fb      	ldr	r3, [r7, #28]
 8002132:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002136:	2b00      	cmp	r3, #0
 8002138:	d012      	beq.n	8002160 <HAL_ADC_IRQHandler+0x35c>
 800213a:	69bb      	ldr	r3, [r7, #24]
 800213c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002140:	2b00      	cmp	r3, #0
 8002142:	d00d      	beq.n	8002160 <HAL_ADC_IRQHandler+0x35c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002148:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002150:	6878      	ldr	r0, [r7, #4]
 8002152:	f000 fe7b 	bl	8002e4c <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800215e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002160:	69fb      	ldr	r3, [r7, #28]
 8002162:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002166:	2b00      	cmp	r3, #0
 8002168:	d012      	beq.n	8002190 <HAL_ADC_IRQHandler+0x38c>
 800216a:	69bb      	ldr	r3, [r7, #24]
 800216c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002170:	2b00      	cmp	r3, #0
 8002172:	d00d      	beq.n	8002190 <HAL_ADC_IRQHandler+0x38c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002178:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002180:	6878      	ldr	r0, [r7, #4]
 8002182:	f000 fe6d 	bl	8002e60 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800218e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002190:	69fb      	ldr	r3, [r7, #28]
 8002192:	f003 0310 	and.w	r3, r3, #16
 8002196:	2b00      	cmp	r3, #0
 8002198:	d043      	beq.n	8002222 <HAL_ADC_IRQHandler+0x41e>
 800219a:	69bb      	ldr	r3, [r7, #24]
 800219c:	f003 0310 	and.w	r3, r3, #16
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d03e      	beq.n	8002222 <HAL_ADC_IRQHandler+0x41e>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d102      	bne.n	80021b2 <HAL_ADC_IRQHandler+0x3ae>
    {
      overrun_error = 1UL;
 80021ac:	2301      	movs	r3, #1
 80021ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80021b0:	e021      	b.n	80021f6 <HAL_ADC_IRQHandler+0x3f2>
    }
    else
    {
      /* Check DMA configuration */
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80021b2:	697b      	ldr	r3, [r7, #20]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d015      	beq.n	80021e4 <HAL_ADC_IRQHandler+0x3e0>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4a2a      	ldr	r2, [pc, #168]	@ (8002268 <HAL_ADC_IRQHandler+0x464>)
 80021be:	4293      	cmp	r3, r2
 80021c0:	d004      	beq.n	80021cc <HAL_ADC_IRQHandler+0x3c8>
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	4a29      	ldr	r2, [pc, #164]	@ (800226c <HAL_ADC_IRQHandler+0x468>)
 80021c8:	4293      	cmp	r3, r2
 80021ca:	d101      	bne.n	80021d0 <HAL_ADC_IRQHandler+0x3cc>
 80021cc:	4b28      	ldr	r3, [pc, #160]	@ (8002270 <HAL_ADC_IRQHandler+0x46c>)
 80021ce:	e000      	b.n	80021d2 <HAL_ADC_IRQHandler+0x3ce>
 80021d0:	4b28      	ldr	r3, [pc, #160]	@ (8002274 <HAL_ADC_IRQHandler+0x470>)
 80021d2:	4618      	mov	r0, r3
 80021d4:	f7ff fb78 	bl	80018c8 <LL_ADC_GetMultiDMATransfer>
 80021d8:	4603      	mov	r3, r0
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d00b      	beq.n	80021f6 <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 80021de:	2301      	movs	r3, #1
 80021e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80021e2:	e008      	b.n	80021f6 <HAL_ADC_IRQHandler+0x3f2>
        }
      }
      else
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	68db      	ldr	r3, [r3, #12]
 80021ea:	f003 0303 	and.w	r3, r3, #3
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d001      	beq.n	80021f6 <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 80021f2:	2301      	movs	r3, #1
 80021f4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 80021f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021f8:	2b01      	cmp	r3, #1
 80021fa:	d10e      	bne.n	800221a <HAL_ADC_IRQHandler+0x416>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002200:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800220c:	f043 0202 	orr.w	r2, r3, #2
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	665a      	str	r2, [r3, #100]	@ 0x64
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002214:	6878      	ldr	r0, [r7, #4]
 8002216:	f000 f839 	bl	800228c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	2210      	movs	r2, #16
 8002220:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8002222:	69fb      	ldr	r3, [r7, #28]
 8002224:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002228:	2b00      	cmp	r3, #0
 800222a:	d018      	beq.n	800225e <HAL_ADC_IRQHandler+0x45a>
 800222c:	69bb      	ldr	r3, [r7, #24]
 800222e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002232:	2b00      	cmp	r3, #0
 8002234:	d013      	beq.n	800225e <HAL_ADC_IRQHandler+0x45a>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800223a:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002246:	f043 0208 	orr.w	r2, r3, #8
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002256:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002258:	6878      	ldr	r0, [r7, #4]
 800225a:	f000 fded 	bl	8002e38 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 800225e:	bf00      	nop
 8002260:	3728      	adds	r7, #40	@ 0x28
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	40022000 	.word	0x40022000
 800226c:	40022100 	.word	0x40022100
 8002270:	40022300 	.word	0x40022300
 8002274:	58026300 	.word	0x58026300

08002278 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002278:	b480      	push	{r7}
 800227a:	b083      	sub	sp, #12
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002280:	bf00      	nop
 8002282:	370c      	adds	r7, #12
 8002284:	46bd      	mov	sp, r7
 8002286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228a:	4770      	bx	lr

0800228c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800228c:	b480      	push	{r7}
 800228e:	b083      	sub	sp, #12
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002294:	bf00      	nop
 8002296:	370c      	adds	r7, #12
 8002298:	46bd      	mov	sp, r7
 800229a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229e:	4770      	bx	lr

080022a0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80022a0:	b590      	push	{r4, r7, lr}
 80022a2:	b0a5      	sub	sp, #148	@ 0x94
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
 80022a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022aa:	2300      	movs	r3, #0
 80022ac:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80022b0:	2300      	movs	r3, #0
 80022b2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80022ba:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	68db      	ldr	r3, [r3, #12]
 80022c0:	4aa4      	ldr	r2, [pc, #656]	@ (8002554 <HAL_ADC_ConfigChannel+0x2b4>)
 80022c2:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80022ca:	2b01      	cmp	r3, #1
 80022cc:	d102      	bne.n	80022d4 <HAL_ADC_ConfigChannel+0x34>
 80022ce:	2302      	movs	r3, #2
 80022d0:	f000 bca2 	b.w	8002c18 <HAL_ADC_ConfigChannel+0x978>
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2201      	movs	r2, #1
 80022d8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4618      	mov	r0, r3
 80022e2:	f7ff fb60 	bl	80019a6 <LL_ADC_REG_IsConversionOngoing>
 80022e6:	4603      	mov	r3, r0
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	f040 8486 	bne.w	8002bfa <HAL_ADC_ConfigChannel+0x95a>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	db31      	blt.n	800235a <HAL_ADC_ConfigChannel+0xba>
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	4a97      	ldr	r2, [pc, #604]	@ (8002558 <HAL_ADC_ConfigChannel+0x2b8>)
 80022fc:	4293      	cmp	r3, r2
 80022fe:	d02c      	beq.n	800235a <HAL_ADC_ConfigChannel+0xba>
      {
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002308:	2b00      	cmp	r3, #0
 800230a:	d108      	bne.n	800231e <HAL_ADC_ConfigChannel+0x7e>
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	0e9b      	lsrs	r3, r3, #26
 8002312:	f003 031f 	and.w	r3, r3, #31
 8002316:	2201      	movs	r2, #1
 8002318:	fa02 f303 	lsl.w	r3, r2, r3
 800231c:	e016      	b.n	800234c <HAL_ADC_ConfigChannel+0xac>
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002324:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002326:	fa93 f3a3 	rbit	r3, r3
 800232a:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800232c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800232e:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8002330:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002332:	2b00      	cmp	r3, #0
 8002334:	d101      	bne.n	800233a <HAL_ADC_ConfigChannel+0x9a>
    return 32U;
 8002336:	2320      	movs	r3, #32
 8002338:	e003      	b.n	8002342 <HAL_ADC_ConfigChannel+0xa2>
  return __builtin_clz(value);
 800233a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800233c:	fab3 f383 	clz	r3, r3
 8002340:	b2db      	uxtb	r3, r3
 8002342:	f003 031f 	and.w	r3, r3, #31
 8002346:	2201      	movs	r2, #1
 8002348:	fa02 f303 	lsl.w	r3, r2, r3
 800234c:	687a      	ldr	r2, [r7, #4]
 800234e:	6812      	ldr	r2, [r2, #0]
 8002350:	69d1      	ldr	r1, [r2, #28]
 8002352:	687a      	ldr	r2, [r7, #4]
 8002354:	6812      	ldr	r2, [r2, #0]
 8002356:	430b      	orrs	r3, r1
 8002358:	61d3      	str	r3, [r2, #28]
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6818      	ldr	r0, [r3, #0]
 800235e:	683b      	ldr	r3, [r7, #0]
 8002360:	6859      	ldr	r1, [r3, #4]
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	461a      	mov	r2, r3
 8002368:	f7ff f9f5 	bl	8001756 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4618      	mov	r0, r3
 8002372:	f7ff fb18 	bl	80019a6 <LL_ADC_REG_IsConversionOngoing>
 8002376:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	4618      	mov	r0, r3
 8002380:	f7ff fb24 	bl	80019cc <LL_ADC_INJ_IsConversionOngoing>
 8002384:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002388:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800238c:	2b00      	cmp	r3, #0
 800238e:	f040 824a 	bne.w	8002826 <HAL_ADC_ConfigChannel+0x586>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002392:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002396:	2b00      	cmp	r3, #0
 8002398:	f040 8245 	bne.w	8002826 <HAL_ADC_ConfigChannel+0x586>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6818      	ldr	r0, [r3, #0]
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	6819      	ldr	r1, [r3, #0]
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	689b      	ldr	r3, [r3, #8]
 80023a8:	461a      	mov	r2, r3
 80023aa:	f7ff fa13 	bl	80017d4 <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4a69      	ldr	r2, [pc, #420]	@ (8002558 <HAL_ADC_ConfigChannel+0x2b8>)
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d10d      	bne.n	80023d4 <HAL_ADC_ConfigChannel+0x134>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	695a      	ldr	r2, [r3, #20]
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	68db      	ldr	r3, [r3, #12]
 80023c2:	08db      	lsrs	r3, r3, #3
 80023c4:	f003 0303 	and.w	r3, r3, #3
 80023c8:	005b      	lsls	r3, r3, #1
 80023ca:	fa02 f303 	lsl.w	r3, r2, r3
 80023ce:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80023d2:	e032      	b.n	800243a <HAL_ADC_ConfigChannel+0x19a>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80023d4:	4b61      	ldr	r3, [pc, #388]	@ (800255c <HAL_ADC_ConfigChannel+0x2bc>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80023dc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80023e0:	d10b      	bne.n	80023fa <HAL_ADC_ConfigChannel+0x15a>
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	695a      	ldr	r2, [r3, #20]
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	68db      	ldr	r3, [r3, #12]
 80023ec:	089b      	lsrs	r3, r3, #2
 80023ee:	f003 0307 	and.w	r3, r3, #7
 80023f2:	005b      	lsls	r3, r3, #1
 80023f4:	fa02 f303 	lsl.w	r3, r2, r3
 80023f8:	e01d      	b.n	8002436 <HAL_ADC_ConfigChannel+0x196>
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	68db      	ldr	r3, [r3, #12]
 8002400:	f003 0310 	and.w	r3, r3, #16
 8002404:	2b00      	cmp	r3, #0
 8002406:	d10b      	bne.n	8002420 <HAL_ADC_ConfigChannel+0x180>
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	695a      	ldr	r2, [r3, #20]
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	68db      	ldr	r3, [r3, #12]
 8002412:	089b      	lsrs	r3, r3, #2
 8002414:	f003 0307 	and.w	r3, r3, #7
 8002418:	005b      	lsls	r3, r3, #1
 800241a:	fa02 f303 	lsl.w	r3, r2, r3
 800241e:	e00a      	b.n	8002436 <HAL_ADC_ConfigChannel+0x196>
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	695a      	ldr	r2, [r3, #20]
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	68db      	ldr	r3, [r3, #12]
 800242a:	089b      	lsrs	r3, r3, #2
 800242c:	f003 0304 	and.w	r3, r3, #4
 8002430:	005b      	lsls	r3, r3, #1
 8002432:	fa02 f303 	lsl.w	r3, r2, r3
 8002436:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	691b      	ldr	r3, [r3, #16]
 800243e:	2b04      	cmp	r3, #4
 8002440:	d048      	beq.n	80024d4 <HAL_ADC_ConfigChannel+0x234>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6818      	ldr	r0, [r3, #0]
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	6919      	ldr	r1, [r3, #16]
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	681a      	ldr	r2, [r3, #0]
 800244e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002452:	f7ff f87b 	bl	800154c <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4a3f      	ldr	r2, [pc, #252]	@ (8002558 <HAL_ADC_ConfigChannel+0x2b8>)
 800245c:	4293      	cmp	r3, r2
 800245e:	d119      	bne.n	8002494 <HAL_ADC_ConfigChannel+0x1f4>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6818      	ldr	r0, [r3, #0]
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	6919      	ldr	r1, [r3, #16]
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	69db      	ldr	r3, [r3, #28]
 800246c:	461a      	mov	r2, r3
 800246e:	f7ff f913 	bl	8001698 <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6818      	ldr	r0, [r3, #0]
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	6919      	ldr	r1, [r3, #16]
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002480:	2b01      	cmp	r3, #1
 8002482:	d102      	bne.n	800248a <HAL_ADC_ConfigChannel+0x1ea>
 8002484:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002488:	e000      	b.n	800248c <HAL_ADC_ConfigChannel+0x1ec>
 800248a:	2300      	movs	r3, #0
 800248c:	461a      	mov	r2, r3
 800248e:	f7ff f8e1 	bl	8001654 <LL_ADC_SetOffsetSaturation>
 8002492:	e1c8      	b.n	8002826 <HAL_ADC_ConfigChannel+0x586>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	6818      	ldr	r0, [r3, #0]
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	6919      	ldr	r1, [r3, #16]
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80024a2:	2b01      	cmp	r3, #1
 80024a4:	d102      	bne.n	80024ac <HAL_ADC_ConfigChannel+0x20c>
 80024a6:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80024aa:	e000      	b.n	80024ae <HAL_ADC_ConfigChannel+0x20e>
 80024ac:	2300      	movs	r3, #0
 80024ae:	461a      	mov	r2, r3
 80024b0:	f7ff f8ae 	bl	8001610 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6818      	ldr	r0, [r3, #0]
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	6919      	ldr	r1, [r3, #16]
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	7e1b      	ldrb	r3, [r3, #24]
 80024c0:	2b01      	cmp	r3, #1
 80024c2:	d102      	bne.n	80024ca <HAL_ADC_ConfigChannel+0x22a>
 80024c4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80024c8:	e000      	b.n	80024cc <HAL_ADC_ConfigChannel+0x22c>
 80024ca:	2300      	movs	r3, #0
 80024cc:	461a      	mov	r2, r3
 80024ce:	f7ff f885 	bl	80015dc <LL_ADC_SetDataRightShift>
 80024d2:	e1a8      	b.n	8002826 <HAL_ADC_ConfigChannel+0x586>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	4a1f      	ldr	r2, [pc, #124]	@ (8002558 <HAL_ADC_ConfigChannel+0x2b8>)
 80024da:	4293      	cmp	r3, r2
 80024dc:	f040 815b 	bne.w	8002796 <HAL_ADC_ConfigChannel+0x4f6>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	2100      	movs	r1, #0
 80024e6:	4618      	mov	r0, r3
 80024e8:	f7ff f862 	bl	80015b0 <LL_ADC_GetOffsetChannel>
 80024ec:	4603      	mov	r3, r0
 80024ee:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d10a      	bne.n	800250c <HAL_ADC_ConfigChannel+0x26c>
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	2100      	movs	r1, #0
 80024fc:	4618      	mov	r0, r3
 80024fe:	f7ff f857 	bl	80015b0 <LL_ADC_GetOffsetChannel>
 8002502:	4603      	mov	r3, r0
 8002504:	0e9b      	lsrs	r3, r3, #26
 8002506:	f003 021f 	and.w	r2, r3, #31
 800250a:	e017      	b.n	800253c <HAL_ADC_ConfigChannel+0x29c>
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	2100      	movs	r1, #0
 8002512:	4618      	mov	r0, r3
 8002514:	f7ff f84c 	bl	80015b0 <LL_ADC_GetOffsetChannel>
 8002518:	4603      	mov	r3, r0
 800251a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800251c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800251e:	fa93 f3a3 	rbit	r3, r3
 8002522:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8002524:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002526:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8002528:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800252a:	2b00      	cmp	r3, #0
 800252c:	d101      	bne.n	8002532 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 800252e:	2320      	movs	r3, #32
 8002530:	e003      	b.n	800253a <HAL_ADC_ConfigChannel+0x29a>
  return __builtin_clz(value);
 8002532:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002534:	fab3 f383 	clz	r3, r3
 8002538:	b2db      	uxtb	r3, r3
 800253a:	461a      	mov	r2, r3
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002544:	2b00      	cmp	r3, #0
 8002546:	d10b      	bne.n	8002560 <HAL_ADC_ConfigChannel+0x2c0>
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	0e9b      	lsrs	r3, r3, #26
 800254e:	f003 031f 	and.w	r3, r3, #31
 8002552:	e017      	b.n	8002584 <HAL_ADC_ConfigChannel+0x2e4>
 8002554:	47ff0000 	.word	0x47ff0000
 8002558:	58026000 	.word	0x58026000
 800255c:	5c001000 	.word	0x5c001000
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002566:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002568:	fa93 f3a3 	rbit	r3, r3
 800256c:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800256e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002570:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8002572:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002574:	2b00      	cmp	r3, #0
 8002576:	d101      	bne.n	800257c <HAL_ADC_ConfigChannel+0x2dc>
    return 32U;
 8002578:	2320      	movs	r3, #32
 800257a:	e003      	b.n	8002584 <HAL_ADC_ConfigChannel+0x2e4>
  return __builtin_clz(value);
 800257c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800257e:	fab3 f383 	clz	r3, r3
 8002582:	b2db      	uxtb	r3, r3
 8002584:	429a      	cmp	r2, r3
 8002586:	d106      	bne.n	8002596 <HAL_ADC_ConfigChannel+0x2f6>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	2200      	movs	r2, #0
 800258e:	2100      	movs	r1, #0
 8002590:	4618      	mov	r0, r3
 8002592:	f7ff f8a3 	bl	80016dc <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	2101      	movs	r1, #1
 800259c:	4618      	mov	r0, r3
 800259e:	f7ff f807 	bl	80015b0 <LL_ADC_GetOffsetChannel>
 80025a2:	4603      	mov	r3, r0
 80025a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d10a      	bne.n	80025c2 <HAL_ADC_ConfigChannel+0x322>
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	2101      	movs	r1, #1
 80025b2:	4618      	mov	r0, r3
 80025b4:	f7fe fffc 	bl	80015b0 <LL_ADC_GetOffsetChannel>
 80025b8:	4603      	mov	r3, r0
 80025ba:	0e9b      	lsrs	r3, r3, #26
 80025bc:	f003 021f 	and.w	r2, r3, #31
 80025c0:	e017      	b.n	80025f2 <HAL_ADC_ConfigChannel+0x352>
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	2101      	movs	r1, #1
 80025c8:	4618      	mov	r0, r3
 80025ca:	f7fe fff1 	bl	80015b0 <LL_ADC_GetOffsetChannel>
 80025ce:	4603      	mov	r3, r0
 80025d0:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80025d4:	fa93 f3a3 	rbit	r3, r3
 80025d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80025da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80025dc:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80025de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d101      	bne.n	80025e8 <HAL_ADC_ConfigChannel+0x348>
    return 32U;
 80025e4:	2320      	movs	r3, #32
 80025e6:	e003      	b.n	80025f0 <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 80025e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80025ea:	fab3 f383 	clz	r3, r3
 80025ee:	b2db      	uxtb	r3, r3
 80025f0:	461a      	mov	r2, r3
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d105      	bne.n	800260a <HAL_ADC_ConfigChannel+0x36a>
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	0e9b      	lsrs	r3, r3, #26
 8002604:	f003 031f 	and.w	r3, r3, #31
 8002608:	e011      	b.n	800262e <HAL_ADC_ConfigChannel+0x38e>
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002610:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002612:	fa93 f3a3 	rbit	r3, r3
 8002616:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8002618:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800261a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800261c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800261e:	2b00      	cmp	r3, #0
 8002620:	d101      	bne.n	8002626 <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8002622:	2320      	movs	r3, #32
 8002624:	e003      	b.n	800262e <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 8002626:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002628:	fab3 f383 	clz	r3, r3
 800262c:	b2db      	uxtb	r3, r3
 800262e:	429a      	cmp	r2, r3
 8002630:	d106      	bne.n	8002640 <HAL_ADC_ConfigChannel+0x3a0>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	2200      	movs	r2, #0
 8002638:	2101      	movs	r1, #1
 800263a:	4618      	mov	r0, r3
 800263c:	f7ff f84e 	bl	80016dc <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	2102      	movs	r1, #2
 8002646:	4618      	mov	r0, r3
 8002648:	f7fe ffb2 	bl	80015b0 <LL_ADC_GetOffsetChannel>
 800264c:	4603      	mov	r3, r0
 800264e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002652:	2b00      	cmp	r3, #0
 8002654:	d10a      	bne.n	800266c <HAL_ADC_ConfigChannel+0x3cc>
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	2102      	movs	r1, #2
 800265c:	4618      	mov	r0, r3
 800265e:	f7fe ffa7 	bl	80015b0 <LL_ADC_GetOffsetChannel>
 8002662:	4603      	mov	r3, r0
 8002664:	0e9b      	lsrs	r3, r3, #26
 8002666:	f003 021f 	and.w	r2, r3, #31
 800266a:	e017      	b.n	800269c <HAL_ADC_ConfigChannel+0x3fc>
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	2102      	movs	r1, #2
 8002672:	4618      	mov	r0, r3
 8002674:	f7fe ff9c 	bl	80015b0 <LL_ADC_GetOffsetChannel>
 8002678:	4603      	mov	r3, r0
 800267a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800267c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800267e:	fa93 f3a3 	rbit	r3, r3
 8002682:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002684:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002686:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8002688:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800268a:	2b00      	cmp	r3, #0
 800268c:	d101      	bne.n	8002692 <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 800268e:	2320      	movs	r3, #32
 8002690:	e003      	b.n	800269a <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 8002692:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002694:	fab3 f383 	clz	r3, r3
 8002698:	b2db      	uxtb	r3, r3
 800269a:	461a      	mov	r2, r3
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d105      	bne.n	80026b4 <HAL_ADC_ConfigChannel+0x414>
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	0e9b      	lsrs	r3, r3, #26
 80026ae:	f003 031f 	and.w	r3, r3, #31
 80026b2:	e011      	b.n	80026d8 <HAL_ADC_ConfigChannel+0x438>
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026bc:	fa93 f3a3 	rbit	r3, r3
 80026c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80026c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026c4:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80026c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d101      	bne.n	80026d0 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 80026cc:	2320      	movs	r3, #32
 80026ce:	e003      	b.n	80026d8 <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 80026d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026d2:	fab3 f383 	clz	r3, r3
 80026d6:	b2db      	uxtb	r3, r3
 80026d8:	429a      	cmp	r2, r3
 80026da:	d106      	bne.n	80026ea <HAL_ADC_ConfigChannel+0x44a>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	2200      	movs	r2, #0
 80026e2:	2102      	movs	r1, #2
 80026e4:	4618      	mov	r0, r3
 80026e6:	f7fe fff9 	bl	80016dc <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	2103      	movs	r1, #3
 80026f0:	4618      	mov	r0, r3
 80026f2:	f7fe ff5d 	bl	80015b0 <LL_ADC_GetOffsetChannel>
 80026f6:	4603      	mov	r3, r0
 80026f8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d10a      	bne.n	8002716 <HAL_ADC_ConfigChannel+0x476>
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	2103      	movs	r1, #3
 8002706:	4618      	mov	r0, r3
 8002708:	f7fe ff52 	bl	80015b0 <LL_ADC_GetOffsetChannel>
 800270c:	4603      	mov	r3, r0
 800270e:	0e9b      	lsrs	r3, r3, #26
 8002710:	f003 021f 	and.w	r2, r3, #31
 8002714:	e017      	b.n	8002746 <HAL_ADC_ConfigChannel+0x4a6>
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	2103      	movs	r1, #3
 800271c:	4618      	mov	r0, r3
 800271e:	f7fe ff47 	bl	80015b0 <LL_ADC_GetOffsetChannel>
 8002722:	4603      	mov	r3, r0
 8002724:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002726:	6a3b      	ldr	r3, [r7, #32]
 8002728:	fa93 f3a3 	rbit	r3, r3
 800272c:	61fb      	str	r3, [r7, #28]
  return result;
 800272e:	69fb      	ldr	r3, [r7, #28]
 8002730:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002732:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002734:	2b00      	cmp	r3, #0
 8002736:	d101      	bne.n	800273c <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8002738:	2320      	movs	r3, #32
 800273a:	e003      	b.n	8002744 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 800273c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800273e:	fab3 f383 	clz	r3, r3
 8002742:	b2db      	uxtb	r3, r3
 8002744:	461a      	mov	r2, r3
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800274e:	2b00      	cmp	r3, #0
 8002750:	d105      	bne.n	800275e <HAL_ADC_ConfigChannel+0x4be>
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	0e9b      	lsrs	r3, r3, #26
 8002758:	f003 031f 	and.w	r3, r3, #31
 800275c:	e011      	b.n	8002782 <HAL_ADC_ConfigChannel+0x4e2>
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002764:	697b      	ldr	r3, [r7, #20]
 8002766:	fa93 f3a3 	rbit	r3, r3
 800276a:	613b      	str	r3, [r7, #16]
  return result;
 800276c:	693b      	ldr	r3, [r7, #16]
 800276e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002770:	69bb      	ldr	r3, [r7, #24]
 8002772:	2b00      	cmp	r3, #0
 8002774:	d101      	bne.n	800277a <HAL_ADC_ConfigChannel+0x4da>
    return 32U;
 8002776:	2320      	movs	r3, #32
 8002778:	e003      	b.n	8002782 <HAL_ADC_ConfigChannel+0x4e2>
  return __builtin_clz(value);
 800277a:	69bb      	ldr	r3, [r7, #24]
 800277c:	fab3 f383 	clz	r3, r3
 8002780:	b2db      	uxtb	r3, r3
 8002782:	429a      	cmp	r2, r3
 8002784:	d14f      	bne.n	8002826 <HAL_ADC_ConfigChannel+0x586>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	2200      	movs	r2, #0
 800278c:	2103      	movs	r1, #3
 800278e:	4618      	mov	r0, r3
 8002790:	f7fe ffa4 	bl	80016dc <LL_ADC_SetOffsetState>
 8002794:	e047      	b.n	8002826 <HAL_ADC_ConfigChannel+0x586>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800279c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	069b      	lsls	r3, r3, #26
 80027a6:	429a      	cmp	r2, r3
 80027a8:	d107      	bne.n	80027ba <HAL_ADC_ConfigChannel+0x51a>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80027b8:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80027c0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	069b      	lsls	r3, r3, #26
 80027ca:	429a      	cmp	r2, r3
 80027cc:	d107      	bne.n	80027de <HAL_ADC_ConfigChannel+0x53e>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80027dc:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80027e4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	069b      	lsls	r3, r3, #26
 80027ee:	429a      	cmp	r2, r3
 80027f0:	d107      	bne.n	8002802 <HAL_ADC_ConfigChannel+0x562>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002800:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002808:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	069b      	lsls	r3, r3, #26
 8002812:	429a      	cmp	r2, r3
 8002814:	d107      	bne.n	8002826 <HAL_ADC_ConfigChannel+0x586>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002824:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4618      	mov	r0, r3
 800282c:	f7ff f8a8 	bl	8001980 <LL_ADC_IsEnabled>
 8002830:	4603      	mov	r3, r0
 8002832:	2b00      	cmp	r3, #0
 8002834:	f040 81ea 	bne.w	8002c0c <HAL_ADC_ConfigChannel+0x96c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	6818      	ldr	r0, [r3, #0]
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	6819      	ldr	r1, [r3, #0]
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	68db      	ldr	r3, [r3, #12]
 8002844:	461a      	mov	r2, r3
 8002846:	f7fe fff1 	bl	800182c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	68db      	ldr	r3, [r3, #12]
 800284e:	4a7a      	ldr	r2, [pc, #488]	@ (8002a38 <HAL_ADC_ConfigChannel+0x798>)
 8002850:	4293      	cmp	r3, r2
 8002852:	f040 80e0 	bne.w	8002a16 <HAL_ADC_ConfigChannel+0x776>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681a      	ldr	r2, [r3, #0]
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4977      	ldr	r1, [pc, #476]	@ (8002a3c <HAL_ADC_ConfigChannel+0x79c>)
 8002860:	428b      	cmp	r3, r1
 8002862:	d147      	bne.n	80028f4 <HAL_ADC_ConfigChannel+0x654>
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4975      	ldr	r1, [pc, #468]	@ (8002a40 <HAL_ADC_ConfigChannel+0x7a0>)
 800286a:	428b      	cmp	r3, r1
 800286c:	d040      	beq.n	80028f0 <HAL_ADC_ConfigChannel+0x650>
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	4974      	ldr	r1, [pc, #464]	@ (8002a44 <HAL_ADC_ConfigChannel+0x7a4>)
 8002874:	428b      	cmp	r3, r1
 8002876:	d039      	beq.n	80028ec <HAL_ADC_ConfigChannel+0x64c>
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4972      	ldr	r1, [pc, #456]	@ (8002a48 <HAL_ADC_ConfigChannel+0x7a8>)
 800287e:	428b      	cmp	r3, r1
 8002880:	d032      	beq.n	80028e8 <HAL_ADC_ConfigChannel+0x648>
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4971      	ldr	r1, [pc, #452]	@ (8002a4c <HAL_ADC_ConfigChannel+0x7ac>)
 8002888:	428b      	cmp	r3, r1
 800288a:	d02b      	beq.n	80028e4 <HAL_ADC_ConfigChannel+0x644>
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	496f      	ldr	r1, [pc, #444]	@ (8002a50 <HAL_ADC_ConfigChannel+0x7b0>)
 8002892:	428b      	cmp	r3, r1
 8002894:	d024      	beq.n	80028e0 <HAL_ADC_ConfigChannel+0x640>
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	496e      	ldr	r1, [pc, #440]	@ (8002a54 <HAL_ADC_ConfigChannel+0x7b4>)
 800289c:	428b      	cmp	r3, r1
 800289e:	d01d      	beq.n	80028dc <HAL_ADC_ConfigChannel+0x63c>
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	496c      	ldr	r1, [pc, #432]	@ (8002a58 <HAL_ADC_ConfigChannel+0x7b8>)
 80028a6:	428b      	cmp	r3, r1
 80028a8:	d016      	beq.n	80028d8 <HAL_ADC_ConfigChannel+0x638>
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	496b      	ldr	r1, [pc, #428]	@ (8002a5c <HAL_ADC_ConfigChannel+0x7bc>)
 80028b0:	428b      	cmp	r3, r1
 80028b2:	d00f      	beq.n	80028d4 <HAL_ADC_ConfigChannel+0x634>
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4969      	ldr	r1, [pc, #420]	@ (8002a60 <HAL_ADC_ConfigChannel+0x7c0>)
 80028ba:	428b      	cmp	r3, r1
 80028bc:	d008      	beq.n	80028d0 <HAL_ADC_ConfigChannel+0x630>
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	4968      	ldr	r1, [pc, #416]	@ (8002a64 <HAL_ADC_ConfigChannel+0x7c4>)
 80028c4:	428b      	cmp	r3, r1
 80028c6:	d101      	bne.n	80028cc <HAL_ADC_ConfigChannel+0x62c>
 80028c8:	4b67      	ldr	r3, [pc, #412]	@ (8002a68 <HAL_ADC_ConfigChannel+0x7c8>)
 80028ca:	e0a0      	b.n	8002a0e <HAL_ADC_ConfigChannel+0x76e>
 80028cc:	2300      	movs	r3, #0
 80028ce:	e09e      	b.n	8002a0e <HAL_ADC_ConfigChannel+0x76e>
 80028d0:	4b66      	ldr	r3, [pc, #408]	@ (8002a6c <HAL_ADC_ConfigChannel+0x7cc>)
 80028d2:	e09c      	b.n	8002a0e <HAL_ADC_ConfigChannel+0x76e>
 80028d4:	4b66      	ldr	r3, [pc, #408]	@ (8002a70 <HAL_ADC_ConfigChannel+0x7d0>)
 80028d6:	e09a      	b.n	8002a0e <HAL_ADC_ConfigChannel+0x76e>
 80028d8:	4b60      	ldr	r3, [pc, #384]	@ (8002a5c <HAL_ADC_ConfigChannel+0x7bc>)
 80028da:	e098      	b.n	8002a0e <HAL_ADC_ConfigChannel+0x76e>
 80028dc:	4b5e      	ldr	r3, [pc, #376]	@ (8002a58 <HAL_ADC_ConfigChannel+0x7b8>)
 80028de:	e096      	b.n	8002a0e <HAL_ADC_ConfigChannel+0x76e>
 80028e0:	4b64      	ldr	r3, [pc, #400]	@ (8002a74 <HAL_ADC_ConfigChannel+0x7d4>)
 80028e2:	e094      	b.n	8002a0e <HAL_ADC_ConfigChannel+0x76e>
 80028e4:	4b64      	ldr	r3, [pc, #400]	@ (8002a78 <HAL_ADC_ConfigChannel+0x7d8>)
 80028e6:	e092      	b.n	8002a0e <HAL_ADC_ConfigChannel+0x76e>
 80028e8:	4b64      	ldr	r3, [pc, #400]	@ (8002a7c <HAL_ADC_ConfigChannel+0x7dc>)
 80028ea:	e090      	b.n	8002a0e <HAL_ADC_ConfigChannel+0x76e>
 80028ec:	4b64      	ldr	r3, [pc, #400]	@ (8002a80 <HAL_ADC_ConfigChannel+0x7e0>)
 80028ee:	e08e      	b.n	8002a0e <HAL_ADC_ConfigChannel+0x76e>
 80028f0:	2301      	movs	r3, #1
 80028f2:	e08c      	b.n	8002a0e <HAL_ADC_ConfigChannel+0x76e>
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4962      	ldr	r1, [pc, #392]	@ (8002a84 <HAL_ADC_ConfigChannel+0x7e4>)
 80028fa:	428b      	cmp	r3, r1
 80028fc:	d140      	bne.n	8002980 <HAL_ADC_ConfigChannel+0x6e0>
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	494f      	ldr	r1, [pc, #316]	@ (8002a40 <HAL_ADC_ConfigChannel+0x7a0>)
 8002904:	428b      	cmp	r3, r1
 8002906:	d039      	beq.n	800297c <HAL_ADC_ConfigChannel+0x6dc>
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	494d      	ldr	r1, [pc, #308]	@ (8002a44 <HAL_ADC_ConfigChannel+0x7a4>)
 800290e:	428b      	cmp	r3, r1
 8002910:	d032      	beq.n	8002978 <HAL_ADC_ConfigChannel+0x6d8>
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	494c      	ldr	r1, [pc, #304]	@ (8002a48 <HAL_ADC_ConfigChannel+0x7a8>)
 8002918:	428b      	cmp	r3, r1
 800291a:	d02b      	beq.n	8002974 <HAL_ADC_ConfigChannel+0x6d4>
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	494a      	ldr	r1, [pc, #296]	@ (8002a4c <HAL_ADC_ConfigChannel+0x7ac>)
 8002922:	428b      	cmp	r3, r1
 8002924:	d024      	beq.n	8002970 <HAL_ADC_ConfigChannel+0x6d0>
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4949      	ldr	r1, [pc, #292]	@ (8002a50 <HAL_ADC_ConfigChannel+0x7b0>)
 800292c:	428b      	cmp	r3, r1
 800292e:	d01d      	beq.n	800296c <HAL_ADC_ConfigChannel+0x6cc>
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4947      	ldr	r1, [pc, #284]	@ (8002a54 <HAL_ADC_ConfigChannel+0x7b4>)
 8002936:	428b      	cmp	r3, r1
 8002938:	d016      	beq.n	8002968 <HAL_ADC_ConfigChannel+0x6c8>
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	4946      	ldr	r1, [pc, #280]	@ (8002a58 <HAL_ADC_ConfigChannel+0x7b8>)
 8002940:	428b      	cmp	r3, r1
 8002942:	d00f      	beq.n	8002964 <HAL_ADC_ConfigChannel+0x6c4>
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4944      	ldr	r1, [pc, #272]	@ (8002a5c <HAL_ADC_ConfigChannel+0x7bc>)
 800294a:	428b      	cmp	r3, r1
 800294c:	d008      	beq.n	8002960 <HAL_ADC_ConfigChannel+0x6c0>
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	4944      	ldr	r1, [pc, #272]	@ (8002a64 <HAL_ADC_ConfigChannel+0x7c4>)
 8002954:	428b      	cmp	r3, r1
 8002956:	d101      	bne.n	800295c <HAL_ADC_ConfigChannel+0x6bc>
 8002958:	4b43      	ldr	r3, [pc, #268]	@ (8002a68 <HAL_ADC_ConfigChannel+0x7c8>)
 800295a:	e058      	b.n	8002a0e <HAL_ADC_ConfigChannel+0x76e>
 800295c:	2300      	movs	r3, #0
 800295e:	e056      	b.n	8002a0e <HAL_ADC_ConfigChannel+0x76e>
 8002960:	4b43      	ldr	r3, [pc, #268]	@ (8002a70 <HAL_ADC_ConfigChannel+0x7d0>)
 8002962:	e054      	b.n	8002a0e <HAL_ADC_ConfigChannel+0x76e>
 8002964:	4b3d      	ldr	r3, [pc, #244]	@ (8002a5c <HAL_ADC_ConfigChannel+0x7bc>)
 8002966:	e052      	b.n	8002a0e <HAL_ADC_ConfigChannel+0x76e>
 8002968:	4b3b      	ldr	r3, [pc, #236]	@ (8002a58 <HAL_ADC_ConfigChannel+0x7b8>)
 800296a:	e050      	b.n	8002a0e <HAL_ADC_ConfigChannel+0x76e>
 800296c:	4b41      	ldr	r3, [pc, #260]	@ (8002a74 <HAL_ADC_ConfigChannel+0x7d4>)
 800296e:	e04e      	b.n	8002a0e <HAL_ADC_ConfigChannel+0x76e>
 8002970:	4b41      	ldr	r3, [pc, #260]	@ (8002a78 <HAL_ADC_ConfigChannel+0x7d8>)
 8002972:	e04c      	b.n	8002a0e <HAL_ADC_ConfigChannel+0x76e>
 8002974:	4b41      	ldr	r3, [pc, #260]	@ (8002a7c <HAL_ADC_ConfigChannel+0x7dc>)
 8002976:	e04a      	b.n	8002a0e <HAL_ADC_ConfigChannel+0x76e>
 8002978:	4b41      	ldr	r3, [pc, #260]	@ (8002a80 <HAL_ADC_ConfigChannel+0x7e0>)
 800297a:	e048      	b.n	8002a0e <HAL_ADC_ConfigChannel+0x76e>
 800297c:	2301      	movs	r3, #1
 800297e:	e046      	b.n	8002a0e <HAL_ADC_ConfigChannel+0x76e>
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	4940      	ldr	r1, [pc, #256]	@ (8002a88 <HAL_ADC_ConfigChannel+0x7e8>)
 8002986:	428b      	cmp	r3, r1
 8002988:	d140      	bne.n	8002a0c <HAL_ADC_ConfigChannel+0x76c>
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	492c      	ldr	r1, [pc, #176]	@ (8002a40 <HAL_ADC_ConfigChannel+0x7a0>)
 8002990:	428b      	cmp	r3, r1
 8002992:	d039      	beq.n	8002a08 <HAL_ADC_ConfigChannel+0x768>
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	492a      	ldr	r1, [pc, #168]	@ (8002a44 <HAL_ADC_ConfigChannel+0x7a4>)
 800299a:	428b      	cmp	r3, r1
 800299c:	d032      	beq.n	8002a04 <HAL_ADC_ConfigChannel+0x764>
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	4929      	ldr	r1, [pc, #164]	@ (8002a48 <HAL_ADC_ConfigChannel+0x7a8>)
 80029a4:	428b      	cmp	r3, r1
 80029a6:	d02b      	beq.n	8002a00 <HAL_ADC_ConfigChannel+0x760>
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4927      	ldr	r1, [pc, #156]	@ (8002a4c <HAL_ADC_ConfigChannel+0x7ac>)
 80029ae:	428b      	cmp	r3, r1
 80029b0:	d024      	beq.n	80029fc <HAL_ADC_ConfigChannel+0x75c>
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4926      	ldr	r1, [pc, #152]	@ (8002a50 <HAL_ADC_ConfigChannel+0x7b0>)
 80029b8:	428b      	cmp	r3, r1
 80029ba:	d01d      	beq.n	80029f8 <HAL_ADC_ConfigChannel+0x758>
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4924      	ldr	r1, [pc, #144]	@ (8002a54 <HAL_ADC_ConfigChannel+0x7b4>)
 80029c2:	428b      	cmp	r3, r1
 80029c4:	d016      	beq.n	80029f4 <HAL_ADC_ConfigChannel+0x754>
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	4923      	ldr	r1, [pc, #140]	@ (8002a58 <HAL_ADC_ConfigChannel+0x7b8>)
 80029cc:	428b      	cmp	r3, r1
 80029ce:	d00f      	beq.n	80029f0 <HAL_ADC_ConfigChannel+0x750>
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4926      	ldr	r1, [pc, #152]	@ (8002a70 <HAL_ADC_ConfigChannel+0x7d0>)
 80029d6:	428b      	cmp	r3, r1
 80029d8:	d008      	beq.n	80029ec <HAL_ADC_ConfigChannel+0x74c>
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	492b      	ldr	r1, [pc, #172]	@ (8002a8c <HAL_ADC_ConfigChannel+0x7ec>)
 80029e0:	428b      	cmp	r3, r1
 80029e2:	d101      	bne.n	80029e8 <HAL_ADC_ConfigChannel+0x748>
 80029e4:	4b2a      	ldr	r3, [pc, #168]	@ (8002a90 <HAL_ADC_ConfigChannel+0x7f0>)
 80029e6:	e012      	b.n	8002a0e <HAL_ADC_ConfigChannel+0x76e>
 80029e8:	2300      	movs	r3, #0
 80029ea:	e010      	b.n	8002a0e <HAL_ADC_ConfigChannel+0x76e>
 80029ec:	4b27      	ldr	r3, [pc, #156]	@ (8002a8c <HAL_ADC_ConfigChannel+0x7ec>)
 80029ee:	e00e      	b.n	8002a0e <HAL_ADC_ConfigChannel+0x76e>
 80029f0:	4b1a      	ldr	r3, [pc, #104]	@ (8002a5c <HAL_ADC_ConfigChannel+0x7bc>)
 80029f2:	e00c      	b.n	8002a0e <HAL_ADC_ConfigChannel+0x76e>
 80029f4:	4b18      	ldr	r3, [pc, #96]	@ (8002a58 <HAL_ADC_ConfigChannel+0x7b8>)
 80029f6:	e00a      	b.n	8002a0e <HAL_ADC_ConfigChannel+0x76e>
 80029f8:	4b1e      	ldr	r3, [pc, #120]	@ (8002a74 <HAL_ADC_ConfigChannel+0x7d4>)
 80029fa:	e008      	b.n	8002a0e <HAL_ADC_ConfigChannel+0x76e>
 80029fc:	4b1e      	ldr	r3, [pc, #120]	@ (8002a78 <HAL_ADC_ConfigChannel+0x7d8>)
 80029fe:	e006      	b.n	8002a0e <HAL_ADC_ConfigChannel+0x76e>
 8002a00:	4b1e      	ldr	r3, [pc, #120]	@ (8002a7c <HAL_ADC_ConfigChannel+0x7dc>)
 8002a02:	e004      	b.n	8002a0e <HAL_ADC_ConfigChannel+0x76e>
 8002a04:	4b1e      	ldr	r3, [pc, #120]	@ (8002a80 <HAL_ADC_ConfigChannel+0x7e0>)
 8002a06:	e002      	b.n	8002a0e <HAL_ADC_ConfigChannel+0x76e>
 8002a08:	2301      	movs	r3, #1
 8002a0a:	e000      	b.n	8002a0e <HAL_ADC_ConfigChannel+0x76e>
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	4619      	mov	r1, r3
 8002a10:	4610      	mov	r0, r2
 8002a12:	f7fe fd61 	bl	80014d8 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	f280 80f6 	bge.w	8002c0c <HAL_ADC_ConfigChannel+0x96c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4a05      	ldr	r2, [pc, #20]	@ (8002a3c <HAL_ADC_ConfigChannel+0x79c>)
 8002a26:	4293      	cmp	r3, r2
 8002a28:	d004      	beq.n	8002a34 <HAL_ADC_ConfigChannel+0x794>
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4a15      	ldr	r2, [pc, #84]	@ (8002a84 <HAL_ADC_ConfigChannel+0x7e4>)
 8002a30:	4293      	cmp	r3, r2
 8002a32:	d131      	bne.n	8002a98 <HAL_ADC_ConfigChannel+0x7f8>
 8002a34:	4b17      	ldr	r3, [pc, #92]	@ (8002a94 <HAL_ADC_ConfigChannel+0x7f4>)
 8002a36:	e030      	b.n	8002a9a <HAL_ADC_ConfigChannel+0x7fa>
 8002a38:	47ff0000 	.word	0x47ff0000
 8002a3c:	40022000 	.word	0x40022000
 8002a40:	04300002 	.word	0x04300002
 8002a44:	08600004 	.word	0x08600004
 8002a48:	0c900008 	.word	0x0c900008
 8002a4c:	10c00010 	.word	0x10c00010
 8002a50:	14f00020 	.word	0x14f00020
 8002a54:	2a000400 	.word	0x2a000400
 8002a58:	2e300800 	.word	0x2e300800
 8002a5c:	32601000 	.word	0x32601000
 8002a60:	43210000 	.word	0x43210000
 8002a64:	4b840000 	.word	0x4b840000
 8002a68:	4fb80000 	.word	0x4fb80000
 8002a6c:	47520000 	.word	0x47520000
 8002a70:	36902000 	.word	0x36902000
 8002a74:	25b00200 	.word	0x25b00200
 8002a78:	21800100 	.word	0x21800100
 8002a7c:	1d500080 	.word	0x1d500080
 8002a80:	19200040 	.word	0x19200040
 8002a84:	40022100 	.word	0x40022100
 8002a88:	58026000 	.word	0x58026000
 8002a8c:	3ac04000 	.word	0x3ac04000
 8002a90:	3ef08000 	.word	0x3ef08000
 8002a94:	40022300 	.word	0x40022300
 8002a98:	4b61      	ldr	r3, [pc, #388]	@ (8002c20 <HAL_ADC_ConfigChannel+0x980>)
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f7fe fd0e 	bl	80014bc <LL_ADC_GetCommonPathInternalCh>
 8002aa0:	67f8      	str	r0, [r7, #124]	@ 0x7c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4a5f      	ldr	r2, [pc, #380]	@ (8002c24 <HAL_ADC_ConfigChannel+0x984>)
 8002aa8:	4293      	cmp	r3, r2
 8002aaa:	d004      	beq.n	8002ab6 <HAL_ADC_ConfigChannel+0x816>
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4a5d      	ldr	r2, [pc, #372]	@ (8002c28 <HAL_ADC_ConfigChannel+0x988>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d10e      	bne.n	8002ad4 <HAL_ADC_ConfigChannel+0x834>
 8002ab6:	485b      	ldr	r0, [pc, #364]	@ (8002c24 <HAL_ADC_ConfigChannel+0x984>)
 8002ab8:	f7fe ff62 	bl	8001980 <LL_ADC_IsEnabled>
 8002abc:	4604      	mov	r4, r0
 8002abe:	485a      	ldr	r0, [pc, #360]	@ (8002c28 <HAL_ADC_ConfigChannel+0x988>)
 8002ac0:	f7fe ff5e 	bl	8001980 <LL_ADC_IsEnabled>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	4323      	orrs	r3, r4
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	bf0c      	ite	eq
 8002acc:	2301      	moveq	r3, #1
 8002ace:	2300      	movne	r3, #0
 8002ad0:	b2db      	uxtb	r3, r3
 8002ad2:	e008      	b.n	8002ae6 <HAL_ADC_ConfigChannel+0x846>
 8002ad4:	4855      	ldr	r0, [pc, #340]	@ (8002c2c <HAL_ADC_ConfigChannel+0x98c>)
 8002ad6:	f7fe ff53 	bl	8001980 <LL_ADC_IsEnabled>
 8002ada:	4603      	mov	r3, r0
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	bf0c      	ite	eq
 8002ae0:	2301      	moveq	r3, #1
 8002ae2:	2300      	movne	r3, #0
 8002ae4:	b2db      	uxtb	r3, r3
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d07d      	beq.n	8002be6 <HAL_ADC_ConfigChannel+0x946>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4a50      	ldr	r2, [pc, #320]	@ (8002c30 <HAL_ADC_ConfigChannel+0x990>)
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d130      	bne.n	8002b56 <HAL_ADC_ConfigChannel+0x8b6>
 8002af4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002af6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d12b      	bne.n	8002b56 <HAL_ADC_ConfigChannel+0x8b6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	4a4a      	ldr	r2, [pc, #296]	@ (8002c2c <HAL_ADC_ConfigChannel+0x98c>)
 8002b04:	4293      	cmp	r3, r2
 8002b06:	f040 8081 	bne.w	8002c0c <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4a45      	ldr	r2, [pc, #276]	@ (8002c24 <HAL_ADC_ConfigChannel+0x984>)
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d004      	beq.n	8002b1e <HAL_ADC_ConfigChannel+0x87e>
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a43      	ldr	r2, [pc, #268]	@ (8002c28 <HAL_ADC_ConfigChannel+0x988>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d101      	bne.n	8002b22 <HAL_ADC_ConfigChannel+0x882>
 8002b1e:	4a45      	ldr	r2, [pc, #276]	@ (8002c34 <HAL_ADC_ConfigChannel+0x994>)
 8002b20:	e000      	b.n	8002b24 <HAL_ADC_ConfigChannel+0x884>
 8002b22:	4a3f      	ldr	r2, [pc, #252]	@ (8002c20 <HAL_ADC_ConfigChannel+0x980>)
 8002b24:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002b26:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002b2a:	4619      	mov	r1, r3
 8002b2c:	4610      	mov	r0, r2
 8002b2e:	f7fe fcb2 	bl	8001496 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002b32:	4b41      	ldr	r3, [pc, #260]	@ (8002c38 <HAL_ADC_ConfigChannel+0x998>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	099b      	lsrs	r3, r3, #6
 8002b38:	4a40      	ldr	r2, [pc, #256]	@ (8002c3c <HAL_ADC_ConfigChannel+0x99c>)
 8002b3a:	fba2 2303 	umull	r2, r3, r2, r3
 8002b3e:	099b      	lsrs	r3, r3, #6
 8002b40:	3301      	adds	r3, #1
 8002b42:	005b      	lsls	r3, r3, #1
 8002b44:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8002b46:	e002      	b.n	8002b4e <HAL_ADC_ConfigChannel+0x8ae>
              {
                wait_loop_index--;
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	3b01      	subs	r3, #1
 8002b4c:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d1f9      	bne.n	8002b48 <HAL_ADC_ConfigChannel+0x8a8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002b54:	e05a      	b.n	8002c0c <HAL_ADC_ConfigChannel+0x96c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	4a39      	ldr	r2, [pc, #228]	@ (8002c40 <HAL_ADC_ConfigChannel+0x9a0>)
 8002b5c:	4293      	cmp	r3, r2
 8002b5e:	d11e      	bne.n	8002b9e <HAL_ADC_ConfigChannel+0x8fe>
 8002b60:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002b62:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d119      	bne.n	8002b9e <HAL_ADC_ConfigChannel+0x8fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	4a2f      	ldr	r2, [pc, #188]	@ (8002c2c <HAL_ADC_ConfigChannel+0x98c>)
 8002b70:	4293      	cmp	r3, r2
 8002b72:	d14b      	bne.n	8002c0c <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4a2a      	ldr	r2, [pc, #168]	@ (8002c24 <HAL_ADC_ConfigChannel+0x984>)
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d004      	beq.n	8002b88 <HAL_ADC_ConfigChannel+0x8e8>
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	4a29      	ldr	r2, [pc, #164]	@ (8002c28 <HAL_ADC_ConfigChannel+0x988>)
 8002b84:	4293      	cmp	r3, r2
 8002b86:	d101      	bne.n	8002b8c <HAL_ADC_ConfigChannel+0x8ec>
 8002b88:	4a2a      	ldr	r2, [pc, #168]	@ (8002c34 <HAL_ADC_ConfigChannel+0x994>)
 8002b8a:	e000      	b.n	8002b8e <HAL_ADC_ConfigChannel+0x8ee>
 8002b8c:	4a24      	ldr	r2, [pc, #144]	@ (8002c20 <HAL_ADC_ConfigChannel+0x980>)
 8002b8e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002b90:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002b94:	4619      	mov	r1, r3
 8002b96:	4610      	mov	r0, r2
 8002b98:	f7fe fc7d 	bl	8001496 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002b9c:	e036      	b.n	8002c0c <HAL_ADC_ConfigChannel+0x96c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4a28      	ldr	r2, [pc, #160]	@ (8002c44 <HAL_ADC_ConfigChannel+0x9a4>)
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d131      	bne.n	8002c0c <HAL_ADC_ConfigChannel+0x96c>
 8002ba8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002baa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d12c      	bne.n	8002c0c <HAL_ADC_ConfigChannel+0x96c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4a1d      	ldr	r2, [pc, #116]	@ (8002c2c <HAL_ADC_ConfigChannel+0x98c>)
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d127      	bne.n	8002c0c <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4a18      	ldr	r2, [pc, #96]	@ (8002c24 <HAL_ADC_ConfigChannel+0x984>)
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d004      	beq.n	8002bd0 <HAL_ADC_ConfigChannel+0x930>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	4a17      	ldr	r2, [pc, #92]	@ (8002c28 <HAL_ADC_ConfigChannel+0x988>)
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	d101      	bne.n	8002bd4 <HAL_ADC_ConfigChannel+0x934>
 8002bd0:	4a18      	ldr	r2, [pc, #96]	@ (8002c34 <HAL_ADC_ConfigChannel+0x994>)
 8002bd2:	e000      	b.n	8002bd6 <HAL_ADC_ConfigChannel+0x936>
 8002bd4:	4a12      	ldr	r2, [pc, #72]	@ (8002c20 <HAL_ADC_ConfigChannel+0x980>)
 8002bd6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002bd8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002bdc:	4619      	mov	r1, r3
 8002bde:	4610      	mov	r0, r2
 8002be0:	f7fe fc59 	bl	8001496 <LL_ADC_SetCommonPathInternalCh>
 8002be4:	e012      	b.n	8002c0c <HAL_ADC_ConfigChannel+0x96c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bea:	f043 0220 	orr.w	r2, r3, #32
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	661a      	str	r2, [r3, #96]	@ 0x60

          tmp_hal_status = HAL_ERROR;
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 8002bf8:	e008      	b.n	8002c0c <HAL_ADC_ConfigChannel+0x96c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bfe:	f043 0220 	orr.w	r2, r3, #32
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002c06:	2301      	movs	r3, #1
 8002c08:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2200      	movs	r2, #0
 8002c10:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8002c14:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 8002c18:	4618      	mov	r0, r3
 8002c1a:	3794      	adds	r7, #148	@ 0x94
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bd90      	pop	{r4, r7, pc}
 8002c20:	58026300 	.word	0x58026300
 8002c24:	40022000 	.word	0x40022000
 8002c28:	40022100 	.word	0x40022100
 8002c2c:	58026000 	.word	0x58026000
 8002c30:	c7520000 	.word	0xc7520000
 8002c34:	40022300 	.word	0x40022300
 8002c38:	24000018 	.word	0x24000018
 8002c3c:	053e2d63 	.word	0x053e2d63
 8002c40:	c3210000 	.word	0xc3210000
 8002c44:	cb840000 	.word	0xcb840000

08002c48 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b084      	sub	sp, #16
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a6c      	ldr	r2, [pc, #432]	@ (8002e08 <ADC_ConfigureBoostMode+0x1c0>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d004      	beq.n	8002c64 <ADC_ConfigureBoostMode+0x1c>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4a6b      	ldr	r2, [pc, #428]	@ (8002e0c <ADC_ConfigureBoostMode+0x1c4>)
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d109      	bne.n	8002c78 <ADC_ConfigureBoostMode+0x30>
 8002c64:	4b6a      	ldr	r3, [pc, #424]	@ (8002e10 <ADC_ConfigureBoostMode+0x1c8>)
 8002c66:	689b      	ldr	r3, [r3, #8]
 8002c68:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	bf14      	ite	ne
 8002c70:	2301      	movne	r3, #1
 8002c72:	2300      	moveq	r3, #0
 8002c74:	b2db      	uxtb	r3, r3
 8002c76:	e008      	b.n	8002c8a <ADC_ConfigureBoostMode+0x42>
 8002c78:	4b66      	ldr	r3, [pc, #408]	@ (8002e14 <ADC_ConfigureBoostMode+0x1cc>)
 8002c7a:	689b      	ldr	r3, [r3, #8]
 8002c7c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	bf14      	ite	ne
 8002c84:	2301      	movne	r3, #1
 8002c86:	2300      	moveq	r3, #0
 8002c88:	b2db      	uxtb	r3, r3
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d01c      	beq.n	8002cc8 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8002c8e:	f004 fa1d 	bl	80070cc <HAL_RCC_GetHCLKFreq>
 8002c92:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002c9c:	d010      	beq.n	8002cc0 <ADC_ConfigureBoostMode+0x78>
 8002c9e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002ca2:	d873      	bhi.n	8002d8c <ADC_ConfigureBoostMode+0x144>
 8002ca4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ca8:	d002      	beq.n	8002cb0 <ADC_ConfigureBoostMode+0x68>
 8002caa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002cae:	d16d      	bne.n	8002d8c <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	685b      	ldr	r3, [r3, #4]
 8002cb4:	0c1b      	lsrs	r3, r3, #16
 8002cb6:	68fa      	ldr	r2, [r7, #12]
 8002cb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cbc:	60fb      	str	r3, [r7, #12]
        break;
 8002cbe:	e068      	b.n	8002d92 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	089b      	lsrs	r3, r3, #2
 8002cc4:	60fb      	str	r3, [r7, #12]
        break;
 8002cc6:	e064      	b.n	8002d92 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8002cc8:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8002ccc:	f04f 0100 	mov.w	r1, #0
 8002cd0:	f005 fbe2 	bl	8008498 <HAL_RCCEx_GetPeriphCLKFreq>
 8002cd4:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8002cde:	d051      	beq.n	8002d84 <ADC_ConfigureBoostMode+0x13c>
 8002ce0:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8002ce4:	d854      	bhi.n	8002d90 <ADC_ConfigureBoostMode+0x148>
 8002ce6:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8002cea:	d047      	beq.n	8002d7c <ADC_ConfigureBoostMode+0x134>
 8002cec:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8002cf0:	d84e      	bhi.n	8002d90 <ADC_ConfigureBoostMode+0x148>
 8002cf2:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8002cf6:	d03d      	beq.n	8002d74 <ADC_ConfigureBoostMode+0x12c>
 8002cf8:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8002cfc:	d848      	bhi.n	8002d90 <ADC_ConfigureBoostMode+0x148>
 8002cfe:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002d02:	d033      	beq.n	8002d6c <ADC_ConfigureBoostMode+0x124>
 8002d04:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002d08:	d842      	bhi.n	8002d90 <ADC_ConfigureBoostMode+0x148>
 8002d0a:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8002d0e:	d029      	beq.n	8002d64 <ADC_ConfigureBoostMode+0x11c>
 8002d10:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8002d14:	d83c      	bhi.n	8002d90 <ADC_ConfigureBoostMode+0x148>
 8002d16:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8002d1a:	d01a      	beq.n	8002d52 <ADC_ConfigureBoostMode+0x10a>
 8002d1c:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8002d20:	d836      	bhi.n	8002d90 <ADC_ConfigureBoostMode+0x148>
 8002d22:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8002d26:	d014      	beq.n	8002d52 <ADC_ConfigureBoostMode+0x10a>
 8002d28:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8002d2c:	d830      	bhi.n	8002d90 <ADC_ConfigureBoostMode+0x148>
 8002d2e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002d32:	d00e      	beq.n	8002d52 <ADC_ConfigureBoostMode+0x10a>
 8002d34:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002d38:	d82a      	bhi.n	8002d90 <ADC_ConfigureBoostMode+0x148>
 8002d3a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002d3e:	d008      	beq.n	8002d52 <ADC_ConfigureBoostMode+0x10a>
 8002d40:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002d44:	d824      	bhi.n	8002d90 <ADC_ConfigureBoostMode+0x148>
 8002d46:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002d4a:	d002      	beq.n	8002d52 <ADC_ConfigureBoostMode+0x10a>
 8002d4c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002d50:	d11e      	bne.n	8002d90 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	685b      	ldr	r3, [r3, #4]
 8002d56:	0c9b      	lsrs	r3, r3, #18
 8002d58:	005b      	lsls	r3, r3, #1
 8002d5a:	68fa      	ldr	r2, [r7, #12]
 8002d5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d60:	60fb      	str	r3, [r7, #12]
        break;
 8002d62:	e016      	b.n	8002d92 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	091b      	lsrs	r3, r3, #4
 8002d68:	60fb      	str	r3, [r7, #12]
        break;
 8002d6a:	e012      	b.n	8002d92 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	095b      	lsrs	r3, r3, #5
 8002d70:	60fb      	str	r3, [r7, #12]
        break;
 8002d72:	e00e      	b.n	8002d92 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	099b      	lsrs	r3, r3, #6
 8002d78:	60fb      	str	r3, [r7, #12]
        break;
 8002d7a:	e00a      	b.n	8002d92 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	09db      	lsrs	r3, r3, #7
 8002d80:	60fb      	str	r3, [r7, #12]
        break;
 8002d82:	e006      	b.n	8002d92 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	0a1b      	lsrs	r3, r3, #8
 8002d88:	60fb      	str	r3, [r7, #12]
        break;
 8002d8a:	e002      	b.n	8002d92 <ADC_ConfigureBoostMode+0x14a>
        break;
 8002d8c:	bf00      	nop
 8002d8e:	e000      	b.n	8002d92 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8002d90:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	085b      	lsrs	r3, r3, #1
 8002d96:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	4a1f      	ldr	r2, [pc, #124]	@ (8002e18 <ADC_ConfigureBoostMode+0x1d0>)
 8002d9c:	4293      	cmp	r3, r2
 8002d9e:	d808      	bhi.n	8002db2 <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	689a      	ldr	r2, [r3, #8]
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8002dae:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8002db0:	e025      	b.n	8002dfe <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	4a19      	ldr	r2, [pc, #100]	@ (8002e1c <ADC_ConfigureBoostMode+0x1d4>)
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d80a      	bhi.n	8002dd0 <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	689b      	ldr	r3, [r3, #8]
 8002dc0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002dcc:	609a      	str	r2, [r3, #8]
}
 8002dce:	e016      	b.n	8002dfe <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	4a13      	ldr	r2, [pc, #76]	@ (8002e20 <ADC_ConfigureBoostMode+0x1d8>)
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	d80a      	bhi.n	8002dee <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	689b      	ldr	r3, [r3, #8]
 8002dde:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002dea:	609a      	str	r2, [r3, #8]
}
 8002dec:	e007      	b.n	8002dfe <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	689a      	ldr	r2, [r3, #8]
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8002dfc:	609a      	str	r2, [r3, #8]
}
 8002dfe:	bf00      	nop
 8002e00:	3710      	adds	r7, #16
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bd80      	pop	{r7, pc}
 8002e06:	bf00      	nop
 8002e08:	40022000 	.word	0x40022000
 8002e0c:	40022100 	.word	0x40022100
 8002e10:	40022300 	.word	0x40022300
 8002e14:	58026300 	.word	0x58026300
 8002e18:	005f5e10 	.word	0x005f5e10
 8002e1c:	00bebc20 	.word	0x00bebc20
 8002e20:	017d7840 	.word	0x017d7840

08002e24 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002e24:	b480      	push	{r7}
 8002e26:	b083      	sub	sp, #12
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8002e2c:	bf00      	nop
 8002e2e:	370c      	adds	r7, #12
 8002e30:	46bd      	mov	sp, r7
 8002e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e36:	4770      	bx	lr

08002e38 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	b083      	sub	sp, #12
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8002e40:	bf00      	nop
 8002e42:	370c      	adds	r7, #12
 8002e44:	46bd      	mov	sp, r7
 8002e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4a:	4770      	bx	lr

08002e4c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b083      	sub	sp, #12
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8002e54:	bf00      	nop
 8002e56:	370c      	adds	r7, #12
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5e:	4770      	bx	lr

08002e60 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8002e60:	b480      	push	{r7}
 8002e62:	b083      	sub	sp, #12
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8002e68:	bf00      	nop
 8002e6a:	370c      	adds	r7, #12
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e72:	4770      	bx	lr

08002e74 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8002e74:	b480      	push	{r7}
 8002e76:	b083      	sub	sp, #12
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8002e7c:	bf00      	nop
 8002e7e:	370c      	adds	r7, #12
 8002e80:	46bd      	mov	sp, r7
 8002e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e86:	4770      	bx	lr

08002e88 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b085      	sub	sp, #20
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	f003 0307 	and.w	r3, r3, #7
 8002e96:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e98:	4b0b      	ldr	r3, [pc, #44]	@ (8002ec8 <__NVIC_SetPriorityGrouping+0x40>)
 8002e9a:	68db      	ldr	r3, [r3, #12]
 8002e9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e9e:	68ba      	ldr	r2, [r7, #8]
 8002ea0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002ea4:	4013      	ands	r3, r2
 8002ea6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002eac:	68bb      	ldr	r3, [r7, #8]
 8002eae:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002eb0:	4b06      	ldr	r3, [pc, #24]	@ (8002ecc <__NVIC_SetPriorityGrouping+0x44>)
 8002eb2:	4313      	orrs	r3, r2
 8002eb4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002eb6:	4a04      	ldr	r2, [pc, #16]	@ (8002ec8 <__NVIC_SetPriorityGrouping+0x40>)
 8002eb8:	68bb      	ldr	r3, [r7, #8]
 8002eba:	60d3      	str	r3, [r2, #12]
}
 8002ebc:	bf00      	nop
 8002ebe:	3714      	adds	r7, #20
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec6:	4770      	bx	lr
 8002ec8:	e000ed00 	.word	0xe000ed00
 8002ecc:	05fa0000 	.word	0x05fa0000

08002ed0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ed4:	4b04      	ldr	r3, [pc, #16]	@ (8002ee8 <__NVIC_GetPriorityGrouping+0x18>)
 8002ed6:	68db      	ldr	r3, [r3, #12]
 8002ed8:	0a1b      	lsrs	r3, r3, #8
 8002eda:	f003 0307 	and.w	r3, r3, #7
}
 8002ede:	4618      	mov	r0, r3
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee6:	4770      	bx	lr
 8002ee8:	e000ed00 	.word	0xe000ed00

08002eec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002eec:	b480      	push	{r7}
 8002eee:	b083      	sub	sp, #12
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	4603      	mov	r3, r0
 8002ef4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002ef6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	db0b      	blt.n	8002f16 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002efe:	88fb      	ldrh	r3, [r7, #6]
 8002f00:	f003 021f 	and.w	r2, r3, #31
 8002f04:	4907      	ldr	r1, [pc, #28]	@ (8002f24 <__NVIC_EnableIRQ+0x38>)
 8002f06:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f0a:	095b      	lsrs	r3, r3, #5
 8002f0c:	2001      	movs	r0, #1
 8002f0e:	fa00 f202 	lsl.w	r2, r0, r2
 8002f12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002f16:	bf00      	nop
 8002f18:	370c      	adds	r7, #12
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f20:	4770      	bx	lr
 8002f22:	bf00      	nop
 8002f24:	e000e100 	.word	0xe000e100

08002f28 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	b083      	sub	sp, #12
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	4603      	mov	r3, r0
 8002f30:	6039      	str	r1, [r7, #0]
 8002f32:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002f34:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	db0a      	blt.n	8002f52 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	b2da      	uxtb	r2, r3
 8002f40:	490c      	ldr	r1, [pc, #48]	@ (8002f74 <__NVIC_SetPriority+0x4c>)
 8002f42:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f46:	0112      	lsls	r2, r2, #4
 8002f48:	b2d2      	uxtb	r2, r2
 8002f4a:	440b      	add	r3, r1
 8002f4c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f50:	e00a      	b.n	8002f68 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	b2da      	uxtb	r2, r3
 8002f56:	4908      	ldr	r1, [pc, #32]	@ (8002f78 <__NVIC_SetPriority+0x50>)
 8002f58:	88fb      	ldrh	r3, [r7, #6]
 8002f5a:	f003 030f 	and.w	r3, r3, #15
 8002f5e:	3b04      	subs	r3, #4
 8002f60:	0112      	lsls	r2, r2, #4
 8002f62:	b2d2      	uxtb	r2, r2
 8002f64:	440b      	add	r3, r1
 8002f66:	761a      	strb	r2, [r3, #24]
}
 8002f68:	bf00      	nop
 8002f6a:	370c      	adds	r7, #12
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f72:	4770      	bx	lr
 8002f74:	e000e100 	.word	0xe000e100
 8002f78:	e000ed00 	.word	0xe000ed00

08002f7c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	b089      	sub	sp, #36	@ 0x24
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	60f8      	str	r0, [r7, #12]
 8002f84:	60b9      	str	r1, [r7, #8]
 8002f86:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	f003 0307 	and.w	r3, r3, #7
 8002f8e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f90:	69fb      	ldr	r3, [r7, #28]
 8002f92:	f1c3 0307 	rsb	r3, r3, #7
 8002f96:	2b04      	cmp	r3, #4
 8002f98:	bf28      	it	cs
 8002f9a:	2304      	movcs	r3, #4
 8002f9c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f9e:	69fb      	ldr	r3, [r7, #28]
 8002fa0:	3304      	adds	r3, #4
 8002fa2:	2b06      	cmp	r3, #6
 8002fa4:	d902      	bls.n	8002fac <NVIC_EncodePriority+0x30>
 8002fa6:	69fb      	ldr	r3, [r7, #28]
 8002fa8:	3b03      	subs	r3, #3
 8002faa:	e000      	b.n	8002fae <NVIC_EncodePriority+0x32>
 8002fac:	2300      	movs	r3, #0
 8002fae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fb0:	f04f 32ff 	mov.w	r2, #4294967295
 8002fb4:	69bb      	ldr	r3, [r7, #24]
 8002fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002fba:	43da      	mvns	r2, r3
 8002fbc:	68bb      	ldr	r3, [r7, #8]
 8002fbe:	401a      	ands	r2, r3
 8002fc0:	697b      	ldr	r3, [r7, #20]
 8002fc2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002fc4:	f04f 31ff 	mov.w	r1, #4294967295
 8002fc8:	697b      	ldr	r3, [r7, #20]
 8002fca:	fa01 f303 	lsl.w	r3, r1, r3
 8002fce:	43d9      	mvns	r1, r3
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fd4:	4313      	orrs	r3, r2
         );
}
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	3724      	adds	r7, #36	@ 0x24
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe0:	4770      	bx	lr
	...

08002fe4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b082      	sub	sp, #8
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	3b01      	subs	r3, #1
 8002ff0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002ff4:	d301      	bcc.n	8002ffa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	e00f      	b.n	800301a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ffa:	4a0a      	ldr	r2, [pc, #40]	@ (8003024 <SysTick_Config+0x40>)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	3b01      	subs	r3, #1
 8003000:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003002:	210f      	movs	r1, #15
 8003004:	f04f 30ff 	mov.w	r0, #4294967295
 8003008:	f7ff ff8e 	bl	8002f28 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800300c:	4b05      	ldr	r3, [pc, #20]	@ (8003024 <SysTick_Config+0x40>)
 800300e:	2200      	movs	r2, #0
 8003010:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003012:	4b04      	ldr	r3, [pc, #16]	@ (8003024 <SysTick_Config+0x40>)
 8003014:	2207      	movs	r2, #7
 8003016:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003018:	2300      	movs	r3, #0
}
 800301a:	4618      	mov	r0, r3
 800301c:	3708      	adds	r7, #8
 800301e:	46bd      	mov	sp, r7
 8003020:	bd80      	pop	{r7, pc}
 8003022:	bf00      	nop
 8003024:	e000e010 	.word	0xe000e010

08003028 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b082      	sub	sp, #8
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003030:	6878      	ldr	r0, [r7, #4]
 8003032:	f7ff ff29 	bl	8002e88 <__NVIC_SetPriorityGrouping>
}
 8003036:	bf00      	nop
 8003038:	3708      	adds	r7, #8
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}

0800303e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800303e:	b580      	push	{r7, lr}
 8003040:	b086      	sub	sp, #24
 8003042:	af00      	add	r7, sp, #0
 8003044:	4603      	mov	r3, r0
 8003046:	60b9      	str	r1, [r7, #8]
 8003048:	607a      	str	r2, [r7, #4]
 800304a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800304c:	f7ff ff40 	bl	8002ed0 <__NVIC_GetPriorityGrouping>
 8003050:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003052:	687a      	ldr	r2, [r7, #4]
 8003054:	68b9      	ldr	r1, [r7, #8]
 8003056:	6978      	ldr	r0, [r7, #20]
 8003058:	f7ff ff90 	bl	8002f7c <NVIC_EncodePriority>
 800305c:	4602      	mov	r2, r0
 800305e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003062:	4611      	mov	r1, r2
 8003064:	4618      	mov	r0, r3
 8003066:	f7ff ff5f 	bl	8002f28 <__NVIC_SetPriority>
}
 800306a:	bf00      	nop
 800306c:	3718      	adds	r7, #24
 800306e:	46bd      	mov	sp, r7
 8003070:	bd80      	pop	{r7, pc}

08003072 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003072:	b580      	push	{r7, lr}
 8003074:	b082      	sub	sp, #8
 8003076:	af00      	add	r7, sp, #0
 8003078:	4603      	mov	r3, r0
 800307a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800307c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003080:	4618      	mov	r0, r3
 8003082:	f7ff ff33 	bl	8002eec <__NVIC_EnableIRQ>
}
 8003086:	bf00      	nop
 8003088:	3708      	adds	r7, #8
 800308a:	46bd      	mov	sp, r7
 800308c:	bd80      	pop	{r7, pc}

0800308e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800308e:	b580      	push	{r7, lr}
 8003090:	b082      	sub	sp, #8
 8003092:	af00      	add	r7, sp, #0
 8003094:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003096:	6878      	ldr	r0, [r7, #4]
 8003098:	f7ff ffa4 	bl	8002fe4 <SysTick_Config>
 800309c:	4603      	mov	r3, r0
}
 800309e:	4618      	mov	r0, r3
 80030a0:	3708      	adds	r7, #8
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bd80      	pop	{r7, pc}
	...

080030a8 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80030a8:	b480      	push	{r7}
 80030aa:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 80030ac:	f3bf 8f5f 	dmb	sy
}
 80030b0:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80030b2:	4b07      	ldr	r3, [pc, #28]	@ (80030d0 <HAL_MPU_Disable+0x28>)
 80030b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030b6:	4a06      	ldr	r2, [pc, #24]	@ (80030d0 <HAL_MPU_Disable+0x28>)
 80030b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80030bc:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80030be:	4b05      	ldr	r3, [pc, #20]	@ (80030d4 <HAL_MPU_Disable+0x2c>)
 80030c0:	2200      	movs	r2, #0
 80030c2:	605a      	str	r2, [r3, #4]
}
 80030c4:	bf00      	nop
 80030c6:	46bd      	mov	sp, r7
 80030c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030cc:	4770      	bx	lr
 80030ce:	bf00      	nop
 80030d0:	e000ed00 	.word	0xe000ed00
 80030d4:	e000ed90 	.word	0xe000ed90

080030d8 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80030d8:	b480      	push	{r7}
 80030da:	b083      	sub	sp, #12
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80030e0:	4a0b      	ldr	r2, [pc, #44]	@ (8003110 <HAL_MPU_Enable+0x38>)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	f043 0301 	orr.w	r3, r3, #1
 80030e8:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80030ea:	4b0a      	ldr	r3, [pc, #40]	@ (8003114 <HAL_MPU_Enable+0x3c>)
 80030ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030ee:	4a09      	ldr	r2, [pc, #36]	@ (8003114 <HAL_MPU_Enable+0x3c>)
 80030f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030f4:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80030f6:	f3bf 8f4f 	dsb	sy
}
 80030fa:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80030fc:	f3bf 8f6f 	isb	sy
}
 8003100:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8003102:	bf00      	nop
 8003104:	370c      	adds	r7, #12
 8003106:	46bd      	mov	sp, r7
 8003108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310c:	4770      	bx	lr
 800310e:	bf00      	nop
 8003110:	e000ed90 	.word	0xe000ed90
 8003114:	e000ed00 	.word	0xe000ed00

08003118 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8003118:	b480      	push	{r7}
 800311a:	b083      	sub	sp, #12
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	785a      	ldrb	r2, [r3, #1]
 8003124:	4b1b      	ldr	r3, [pc, #108]	@ (8003194 <HAL_MPU_ConfigRegion+0x7c>)
 8003126:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8003128:	4b1a      	ldr	r3, [pc, #104]	@ (8003194 <HAL_MPU_ConfigRegion+0x7c>)
 800312a:	691b      	ldr	r3, [r3, #16]
 800312c:	4a19      	ldr	r2, [pc, #100]	@ (8003194 <HAL_MPU_ConfigRegion+0x7c>)
 800312e:	f023 0301 	bic.w	r3, r3, #1
 8003132:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8003134:	4a17      	ldr	r2, [pc, #92]	@ (8003194 <HAL_MPU_ConfigRegion+0x7c>)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	7b1b      	ldrb	r3, [r3, #12]
 8003140:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	7adb      	ldrb	r3, [r3, #11]
 8003146:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003148:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	7a9b      	ldrb	r3, [r3, #10]
 800314e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8003150:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	7b5b      	ldrb	r3, [r3, #13]
 8003156:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8003158:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	7b9b      	ldrb	r3, [r3, #14]
 800315e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8003160:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	7bdb      	ldrb	r3, [r3, #15]
 8003166:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8003168:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	7a5b      	ldrb	r3, [r3, #9]
 800316e:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003170:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	7a1b      	ldrb	r3, [r3, #8]
 8003176:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003178:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800317a:	687a      	ldr	r2, [r7, #4]
 800317c:	7812      	ldrb	r2, [r2, #0]
 800317e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003180:	4a04      	ldr	r2, [pc, #16]	@ (8003194 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8003182:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003184:	6113      	str	r3, [r2, #16]
}
 8003186:	bf00      	nop
 8003188:	370c      	adds	r7, #12
 800318a:	46bd      	mov	sp, r7
 800318c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003190:	4770      	bx	lr
 8003192:	bf00      	nop
 8003194:	e000ed90 	.word	0xe000ed90

08003198 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b086      	sub	sp, #24
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 80031a0:	f7fe f920 	bl	80013e4 <HAL_GetTick>
 80031a4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d101      	bne.n	80031b0 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80031ac:	2301      	movs	r3, #1
 80031ae:	e312      	b.n	80037d6 <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	4a66      	ldr	r2, [pc, #408]	@ (8003350 <HAL_DMA_Init+0x1b8>)
 80031b6:	4293      	cmp	r3, r2
 80031b8:	d04a      	beq.n	8003250 <HAL_DMA_Init+0xb8>
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	4a65      	ldr	r2, [pc, #404]	@ (8003354 <HAL_DMA_Init+0x1bc>)
 80031c0:	4293      	cmp	r3, r2
 80031c2:	d045      	beq.n	8003250 <HAL_DMA_Init+0xb8>
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	4a63      	ldr	r2, [pc, #396]	@ (8003358 <HAL_DMA_Init+0x1c0>)
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d040      	beq.n	8003250 <HAL_DMA_Init+0xb8>
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	4a62      	ldr	r2, [pc, #392]	@ (800335c <HAL_DMA_Init+0x1c4>)
 80031d4:	4293      	cmp	r3, r2
 80031d6:	d03b      	beq.n	8003250 <HAL_DMA_Init+0xb8>
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	4a60      	ldr	r2, [pc, #384]	@ (8003360 <HAL_DMA_Init+0x1c8>)
 80031de:	4293      	cmp	r3, r2
 80031e0:	d036      	beq.n	8003250 <HAL_DMA_Init+0xb8>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4a5f      	ldr	r2, [pc, #380]	@ (8003364 <HAL_DMA_Init+0x1cc>)
 80031e8:	4293      	cmp	r3, r2
 80031ea:	d031      	beq.n	8003250 <HAL_DMA_Init+0xb8>
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	4a5d      	ldr	r2, [pc, #372]	@ (8003368 <HAL_DMA_Init+0x1d0>)
 80031f2:	4293      	cmp	r3, r2
 80031f4:	d02c      	beq.n	8003250 <HAL_DMA_Init+0xb8>
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	4a5c      	ldr	r2, [pc, #368]	@ (800336c <HAL_DMA_Init+0x1d4>)
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d027      	beq.n	8003250 <HAL_DMA_Init+0xb8>
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	4a5a      	ldr	r2, [pc, #360]	@ (8003370 <HAL_DMA_Init+0x1d8>)
 8003206:	4293      	cmp	r3, r2
 8003208:	d022      	beq.n	8003250 <HAL_DMA_Init+0xb8>
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	4a59      	ldr	r2, [pc, #356]	@ (8003374 <HAL_DMA_Init+0x1dc>)
 8003210:	4293      	cmp	r3, r2
 8003212:	d01d      	beq.n	8003250 <HAL_DMA_Init+0xb8>
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	4a57      	ldr	r2, [pc, #348]	@ (8003378 <HAL_DMA_Init+0x1e0>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d018      	beq.n	8003250 <HAL_DMA_Init+0xb8>
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	4a56      	ldr	r2, [pc, #344]	@ (800337c <HAL_DMA_Init+0x1e4>)
 8003224:	4293      	cmp	r3, r2
 8003226:	d013      	beq.n	8003250 <HAL_DMA_Init+0xb8>
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	4a54      	ldr	r2, [pc, #336]	@ (8003380 <HAL_DMA_Init+0x1e8>)
 800322e:	4293      	cmp	r3, r2
 8003230:	d00e      	beq.n	8003250 <HAL_DMA_Init+0xb8>
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	4a53      	ldr	r2, [pc, #332]	@ (8003384 <HAL_DMA_Init+0x1ec>)
 8003238:	4293      	cmp	r3, r2
 800323a:	d009      	beq.n	8003250 <HAL_DMA_Init+0xb8>
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	4a51      	ldr	r2, [pc, #324]	@ (8003388 <HAL_DMA_Init+0x1f0>)
 8003242:	4293      	cmp	r3, r2
 8003244:	d004      	beq.n	8003250 <HAL_DMA_Init+0xb8>
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	4a50      	ldr	r2, [pc, #320]	@ (800338c <HAL_DMA_Init+0x1f4>)
 800324c:	4293      	cmp	r3, r2
 800324e:	d101      	bne.n	8003254 <HAL_DMA_Init+0xbc>
 8003250:	2301      	movs	r3, #1
 8003252:	e000      	b.n	8003256 <HAL_DMA_Init+0xbe>
 8003254:	2300      	movs	r3, #0
 8003256:	2b00      	cmp	r3, #0
 8003258:	f000 813c 	beq.w	80034d4 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2202      	movs	r2, #2
 8003260:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2200      	movs	r2, #0
 8003268:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	4a37      	ldr	r2, [pc, #220]	@ (8003350 <HAL_DMA_Init+0x1b8>)
 8003272:	4293      	cmp	r3, r2
 8003274:	d04a      	beq.n	800330c <HAL_DMA_Init+0x174>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4a36      	ldr	r2, [pc, #216]	@ (8003354 <HAL_DMA_Init+0x1bc>)
 800327c:	4293      	cmp	r3, r2
 800327e:	d045      	beq.n	800330c <HAL_DMA_Init+0x174>
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4a34      	ldr	r2, [pc, #208]	@ (8003358 <HAL_DMA_Init+0x1c0>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d040      	beq.n	800330c <HAL_DMA_Init+0x174>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	4a33      	ldr	r2, [pc, #204]	@ (800335c <HAL_DMA_Init+0x1c4>)
 8003290:	4293      	cmp	r3, r2
 8003292:	d03b      	beq.n	800330c <HAL_DMA_Init+0x174>
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	4a31      	ldr	r2, [pc, #196]	@ (8003360 <HAL_DMA_Init+0x1c8>)
 800329a:	4293      	cmp	r3, r2
 800329c:	d036      	beq.n	800330c <HAL_DMA_Init+0x174>
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4a30      	ldr	r2, [pc, #192]	@ (8003364 <HAL_DMA_Init+0x1cc>)
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d031      	beq.n	800330c <HAL_DMA_Init+0x174>
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a2e      	ldr	r2, [pc, #184]	@ (8003368 <HAL_DMA_Init+0x1d0>)
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d02c      	beq.n	800330c <HAL_DMA_Init+0x174>
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4a2d      	ldr	r2, [pc, #180]	@ (800336c <HAL_DMA_Init+0x1d4>)
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d027      	beq.n	800330c <HAL_DMA_Init+0x174>
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	4a2b      	ldr	r2, [pc, #172]	@ (8003370 <HAL_DMA_Init+0x1d8>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d022      	beq.n	800330c <HAL_DMA_Init+0x174>
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	4a2a      	ldr	r2, [pc, #168]	@ (8003374 <HAL_DMA_Init+0x1dc>)
 80032cc:	4293      	cmp	r3, r2
 80032ce:	d01d      	beq.n	800330c <HAL_DMA_Init+0x174>
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4a28      	ldr	r2, [pc, #160]	@ (8003378 <HAL_DMA_Init+0x1e0>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d018      	beq.n	800330c <HAL_DMA_Init+0x174>
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4a27      	ldr	r2, [pc, #156]	@ (800337c <HAL_DMA_Init+0x1e4>)
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d013      	beq.n	800330c <HAL_DMA_Init+0x174>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4a25      	ldr	r2, [pc, #148]	@ (8003380 <HAL_DMA_Init+0x1e8>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d00e      	beq.n	800330c <HAL_DMA_Init+0x174>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4a24      	ldr	r2, [pc, #144]	@ (8003384 <HAL_DMA_Init+0x1ec>)
 80032f4:	4293      	cmp	r3, r2
 80032f6:	d009      	beq.n	800330c <HAL_DMA_Init+0x174>
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4a22      	ldr	r2, [pc, #136]	@ (8003388 <HAL_DMA_Init+0x1f0>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d004      	beq.n	800330c <HAL_DMA_Init+0x174>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4a21      	ldr	r2, [pc, #132]	@ (800338c <HAL_DMA_Init+0x1f4>)
 8003308:	4293      	cmp	r3, r2
 800330a:	d108      	bne.n	800331e <HAL_DMA_Init+0x186>
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	681a      	ldr	r2, [r3, #0]
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f022 0201 	bic.w	r2, r2, #1
 800331a:	601a      	str	r2, [r3, #0]
 800331c:	e007      	b.n	800332e <HAL_DMA_Init+0x196>
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	681a      	ldr	r2, [r3, #0]
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f022 0201 	bic.w	r2, r2, #1
 800332c:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800332e:	e02f      	b.n	8003390 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003330:	f7fe f858 	bl	80013e4 <HAL_GetTick>
 8003334:	4602      	mov	r2, r0
 8003336:	693b      	ldr	r3, [r7, #16]
 8003338:	1ad3      	subs	r3, r2, r3
 800333a:	2b05      	cmp	r3, #5
 800333c:	d928      	bls.n	8003390 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2220      	movs	r2, #32
 8003342:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2203      	movs	r2, #3
 8003348:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 800334c:	2301      	movs	r3, #1
 800334e:	e242      	b.n	80037d6 <HAL_DMA_Init+0x63e>
 8003350:	40020010 	.word	0x40020010
 8003354:	40020028 	.word	0x40020028
 8003358:	40020040 	.word	0x40020040
 800335c:	40020058 	.word	0x40020058
 8003360:	40020070 	.word	0x40020070
 8003364:	40020088 	.word	0x40020088
 8003368:	400200a0 	.word	0x400200a0
 800336c:	400200b8 	.word	0x400200b8
 8003370:	40020410 	.word	0x40020410
 8003374:	40020428 	.word	0x40020428
 8003378:	40020440 	.word	0x40020440
 800337c:	40020458 	.word	0x40020458
 8003380:	40020470 	.word	0x40020470
 8003384:	40020488 	.word	0x40020488
 8003388:	400204a0 	.word	0x400204a0
 800338c:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f003 0301 	and.w	r3, r3, #1
 800339a:	2b00      	cmp	r3, #0
 800339c:	d1c8      	bne.n	8003330 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80033a6:	697a      	ldr	r2, [r7, #20]
 80033a8:	4b83      	ldr	r3, [pc, #524]	@ (80035b8 <HAL_DMA_Init+0x420>)
 80033aa:	4013      	ands	r3, r2
 80033ac:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80033b6:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	691b      	ldr	r3, [r3, #16]
 80033bc:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033c2:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	699b      	ldr	r3, [r3, #24]
 80033c8:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80033ce:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6a1b      	ldr	r3, [r3, #32]
 80033d4:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80033d6:	697a      	ldr	r2, [r7, #20]
 80033d8:	4313      	orrs	r3, r2
 80033da:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033e0:	2b04      	cmp	r3, #4
 80033e2:	d107      	bne.n	80033f4 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033ec:	4313      	orrs	r3, r2
 80033ee:	697a      	ldr	r2, [r7, #20]
 80033f0:	4313      	orrs	r3, r2
 80033f2:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	685b      	ldr	r3, [r3, #4]
 80033f8:	2b28      	cmp	r3, #40	@ 0x28
 80033fa:	d903      	bls.n	8003404 <HAL_DMA_Init+0x26c>
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	2b2e      	cmp	r3, #46	@ 0x2e
 8003402:	d91f      	bls.n	8003444 <HAL_DMA_Init+0x2ac>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	685b      	ldr	r3, [r3, #4]
 8003408:	2b3e      	cmp	r3, #62	@ 0x3e
 800340a:	d903      	bls.n	8003414 <HAL_DMA_Init+0x27c>
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	2b42      	cmp	r3, #66	@ 0x42
 8003412:	d917      	bls.n	8003444 <HAL_DMA_Init+0x2ac>
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	685b      	ldr	r3, [r3, #4]
 8003418:	2b46      	cmp	r3, #70	@ 0x46
 800341a:	d903      	bls.n	8003424 <HAL_DMA_Init+0x28c>
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	2b48      	cmp	r3, #72	@ 0x48
 8003422:	d90f      	bls.n	8003444 <HAL_DMA_Init+0x2ac>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	685b      	ldr	r3, [r3, #4]
 8003428:	2b4e      	cmp	r3, #78	@ 0x4e
 800342a:	d903      	bls.n	8003434 <HAL_DMA_Init+0x29c>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	2b52      	cmp	r3, #82	@ 0x52
 8003432:	d907      	bls.n	8003444 <HAL_DMA_Init+0x2ac>
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	685b      	ldr	r3, [r3, #4]
 8003438:	2b73      	cmp	r3, #115	@ 0x73
 800343a:	d905      	bls.n	8003448 <HAL_DMA_Init+0x2b0>
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	2b77      	cmp	r3, #119	@ 0x77
 8003442:	d801      	bhi.n	8003448 <HAL_DMA_Init+0x2b0>
 8003444:	2301      	movs	r3, #1
 8003446:	e000      	b.n	800344a <HAL_DMA_Init+0x2b2>
 8003448:	2300      	movs	r3, #0
 800344a:	2b00      	cmp	r3, #0
 800344c:	d003      	beq.n	8003456 <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 800344e:	697b      	ldr	r3, [r7, #20]
 8003450:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003454:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	697a      	ldr	r2, [r7, #20]
 800345c:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	695b      	ldr	r3, [r3, #20]
 8003464:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003466:	697b      	ldr	r3, [r7, #20]
 8003468:	f023 0307 	bic.w	r3, r3, #7
 800346c:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003472:	697a      	ldr	r2, [r7, #20]
 8003474:	4313      	orrs	r3, r2
 8003476:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800347c:	2b04      	cmp	r3, #4
 800347e:	d117      	bne.n	80034b0 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003484:	697a      	ldr	r2, [r7, #20]
 8003486:	4313      	orrs	r3, r2
 8003488:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800348e:	2b00      	cmp	r3, #0
 8003490:	d00e      	beq.n	80034b0 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003492:	6878      	ldr	r0, [r7, #4]
 8003494:	f001 f9b4 	bl	8004800 <DMA_CheckFifoParam>
 8003498:	4603      	mov	r3, r0
 800349a:	2b00      	cmp	r3, #0
 800349c:	d008      	beq.n	80034b0 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2240      	movs	r2, #64	@ 0x40
 80034a2:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2201      	movs	r2, #1
 80034a8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 80034ac:	2301      	movs	r3, #1
 80034ae:	e192      	b.n	80037d6 <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	697a      	ldr	r2, [r7, #20]
 80034b6:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80034b8:	6878      	ldr	r0, [r7, #4]
 80034ba:	f001 f8ef 	bl	800469c <DMA_CalcBaseAndBitshift>
 80034be:	4603      	mov	r3, r0
 80034c0:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034c6:	f003 031f 	and.w	r3, r3, #31
 80034ca:	223f      	movs	r2, #63	@ 0x3f
 80034cc:	409a      	lsls	r2, r3
 80034ce:	68bb      	ldr	r3, [r7, #8]
 80034d0:	609a      	str	r2, [r3, #8]
 80034d2:	e0c8      	b.n	8003666 <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4a38      	ldr	r2, [pc, #224]	@ (80035bc <HAL_DMA_Init+0x424>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d022      	beq.n	8003524 <HAL_DMA_Init+0x38c>
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4a37      	ldr	r2, [pc, #220]	@ (80035c0 <HAL_DMA_Init+0x428>)
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d01d      	beq.n	8003524 <HAL_DMA_Init+0x38c>
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4a35      	ldr	r2, [pc, #212]	@ (80035c4 <HAL_DMA_Init+0x42c>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d018      	beq.n	8003524 <HAL_DMA_Init+0x38c>
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	4a34      	ldr	r2, [pc, #208]	@ (80035c8 <HAL_DMA_Init+0x430>)
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d013      	beq.n	8003524 <HAL_DMA_Init+0x38c>
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	4a32      	ldr	r2, [pc, #200]	@ (80035cc <HAL_DMA_Init+0x434>)
 8003502:	4293      	cmp	r3, r2
 8003504:	d00e      	beq.n	8003524 <HAL_DMA_Init+0x38c>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4a31      	ldr	r2, [pc, #196]	@ (80035d0 <HAL_DMA_Init+0x438>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d009      	beq.n	8003524 <HAL_DMA_Init+0x38c>
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	4a2f      	ldr	r2, [pc, #188]	@ (80035d4 <HAL_DMA_Init+0x43c>)
 8003516:	4293      	cmp	r3, r2
 8003518:	d004      	beq.n	8003524 <HAL_DMA_Init+0x38c>
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	4a2e      	ldr	r2, [pc, #184]	@ (80035d8 <HAL_DMA_Init+0x440>)
 8003520:	4293      	cmp	r3, r2
 8003522:	d101      	bne.n	8003528 <HAL_DMA_Init+0x390>
 8003524:	2301      	movs	r3, #1
 8003526:	e000      	b.n	800352a <HAL_DMA_Init+0x392>
 8003528:	2300      	movs	r3, #0
 800352a:	2b00      	cmp	r3, #0
 800352c:	f000 8092 	beq.w	8003654 <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	4a21      	ldr	r2, [pc, #132]	@ (80035bc <HAL_DMA_Init+0x424>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d021      	beq.n	800357e <HAL_DMA_Init+0x3e6>
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4a20      	ldr	r2, [pc, #128]	@ (80035c0 <HAL_DMA_Init+0x428>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d01c      	beq.n	800357e <HAL_DMA_Init+0x3e6>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4a1e      	ldr	r2, [pc, #120]	@ (80035c4 <HAL_DMA_Init+0x42c>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d017      	beq.n	800357e <HAL_DMA_Init+0x3e6>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4a1d      	ldr	r2, [pc, #116]	@ (80035c8 <HAL_DMA_Init+0x430>)
 8003554:	4293      	cmp	r3, r2
 8003556:	d012      	beq.n	800357e <HAL_DMA_Init+0x3e6>
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a1b      	ldr	r2, [pc, #108]	@ (80035cc <HAL_DMA_Init+0x434>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d00d      	beq.n	800357e <HAL_DMA_Init+0x3e6>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	4a1a      	ldr	r2, [pc, #104]	@ (80035d0 <HAL_DMA_Init+0x438>)
 8003568:	4293      	cmp	r3, r2
 800356a:	d008      	beq.n	800357e <HAL_DMA_Init+0x3e6>
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a18      	ldr	r2, [pc, #96]	@ (80035d4 <HAL_DMA_Init+0x43c>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d003      	beq.n	800357e <HAL_DMA_Init+0x3e6>
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4a17      	ldr	r2, [pc, #92]	@ (80035d8 <HAL_DMA_Init+0x440>)
 800357c:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	2202      	movs	r2, #2
 8003582:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	2200      	movs	r2, #0
 800358a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8003596:	697a      	ldr	r2, [r7, #20]
 8003598:	4b10      	ldr	r3, [pc, #64]	@ (80035dc <HAL_DMA_Init+0x444>)
 800359a:	4013      	ands	r3, r2
 800359c:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	689b      	ldr	r3, [r3, #8]
 80035a2:	2b40      	cmp	r3, #64	@ 0x40
 80035a4:	d01c      	beq.n	80035e0 <HAL_DMA_Init+0x448>
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	689b      	ldr	r3, [r3, #8]
 80035aa:	2b80      	cmp	r3, #128	@ 0x80
 80035ac:	d102      	bne.n	80035b4 <HAL_DMA_Init+0x41c>
 80035ae:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80035b2:	e016      	b.n	80035e2 <HAL_DMA_Init+0x44a>
 80035b4:	2300      	movs	r3, #0
 80035b6:	e014      	b.n	80035e2 <HAL_DMA_Init+0x44a>
 80035b8:	fe10803f 	.word	0xfe10803f
 80035bc:	58025408 	.word	0x58025408
 80035c0:	5802541c 	.word	0x5802541c
 80035c4:	58025430 	.word	0x58025430
 80035c8:	58025444 	.word	0x58025444
 80035cc:	58025458 	.word	0x58025458
 80035d0:	5802546c 	.word	0x5802546c
 80035d4:	58025480 	.word	0x58025480
 80035d8:	58025494 	.word	0x58025494
 80035dc:	fffe000f 	.word	0xfffe000f
 80035e0:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80035e2:	687a      	ldr	r2, [r7, #4]
 80035e4:	68d2      	ldr	r2, [r2, #12]
 80035e6:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80035e8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	691b      	ldr	r3, [r3, #16]
 80035ee:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80035f0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	695b      	ldr	r3, [r3, #20]
 80035f6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80035f8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	699b      	ldr	r3, [r3, #24]
 80035fe:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8003600:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	69db      	ldr	r3, [r3, #28]
 8003606:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003608:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6a1b      	ldr	r3, [r3, #32]
 800360e:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8003610:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003612:	697a      	ldr	r2, [r7, #20]
 8003614:	4313      	orrs	r3, r2
 8003616:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	697a      	ldr	r2, [r7, #20]
 800361e:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	461a      	mov	r2, r3
 8003626:	4b6e      	ldr	r3, [pc, #440]	@ (80037e0 <HAL_DMA_Init+0x648>)
 8003628:	4413      	add	r3, r2
 800362a:	4a6e      	ldr	r2, [pc, #440]	@ (80037e4 <HAL_DMA_Init+0x64c>)
 800362c:	fba2 2303 	umull	r2, r3, r2, r3
 8003630:	091b      	lsrs	r3, r3, #4
 8003632:	009a      	lsls	r2, r3, #2
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003638:	6878      	ldr	r0, [r7, #4]
 800363a:	f001 f82f 	bl	800469c <DMA_CalcBaseAndBitshift>
 800363e:	4603      	mov	r3, r0
 8003640:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003646:	f003 031f 	and.w	r3, r3, #31
 800364a:	2201      	movs	r2, #1
 800364c:	409a      	lsls	r2, r3
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	605a      	str	r2, [r3, #4]
 8003652:	e008      	b.n	8003666 <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2240      	movs	r2, #64	@ 0x40
 8003658:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2203      	movs	r2, #3
 800365e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8003662:	2301      	movs	r3, #1
 8003664:	e0b7      	b.n	80037d6 <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	4a5f      	ldr	r2, [pc, #380]	@ (80037e8 <HAL_DMA_Init+0x650>)
 800366c:	4293      	cmp	r3, r2
 800366e:	d072      	beq.n	8003756 <HAL_DMA_Init+0x5be>
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	4a5d      	ldr	r2, [pc, #372]	@ (80037ec <HAL_DMA_Init+0x654>)
 8003676:	4293      	cmp	r3, r2
 8003678:	d06d      	beq.n	8003756 <HAL_DMA_Init+0x5be>
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	4a5c      	ldr	r2, [pc, #368]	@ (80037f0 <HAL_DMA_Init+0x658>)
 8003680:	4293      	cmp	r3, r2
 8003682:	d068      	beq.n	8003756 <HAL_DMA_Init+0x5be>
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	4a5a      	ldr	r2, [pc, #360]	@ (80037f4 <HAL_DMA_Init+0x65c>)
 800368a:	4293      	cmp	r3, r2
 800368c:	d063      	beq.n	8003756 <HAL_DMA_Init+0x5be>
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	4a59      	ldr	r2, [pc, #356]	@ (80037f8 <HAL_DMA_Init+0x660>)
 8003694:	4293      	cmp	r3, r2
 8003696:	d05e      	beq.n	8003756 <HAL_DMA_Init+0x5be>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	4a57      	ldr	r2, [pc, #348]	@ (80037fc <HAL_DMA_Init+0x664>)
 800369e:	4293      	cmp	r3, r2
 80036a0:	d059      	beq.n	8003756 <HAL_DMA_Init+0x5be>
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	4a56      	ldr	r2, [pc, #344]	@ (8003800 <HAL_DMA_Init+0x668>)
 80036a8:	4293      	cmp	r3, r2
 80036aa:	d054      	beq.n	8003756 <HAL_DMA_Init+0x5be>
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4a54      	ldr	r2, [pc, #336]	@ (8003804 <HAL_DMA_Init+0x66c>)
 80036b2:	4293      	cmp	r3, r2
 80036b4:	d04f      	beq.n	8003756 <HAL_DMA_Init+0x5be>
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4a53      	ldr	r2, [pc, #332]	@ (8003808 <HAL_DMA_Init+0x670>)
 80036bc:	4293      	cmp	r3, r2
 80036be:	d04a      	beq.n	8003756 <HAL_DMA_Init+0x5be>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4a51      	ldr	r2, [pc, #324]	@ (800380c <HAL_DMA_Init+0x674>)
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d045      	beq.n	8003756 <HAL_DMA_Init+0x5be>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4a50      	ldr	r2, [pc, #320]	@ (8003810 <HAL_DMA_Init+0x678>)
 80036d0:	4293      	cmp	r3, r2
 80036d2:	d040      	beq.n	8003756 <HAL_DMA_Init+0x5be>
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	4a4e      	ldr	r2, [pc, #312]	@ (8003814 <HAL_DMA_Init+0x67c>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d03b      	beq.n	8003756 <HAL_DMA_Init+0x5be>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	4a4d      	ldr	r2, [pc, #308]	@ (8003818 <HAL_DMA_Init+0x680>)
 80036e4:	4293      	cmp	r3, r2
 80036e6:	d036      	beq.n	8003756 <HAL_DMA_Init+0x5be>
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4a4b      	ldr	r2, [pc, #300]	@ (800381c <HAL_DMA_Init+0x684>)
 80036ee:	4293      	cmp	r3, r2
 80036f0:	d031      	beq.n	8003756 <HAL_DMA_Init+0x5be>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4a4a      	ldr	r2, [pc, #296]	@ (8003820 <HAL_DMA_Init+0x688>)
 80036f8:	4293      	cmp	r3, r2
 80036fa:	d02c      	beq.n	8003756 <HAL_DMA_Init+0x5be>
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	4a48      	ldr	r2, [pc, #288]	@ (8003824 <HAL_DMA_Init+0x68c>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d027      	beq.n	8003756 <HAL_DMA_Init+0x5be>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	4a47      	ldr	r2, [pc, #284]	@ (8003828 <HAL_DMA_Init+0x690>)
 800370c:	4293      	cmp	r3, r2
 800370e:	d022      	beq.n	8003756 <HAL_DMA_Init+0x5be>
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	4a45      	ldr	r2, [pc, #276]	@ (800382c <HAL_DMA_Init+0x694>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d01d      	beq.n	8003756 <HAL_DMA_Init+0x5be>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	4a44      	ldr	r2, [pc, #272]	@ (8003830 <HAL_DMA_Init+0x698>)
 8003720:	4293      	cmp	r3, r2
 8003722:	d018      	beq.n	8003756 <HAL_DMA_Init+0x5be>
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a42      	ldr	r2, [pc, #264]	@ (8003834 <HAL_DMA_Init+0x69c>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d013      	beq.n	8003756 <HAL_DMA_Init+0x5be>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4a41      	ldr	r2, [pc, #260]	@ (8003838 <HAL_DMA_Init+0x6a0>)
 8003734:	4293      	cmp	r3, r2
 8003736:	d00e      	beq.n	8003756 <HAL_DMA_Init+0x5be>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	4a3f      	ldr	r2, [pc, #252]	@ (800383c <HAL_DMA_Init+0x6a4>)
 800373e:	4293      	cmp	r3, r2
 8003740:	d009      	beq.n	8003756 <HAL_DMA_Init+0x5be>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	4a3e      	ldr	r2, [pc, #248]	@ (8003840 <HAL_DMA_Init+0x6a8>)
 8003748:	4293      	cmp	r3, r2
 800374a:	d004      	beq.n	8003756 <HAL_DMA_Init+0x5be>
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4a3c      	ldr	r2, [pc, #240]	@ (8003844 <HAL_DMA_Init+0x6ac>)
 8003752:	4293      	cmp	r3, r2
 8003754:	d101      	bne.n	800375a <HAL_DMA_Init+0x5c2>
 8003756:	2301      	movs	r3, #1
 8003758:	e000      	b.n	800375c <HAL_DMA_Init+0x5c4>
 800375a:	2300      	movs	r3, #0
 800375c:	2b00      	cmp	r3, #0
 800375e:	d032      	beq.n	80037c6 <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003760:	6878      	ldr	r0, [r7, #4]
 8003762:	f001 f8c9 	bl	80048f8 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	689b      	ldr	r3, [r3, #8]
 800376a:	2b80      	cmp	r3, #128	@ 0x80
 800376c:	d102      	bne.n	8003774 <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	2200      	movs	r2, #0
 8003772:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	685a      	ldr	r2, [r3, #4]
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800377c:	b2d2      	uxtb	r2, r2
 800377e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003784:	687a      	ldr	r2, [r7, #4]
 8003786:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003788:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	685b      	ldr	r3, [r3, #4]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d010      	beq.n	80037b4 <HAL_DMA_Init+0x61c>
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	2b08      	cmp	r3, #8
 8003798:	d80c      	bhi.n	80037b4 <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800379a:	6878      	ldr	r0, [r7, #4]
 800379c:	f001 f946 	bl	8004a2c <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80037a4:	2200      	movs	r2, #0
 80037a6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037ac:	687a      	ldr	r2, [r7, #4]
 80037ae:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80037b0:	605a      	str	r2, [r3, #4]
 80037b2:	e008      	b.n	80037c6 <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2200      	movs	r2, #0
 80037b8:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2200      	movs	r2, #0
 80037be:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2200      	movs	r2, #0
 80037c4:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2200      	movs	r2, #0
 80037ca:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2201      	movs	r2, #1
 80037d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80037d4:	2300      	movs	r3, #0
}
 80037d6:	4618      	mov	r0, r3
 80037d8:	3718      	adds	r7, #24
 80037da:	46bd      	mov	sp, r7
 80037dc:	bd80      	pop	{r7, pc}
 80037de:	bf00      	nop
 80037e0:	a7fdabf8 	.word	0xa7fdabf8
 80037e4:	cccccccd 	.word	0xcccccccd
 80037e8:	40020010 	.word	0x40020010
 80037ec:	40020028 	.word	0x40020028
 80037f0:	40020040 	.word	0x40020040
 80037f4:	40020058 	.word	0x40020058
 80037f8:	40020070 	.word	0x40020070
 80037fc:	40020088 	.word	0x40020088
 8003800:	400200a0 	.word	0x400200a0
 8003804:	400200b8 	.word	0x400200b8
 8003808:	40020410 	.word	0x40020410
 800380c:	40020428 	.word	0x40020428
 8003810:	40020440 	.word	0x40020440
 8003814:	40020458 	.word	0x40020458
 8003818:	40020470 	.word	0x40020470
 800381c:	40020488 	.word	0x40020488
 8003820:	400204a0 	.word	0x400204a0
 8003824:	400204b8 	.word	0x400204b8
 8003828:	58025408 	.word	0x58025408
 800382c:	5802541c 	.word	0x5802541c
 8003830:	58025430 	.word	0x58025430
 8003834:	58025444 	.word	0x58025444
 8003838:	58025458 	.word	0x58025458
 800383c:	5802546c 	.word	0x5802546c
 8003840:	58025480 	.word	0x58025480
 8003844:	58025494 	.word	0x58025494

08003848 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	b08a      	sub	sp, #40	@ 0x28
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8003850:	2300      	movs	r3, #0
 8003852:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003854:	4b67      	ldr	r3, [pc, #412]	@ (80039f4 <HAL_DMA_IRQHandler+0x1ac>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	4a67      	ldr	r2, [pc, #412]	@ (80039f8 <HAL_DMA_IRQHandler+0x1b0>)
 800385a:	fba2 2303 	umull	r2, r3, r2, r3
 800385e:	0a9b      	lsrs	r3, r3, #10
 8003860:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003866:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800386c:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 800386e:	6a3b      	ldr	r3, [r7, #32]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8003874:	69fb      	ldr	r3, [r7, #28]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4a5f      	ldr	r2, [pc, #380]	@ (80039fc <HAL_DMA_IRQHandler+0x1b4>)
 8003880:	4293      	cmp	r3, r2
 8003882:	d04a      	beq.n	800391a <HAL_DMA_IRQHandler+0xd2>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4a5d      	ldr	r2, [pc, #372]	@ (8003a00 <HAL_DMA_IRQHandler+0x1b8>)
 800388a:	4293      	cmp	r3, r2
 800388c:	d045      	beq.n	800391a <HAL_DMA_IRQHandler+0xd2>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4a5c      	ldr	r2, [pc, #368]	@ (8003a04 <HAL_DMA_IRQHandler+0x1bc>)
 8003894:	4293      	cmp	r3, r2
 8003896:	d040      	beq.n	800391a <HAL_DMA_IRQHandler+0xd2>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	4a5a      	ldr	r2, [pc, #360]	@ (8003a08 <HAL_DMA_IRQHandler+0x1c0>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	d03b      	beq.n	800391a <HAL_DMA_IRQHandler+0xd2>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4a59      	ldr	r2, [pc, #356]	@ (8003a0c <HAL_DMA_IRQHandler+0x1c4>)
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d036      	beq.n	800391a <HAL_DMA_IRQHandler+0xd2>
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a57      	ldr	r2, [pc, #348]	@ (8003a10 <HAL_DMA_IRQHandler+0x1c8>)
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d031      	beq.n	800391a <HAL_DMA_IRQHandler+0xd2>
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4a56      	ldr	r2, [pc, #344]	@ (8003a14 <HAL_DMA_IRQHandler+0x1cc>)
 80038bc:	4293      	cmp	r3, r2
 80038be:	d02c      	beq.n	800391a <HAL_DMA_IRQHandler+0xd2>
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4a54      	ldr	r2, [pc, #336]	@ (8003a18 <HAL_DMA_IRQHandler+0x1d0>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d027      	beq.n	800391a <HAL_DMA_IRQHandler+0xd2>
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	4a53      	ldr	r2, [pc, #332]	@ (8003a1c <HAL_DMA_IRQHandler+0x1d4>)
 80038d0:	4293      	cmp	r3, r2
 80038d2:	d022      	beq.n	800391a <HAL_DMA_IRQHandler+0xd2>
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	4a51      	ldr	r2, [pc, #324]	@ (8003a20 <HAL_DMA_IRQHandler+0x1d8>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d01d      	beq.n	800391a <HAL_DMA_IRQHandler+0xd2>
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	4a50      	ldr	r2, [pc, #320]	@ (8003a24 <HAL_DMA_IRQHandler+0x1dc>)
 80038e4:	4293      	cmp	r3, r2
 80038e6:	d018      	beq.n	800391a <HAL_DMA_IRQHandler+0xd2>
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4a4e      	ldr	r2, [pc, #312]	@ (8003a28 <HAL_DMA_IRQHandler+0x1e0>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d013      	beq.n	800391a <HAL_DMA_IRQHandler+0xd2>
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	4a4d      	ldr	r2, [pc, #308]	@ (8003a2c <HAL_DMA_IRQHandler+0x1e4>)
 80038f8:	4293      	cmp	r3, r2
 80038fa:	d00e      	beq.n	800391a <HAL_DMA_IRQHandler+0xd2>
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	4a4b      	ldr	r2, [pc, #300]	@ (8003a30 <HAL_DMA_IRQHandler+0x1e8>)
 8003902:	4293      	cmp	r3, r2
 8003904:	d009      	beq.n	800391a <HAL_DMA_IRQHandler+0xd2>
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	4a4a      	ldr	r2, [pc, #296]	@ (8003a34 <HAL_DMA_IRQHandler+0x1ec>)
 800390c:	4293      	cmp	r3, r2
 800390e:	d004      	beq.n	800391a <HAL_DMA_IRQHandler+0xd2>
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4a48      	ldr	r2, [pc, #288]	@ (8003a38 <HAL_DMA_IRQHandler+0x1f0>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d101      	bne.n	800391e <HAL_DMA_IRQHandler+0xd6>
 800391a:	2301      	movs	r3, #1
 800391c:	e000      	b.n	8003920 <HAL_DMA_IRQHandler+0xd8>
 800391e:	2300      	movs	r3, #0
 8003920:	2b00      	cmp	r3, #0
 8003922:	f000 842b 	beq.w	800417c <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800392a:	f003 031f 	and.w	r3, r3, #31
 800392e:	2208      	movs	r2, #8
 8003930:	409a      	lsls	r2, r3
 8003932:	69bb      	ldr	r3, [r7, #24]
 8003934:	4013      	ands	r3, r2
 8003936:	2b00      	cmp	r3, #0
 8003938:	f000 80a2 	beq.w	8003a80 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a2e      	ldr	r2, [pc, #184]	@ (80039fc <HAL_DMA_IRQHandler+0x1b4>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d04a      	beq.n	80039dc <HAL_DMA_IRQHandler+0x194>
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	4a2d      	ldr	r2, [pc, #180]	@ (8003a00 <HAL_DMA_IRQHandler+0x1b8>)
 800394c:	4293      	cmp	r3, r2
 800394e:	d045      	beq.n	80039dc <HAL_DMA_IRQHandler+0x194>
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4a2b      	ldr	r2, [pc, #172]	@ (8003a04 <HAL_DMA_IRQHandler+0x1bc>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d040      	beq.n	80039dc <HAL_DMA_IRQHandler+0x194>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4a2a      	ldr	r2, [pc, #168]	@ (8003a08 <HAL_DMA_IRQHandler+0x1c0>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d03b      	beq.n	80039dc <HAL_DMA_IRQHandler+0x194>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a28      	ldr	r2, [pc, #160]	@ (8003a0c <HAL_DMA_IRQHandler+0x1c4>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d036      	beq.n	80039dc <HAL_DMA_IRQHandler+0x194>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	4a27      	ldr	r2, [pc, #156]	@ (8003a10 <HAL_DMA_IRQHandler+0x1c8>)
 8003974:	4293      	cmp	r3, r2
 8003976:	d031      	beq.n	80039dc <HAL_DMA_IRQHandler+0x194>
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	4a25      	ldr	r2, [pc, #148]	@ (8003a14 <HAL_DMA_IRQHandler+0x1cc>)
 800397e:	4293      	cmp	r3, r2
 8003980:	d02c      	beq.n	80039dc <HAL_DMA_IRQHandler+0x194>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	4a24      	ldr	r2, [pc, #144]	@ (8003a18 <HAL_DMA_IRQHandler+0x1d0>)
 8003988:	4293      	cmp	r3, r2
 800398a:	d027      	beq.n	80039dc <HAL_DMA_IRQHandler+0x194>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	4a22      	ldr	r2, [pc, #136]	@ (8003a1c <HAL_DMA_IRQHandler+0x1d4>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d022      	beq.n	80039dc <HAL_DMA_IRQHandler+0x194>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	4a21      	ldr	r2, [pc, #132]	@ (8003a20 <HAL_DMA_IRQHandler+0x1d8>)
 800399c:	4293      	cmp	r3, r2
 800399e:	d01d      	beq.n	80039dc <HAL_DMA_IRQHandler+0x194>
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4a1f      	ldr	r2, [pc, #124]	@ (8003a24 <HAL_DMA_IRQHandler+0x1dc>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d018      	beq.n	80039dc <HAL_DMA_IRQHandler+0x194>
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	4a1e      	ldr	r2, [pc, #120]	@ (8003a28 <HAL_DMA_IRQHandler+0x1e0>)
 80039b0:	4293      	cmp	r3, r2
 80039b2:	d013      	beq.n	80039dc <HAL_DMA_IRQHandler+0x194>
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	4a1c      	ldr	r2, [pc, #112]	@ (8003a2c <HAL_DMA_IRQHandler+0x1e4>)
 80039ba:	4293      	cmp	r3, r2
 80039bc:	d00e      	beq.n	80039dc <HAL_DMA_IRQHandler+0x194>
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	4a1b      	ldr	r2, [pc, #108]	@ (8003a30 <HAL_DMA_IRQHandler+0x1e8>)
 80039c4:	4293      	cmp	r3, r2
 80039c6:	d009      	beq.n	80039dc <HAL_DMA_IRQHandler+0x194>
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	4a19      	ldr	r2, [pc, #100]	@ (8003a34 <HAL_DMA_IRQHandler+0x1ec>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d004      	beq.n	80039dc <HAL_DMA_IRQHandler+0x194>
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	4a18      	ldr	r2, [pc, #96]	@ (8003a38 <HAL_DMA_IRQHandler+0x1f0>)
 80039d8:	4293      	cmp	r3, r2
 80039da:	d12f      	bne.n	8003a3c <HAL_DMA_IRQHandler+0x1f4>
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f003 0304 	and.w	r3, r3, #4
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	bf14      	ite	ne
 80039ea:	2301      	movne	r3, #1
 80039ec:	2300      	moveq	r3, #0
 80039ee:	b2db      	uxtb	r3, r3
 80039f0:	e02e      	b.n	8003a50 <HAL_DMA_IRQHandler+0x208>
 80039f2:	bf00      	nop
 80039f4:	24000018 	.word	0x24000018
 80039f8:	1b4e81b5 	.word	0x1b4e81b5
 80039fc:	40020010 	.word	0x40020010
 8003a00:	40020028 	.word	0x40020028
 8003a04:	40020040 	.word	0x40020040
 8003a08:	40020058 	.word	0x40020058
 8003a0c:	40020070 	.word	0x40020070
 8003a10:	40020088 	.word	0x40020088
 8003a14:	400200a0 	.word	0x400200a0
 8003a18:	400200b8 	.word	0x400200b8
 8003a1c:	40020410 	.word	0x40020410
 8003a20:	40020428 	.word	0x40020428
 8003a24:	40020440 	.word	0x40020440
 8003a28:	40020458 	.word	0x40020458
 8003a2c:	40020470 	.word	0x40020470
 8003a30:	40020488 	.word	0x40020488
 8003a34:	400204a0 	.word	0x400204a0
 8003a38:	400204b8 	.word	0x400204b8
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f003 0308 	and.w	r3, r3, #8
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	bf14      	ite	ne
 8003a4a:	2301      	movne	r3, #1
 8003a4c:	2300      	moveq	r3, #0
 8003a4e:	b2db      	uxtb	r3, r3
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d015      	beq.n	8003a80 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	681a      	ldr	r2, [r3, #0]
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f022 0204 	bic.w	r2, r2, #4
 8003a62:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a68:	f003 031f 	and.w	r3, r3, #31
 8003a6c:	2208      	movs	r2, #8
 8003a6e:	409a      	lsls	r2, r3
 8003a70:	6a3b      	ldr	r3, [r7, #32]
 8003a72:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a78:	f043 0201 	orr.w	r2, r3, #1
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a84:	f003 031f 	and.w	r3, r3, #31
 8003a88:	69ba      	ldr	r2, [r7, #24]
 8003a8a:	fa22 f303 	lsr.w	r3, r2, r3
 8003a8e:	f003 0301 	and.w	r3, r3, #1
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d06e      	beq.n	8003b74 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a69      	ldr	r2, [pc, #420]	@ (8003c40 <HAL_DMA_IRQHandler+0x3f8>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d04a      	beq.n	8003b36 <HAL_DMA_IRQHandler+0x2ee>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4a67      	ldr	r2, [pc, #412]	@ (8003c44 <HAL_DMA_IRQHandler+0x3fc>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d045      	beq.n	8003b36 <HAL_DMA_IRQHandler+0x2ee>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a66      	ldr	r2, [pc, #408]	@ (8003c48 <HAL_DMA_IRQHandler+0x400>)
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	d040      	beq.n	8003b36 <HAL_DMA_IRQHandler+0x2ee>
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	4a64      	ldr	r2, [pc, #400]	@ (8003c4c <HAL_DMA_IRQHandler+0x404>)
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d03b      	beq.n	8003b36 <HAL_DMA_IRQHandler+0x2ee>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	4a63      	ldr	r2, [pc, #396]	@ (8003c50 <HAL_DMA_IRQHandler+0x408>)
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	d036      	beq.n	8003b36 <HAL_DMA_IRQHandler+0x2ee>
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4a61      	ldr	r2, [pc, #388]	@ (8003c54 <HAL_DMA_IRQHandler+0x40c>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d031      	beq.n	8003b36 <HAL_DMA_IRQHandler+0x2ee>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4a60      	ldr	r2, [pc, #384]	@ (8003c58 <HAL_DMA_IRQHandler+0x410>)
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d02c      	beq.n	8003b36 <HAL_DMA_IRQHandler+0x2ee>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4a5e      	ldr	r2, [pc, #376]	@ (8003c5c <HAL_DMA_IRQHandler+0x414>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d027      	beq.n	8003b36 <HAL_DMA_IRQHandler+0x2ee>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	4a5d      	ldr	r2, [pc, #372]	@ (8003c60 <HAL_DMA_IRQHandler+0x418>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d022      	beq.n	8003b36 <HAL_DMA_IRQHandler+0x2ee>
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	4a5b      	ldr	r2, [pc, #364]	@ (8003c64 <HAL_DMA_IRQHandler+0x41c>)
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d01d      	beq.n	8003b36 <HAL_DMA_IRQHandler+0x2ee>
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	4a5a      	ldr	r2, [pc, #360]	@ (8003c68 <HAL_DMA_IRQHandler+0x420>)
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d018      	beq.n	8003b36 <HAL_DMA_IRQHandler+0x2ee>
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	4a58      	ldr	r2, [pc, #352]	@ (8003c6c <HAL_DMA_IRQHandler+0x424>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d013      	beq.n	8003b36 <HAL_DMA_IRQHandler+0x2ee>
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4a57      	ldr	r2, [pc, #348]	@ (8003c70 <HAL_DMA_IRQHandler+0x428>)
 8003b14:	4293      	cmp	r3, r2
 8003b16:	d00e      	beq.n	8003b36 <HAL_DMA_IRQHandler+0x2ee>
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	4a55      	ldr	r2, [pc, #340]	@ (8003c74 <HAL_DMA_IRQHandler+0x42c>)
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d009      	beq.n	8003b36 <HAL_DMA_IRQHandler+0x2ee>
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	4a54      	ldr	r2, [pc, #336]	@ (8003c78 <HAL_DMA_IRQHandler+0x430>)
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d004      	beq.n	8003b36 <HAL_DMA_IRQHandler+0x2ee>
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4a52      	ldr	r2, [pc, #328]	@ (8003c7c <HAL_DMA_IRQHandler+0x434>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d10a      	bne.n	8003b4c <HAL_DMA_IRQHandler+0x304>
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	695b      	ldr	r3, [r3, #20]
 8003b3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	bf14      	ite	ne
 8003b44:	2301      	movne	r3, #1
 8003b46:	2300      	moveq	r3, #0
 8003b48:	b2db      	uxtb	r3, r3
 8003b4a:	e003      	b.n	8003b54 <HAL_DMA_IRQHandler+0x30c>
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	2300      	movs	r3, #0
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d00d      	beq.n	8003b74 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b5c:	f003 031f 	and.w	r3, r3, #31
 8003b60:	2201      	movs	r2, #1
 8003b62:	409a      	lsls	r2, r3
 8003b64:	6a3b      	ldr	r3, [r7, #32]
 8003b66:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b6c:	f043 0202 	orr.w	r2, r3, #2
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b78:	f003 031f 	and.w	r3, r3, #31
 8003b7c:	2204      	movs	r2, #4
 8003b7e:	409a      	lsls	r2, r3
 8003b80:	69bb      	ldr	r3, [r7, #24]
 8003b82:	4013      	ands	r3, r2
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	f000 808f 	beq.w	8003ca8 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	4a2c      	ldr	r2, [pc, #176]	@ (8003c40 <HAL_DMA_IRQHandler+0x3f8>)
 8003b90:	4293      	cmp	r3, r2
 8003b92:	d04a      	beq.n	8003c2a <HAL_DMA_IRQHandler+0x3e2>
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	4a2a      	ldr	r2, [pc, #168]	@ (8003c44 <HAL_DMA_IRQHandler+0x3fc>)
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	d045      	beq.n	8003c2a <HAL_DMA_IRQHandler+0x3e2>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	4a29      	ldr	r2, [pc, #164]	@ (8003c48 <HAL_DMA_IRQHandler+0x400>)
 8003ba4:	4293      	cmp	r3, r2
 8003ba6:	d040      	beq.n	8003c2a <HAL_DMA_IRQHandler+0x3e2>
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a27      	ldr	r2, [pc, #156]	@ (8003c4c <HAL_DMA_IRQHandler+0x404>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d03b      	beq.n	8003c2a <HAL_DMA_IRQHandler+0x3e2>
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	4a26      	ldr	r2, [pc, #152]	@ (8003c50 <HAL_DMA_IRQHandler+0x408>)
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	d036      	beq.n	8003c2a <HAL_DMA_IRQHandler+0x3e2>
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	4a24      	ldr	r2, [pc, #144]	@ (8003c54 <HAL_DMA_IRQHandler+0x40c>)
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d031      	beq.n	8003c2a <HAL_DMA_IRQHandler+0x3e2>
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	4a23      	ldr	r2, [pc, #140]	@ (8003c58 <HAL_DMA_IRQHandler+0x410>)
 8003bcc:	4293      	cmp	r3, r2
 8003bce:	d02c      	beq.n	8003c2a <HAL_DMA_IRQHandler+0x3e2>
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4a21      	ldr	r2, [pc, #132]	@ (8003c5c <HAL_DMA_IRQHandler+0x414>)
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d027      	beq.n	8003c2a <HAL_DMA_IRQHandler+0x3e2>
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	4a20      	ldr	r2, [pc, #128]	@ (8003c60 <HAL_DMA_IRQHandler+0x418>)
 8003be0:	4293      	cmp	r3, r2
 8003be2:	d022      	beq.n	8003c2a <HAL_DMA_IRQHandler+0x3e2>
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	4a1e      	ldr	r2, [pc, #120]	@ (8003c64 <HAL_DMA_IRQHandler+0x41c>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d01d      	beq.n	8003c2a <HAL_DMA_IRQHandler+0x3e2>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	4a1d      	ldr	r2, [pc, #116]	@ (8003c68 <HAL_DMA_IRQHandler+0x420>)
 8003bf4:	4293      	cmp	r3, r2
 8003bf6:	d018      	beq.n	8003c2a <HAL_DMA_IRQHandler+0x3e2>
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	4a1b      	ldr	r2, [pc, #108]	@ (8003c6c <HAL_DMA_IRQHandler+0x424>)
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d013      	beq.n	8003c2a <HAL_DMA_IRQHandler+0x3e2>
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4a1a      	ldr	r2, [pc, #104]	@ (8003c70 <HAL_DMA_IRQHandler+0x428>)
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d00e      	beq.n	8003c2a <HAL_DMA_IRQHandler+0x3e2>
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4a18      	ldr	r2, [pc, #96]	@ (8003c74 <HAL_DMA_IRQHandler+0x42c>)
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d009      	beq.n	8003c2a <HAL_DMA_IRQHandler+0x3e2>
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a17      	ldr	r2, [pc, #92]	@ (8003c78 <HAL_DMA_IRQHandler+0x430>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d004      	beq.n	8003c2a <HAL_DMA_IRQHandler+0x3e2>
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4a15      	ldr	r2, [pc, #84]	@ (8003c7c <HAL_DMA_IRQHandler+0x434>)
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d12a      	bne.n	8003c80 <HAL_DMA_IRQHandler+0x438>
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f003 0302 	and.w	r3, r3, #2
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	bf14      	ite	ne
 8003c38:	2301      	movne	r3, #1
 8003c3a:	2300      	moveq	r3, #0
 8003c3c:	b2db      	uxtb	r3, r3
 8003c3e:	e023      	b.n	8003c88 <HAL_DMA_IRQHandler+0x440>
 8003c40:	40020010 	.word	0x40020010
 8003c44:	40020028 	.word	0x40020028
 8003c48:	40020040 	.word	0x40020040
 8003c4c:	40020058 	.word	0x40020058
 8003c50:	40020070 	.word	0x40020070
 8003c54:	40020088 	.word	0x40020088
 8003c58:	400200a0 	.word	0x400200a0
 8003c5c:	400200b8 	.word	0x400200b8
 8003c60:	40020410 	.word	0x40020410
 8003c64:	40020428 	.word	0x40020428
 8003c68:	40020440 	.word	0x40020440
 8003c6c:	40020458 	.word	0x40020458
 8003c70:	40020470 	.word	0x40020470
 8003c74:	40020488 	.word	0x40020488
 8003c78:	400204a0 	.word	0x400204a0
 8003c7c:	400204b8 	.word	0x400204b8
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	2300      	movs	r3, #0
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d00d      	beq.n	8003ca8 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c90:	f003 031f 	and.w	r3, r3, #31
 8003c94:	2204      	movs	r2, #4
 8003c96:	409a      	lsls	r2, r3
 8003c98:	6a3b      	ldr	r3, [r7, #32]
 8003c9a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ca0:	f043 0204 	orr.w	r2, r3, #4
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cac:	f003 031f 	and.w	r3, r3, #31
 8003cb0:	2210      	movs	r2, #16
 8003cb2:	409a      	lsls	r2, r3
 8003cb4:	69bb      	ldr	r3, [r7, #24]
 8003cb6:	4013      	ands	r3, r2
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	f000 80a6 	beq.w	8003e0a <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4a85      	ldr	r2, [pc, #532]	@ (8003ed8 <HAL_DMA_IRQHandler+0x690>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d04a      	beq.n	8003d5e <HAL_DMA_IRQHandler+0x516>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a83      	ldr	r2, [pc, #524]	@ (8003edc <HAL_DMA_IRQHandler+0x694>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d045      	beq.n	8003d5e <HAL_DMA_IRQHandler+0x516>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a82      	ldr	r2, [pc, #520]	@ (8003ee0 <HAL_DMA_IRQHandler+0x698>)
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d040      	beq.n	8003d5e <HAL_DMA_IRQHandler+0x516>
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	4a80      	ldr	r2, [pc, #512]	@ (8003ee4 <HAL_DMA_IRQHandler+0x69c>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d03b      	beq.n	8003d5e <HAL_DMA_IRQHandler+0x516>
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	4a7f      	ldr	r2, [pc, #508]	@ (8003ee8 <HAL_DMA_IRQHandler+0x6a0>)
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d036      	beq.n	8003d5e <HAL_DMA_IRQHandler+0x516>
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	4a7d      	ldr	r2, [pc, #500]	@ (8003eec <HAL_DMA_IRQHandler+0x6a4>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d031      	beq.n	8003d5e <HAL_DMA_IRQHandler+0x516>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	4a7c      	ldr	r2, [pc, #496]	@ (8003ef0 <HAL_DMA_IRQHandler+0x6a8>)
 8003d00:	4293      	cmp	r3, r2
 8003d02:	d02c      	beq.n	8003d5e <HAL_DMA_IRQHandler+0x516>
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4a7a      	ldr	r2, [pc, #488]	@ (8003ef4 <HAL_DMA_IRQHandler+0x6ac>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d027      	beq.n	8003d5e <HAL_DMA_IRQHandler+0x516>
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4a79      	ldr	r2, [pc, #484]	@ (8003ef8 <HAL_DMA_IRQHandler+0x6b0>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d022      	beq.n	8003d5e <HAL_DMA_IRQHandler+0x516>
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4a77      	ldr	r2, [pc, #476]	@ (8003efc <HAL_DMA_IRQHandler+0x6b4>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d01d      	beq.n	8003d5e <HAL_DMA_IRQHandler+0x516>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	4a76      	ldr	r2, [pc, #472]	@ (8003f00 <HAL_DMA_IRQHandler+0x6b8>)
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	d018      	beq.n	8003d5e <HAL_DMA_IRQHandler+0x516>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a74      	ldr	r2, [pc, #464]	@ (8003f04 <HAL_DMA_IRQHandler+0x6bc>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d013      	beq.n	8003d5e <HAL_DMA_IRQHandler+0x516>
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	4a73      	ldr	r2, [pc, #460]	@ (8003f08 <HAL_DMA_IRQHandler+0x6c0>)
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	d00e      	beq.n	8003d5e <HAL_DMA_IRQHandler+0x516>
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	4a71      	ldr	r2, [pc, #452]	@ (8003f0c <HAL_DMA_IRQHandler+0x6c4>)
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d009      	beq.n	8003d5e <HAL_DMA_IRQHandler+0x516>
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	4a70      	ldr	r2, [pc, #448]	@ (8003f10 <HAL_DMA_IRQHandler+0x6c8>)
 8003d50:	4293      	cmp	r3, r2
 8003d52:	d004      	beq.n	8003d5e <HAL_DMA_IRQHandler+0x516>
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	4a6e      	ldr	r2, [pc, #440]	@ (8003f14 <HAL_DMA_IRQHandler+0x6cc>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d10a      	bne.n	8003d74 <HAL_DMA_IRQHandler+0x52c>
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f003 0308 	and.w	r3, r3, #8
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	bf14      	ite	ne
 8003d6c:	2301      	movne	r3, #1
 8003d6e:	2300      	moveq	r3, #0
 8003d70:	b2db      	uxtb	r3, r3
 8003d72:	e009      	b.n	8003d88 <HAL_DMA_IRQHandler+0x540>
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f003 0304 	and.w	r3, r3, #4
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	bf14      	ite	ne
 8003d82:	2301      	movne	r3, #1
 8003d84:	2300      	moveq	r3, #0
 8003d86:	b2db      	uxtb	r3, r3
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d03e      	beq.n	8003e0a <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d90:	f003 031f 	and.w	r3, r3, #31
 8003d94:	2210      	movs	r2, #16
 8003d96:	409a      	lsls	r2, r3
 8003d98:	6a3b      	ldr	r3, [r7, #32]
 8003d9a:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d018      	beq.n	8003ddc <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d108      	bne.n	8003dca <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d024      	beq.n	8003e0a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dc4:	6878      	ldr	r0, [r7, #4]
 8003dc6:	4798      	blx	r3
 8003dc8:	e01f      	b.n	8003e0a <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d01b      	beq.n	8003e0a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003dd6:	6878      	ldr	r0, [r7, #4]
 8003dd8:	4798      	blx	r3
 8003dda:	e016      	b.n	8003e0a <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d107      	bne.n	8003dfa <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	681a      	ldr	r2, [r3, #0]
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f022 0208 	bic.w	r2, r2, #8
 8003df8:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d003      	beq.n	8003e0a <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e06:	6878      	ldr	r0, [r7, #4]
 8003e08:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e0e:	f003 031f 	and.w	r3, r3, #31
 8003e12:	2220      	movs	r2, #32
 8003e14:	409a      	lsls	r2, r3
 8003e16:	69bb      	ldr	r3, [r7, #24]
 8003e18:	4013      	ands	r3, r2
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	f000 8110 	beq.w	8004040 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4a2c      	ldr	r2, [pc, #176]	@ (8003ed8 <HAL_DMA_IRQHandler+0x690>)
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d04a      	beq.n	8003ec0 <HAL_DMA_IRQHandler+0x678>
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	4a2b      	ldr	r2, [pc, #172]	@ (8003edc <HAL_DMA_IRQHandler+0x694>)
 8003e30:	4293      	cmp	r3, r2
 8003e32:	d045      	beq.n	8003ec0 <HAL_DMA_IRQHandler+0x678>
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	4a29      	ldr	r2, [pc, #164]	@ (8003ee0 <HAL_DMA_IRQHandler+0x698>)
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	d040      	beq.n	8003ec0 <HAL_DMA_IRQHandler+0x678>
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	4a28      	ldr	r2, [pc, #160]	@ (8003ee4 <HAL_DMA_IRQHandler+0x69c>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d03b      	beq.n	8003ec0 <HAL_DMA_IRQHandler+0x678>
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4a26      	ldr	r2, [pc, #152]	@ (8003ee8 <HAL_DMA_IRQHandler+0x6a0>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d036      	beq.n	8003ec0 <HAL_DMA_IRQHandler+0x678>
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	4a25      	ldr	r2, [pc, #148]	@ (8003eec <HAL_DMA_IRQHandler+0x6a4>)
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	d031      	beq.n	8003ec0 <HAL_DMA_IRQHandler+0x678>
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4a23      	ldr	r2, [pc, #140]	@ (8003ef0 <HAL_DMA_IRQHandler+0x6a8>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d02c      	beq.n	8003ec0 <HAL_DMA_IRQHandler+0x678>
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	4a22      	ldr	r2, [pc, #136]	@ (8003ef4 <HAL_DMA_IRQHandler+0x6ac>)
 8003e6c:	4293      	cmp	r3, r2
 8003e6e:	d027      	beq.n	8003ec0 <HAL_DMA_IRQHandler+0x678>
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	4a20      	ldr	r2, [pc, #128]	@ (8003ef8 <HAL_DMA_IRQHandler+0x6b0>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d022      	beq.n	8003ec0 <HAL_DMA_IRQHandler+0x678>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4a1f      	ldr	r2, [pc, #124]	@ (8003efc <HAL_DMA_IRQHandler+0x6b4>)
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d01d      	beq.n	8003ec0 <HAL_DMA_IRQHandler+0x678>
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	4a1d      	ldr	r2, [pc, #116]	@ (8003f00 <HAL_DMA_IRQHandler+0x6b8>)
 8003e8a:	4293      	cmp	r3, r2
 8003e8c:	d018      	beq.n	8003ec0 <HAL_DMA_IRQHandler+0x678>
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4a1c      	ldr	r2, [pc, #112]	@ (8003f04 <HAL_DMA_IRQHandler+0x6bc>)
 8003e94:	4293      	cmp	r3, r2
 8003e96:	d013      	beq.n	8003ec0 <HAL_DMA_IRQHandler+0x678>
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	4a1a      	ldr	r2, [pc, #104]	@ (8003f08 <HAL_DMA_IRQHandler+0x6c0>)
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d00e      	beq.n	8003ec0 <HAL_DMA_IRQHandler+0x678>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	4a19      	ldr	r2, [pc, #100]	@ (8003f0c <HAL_DMA_IRQHandler+0x6c4>)
 8003ea8:	4293      	cmp	r3, r2
 8003eaa:	d009      	beq.n	8003ec0 <HAL_DMA_IRQHandler+0x678>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4a17      	ldr	r2, [pc, #92]	@ (8003f10 <HAL_DMA_IRQHandler+0x6c8>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d004      	beq.n	8003ec0 <HAL_DMA_IRQHandler+0x678>
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	4a16      	ldr	r2, [pc, #88]	@ (8003f14 <HAL_DMA_IRQHandler+0x6cc>)
 8003ebc:	4293      	cmp	r3, r2
 8003ebe:	d12b      	bne.n	8003f18 <HAL_DMA_IRQHandler+0x6d0>
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f003 0310 	and.w	r3, r3, #16
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	bf14      	ite	ne
 8003ece:	2301      	movne	r3, #1
 8003ed0:	2300      	moveq	r3, #0
 8003ed2:	b2db      	uxtb	r3, r3
 8003ed4:	e02a      	b.n	8003f2c <HAL_DMA_IRQHandler+0x6e4>
 8003ed6:	bf00      	nop
 8003ed8:	40020010 	.word	0x40020010
 8003edc:	40020028 	.word	0x40020028
 8003ee0:	40020040 	.word	0x40020040
 8003ee4:	40020058 	.word	0x40020058
 8003ee8:	40020070 	.word	0x40020070
 8003eec:	40020088 	.word	0x40020088
 8003ef0:	400200a0 	.word	0x400200a0
 8003ef4:	400200b8 	.word	0x400200b8
 8003ef8:	40020410 	.word	0x40020410
 8003efc:	40020428 	.word	0x40020428
 8003f00:	40020440 	.word	0x40020440
 8003f04:	40020458 	.word	0x40020458
 8003f08:	40020470 	.word	0x40020470
 8003f0c:	40020488 	.word	0x40020488
 8003f10:	400204a0 	.word	0x400204a0
 8003f14:	400204b8 	.word	0x400204b8
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f003 0302 	and.w	r3, r3, #2
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	bf14      	ite	ne
 8003f26:	2301      	movne	r3, #1
 8003f28:	2300      	moveq	r3, #0
 8003f2a:	b2db      	uxtb	r3, r3
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	f000 8087 	beq.w	8004040 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f36:	f003 031f 	and.w	r3, r3, #31
 8003f3a:	2220      	movs	r2, #32
 8003f3c:	409a      	lsls	r2, r3
 8003f3e:	6a3b      	ldr	r3, [r7, #32]
 8003f40:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003f48:	b2db      	uxtb	r3, r3
 8003f4a:	2b04      	cmp	r3, #4
 8003f4c:	d139      	bne.n	8003fc2 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	681a      	ldr	r2, [r3, #0]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f022 0216 	bic.w	r2, r2, #22
 8003f5c:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	695a      	ldr	r2, [r3, #20]
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003f6c:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d103      	bne.n	8003f7e <HAL_DMA_IRQHandler+0x736>
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d007      	beq.n	8003f8e <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	681a      	ldr	r2, [r3, #0]
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f022 0208 	bic.w	r2, r2, #8
 8003f8c:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f92:	f003 031f 	and.w	r3, r3, #31
 8003f96:	223f      	movs	r2, #63	@ 0x3f
 8003f98:	409a      	lsls	r2, r3
 8003f9a:	6a3b      	ldr	r3, [r7, #32]
 8003f9c:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2201      	movs	r2, #1
 8003fa2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	2200      	movs	r2, #0
 8003faa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	f000 834a 	beq.w	800464c <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fbc:	6878      	ldr	r0, [r7, #4]
 8003fbe:	4798      	blx	r3
          }
          return;
 8003fc0:	e344      	b.n	800464c <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d018      	beq.n	8004002 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d108      	bne.n	8003ff0 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d02c      	beq.n	8004040 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fea:	6878      	ldr	r0, [r7, #4]
 8003fec:	4798      	blx	r3
 8003fee:	e027      	b.n	8004040 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d023      	beq.n	8004040 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ffc:	6878      	ldr	r0, [r7, #4]
 8003ffe:	4798      	blx	r3
 8004000:	e01e      	b.n	8004040 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800400c:	2b00      	cmp	r3, #0
 800400e:	d10f      	bne.n	8004030 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	681a      	ldr	r2, [r3, #0]
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f022 0210 	bic.w	r2, r2, #16
 800401e:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2201      	movs	r2, #1
 8004024:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2200      	movs	r2, #0
 800402c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004034:	2b00      	cmp	r3, #0
 8004036:	d003      	beq.n	8004040 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800403c:	6878      	ldr	r0, [r7, #4]
 800403e:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004044:	2b00      	cmp	r3, #0
 8004046:	f000 8306 	beq.w	8004656 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800404e:	f003 0301 	and.w	r3, r3, #1
 8004052:	2b00      	cmp	r3, #0
 8004054:	f000 8088 	beq.w	8004168 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2204      	movs	r2, #4
 800405c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	4a7a      	ldr	r2, [pc, #488]	@ (8004250 <HAL_DMA_IRQHandler+0xa08>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d04a      	beq.n	8004100 <HAL_DMA_IRQHandler+0x8b8>
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	4a79      	ldr	r2, [pc, #484]	@ (8004254 <HAL_DMA_IRQHandler+0xa0c>)
 8004070:	4293      	cmp	r3, r2
 8004072:	d045      	beq.n	8004100 <HAL_DMA_IRQHandler+0x8b8>
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	4a77      	ldr	r2, [pc, #476]	@ (8004258 <HAL_DMA_IRQHandler+0xa10>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d040      	beq.n	8004100 <HAL_DMA_IRQHandler+0x8b8>
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4a76      	ldr	r2, [pc, #472]	@ (800425c <HAL_DMA_IRQHandler+0xa14>)
 8004084:	4293      	cmp	r3, r2
 8004086:	d03b      	beq.n	8004100 <HAL_DMA_IRQHandler+0x8b8>
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4a74      	ldr	r2, [pc, #464]	@ (8004260 <HAL_DMA_IRQHandler+0xa18>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d036      	beq.n	8004100 <HAL_DMA_IRQHandler+0x8b8>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4a73      	ldr	r2, [pc, #460]	@ (8004264 <HAL_DMA_IRQHandler+0xa1c>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d031      	beq.n	8004100 <HAL_DMA_IRQHandler+0x8b8>
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4a71      	ldr	r2, [pc, #452]	@ (8004268 <HAL_DMA_IRQHandler+0xa20>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d02c      	beq.n	8004100 <HAL_DMA_IRQHandler+0x8b8>
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4a70      	ldr	r2, [pc, #448]	@ (800426c <HAL_DMA_IRQHandler+0xa24>)
 80040ac:	4293      	cmp	r3, r2
 80040ae:	d027      	beq.n	8004100 <HAL_DMA_IRQHandler+0x8b8>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	4a6e      	ldr	r2, [pc, #440]	@ (8004270 <HAL_DMA_IRQHandler+0xa28>)
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d022      	beq.n	8004100 <HAL_DMA_IRQHandler+0x8b8>
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	4a6d      	ldr	r2, [pc, #436]	@ (8004274 <HAL_DMA_IRQHandler+0xa2c>)
 80040c0:	4293      	cmp	r3, r2
 80040c2:	d01d      	beq.n	8004100 <HAL_DMA_IRQHandler+0x8b8>
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	4a6b      	ldr	r2, [pc, #428]	@ (8004278 <HAL_DMA_IRQHandler+0xa30>)
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d018      	beq.n	8004100 <HAL_DMA_IRQHandler+0x8b8>
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	4a6a      	ldr	r2, [pc, #424]	@ (800427c <HAL_DMA_IRQHandler+0xa34>)
 80040d4:	4293      	cmp	r3, r2
 80040d6:	d013      	beq.n	8004100 <HAL_DMA_IRQHandler+0x8b8>
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	4a68      	ldr	r2, [pc, #416]	@ (8004280 <HAL_DMA_IRQHandler+0xa38>)
 80040de:	4293      	cmp	r3, r2
 80040e0:	d00e      	beq.n	8004100 <HAL_DMA_IRQHandler+0x8b8>
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	4a67      	ldr	r2, [pc, #412]	@ (8004284 <HAL_DMA_IRQHandler+0xa3c>)
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d009      	beq.n	8004100 <HAL_DMA_IRQHandler+0x8b8>
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	4a65      	ldr	r2, [pc, #404]	@ (8004288 <HAL_DMA_IRQHandler+0xa40>)
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d004      	beq.n	8004100 <HAL_DMA_IRQHandler+0x8b8>
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	4a64      	ldr	r2, [pc, #400]	@ (800428c <HAL_DMA_IRQHandler+0xa44>)
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d108      	bne.n	8004112 <HAL_DMA_IRQHandler+0x8ca>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	681a      	ldr	r2, [r3, #0]
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f022 0201 	bic.w	r2, r2, #1
 800410e:	601a      	str	r2, [r3, #0]
 8004110:	e007      	b.n	8004122 <HAL_DMA_IRQHandler+0x8da>
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	681a      	ldr	r2, [r3, #0]
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f022 0201 	bic.w	r2, r2, #1
 8004120:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	3301      	adds	r3, #1
 8004126:	60fb      	str	r3, [r7, #12]
 8004128:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800412a:	429a      	cmp	r2, r3
 800412c:	d307      	bcc.n	800413e <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f003 0301 	and.w	r3, r3, #1
 8004138:	2b00      	cmp	r3, #0
 800413a:	d1f2      	bne.n	8004122 <HAL_DMA_IRQHandler+0x8da>
 800413c:	e000      	b.n	8004140 <HAL_DMA_IRQHandler+0x8f8>
            break;
 800413e:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f003 0301 	and.w	r3, r3, #1
 800414a:	2b00      	cmp	r3, #0
 800414c:	d004      	beq.n	8004158 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2203      	movs	r2, #3
 8004152:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8004156:	e003      	b.n	8004160 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2201      	movs	r2, #1
 800415c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2200      	movs	r2, #0
 8004164:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800416c:	2b00      	cmp	r3, #0
 800416e:	f000 8272 	beq.w	8004656 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004176:	6878      	ldr	r0, [r7, #4]
 8004178:	4798      	blx	r3
 800417a:	e26c      	b.n	8004656 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	4a43      	ldr	r2, [pc, #268]	@ (8004290 <HAL_DMA_IRQHandler+0xa48>)
 8004182:	4293      	cmp	r3, r2
 8004184:	d022      	beq.n	80041cc <HAL_DMA_IRQHandler+0x984>
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	4a42      	ldr	r2, [pc, #264]	@ (8004294 <HAL_DMA_IRQHandler+0xa4c>)
 800418c:	4293      	cmp	r3, r2
 800418e:	d01d      	beq.n	80041cc <HAL_DMA_IRQHandler+0x984>
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	4a40      	ldr	r2, [pc, #256]	@ (8004298 <HAL_DMA_IRQHandler+0xa50>)
 8004196:	4293      	cmp	r3, r2
 8004198:	d018      	beq.n	80041cc <HAL_DMA_IRQHandler+0x984>
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	4a3f      	ldr	r2, [pc, #252]	@ (800429c <HAL_DMA_IRQHandler+0xa54>)
 80041a0:	4293      	cmp	r3, r2
 80041a2:	d013      	beq.n	80041cc <HAL_DMA_IRQHandler+0x984>
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	4a3d      	ldr	r2, [pc, #244]	@ (80042a0 <HAL_DMA_IRQHandler+0xa58>)
 80041aa:	4293      	cmp	r3, r2
 80041ac:	d00e      	beq.n	80041cc <HAL_DMA_IRQHandler+0x984>
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	4a3c      	ldr	r2, [pc, #240]	@ (80042a4 <HAL_DMA_IRQHandler+0xa5c>)
 80041b4:	4293      	cmp	r3, r2
 80041b6:	d009      	beq.n	80041cc <HAL_DMA_IRQHandler+0x984>
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	4a3a      	ldr	r2, [pc, #232]	@ (80042a8 <HAL_DMA_IRQHandler+0xa60>)
 80041be:	4293      	cmp	r3, r2
 80041c0:	d004      	beq.n	80041cc <HAL_DMA_IRQHandler+0x984>
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	4a39      	ldr	r2, [pc, #228]	@ (80042ac <HAL_DMA_IRQHandler+0xa64>)
 80041c8:	4293      	cmp	r3, r2
 80041ca:	d101      	bne.n	80041d0 <HAL_DMA_IRQHandler+0x988>
 80041cc:	2301      	movs	r3, #1
 80041ce:	e000      	b.n	80041d2 <HAL_DMA_IRQHandler+0x98a>
 80041d0:	2300      	movs	r3, #0
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	f000 823f 	beq.w	8004656 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041e4:	f003 031f 	and.w	r3, r3, #31
 80041e8:	2204      	movs	r2, #4
 80041ea:	409a      	lsls	r2, r3
 80041ec:	697b      	ldr	r3, [r7, #20]
 80041ee:	4013      	ands	r3, r2
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	f000 80cd 	beq.w	8004390 <HAL_DMA_IRQHandler+0xb48>
 80041f6:	693b      	ldr	r3, [r7, #16]
 80041f8:	f003 0304 	and.w	r3, r3, #4
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	f000 80c7 	beq.w	8004390 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004206:	f003 031f 	and.w	r3, r3, #31
 800420a:	2204      	movs	r2, #4
 800420c:	409a      	lsls	r2, r3
 800420e:	69fb      	ldr	r3, [r7, #28]
 8004210:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004212:	693b      	ldr	r3, [r7, #16]
 8004214:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004218:	2b00      	cmp	r3, #0
 800421a:	d049      	beq.n	80042b0 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800421c:	693b      	ldr	r3, [r7, #16]
 800421e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004222:	2b00      	cmp	r3, #0
 8004224:	d109      	bne.n	800423a <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800422a:	2b00      	cmp	r3, #0
 800422c:	f000 8210 	beq.w	8004650 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004234:	6878      	ldr	r0, [r7, #4]
 8004236:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004238:	e20a      	b.n	8004650 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800423e:	2b00      	cmp	r3, #0
 8004240:	f000 8206 	beq.w	8004650 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004248:	6878      	ldr	r0, [r7, #4]
 800424a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800424c:	e200      	b.n	8004650 <HAL_DMA_IRQHandler+0xe08>
 800424e:	bf00      	nop
 8004250:	40020010 	.word	0x40020010
 8004254:	40020028 	.word	0x40020028
 8004258:	40020040 	.word	0x40020040
 800425c:	40020058 	.word	0x40020058
 8004260:	40020070 	.word	0x40020070
 8004264:	40020088 	.word	0x40020088
 8004268:	400200a0 	.word	0x400200a0
 800426c:	400200b8 	.word	0x400200b8
 8004270:	40020410 	.word	0x40020410
 8004274:	40020428 	.word	0x40020428
 8004278:	40020440 	.word	0x40020440
 800427c:	40020458 	.word	0x40020458
 8004280:	40020470 	.word	0x40020470
 8004284:	40020488 	.word	0x40020488
 8004288:	400204a0 	.word	0x400204a0
 800428c:	400204b8 	.word	0x400204b8
 8004290:	58025408 	.word	0x58025408
 8004294:	5802541c 	.word	0x5802541c
 8004298:	58025430 	.word	0x58025430
 800429c:	58025444 	.word	0x58025444
 80042a0:	58025458 	.word	0x58025458
 80042a4:	5802546c 	.word	0x5802546c
 80042a8:	58025480 	.word	0x58025480
 80042ac:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80042b0:	693b      	ldr	r3, [r7, #16]
 80042b2:	f003 0320 	and.w	r3, r3, #32
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d160      	bne.n	800437c <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	4a7f      	ldr	r2, [pc, #508]	@ (80044bc <HAL_DMA_IRQHandler+0xc74>)
 80042c0:	4293      	cmp	r3, r2
 80042c2:	d04a      	beq.n	800435a <HAL_DMA_IRQHandler+0xb12>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	4a7d      	ldr	r2, [pc, #500]	@ (80044c0 <HAL_DMA_IRQHandler+0xc78>)
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d045      	beq.n	800435a <HAL_DMA_IRQHandler+0xb12>
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	4a7c      	ldr	r2, [pc, #496]	@ (80044c4 <HAL_DMA_IRQHandler+0xc7c>)
 80042d4:	4293      	cmp	r3, r2
 80042d6:	d040      	beq.n	800435a <HAL_DMA_IRQHandler+0xb12>
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	4a7a      	ldr	r2, [pc, #488]	@ (80044c8 <HAL_DMA_IRQHandler+0xc80>)
 80042de:	4293      	cmp	r3, r2
 80042e0:	d03b      	beq.n	800435a <HAL_DMA_IRQHandler+0xb12>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	4a79      	ldr	r2, [pc, #484]	@ (80044cc <HAL_DMA_IRQHandler+0xc84>)
 80042e8:	4293      	cmp	r3, r2
 80042ea:	d036      	beq.n	800435a <HAL_DMA_IRQHandler+0xb12>
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	4a77      	ldr	r2, [pc, #476]	@ (80044d0 <HAL_DMA_IRQHandler+0xc88>)
 80042f2:	4293      	cmp	r3, r2
 80042f4:	d031      	beq.n	800435a <HAL_DMA_IRQHandler+0xb12>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	4a76      	ldr	r2, [pc, #472]	@ (80044d4 <HAL_DMA_IRQHandler+0xc8c>)
 80042fc:	4293      	cmp	r3, r2
 80042fe:	d02c      	beq.n	800435a <HAL_DMA_IRQHandler+0xb12>
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4a74      	ldr	r2, [pc, #464]	@ (80044d8 <HAL_DMA_IRQHandler+0xc90>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d027      	beq.n	800435a <HAL_DMA_IRQHandler+0xb12>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	4a73      	ldr	r2, [pc, #460]	@ (80044dc <HAL_DMA_IRQHandler+0xc94>)
 8004310:	4293      	cmp	r3, r2
 8004312:	d022      	beq.n	800435a <HAL_DMA_IRQHandler+0xb12>
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	4a71      	ldr	r2, [pc, #452]	@ (80044e0 <HAL_DMA_IRQHandler+0xc98>)
 800431a:	4293      	cmp	r3, r2
 800431c:	d01d      	beq.n	800435a <HAL_DMA_IRQHandler+0xb12>
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	4a70      	ldr	r2, [pc, #448]	@ (80044e4 <HAL_DMA_IRQHandler+0xc9c>)
 8004324:	4293      	cmp	r3, r2
 8004326:	d018      	beq.n	800435a <HAL_DMA_IRQHandler+0xb12>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4a6e      	ldr	r2, [pc, #440]	@ (80044e8 <HAL_DMA_IRQHandler+0xca0>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d013      	beq.n	800435a <HAL_DMA_IRQHandler+0xb12>
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	4a6d      	ldr	r2, [pc, #436]	@ (80044ec <HAL_DMA_IRQHandler+0xca4>)
 8004338:	4293      	cmp	r3, r2
 800433a:	d00e      	beq.n	800435a <HAL_DMA_IRQHandler+0xb12>
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	4a6b      	ldr	r2, [pc, #428]	@ (80044f0 <HAL_DMA_IRQHandler+0xca8>)
 8004342:	4293      	cmp	r3, r2
 8004344:	d009      	beq.n	800435a <HAL_DMA_IRQHandler+0xb12>
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	4a6a      	ldr	r2, [pc, #424]	@ (80044f4 <HAL_DMA_IRQHandler+0xcac>)
 800434c:	4293      	cmp	r3, r2
 800434e:	d004      	beq.n	800435a <HAL_DMA_IRQHandler+0xb12>
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	4a68      	ldr	r2, [pc, #416]	@ (80044f8 <HAL_DMA_IRQHandler+0xcb0>)
 8004356:	4293      	cmp	r3, r2
 8004358:	d108      	bne.n	800436c <HAL_DMA_IRQHandler+0xb24>
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	681a      	ldr	r2, [r3, #0]
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f022 0208 	bic.w	r2, r2, #8
 8004368:	601a      	str	r2, [r3, #0]
 800436a:	e007      	b.n	800437c <HAL_DMA_IRQHandler+0xb34>
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	681a      	ldr	r2, [r3, #0]
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f022 0204 	bic.w	r2, r2, #4
 800437a:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004380:	2b00      	cmp	r3, #0
 8004382:	f000 8165 	beq.w	8004650 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800438a:	6878      	ldr	r0, [r7, #4]
 800438c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800438e:	e15f      	b.n	8004650 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004394:	f003 031f 	and.w	r3, r3, #31
 8004398:	2202      	movs	r2, #2
 800439a:	409a      	lsls	r2, r3
 800439c:	697b      	ldr	r3, [r7, #20]
 800439e:	4013      	ands	r3, r2
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	f000 80c5 	beq.w	8004530 <HAL_DMA_IRQHandler+0xce8>
 80043a6:	693b      	ldr	r3, [r7, #16]
 80043a8:	f003 0302 	and.w	r3, r3, #2
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	f000 80bf 	beq.w	8004530 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043b6:	f003 031f 	and.w	r3, r3, #31
 80043ba:	2202      	movs	r2, #2
 80043bc:	409a      	lsls	r2, r3
 80043be:	69fb      	ldr	r3, [r7, #28]
 80043c0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80043c2:	693b      	ldr	r3, [r7, #16]
 80043c4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d018      	beq.n	80043fe <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80043cc:	693b      	ldr	r3, [r7, #16]
 80043ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d109      	bne.n	80043ea <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043da:	2b00      	cmp	r3, #0
 80043dc:	f000 813a 	beq.w	8004654 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043e4:	6878      	ldr	r0, [r7, #4]
 80043e6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80043e8:	e134      	b.n	8004654 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	f000 8130 	beq.w	8004654 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043f8:	6878      	ldr	r0, [r7, #4]
 80043fa:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80043fc:	e12a      	b.n	8004654 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80043fe:	693b      	ldr	r3, [r7, #16]
 8004400:	f003 0320 	and.w	r3, r3, #32
 8004404:	2b00      	cmp	r3, #0
 8004406:	f040 8089 	bne.w	800451c <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	4a2b      	ldr	r2, [pc, #172]	@ (80044bc <HAL_DMA_IRQHandler+0xc74>)
 8004410:	4293      	cmp	r3, r2
 8004412:	d04a      	beq.n	80044aa <HAL_DMA_IRQHandler+0xc62>
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	4a29      	ldr	r2, [pc, #164]	@ (80044c0 <HAL_DMA_IRQHandler+0xc78>)
 800441a:	4293      	cmp	r3, r2
 800441c:	d045      	beq.n	80044aa <HAL_DMA_IRQHandler+0xc62>
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	4a28      	ldr	r2, [pc, #160]	@ (80044c4 <HAL_DMA_IRQHandler+0xc7c>)
 8004424:	4293      	cmp	r3, r2
 8004426:	d040      	beq.n	80044aa <HAL_DMA_IRQHandler+0xc62>
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4a26      	ldr	r2, [pc, #152]	@ (80044c8 <HAL_DMA_IRQHandler+0xc80>)
 800442e:	4293      	cmp	r3, r2
 8004430:	d03b      	beq.n	80044aa <HAL_DMA_IRQHandler+0xc62>
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	4a25      	ldr	r2, [pc, #148]	@ (80044cc <HAL_DMA_IRQHandler+0xc84>)
 8004438:	4293      	cmp	r3, r2
 800443a:	d036      	beq.n	80044aa <HAL_DMA_IRQHandler+0xc62>
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	4a23      	ldr	r2, [pc, #140]	@ (80044d0 <HAL_DMA_IRQHandler+0xc88>)
 8004442:	4293      	cmp	r3, r2
 8004444:	d031      	beq.n	80044aa <HAL_DMA_IRQHandler+0xc62>
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	4a22      	ldr	r2, [pc, #136]	@ (80044d4 <HAL_DMA_IRQHandler+0xc8c>)
 800444c:	4293      	cmp	r3, r2
 800444e:	d02c      	beq.n	80044aa <HAL_DMA_IRQHandler+0xc62>
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	4a20      	ldr	r2, [pc, #128]	@ (80044d8 <HAL_DMA_IRQHandler+0xc90>)
 8004456:	4293      	cmp	r3, r2
 8004458:	d027      	beq.n	80044aa <HAL_DMA_IRQHandler+0xc62>
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	4a1f      	ldr	r2, [pc, #124]	@ (80044dc <HAL_DMA_IRQHandler+0xc94>)
 8004460:	4293      	cmp	r3, r2
 8004462:	d022      	beq.n	80044aa <HAL_DMA_IRQHandler+0xc62>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	4a1d      	ldr	r2, [pc, #116]	@ (80044e0 <HAL_DMA_IRQHandler+0xc98>)
 800446a:	4293      	cmp	r3, r2
 800446c:	d01d      	beq.n	80044aa <HAL_DMA_IRQHandler+0xc62>
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	4a1c      	ldr	r2, [pc, #112]	@ (80044e4 <HAL_DMA_IRQHandler+0xc9c>)
 8004474:	4293      	cmp	r3, r2
 8004476:	d018      	beq.n	80044aa <HAL_DMA_IRQHandler+0xc62>
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	4a1a      	ldr	r2, [pc, #104]	@ (80044e8 <HAL_DMA_IRQHandler+0xca0>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d013      	beq.n	80044aa <HAL_DMA_IRQHandler+0xc62>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	4a19      	ldr	r2, [pc, #100]	@ (80044ec <HAL_DMA_IRQHandler+0xca4>)
 8004488:	4293      	cmp	r3, r2
 800448a:	d00e      	beq.n	80044aa <HAL_DMA_IRQHandler+0xc62>
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	4a17      	ldr	r2, [pc, #92]	@ (80044f0 <HAL_DMA_IRQHandler+0xca8>)
 8004492:	4293      	cmp	r3, r2
 8004494:	d009      	beq.n	80044aa <HAL_DMA_IRQHandler+0xc62>
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	4a16      	ldr	r2, [pc, #88]	@ (80044f4 <HAL_DMA_IRQHandler+0xcac>)
 800449c:	4293      	cmp	r3, r2
 800449e:	d004      	beq.n	80044aa <HAL_DMA_IRQHandler+0xc62>
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	4a14      	ldr	r2, [pc, #80]	@ (80044f8 <HAL_DMA_IRQHandler+0xcb0>)
 80044a6:	4293      	cmp	r3, r2
 80044a8:	d128      	bne.n	80044fc <HAL_DMA_IRQHandler+0xcb4>
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	681a      	ldr	r2, [r3, #0]
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f022 0214 	bic.w	r2, r2, #20
 80044b8:	601a      	str	r2, [r3, #0]
 80044ba:	e027      	b.n	800450c <HAL_DMA_IRQHandler+0xcc4>
 80044bc:	40020010 	.word	0x40020010
 80044c0:	40020028 	.word	0x40020028
 80044c4:	40020040 	.word	0x40020040
 80044c8:	40020058 	.word	0x40020058
 80044cc:	40020070 	.word	0x40020070
 80044d0:	40020088 	.word	0x40020088
 80044d4:	400200a0 	.word	0x400200a0
 80044d8:	400200b8 	.word	0x400200b8
 80044dc:	40020410 	.word	0x40020410
 80044e0:	40020428 	.word	0x40020428
 80044e4:	40020440 	.word	0x40020440
 80044e8:	40020458 	.word	0x40020458
 80044ec:	40020470 	.word	0x40020470
 80044f0:	40020488 	.word	0x40020488
 80044f4:	400204a0 	.word	0x400204a0
 80044f8:	400204b8 	.word	0x400204b8
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	681a      	ldr	r2, [r3, #0]
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f022 020a 	bic.w	r2, r2, #10
 800450a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2201      	movs	r2, #1
 8004510:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2200      	movs	r2, #0
 8004518:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004520:	2b00      	cmp	r3, #0
 8004522:	f000 8097 	beq.w	8004654 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800452a:	6878      	ldr	r0, [r7, #4]
 800452c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800452e:	e091      	b.n	8004654 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004534:	f003 031f 	and.w	r3, r3, #31
 8004538:	2208      	movs	r2, #8
 800453a:	409a      	lsls	r2, r3
 800453c:	697b      	ldr	r3, [r7, #20]
 800453e:	4013      	ands	r3, r2
 8004540:	2b00      	cmp	r3, #0
 8004542:	f000 8088 	beq.w	8004656 <HAL_DMA_IRQHandler+0xe0e>
 8004546:	693b      	ldr	r3, [r7, #16]
 8004548:	f003 0308 	and.w	r3, r3, #8
 800454c:	2b00      	cmp	r3, #0
 800454e:	f000 8082 	beq.w	8004656 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	4a41      	ldr	r2, [pc, #260]	@ (800465c <HAL_DMA_IRQHandler+0xe14>)
 8004558:	4293      	cmp	r3, r2
 800455a:	d04a      	beq.n	80045f2 <HAL_DMA_IRQHandler+0xdaa>
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4a3f      	ldr	r2, [pc, #252]	@ (8004660 <HAL_DMA_IRQHandler+0xe18>)
 8004562:	4293      	cmp	r3, r2
 8004564:	d045      	beq.n	80045f2 <HAL_DMA_IRQHandler+0xdaa>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	4a3e      	ldr	r2, [pc, #248]	@ (8004664 <HAL_DMA_IRQHandler+0xe1c>)
 800456c:	4293      	cmp	r3, r2
 800456e:	d040      	beq.n	80045f2 <HAL_DMA_IRQHandler+0xdaa>
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	4a3c      	ldr	r2, [pc, #240]	@ (8004668 <HAL_DMA_IRQHandler+0xe20>)
 8004576:	4293      	cmp	r3, r2
 8004578:	d03b      	beq.n	80045f2 <HAL_DMA_IRQHandler+0xdaa>
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	4a3b      	ldr	r2, [pc, #236]	@ (800466c <HAL_DMA_IRQHandler+0xe24>)
 8004580:	4293      	cmp	r3, r2
 8004582:	d036      	beq.n	80045f2 <HAL_DMA_IRQHandler+0xdaa>
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	4a39      	ldr	r2, [pc, #228]	@ (8004670 <HAL_DMA_IRQHandler+0xe28>)
 800458a:	4293      	cmp	r3, r2
 800458c:	d031      	beq.n	80045f2 <HAL_DMA_IRQHandler+0xdaa>
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	4a38      	ldr	r2, [pc, #224]	@ (8004674 <HAL_DMA_IRQHandler+0xe2c>)
 8004594:	4293      	cmp	r3, r2
 8004596:	d02c      	beq.n	80045f2 <HAL_DMA_IRQHandler+0xdaa>
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4a36      	ldr	r2, [pc, #216]	@ (8004678 <HAL_DMA_IRQHandler+0xe30>)
 800459e:	4293      	cmp	r3, r2
 80045a0:	d027      	beq.n	80045f2 <HAL_DMA_IRQHandler+0xdaa>
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	4a35      	ldr	r2, [pc, #212]	@ (800467c <HAL_DMA_IRQHandler+0xe34>)
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d022      	beq.n	80045f2 <HAL_DMA_IRQHandler+0xdaa>
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	4a33      	ldr	r2, [pc, #204]	@ (8004680 <HAL_DMA_IRQHandler+0xe38>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d01d      	beq.n	80045f2 <HAL_DMA_IRQHandler+0xdaa>
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	4a32      	ldr	r2, [pc, #200]	@ (8004684 <HAL_DMA_IRQHandler+0xe3c>)
 80045bc:	4293      	cmp	r3, r2
 80045be:	d018      	beq.n	80045f2 <HAL_DMA_IRQHandler+0xdaa>
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	4a30      	ldr	r2, [pc, #192]	@ (8004688 <HAL_DMA_IRQHandler+0xe40>)
 80045c6:	4293      	cmp	r3, r2
 80045c8:	d013      	beq.n	80045f2 <HAL_DMA_IRQHandler+0xdaa>
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	4a2f      	ldr	r2, [pc, #188]	@ (800468c <HAL_DMA_IRQHandler+0xe44>)
 80045d0:	4293      	cmp	r3, r2
 80045d2:	d00e      	beq.n	80045f2 <HAL_DMA_IRQHandler+0xdaa>
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	4a2d      	ldr	r2, [pc, #180]	@ (8004690 <HAL_DMA_IRQHandler+0xe48>)
 80045da:	4293      	cmp	r3, r2
 80045dc:	d009      	beq.n	80045f2 <HAL_DMA_IRQHandler+0xdaa>
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	4a2c      	ldr	r2, [pc, #176]	@ (8004694 <HAL_DMA_IRQHandler+0xe4c>)
 80045e4:	4293      	cmp	r3, r2
 80045e6:	d004      	beq.n	80045f2 <HAL_DMA_IRQHandler+0xdaa>
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	4a2a      	ldr	r2, [pc, #168]	@ (8004698 <HAL_DMA_IRQHandler+0xe50>)
 80045ee:	4293      	cmp	r3, r2
 80045f0:	d108      	bne.n	8004604 <HAL_DMA_IRQHandler+0xdbc>
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	681a      	ldr	r2, [r3, #0]
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f022 021c 	bic.w	r2, r2, #28
 8004600:	601a      	str	r2, [r3, #0]
 8004602:	e007      	b.n	8004614 <HAL_DMA_IRQHandler+0xdcc>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	681a      	ldr	r2, [r3, #0]
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f022 020e 	bic.w	r2, r2, #14
 8004612:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004618:	f003 031f 	and.w	r3, r3, #31
 800461c:	2201      	movs	r2, #1
 800461e:	409a      	lsls	r2, r3
 8004620:	69fb      	ldr	r3, [r7, #28]
 8004622:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2201      	movs	r2, #1
 8004628:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2201      	movs	r2, #1
 800462e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2200      	movs	r2, #0
 8004636:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800463e:	2b00      	cmp	r3, #0
 8004640:	d009      	beq.n	8004656 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004646:	6878      	ldr	r0, [r7, #4]
 8004648:	4798      	blx	r3
 800464a:	e004      	b.n	8004656 <HAL_DMA_IRQHandler+0xe0e>
          return;
 800464c:	bf00      	nop
 800464e:	e002      	b.n	8004656 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004650:	bf00      	nop
 8004652:	e000      	b.n	8004656 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004654:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8004656:	3728      	adds	r7, #40	@ 0x28
 8004658:	46bd      	mov	sp, r7
 800465a:	bd80      	pop	{r7, pc}
 800465c:	40020010 	.word	0x40020010
 8004660:	40020028 	.word	0x40020028
 8004664:	40020040 	.word	0x40020040
 8004668:	40020058 	.word	0x40020058
 800466c:	40020070 	.word	0x40020070
 8004670:	40020088 	.word	0x40020088
 8004674:	400200a0 	.word	0x400200a0
 8004678:	400200b8 	.word	0x400200b8
 800467c:	40020410 	.word	0x40020410
 8004680:	40020428 	.word	0x40020428
 8004684:	40020440 	.word	0x40020440
 8004688:	40020458 	.word	0x40020458
 800468c:	40020470 	.word	0x40020470
 8004690:	40020488 	.word	0x40020488
 8004694:	400204a0 	.word	0x400204a0
 8004698:	400204b8 	.word	0x400204b8

0800469c <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800469c:	b480      	push	{r7}
 800469e:	b085      	sub	sp, #20
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	4a42      	ldr	r2, [pc, #264]	@ (80047b4 <DMA_CalcBaseAndBitshift+0x118>)
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d04a      	beq.n	8004744 <DMA_CalcBaseAndBitshift+0xa8>
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	4a41      	ldr	r2, [pc, #260]	@ (80047b8 <DMA_CalcBaseAndBitshift+0x11c>)
 80046b4:	4293      	cmp	r3, r2
 80046b6:	d045      	beq.n	8004744 <DMA_CalcBaseAndBitshift+0xa8>
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	4a3f      	ldr	r2, [pc, #252]	@ (80047bc <DMA_CalcBaseAndBitshift+0x120>)
 80046be:	4293      	cmp	r3, r2
 80046c0:	d040      	beq.n	8004744 <DMA_CalcBaseAndBitshift+0xa8>
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	4a3e      	ldr	r2, [pc, #248]	@ (80047c0 <DMA_CalcBaseAndBitshift+0x124>)
 80046c8:	4293      	cmp	r3, r2
 80046ca:	d03b      	beq.n	8004744 <DMA_CalcBaseAndBitshift+0xa8>
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	4a3c      	ldr	r2, [pc, #240]	@ (80047c4 <DMA_CalcBaseAndBitshift+0x128>)
 80046d2:	4293      	cmp	r3, r2
 80046d4:	d036      	beq.n	8004744 <DMA_CalcBaseAndBitshift+0xa8>
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	4a3b      	ldr	r2, [pc, #236]	@ (80047c8 <DMA_CalcBaseAndBitshift+0x12c>)
 80046dc:	4293      	cmp	r3, r2
 80046de:	d031      	beq.n	8004744 <DMA_CalcBaseAndBitshift+0xa8>
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	4a39      	ldr	r2, [pc, #228]	@ (80047cc <DMA_CalcBaseAndBitshift+0x130>)
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d02c      	beq.n	8004744 <DMA_CalcBaseAndBitshift+0xa8>
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	4a38      	ldr	r2, [pc, #224]	@ (80047d0 <DMA_CalcBaseAndBitshift+0x134>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d027      	beq.n	8004744 <DMA_CalcBaseAndBitshift+0xa8>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	4a36      	ldr	r2, [pc, #216]	@ (80047d4 <DMA_CalcBaseAndBitshift+0x138>)
 80046fa:	4293      	cmp	r3, r2
 80046fc:	d022      	beq.n	8004744 <DMA_CalcBaseAndBitshift+0xa8>
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	4a35      	ldr	r2, [pc, #212]	@ (80047d8 <DMA_CalcBaseAndBitshift+0x13c>)
 8004704:	4293      	cmp	r3, r2
 8004706:	d01d      	beq.n	8004744 <DMA_CalcBaseAndBitshift+0xa8>
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	4a33      	ldr	r2, [pc, #204]	@ (80047dc <DMA_CalcBaseAndBitshift+0x140>)
 800470e:	4293      	cmp	r3, r2
 8004710:	d018      	beq.n	8004744 <DMA_CalcBaseAndBitshift+0xa8>
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	4a32      	ldr	r2, [pc, #200]	@ (80047e0 <DMA_CalcBaseAndBitshift+0x144>)
 8004718:	4293      	cmp	r3, r2
 800471a:	d013      	beq.n	8004744 <DMA_CalcBaseAndBitshift+0xa8>
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	4a30      	ldr	r2, [pc, #192]	@ (80047e4 <DMA_CalcBaseAndBitshift+0x148>)
 8004722:	4293      	cmp	r3, r2
 8004724:	d00e      	beq.n	8004744 <DMA_CalcBaseAndBitshift+0xa8>
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	4a2f      	ldr	r2, [pc, #188]	@ (80047e8 <DMA_CalcBaseAndBitshift+0x14c>)
 800472c:	4293      	cmp	r3, r2
 800472e:	d009      	beq.n	8004744 <DMA_CalcBaseAndBitshift+0xa8>
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	4a2d      	ldr	r2, [pc, #180]	@ (80047ec <DMA_CalcBaseAndBitshift+0x150>)
 8004736:	4293      	cmp	r3, r2
 8004738:	d004      	beq.n	8004744 <DMA_CalcBaseAndBitshift+0xa8>
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	4a2c      	ldr	r2, [pc, #176]	@ (80047f0 <DMA_CalcBaseAndBitshift+0x154>)
 8004740:	4293      	cmp	r3, r2
 8004742:	d101      	bne.n	8004748 <DMA_CalcBaseAndBitshift+0xac>
 8004744:	2301      	movs	r3, #1
 8004746:	e000      	b.n	800474a <DMA_CalcBaseAndBitshift+0xae>
 8004748:	2300      	movs	r3, #0
 800474a:	2b00      	cmp	r3, #0
 800474c:	d024      	beq.n	8004798 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	b2db      	uxtb	r3, r3
 8004754:	3b10      	subs	r3, #16
 8004756:	4a27      	ldr	r2, [pc, #156]	@ (80047f4 <DMA_CalcBaseAndBitshift+0x158>)
 8004758:	fba2 2303 	umull	r2, r3, r2, r3
 800475c:	091b      	lsrs	r3, r3, #4
 800475e:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	f003 0307 	and.w	r3, r3, #7
 8004766:	4a24      	ldr	r2, [pc, #144]	@ (80047f8 <DMA_CalcBaseAndBitshift+0x15c>)
 8004768:	5cd3      	ldrb	r3, [r2, r3]
 800476a:	461a      	mov	r2, r3
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	2b03      	cmp	r3, #3
 8004774:	d908      	bls.n	8004788 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	461a      	mov	r2, r3
 800477c:	4b1f      	ldr	r3, [pc, #124]	@ (80047fc <DMA_CalcBaseAndBitshift+0x160>)
 800477e:	4013      	ands	r3, r2
 8004780:	1d1a      	adds	r2, r3, #4
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	659a      	str	r2, [r3, #88]	@ 0x58
 8004786:	e00d      	b.n	80047a4 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	461a      	mov	r2, r3
 800478e:	4b1b      	ldr	r3, [pc, #108]	@ (80047fc <DMA_CalcBaseAndBitshift+0x160>)
 8004790:	4013      	ands	r3, r2
 8004792:	687a      	ldr	r2, [r7, #4]
 8004794:	6593      	str	r3, [r2, #88]	@ 0x58
 8004796:	e005      	b.n	80047a4 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80047a8:	4618      	mov	r0, r3
 80047aa:	3714      	adds	r7, #20
 80047ac:	46bd      	mov	sp, r7
 80047ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b2:	4770      	bx	lr
 80047b4:	40020010 	.word	0x40020010
 80047b8:	40020028 	.word	0x40020028
 80047bc:	40020040 	.word	0x40020040
 80047c0:	40020058 	.word	0x40020058
 80047c4:	40020070 	.word	0x40020070
 80047c8:	40020088 	.word	0x40020088
 80047cc:	400200a0 	.word	0x400200a0
 80047d0:	400200b8 	.word	0x400200b8
 80047d4:	40020410 	.word	0x40020410
 80047d8:	40020428 	.word	0x40020428
 80047dc:	40020440 	.word	0x40020440
 80047e0:	40020458 	.word	0x40020458
 80047e4:	40020470 	.word	0x40020470
 80047e8:	40020488 	.word	0x40020488
 80047ec:	400204a0 	.word	0x400204a0
 80047f0:	400204b8 	.word	0x400204b8
 80047f4:	aaaaaaab 	.word	0xaaaaaaab
 80047f8:	08009a0c 	.word	0x08009a0c
 80047fc:	fffffc00 	.word	0xfffffc00

08004800 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8004800:	b480      	push	{r7}
 8004802:	b085      	sub	sp, #20
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004808:	2300      	movs	r3, #0
 800480a:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	699b      	ldr	r3, [r3, #24]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d120      	bne.n	8004856 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004818:	2b03      	cmp	r3, #3
 800481a:	d858      	bhi.n	80048ce <DMA_CheckFifoParam+0xce>
 800481c:	a201      	add	r2, pc, #4	@ (adr r2, 8004824 <DMA_CheckFifoParam+0x24>)
 800481e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004822:	bf00      	nop
 8004824:	08004835 	.word	0x08004835
 8004828:	08004847 	.word	0x08004847
 800482c:	08004835 	.word	0x08004835
 8004830:	080048cf 	.word	0x080048cf
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004838:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800483c:	2b00      	cmp	r3, #0
 800483e:	d048      	beq.n	80048d2 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8004840:	2301      	movs	r3, #1
 8004842:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004844:	e045      	b.n	80048d2 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800484a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800484e:	d142      	bne.n	80048d6 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8004850:	2301      	movs	r3, #1
 8004852:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004854:	e03f      	b.n	80048d6 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	699b      	ldr	r3, [r3, #24]
 800485a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800485e:	d123      	bne.n	80048a8 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004864:	2b03      	cmp	r3, #3
 8004866:	d838      	bhi.n	80048da <DMA_CheckFifoParam+0xda>
 8004868:	a201      	add	r2, pc, #4	@ (adr r2, 8004870 <DMA_CheckFifoParam+0x70>)
 800486a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800486e:	bf00      	nop
 8004870:	08004881 	.word	0x08004881
 8004874:	08004887 	.word	0x08004887
 8004878:	08004881 	.word	0x08004881
 800487c:	08004899 	.word	0x08004899
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8004880:	2301      	movs	r3, #1
 8004882:	73fb      	strb	r3, [r7, #15]
        break;
 8004884:	e030      	b.n	80048e8 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800488a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800488e:	2b00      	cmp	r3, #0
 8004890:	d025      	beq.n	80048de <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8004892:	2301      	movs	r3, #1
 8004894:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004896:	e022      	b.n	80048de <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800489c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80048a0:	d11f      	bne.n	80048e2 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 80048a2:	2301      	movs	r3, #1
 80048a4:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80048a6:	e01c      	b.n	80048e2 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048ac:	2b02      	cmp	r3, #2
 80048ae:	d902      	bls.n	80048b6 <DMA_CheckFifoParam+0xb6>
 80048b0:	2b03      	cmp	r3, #3
 80048b2:	d003      	beq.n	80048bc <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 80048b4:	e018      	b.n	80048e8 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 80048b6:	2301      	movs	r3, #1
 80048b8:	73fb      	strb	r3, [r7, #15]
        break;
 80048ba:	e015      	b.n	80048e8 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048c0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d00e      	beq.n	80048e6 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80048c8:	2301      	movs	r3, #1
 80048ca:	73fb      	strb	r3, [r7, #15]
    break;
 80048cc:	e00b      	b.n	80048e6 <DMA_CheckFifoParam+0xe6>
        break;
 80048ce:	bf00      	nop
 80048d0:	e00a      	b.n	80048e8 <DMA_CheckFifoParam+0xe8>
        break;
 80048d2:	bf00      	nop
 80048d4:	e008      	b.n	80048e8 <DMA_CheckFifoParam+0xe8>
        break;
 80048d6:	bf00      	nop
 80048d8:	e006      	b.n	80048e8 <DMA_CheckFifoParam+0xe8>
        break;
 80048da:	bf00      	nop
 80048dc:	e004      	b.n	80048e8 <DMA_CheckFifoParam+0xe8>
        break;
 80048de:	bf00      	nop
 80048e0:	e002      	b.n	80048e8 <DMA_CheckFifoParam+0xe8>
        break;
 80048e2:	bf00      	nop
 80048e4:	e000      	b.n	80048e8 <DMA_CheckFifoParam+0xe8>
    break;
 80048e6:	bf00      	nop
    }
  }

  return status;
 80048e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80048ea:	4618      	mov	r0, r3
 80048ec:	3714      	adds	r7, #20
 80048ee:	46bd      	mov	sp, r7
 80048f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f4:	4770      	bx	lr
 80048f6:	bf00      	nop

080048f8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80048f8:	b480      	push	{r7}
 80048fa:	b085      	sub	sp, #20
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4a38      	ldr	r2, [pc, #224]	@ (80049ec <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 800490c:	4293      	cmp	r3, r2
 800490e:	d022      	beq.n	8004956 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	4a36      	ldr	r2, [pc, #216]	@ (80049f0 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8004916:	4293      	cmp	r3, r2
 8004918:	d01d      	beq.n	8004956 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	4a35      	ldr	r2, [pc, #212]	@ (80049f4 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8004920:	4293      	cmp	r3, r2
 8004922:	d018      	beq.n	8004956 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	4a33      	ldr	r2, [pc, #204]	@ (80049f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800492a:	4293      	cmp	r3, r2
 800492c:	d013      	beq.n	8004956 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	4a32      	ldr	r2, [pc, #200]	@ (80049fc <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8004934:	4293      	cmp	r3, r2
 8004936:	d00e      	beq.n	8004956 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	4a30      	ldr	r2, [pc, #192]	@ (8004a00 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800493e:	4293      	cmp	r3, r2
 8004940:	d009      	beq.n	8004956 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	4a2f      	ldr	r2, [pc, #188]	@ (8004a04 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8004948:	4293      	cmp	r3, r2
 800494a:	d004      	beq.n	8004956 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	4a2d      	ldr	r2, [pc, #180]	@ (8004a08 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8004952:	4293      	cmp	r3, r2
 8004954:	d101      	bne.n	800495a <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8004956:	2301      	movs	r3, #1
 8004958:	e000      	b.n	800495c <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800495a:	2300      	movs	r3, #0
 800495c:	2b00      	cmp	r3, #0
 800495e:	d01a      	beq.n	8004996 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	b2db      	uxtb	r3, r3
 8004966:	3b08      	subs	r3, #8
 8004968:	4a28      	ldr	r2, [pc, #160]	@ (8004a0c <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800496a:	fba2 2303 	umull	r2, r3, r2, r3
 800496e:	091b      	lsrs	r3, r3, #4
 8004970:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8004972:	68fa      	ldr	r2, [r7, #12]
 8004974:	4b26      	ldr	r3, [pc, #152]	@ (8004a10 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8004976:	4413      	add	r3, r2
 8004978:	009b      	lsls	r3, r3, #2
 800497a:	461a      	mov	r2, r3
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	4a24      	ldr	r2, [pc, #144]	@ (8004a14 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8004984:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	f003 031f 	and.w	r3, r3, #31
 800498c:	2201      	movs	r2, #1
 800498e:	409a      	lsls	r2, r3
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8004994:	e024      	b.n	80049e0 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	b2db      	uxtb	r3, r3
 800499c:	3b10      	subs	r3, #16
 800499e:	4a1e      	ldr	r2, [pc, #120]	@ (8004a18 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 80049a0:	fba2 2303 	umull	r2, r3, r2, r3
 80049a4:	091b      	lsrs	r3, r3, #4
 80049a6:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80049a8:	68bb      	ldr	r3, [r7, #8]
 80049aa:	4a1c      	ldr	r2, [pc, #112]	@ (8004a1c <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 80049ac:	4293      	cmp	r3, r2
 80049ae:	d806      	bhi.n	80049be <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 80049b0:	68bb      	ldr	r3, [r7, #8]
 80049b2:	4a1b      	ldr	r2, [pc, #108]	@ (8004a20 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 80049b4:	4293      	cmp	r3, r2
 80049b6:	d902      	bls.n	80049be <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	3308      	adds	r3, #8
 80049bc:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80049be:	68fa      	ldr	r2, [r7, #12]
 80049c0:	4b18      	ldr	r3, [pc, #96]	@ (8004a24 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 80049c2:	4413      	add	r3, r2
 80049c4:	009b      	lsls	r3, r3, #2
 80049c6:	461a      	mov	r2, r3
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	4a16      	ldr	r2, [pc, #88]	@ (8004a28 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80049d0:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	f003 031f 	and.w	r3, r3, #31
 80049d8:	2201      	movs	r2, #1
 80049da:	409a      	lsls	r2, r3
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80049e0:	bf00      	nop
 80049e2:	3714      	adds	r7, #20
 80049e4:	46bd      	mov	sp, r7
 80049e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ea:	4770      	bx	lr
 80049ec:	58025408 	.word	0x58025408
 80049f0:	5802541c 	.word	0x5802541c
 80049f4:	58025430 	.word	0x58025430
 80049f8:	58025444 	.word	0x58025444
 80049fc:	58025458 	.word	0x58025458
 8004a00:	5802546c 	.word	0x5802546c
 8004a04:	58025480 	.word	0x58025480
 8004a08:	58025494 	.word	0x58025494
 8004a0c:	cccccccd 	.word	0xcccccccd
 8004a10:	16009600 	.word	0x16009600
 8004a14:	58025880 	.word	0x58025880
 8004a18:	aaaaaaab 	.word	0xaaaaaaab
 8004a1c:	400204b8 	.word	0x400204b8
 8004a20:	4002040f 	.word	0x4002040f
 8004a24:	10008200 	.word	0x10008200
 8004a28:	40020880 	.word	0x40020880

08004a2c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004a2c:	b480      	push	{r7}
 8004a2e:	b085      	sub	sp, #20
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	685b      	ldr	r3, [r3, #4]
 8004a38:	b2db      	uxtb	r3, r3
 8004a3a:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d04a      	beq.n	8004ad8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	2b08      	cmp	r3, #8
 8004a46:	d847      	bhi.n	8004ad8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	4a25      	ldr	r2, [pc, #148]	@ (8004ae4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8004a4e:	4293      	cmp	r3, r2
 8004a50:	d022      	beq.n	8004a98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	4a24      	ldr	r2, [pc, #144]	@ (8004ae8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8004a58:	4293      	cmp	r3, r2
 8004a5a:	d01d      	beq.n	8004a98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	4a22      	ldr	r2, [pc, #136]	@ (8004aec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8004a62:	4293      	cmp	r3, r2
 8004a64:	d018      	beq.n	8004a98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	4a21      	ldr	r2, [pc, #132]	@ (8004af0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8004a6c:	4293      	cmp	r3, r2
 8004a6e:	d013      	beq.n	8004a98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	4a1f      	ldr	r2, [pc, #124]	@ (8004af4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d00e      	beq.n	8004a98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	4a1e      	ldr	r2, [pc, #120]	@ (8004af8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8004a80:	4293      	cmp	r3, r2
 8004a82:	d009      	beq.n	8004a98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	4a1c      	ldr	r2, [pc, #112]	@ (8004afc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8004a8a:	4293      	cmp	r3, r2
 8004a8c:	d004      	beq.n	8004a98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	4a1b      	ldr	r2, [pc, #108]	@ (8004b00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d101      	bne.n	8004a9c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8004a98:	2301      	movs	r3, #1
 8004a9a:	e000      	b.n	8004a9e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d00a      	beq.n	8004ab8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8004aa2:	68fa      	ldr	r2, [r7, #12]
 8004aa4:	4b17      	ldr	r3, [pc, #92]	@ (8004b04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8004aa6:	4413      	add	r3, r2
 8004aa8:	009b      	lsls	r3, r3, #2
 8004aaa:	461a      	mov	r2, r3
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	4a15      	ldr	r2, [pc, #84]	@ (8004b08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8004ab4:	671a      	str	r2, [r3, #112]	@ 0x70
 8004ab6:	e009      	b.n	8004acc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004ab8:	68fa      	ldr	r2, [r7, #12]
 8004aba:	4b14      	ldr	r3, [pc, #80]	@ (8004b0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8004abc:	4413      	add	r3, r2
 8004abe:	009b      	lsls	r3, r3, #2
 8004ac0:	461a      	mov	r2, r3
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	4a11      	ldr	r2, [pc, #68]	@ (8004b10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8004aca:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	3b01      	subs	r3, #1
 8004ad0:	2201      	movs	r2, #1
 8004ad2:	409a      	lsls	r2, r3
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8004ad8:	bf00      	nop
 8004ada:	3714      	adds	r7, #20
 8004adc:	46bd      	mov	sp, r7
 8004ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae2:	4770      	bx	lr
 8004ae4:	58025408 	.word	0x58025408
 8004ae8:	5802541c 	.word	0x5802541c
 8004aec:	58025430 	.word	0x58025430
 8004af0:	58025444 	.word	0x58025444
 8004af4:	58025458 	.word	0x58025458
 8004af8:	5802546c 	.word	0x5802546c
 8004afc:	58025480 	.word	0x58025480
 8004b00:	58025494 	.word	0x58025494
 8004b04:	1600963f 	.word	0x1600963f
 8004b08:	58025940 	.word	0x58025940
 8004b0c:	1000823f 	.word	0x1000823f
 8004b10:	40020940 	.word	0x40020940

08004b14 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8004b14:	b580      	push	{r7, lr}
 8004b16:	b098      	sub	sp, #96	@ 0x60
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8004b1c:	4a84      	ldr	r2, [pc, #528]	@ (8004d30 <HAL_FDCAN_Init+0x21c>)
 8004b1e:	f107 030c 	add.w	r3, r7, #12
 8004b22:	4611      	mov	r1, r2
 8004b24:	224c      	movs	r2, #76	@ 0x4c
 8004b26:	4618      	mov	r0, r3
 8004b28:	f004 ff28 	bl	800997c <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d101      	bne.n	8004b36 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8004b32:	2301      	movs	r3, #1
 8004b34:	e1c6      	b.n	8004ec4 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	4a7e      	ldr	r2, [pc, #504]	@ (8004d34 <HAL_FDCAN_Init+0x220>)
 8004b3c:	4293      	cmp	r3, r2
 8004b3e:	d106      	bne.n	8004b4e <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8004b48:	461a      	mov	r2, r3
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004b54:	b2db      	uxtb	r3, r3
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d106      	bne.n	8004b68 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8004b62:	6878      	ldr	r0, [r7, #4]
 8004b64:	f7fb fe14 	bl	8000790 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	699a      	ldr	r2, [r3, #24]
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f022 0210 	bic.w	r2, r2, #16
 8004b76:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004b78:	f7fc fc34 	bl	80013e4 <HAL_GetTick>
 8004b7c:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004b7e:	e014      	b.n	8004baa <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004b80:	f7fc fc30 	bl	80013e4 <HAL_GetTick>
 8004b84:	4602      	mov	r2, r0
 8004b86:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004b88:	1ad3      	subs	r3, r2, r3
 8004b8a:	2b0a      	cmp	r3, #10
 8004b8c:	d90d      	bls.n	8004baa <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004b94:	f043 0201 	orr.w	r2, r3, #1
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	2203      	movs	r2, #3
 8004ba2:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	e18c      	b.n	8004ec4 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	699b      	ldr	r3, [r3, #24]
 8004bb0:	f003 0308 	and.w	r3, r3, #8
 8004bb4:	2b08      	cmp	r3, #8
 8004bb6:	d0e3      	beq.n	8004b80 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	699a      	ldr	r2, [r3, #24]
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f042 0201 	orr.w	r2, r2, #1
 8004bc6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004bc8:	f7fc fc0c 	bl	80013e4 <HAL_GetTick>
 8004bcc:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004bce:	e014      	b.n	8004bfa <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004bd0:	f7fc fc08 	bl	80013e4 <HAL_GetTick>
 8004bd4:	4602      	mov	r2, r0
 8004bd6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004bd8:	1ad3      	subs	r3, r2, r3
 8004bda:	2b0a      	cmp	r3, #10
 8004bdc:	d90d      	bls.n	8004bfa <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004be4:	f043 0201 	orr.w	r2, r3, #1
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	2203      	movs	r2, #3
 8004bf2:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8004bf6:	2301      	movs	r3, #1
 8004bf8:	e164      	b.n	8004ec4 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	699b      	ldr	r3, [r3, #24]
 8004c00:	f003 0301 	and.w	r3, r3, #1
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d0e3      	beq.n	8004bd0 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	699a      	ldr	r2, [r3, #24]
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f042 0202 	orr.w	r2, r2, #2
 8004c16:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	7c1b      	ldrb	r3, [r3, #16]
 8004c1c:	2b01      	cmp	r3, #1
 8004c1e:	d108      	bne.n	8004c32 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	699a      	ldr	r2, [r3, #24]
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c2e:	619a      	str	r2, [r3, #24]
 8004c30:	e007      	b.n	8004c42 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	699a      	ldr	r2, [r3, #24]
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004c40:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	7c5b      	ldrb	r3, [r3, #17]
 8004c46:	2b01      	cmp	r3, #1
 8004c48:	d108      	bne.n	8004c5c <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	699a      	ldr	r2, [r3, #24]
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004c58:	619a      	str	r2, [r3, #24]
 8004c5a:	e007      	b.n	8004c6c <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	699a      	ldr	r2, [r3, #24]
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004c6a:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	7c9b      	ldrb	r3, [r3, #18]
 8004c70:	2b01      	cmp	r3, #1
 8004c72:	d108      	bne.n	8004c86 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	699a      	ldr	r2, [r3, #24]
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004c82:	619a      	str	r2, [r3, #24]
 8004c84:	e007      	b.n	8004c96 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	699a      	ldr	r2, [r3, #24]
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004c94:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	699b      	ldr	r3, [r3, #24]
 8004c9c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	689a      	ldr	r2, [r3, #8]
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	430a      	orrs	r2, r1
 8004caa:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	699a      	ldr	r2, [r3, #24]
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8004cba:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	691a      	ldr	r2, [r3, #16]
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f022 0210 	bic.w	r2, r2, #16
 8004cca:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	68db      	ldr	r3, [r3, #12]
 8004cd0:	2b01      	cmp	r3, #1
 8004cd2:	d108      	bne.n	8004ce6 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	699a      	ldr	r2, [r3, #24]
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f042 0204 	orr.w	r2, r2, #4
 8004ce2:	619a      	str	r2, [r3, #24]
 8004ce4:	e030      	b.n	8004d48 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	68db      	ldr	r3, [r3, #12]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d02c      	beq.n	8004d48 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	68db      	ldr	r3, [r3, #12]
 8004cf2:	2b02      	cmp	r3, #2
 8004cf4:	d020      	beq.n	8004d38 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	699a      	ldr	r2, [r3, #24]
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004d04:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	691a      	ldr	r2, [r3, #16]
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f042 0210 	orr.w	r2, r2, #16
 8004d14:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	68db      	ldr	r3, [r3, #12]
 8004d1a:	2b03      	cmp	r3, #3
 8004d1c:	d114      	bne.n	8004d48 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	699a      	ldr	r2, [r3, #24]
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f042 0220 	orr.w	r2, r2, #32
 8004d2c:	619a      	str	r2, [r3, #24]
 8004d2e:	e00b      	b.n	8004d48 <HAL_FDCAN_Init+0x234>
 8004d30:	080099b0 	.word	0x080099b0
 8004d34:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	699a      	ldr	r2, [r3, #24]
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f042 0220 	orr.w	r2, r2, #32
 8004d46:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	699b      	ldr	r3, [r3, #24]
 8004d4c:	3b01      	subs	r3, #1
 8004d4e:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	69db      	ldr	r3, [r3, #28]
 8004d54:	3b01      	subs	r3, #1
 8004d56:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004d58:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6a1b      	ldr	r3, [r3, #32]
 8004d5e:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004d60:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	695b      	ldr	r3, [r3, #20]
 8004d68:	3b01      	subs	r3, #1
 8004d6a:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004d70:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004d72:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	689b      	ldr	r3, [r3, #8]
 8004d78:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004d7c:	d115      	bne.n	8004daa <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d82:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d88:	3b01      	subs	r3, #1
 8004d8a:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004d8c:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d92:	3b01      	subs	r3, #1
 8004d94:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8004d96:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d9e:	3b01      	subs	r3, #1
 8004da0:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8004da6:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004da8:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d00a      	beq.n	8004dc8 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	430a      	orrs	r2, r1
 8004dc4:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004dd0:	4413      	add	r3, r2
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d011      	beq.n	8004dfa <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8004dde:	f023 0107 	bic.w	r1, r3, #7
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004de6:	009b      	lsls	r3, r3, #2
 8004de8:	3360      	adds	r3, #96	@ 0x60
 8004dea:	443b      	add	r3, r7
 8004dec:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	430a      	orrs	r2, r1
 8004df6:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d011      	beq.n	8004e26 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004e0a:	f023 0107 	bic.w	r1, r3, #7
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e12:	009b      	lsls	r3, r3, #2
 8004e14:	3360      	adds	r3, #96	@ 0x60
 8004e16:	443b      	add	r3, r7
 8004e18:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	430a      	orrs	r2, r1
 8004e22:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d012      	beq.n	8004e54 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004e36:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e3e:	009b      	lsls	r3, r3, #2
 8004e40:	3360      	adds	r3, #96	@ 0x60
 8004e42:	443b      	add	r3, r7
 8004e44:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8004e48:	011a      	lsls	r2, r3, #4
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	430a      	orrs	r2, r1
 8004e50:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d012      	beq.n	8004e82 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004e64:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e6c:	009b      	lsls	r3, r3, #2
 8004e6e:	3360      	adds	r3, #96	@ 0x60
 8004e70:	443b      	add	r3, r7
 8004e72:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8004e76:	021a      	lsls	r2, r3, #8
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	430a      	orrs	r2, r1
 8004e7e:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	4a11      	ldr	r2, [pc, #68]	@ (8004ecc <HAL_FDCAN_Init+0x3b8>)
 8004e88:	4293      	cmp	r3, r2
 8004e8a:	d107      	bne.n	8004e9c <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	685b      	ldr	r3, [r3, #4]
 8004e90:	689a      	ldr	r2, [r3, #8]
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	685b      	ldr	r3, [r3, #4]
 8004e96:	f022 0203 	bic.w	r2, r2, #3
 8004e9a:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2201      	movs	r2, #1
 8004eb0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8004eb4:	6878      	ldr	r0, [r7, #4]
 8004eb6:	f000 fe19 	bl	8005aec <FDCAN_CalcultateRamBlockAddresses>
 8004eba:	4603      	mov	r3, r0
 8004ebc:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8004ec0:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	3760      	adds	r7, #96	@ 0x60
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	bd80      	pop	{r7, pc}
 8004ecc:	4000a000 	.word	0x4000a000

08004ed0 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8004ed0:	b480      	push	{r7}
 8004ed2:	b087      	sub	sp, #28
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
 8004ed8:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004ee0:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8004ee2:	7bfb      	ldrb	r3, [r7, #15]
 8004ee4:	2b01      	cmp	r3, #1
 8004ee6:	d002      	beq.n	8004eee <HAL_FDCAN_ConfigFilter+0x1e>
 8004ee8:	7bfb      	ldrb	r3, [r7, #15]
 8004eea:	2b02      	cmp	r3, #2
 8004eec:	d157      	bne.n	8004f9e <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d12b      	bne.n	8004f4e <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	68db      	ldr	r3, [r3, #12]
 8004efa:	2b07      	cmp	r3, #7
 8004efc:	d10d      	bne.n	8004f1a <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 8004efe:	683b      	ldr	r3, [r7, #0]
 8004f00:	691b      	ldr	r3, [r3, #16]
 8004f02:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	69db      	ldr	r3, [r3, #28]
 8004f08:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 8004f0a:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8004f10:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 8004f12:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 8004f16:	617b      	str	r3, [r7, #20]
 8004f18:	e00e      	b.n	8004f38 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8004f1a:	683b      	ldr	r3, [r7, #0]
 8004f1c:	689b      	ldr	r3, [r3, #8]
 8004f1e:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	68db      	ldr	r3, [r3, #12]
 8004f24:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8004f26:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	691b      	ldr	r3, [r3, #16]
 8004f2c:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 8004f2e:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8004f34:	4313      	orrs	r3, r2
 8004f36:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	685b      	ldr	r3, [r3, #4]
 8004f40:	009b      	lsls	r3, r3, #2
 8004f42:	4413      	add	r3, r2
 8004f44:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8004f46:	68bb      	ldr	r3, [r7, #8]
 8004f48:	697a      	ldr	r2, [r7, #20]
 8004f4a:	601a      	str	r2, [r3, #0]
 8004f4c:	e025      	b.n	8004f9a <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8004f4e:	683b      	ldr	r3, [r7, #0]
 8004f50:	68db      	ldr	r3, [r3, #12]
 8004f52:	075a      	lsls	r2, r3, #29
 8004f54:	683b      	ldr	r3, [r7, #0]
 8004f56:	691b      	ldr	r3, [r3, #16]
 8004f58:	4313      	orrs	r3, r2
 8004f5a:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	68db      	ldr	r3, [r3, #12]
 8004f60:	2b07      	cmp	r3, #7
 8004f62:	d103      	bne.n	8004f6c <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	699b      	ldr	r3, [r3, #24]
 8004f68:	613b      	str	r3, [r7, #16]
 8004f6a:	e006      	b.n	8004f7a <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	689b      	ldr	r3, [r3, #8]
 8004f70:	079a      	lsls	r2, r3, #30
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	695b      	ldr	r3, [r3, #20]
 8004f76:	4313      	orrs	r3, r2
 8004f78:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	685b      	ldr	r3, [r3, #4]
 8004f82:	00db      	lsls	r3, r3, #3
 8004f84:	4413      	add	r3, r2
 8004f86:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8004f88:	68bb      	ldr	r3, [r7, #8]
 8004f8a:	697a      	ldr	r2, [r7, #20]
 8004f8c:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8004f8e:	68bb      	ldr	r3, [r7, #8]
 8004f90:	3304      	adds	r3, #4
 8004f92:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8004f94:	68bb      	ldr	r3, [r7, #8]
 8004f96:	693a      	ldr	r2, [r7, #16]
 8004f98:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8004f9a:	2300      	movs	r3, #0
 8004f9c:	e008      	b.n	8004fb0 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004fa4:	f043 0202 	orr.w	r2, r3, #2
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8004fae:	2301      	movs	r3, #1
  }
}
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	371c      	adds	r7, #28
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fba:	4770      	bx	lr

08004fbc <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 8004fbc:	b480      	push	{r7}
 8004fbe:	b085      	sub	sp, #20
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	60f8      	str	r0, [r7, #12]
 8004fc4:	60b9      	str	r1, [r7, #8]
 8004fc6:	607a      	str	r2, [r7, #4]
 8004fc8:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004fd0:	b2db      	uxtb	r3, r3
 8004fd2:	2b01      	cmp	r3, #1
 8004fd4:	d110      	bne.n	8004ff8 <HAL_FDCAN_ConfigGlobalFilter+0x3c>
  {
    /* Configure global filter */
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8004fd6:	68bb      	ldr	r3, [r7, #8]
 8004fd8:	011a      	lsls	r2, r3, #4
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	009b      	lsls	r3, r3, #2
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8004fde:	431a      	orrs	r2, r3
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 8004fe0:	683b      	ldr	r3, [r7, #0]
 8004fe2:	005b      	lsls	r3, r3, #1
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 8004fe4:	ea42 0103 	orr.w	r1, r2, r3
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 8004fec:	69ba      	ldr	r2, [r7, #24]
 8004fee:	430a      	orrs	r2, r1
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8004ff0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                             (RejectRemoteExt << FDCAN_GFC_RRFE_Pos));

    /* Return function status */
    return HAL_OK;
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	e008      	b.n	800500a <HAL_FDCAN_ConfigGlobalFilter+0x4e>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004ffe:	f043 0204 	orr.w	r2, r3, #4
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8005008:	2301      	movs	r3, #1
  }
}
 800500a:	4618      	mov	r0, r3
 800500c:	3714      	adds	r7, #20
 800500e:	46bd      	mov	sp, r7
 8005010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005014:	4770      	bx	lr

08005016 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8005016:	b480      	push	{r7}
 8005018:	b083      	sub	sp, #12
 800501a:	af00      	add	r7, sp, #0
 800501c:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8005024:	b2db      	uxtb	r3, r3
 8005026:	2b01      	cmp	r3, #1
 8005028:	d111      	bne.n	800504e <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2202      	movs	r2, #2
 800502e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	699a      	ldr	r2, [r3, #24]
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f022 0201 	bic.w	r2, r2, #1
 8005040:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2200      	movs	r2, #0
 8005046:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 800504a:	2300      	movs	r3, #0
 800504c:	e008      	b.n	8005060 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005054:	f043 0204 	orr.w	r2, r3, #4
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800505e:	2301      	movs	r3, #1
  }
}
 8005060:	4618      	mov	r0, r3
 8005062:	370c      	adds	r7, #12
 8005064:	46bd      	mov	sp, r7
 8005066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506a:	4770      	bx	lr

0800506c <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b086      	sub	sp, #24
 8005070:	af00      	add	r7, sp, #0
 8005072:	60f8      	str	r0, [r7, #12]
 8005074:	60b9      	str	r1, [r7, #8]
 8005076:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800507e:	b2db      	uxtb	r3, r3
 8005080:	2b02      	cmp	r3, #2
 8005082:	d141      	bne.n	8005108 <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800508c:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
 8005090:	2b00      	cmp	r3, #0
 8005092:	d109      	bne.n	80050a8 <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800509a:	f043 0220 	orr.w	r2, r3, #32
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 80050a4:	2301      	movs	r3, #1
 80050a6:	e038      	b.n	800511a <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80050b0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d009      	beq.n	80050cc <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80050be:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 80050c8:	2301      	movs	r3, #1
 80050ca:	e026      	b.n	800511a <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80050d4:	0c1b      	lsrs	r3, r3, #16
 80050d6:	f003 031f 	and.w	r3, r3, #31
 80050da:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 80050dc:	697b      	ldr	r3, [r7, #20]
 80050de:	687a      	ldr	r2, [r7, #4]
 80050e0:	68b9      	ldr	r1, [r7, #8]
 80050e2:	68f8      	ldr	r0, [r7, #12]
 80050e4:	f000 fe88 	bl	8005df8 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	2101      	movs	r1, #1
 80050ee:	697a      	ldr	r2, [r7, #20]
 80050f0:	fa01 f202 	lsl.w	r2, r1, r2
 80050f4:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 80050f8:	2201      	movs	r2, #1
 80050fa:	697b      	ldr	r3, [r7, #20]
 80050fc:	409a      	lsls	r2, r3
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    }

    /* Return function status */
    return HAL_OK;
 8005104:	2300      	movs	r3, #0
 8005106:	e008      	b.n	800511a <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800510e:	f043 0208 	orr.w	r2, r3, #8
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8005118:	2301      	movs	r3, #1
  }
}
 800511a:	4618      	mov	r0, r3
 800511c:	3718      	adds	r7, #24
 800511e:	46bd      	mov	sp, r7
 8005120:	bd80      	pop	{r7, pc}
	...

08005124 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8005124:	b480      	push	{r7}
 8005126:	b08b      	sub	sp, #44	@ 0x2c
 8005128:	af00      	add	r7, sp, #0
 800512a:	60f8      	str	r0, [r7, #12]
 800512c:	60b9      	str	r1, [r7, #8]
 800512e:	607a      	str	r2, [r7, #4]
 8005130:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8005132:	2300      	movs	r3, #0
 8005134:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800513c:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 800513e:	7efb      	ldrb	r3, [r7, #27]
 8005140:	2b02      	cmp	r3, #2
 8005142:	f040 8149 	bne.w	80053d8 <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8005146:	68bb      	ldr	r3, [r7, #8]
 8005148:	2b40      	cmp	r3, #64	@ 0x40
 800514a:	d14c      	bne.n	80051e6 <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005154:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005158:	2b00      	cmp	r3, #0
 800515a:	d109      	bne.n	8005170 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005162:	f043 0220 	orr.w	r2, r3, #32
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800516c:	2301      	movs	r3, #1
 800516e:	e13c      	b.n	80053ea <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005178:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800517c:	2b00      	cmp	r3, #0
 800517e:	d109      	bne.n	8005194 <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005186:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8005190:	2301      	movs	r3, #1
 8005192:	e12a      	b.n	80053ea <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800519c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80051a0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80051a4:	d10a      	bne.n	80051bc <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80051ae:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80051b2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80051b6:	d101      	bne.n	80051bc <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80051b8:	2301      	movs	r3, #1
 80051ba:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80051c4:	0a1b      	lsrs	r3, r3, #8
 80051c6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80051ca:	69fa      	ldr	r2, [r7, #28]
 80051cc:	4413      	add	r3, r2
 80051ce:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051d8:	69f9      	ldr	r1, [r7, #28]
 80051da:	fb01 f303 	mul.w	r3, r1, r3
 80051de:	009b      	lsls	r3, r3, #2
 80051e0:	4413      	add	r3, r2
 80051e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80051e4:	e068      	b.n	80052b8 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 80051e6:	68bb      	ldr	r3, [r7, #8]
 80051e8:	2b41      	cmp	r3, #65	@ 0x41
 80051ea:	d14c      	bne.n	8005286 <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80051f4:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d109      	bne.n	8005210 <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005202:	f043 0220 	orr.w	r2, r3, #32
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800520c:	2301      	movs	r3, #1
 800520e:	e0ec      	b.n	80053ea <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005218:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800521c:	2b00      	cmp	r3, #0
 800521e:	d109      	bne.n	8005234 <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005226:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8005230:	2301      	movs	r3, #1
 8005232:	e0da      	b.n	80053ea <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800523c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005240:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005244:	d10a      	bne.n	800525c <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800524e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005252:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005256:	d101      	bne.n	800525c <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8005258:	2301      	movs	r3, #1
 800525a:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005264:	0a1b      	lsrs	r3, r3, #8
 8005266:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800526a:	69fa      	ldr	r2, [r7, #28]
 800526c:	4413      	add	r3, r2
 800526e:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005278:	69f9      	ldr	r1, [r7, #28]
 800527a:	fb01 f303 	mul.w	r3, r1, r3
 800527e:	009b      	lsls	r3, r3, #2
 8005280:	4413      	add	r3, r2
 8005282:	627b      	str	r3, [r7, #36]	@ 0x24
 8005284:	e018      	b.n	80052b8 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800528a:	68ba      	ldr	r2, [r7, #8]
 800528c:	429a      	cmp	r2, r3
 800528e:	d309      	bcc.n	80052a4 <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005296:	f043 0220 	orr.w	r2, r3, #32
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80052a0:	2301      	movs	r3, #1
 80052a2:	e0a2      	b.n	80053ea <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052ac:	68b9      	ldr	r1, [r7, #8]
 80052ae:	fb01 f303 	mul.w	r3, r1, r3
 80052b2:	009b      	lsls	r3, r3, #2
 80052b4:	4413      	add	r3, r2
 80052b6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 80052b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	685b      	ldr	r3, [r3, #4]
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d107      	bne.n	80052dc <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 80052cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	0c9b      	lsrs	r3, r3, #18
 80052d2:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	601a      	str	r2, [r3, #0]
 80052da:	e005      	b.n	80052e8 <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 80052dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 80052e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 80052f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8005300:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005302:	3304      	adds	r3, #4
 8005304:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8005306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	b29a      	uxth	r2, r3
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8005310:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	0c1b      	lsrs	r3, r3, #16
 8005316:	f003 020f 	and.w	r2, r3, #15
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 800531e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 800532a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8005336:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	0e1b      	lsrs	r3, r3, #24
 800533c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8005344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	0fda      	lsrs	r2, r3, #31
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 800534e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005350:	3304      	adds	r3, #4
 8005352:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8005354:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005356:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8005358:	2300      	movs	r3, #0
 800535a:	623b      	str	r3, [r7, #32]
 800535c:	e00a      	b.n	8005374 <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 800535e:	697a      	ldr	r2, [r7, #20]
 8005360:	6a3b      	ldr	r3, [r7, #32]
 8005362:	441a      	add	r2, r3
 8005364:	6839      	ldr	r1, [r7, #0]
 8005366:	6a3b      	ldr	r3, [r7, #32]
 8005368:	440b      	add	r3, r1
 800536a:	7812      	ldrb	r2, [r2, #0]
 800536c:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800536e:	6a3b      	ldr	r3, [r7, #32]
 8005370:	3301      	adds	r3, #1
 8005372:	623b      	str	r3, [r7, #32]
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	68db      	ldr	r3, [r3, #12]
 8005378:	4a1f      	ldr	r2, [pc, #124]	@ (80053f8 <HAL_FDCAN_GetRxMessage+0x2d4>)
 800537a:	5cd3      	ldrb	r3, [r2, r3]
 800537c:	461a      	mov	r2, r3
 800537e:	6a3b      	ldr	r3, [r7, #32]
 8005380:	4293      	cmp	r3, r2
 8005382:	d3ec      	bcc.n	800535e <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8005384:	68bb      	ldr	r3, [r7, #8]
 8005386:	2b40      	cmp	r3, #64	@ 0x40
 8005388:	d105      	bne.n	8005396 <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	69fa      	ldr	r2, [r7, #28]
 8005390:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 8005394:	e01e      	b.n	80053d4 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 8005396:	68bb      	ldr	r3, [r7, #8]
 8005398:	2b41      	cmp	r3, #65	@ 0x41
 800539a:	d105      	bne.n	80053a8 <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	69fa      	ldr	r2, [r7, #28]
 80053a2:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 80053a6:	e015      	b.n	80053d4 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 80053a8:	68bb      	ldr	r3, [r7, #8]
 80053aa:	2b1f      	cmp	r3, #31
 80053ac:	d808      	bhi.n	80053c0 <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	2101      	movs	r1, #1
 80053b4:	68ba      	ldr	r2, [r7, #8]
 80053b6:	fa01 f202 	lsl.w	r2, r1, r2
 80053ba:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 80053be:	e009      	b.n	80053d4 <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 80053c0:	68bb      	ldr	r3, [r7, #8]
 80053c2:	f003 021f 	and.w	r2, r3, #31
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	2101      	movs	r1, #1
 80053cc:	fa01 f202 	lsl.w	r2, r1, r2
 80053d0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 80053d4:	2300      	movs	r3, #0
 80053d6:	e008      	b.n	80053ea <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80053de:	f043 0208 	orr.w	r2, r3, #8
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80053e8:	2301      	movs	r3, #1
  }
}
 80053ea:	4618      	mov	r0, r3
 80053ec:	372c      	adds	r7, #44	@ 0x2c
 80053ee:	46bd      	mov	sp, r7
 80053f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f4:	4770      	bx	lr
 80053f6:	bf00      	nop
 80053f8:	08009a14 	.word	0x08009a14

080053fc <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 80053fc:	b480      	push	{r7}
 80053fe:	b087      	sub	sp, #28
 8005400:	af00      	add	r7, sp, #0
 8005402:	60f8      	str	r0, [r7, #12]
 8005404:	60b9      	str	r1, [r7, #8]
 8005406:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800540e:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8005410:	7dfb      	ldrb	r3, [r7, #23]
 8005412:	2b01      	cmp	r3, #1
 8005414:	d002      	beq.n	800541c <HAL_FDCAN_ActivateNotification+0x20>
 8005416:	7dfb      	ldrb	r3, [r7, #23]
 8005418:	2b02      	cmp	r3, #2
 800541a:	d155      	bne.n	80054c8 <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005422:	68bb      	ldr	r3, [r7, #8]
 8005424:	4013      	ands	r3, r2
 8005426:	2b00      	cmp	r3, #0
 8005428:	d108      	bne.n	800543c <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f042 0201 	orr.w	r2, r2, #1
 8005438:	65da      	str	r2, [r3, #92]	@ 0x5c
 800543a:	e014      	b.n	8005466 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005442:	68bb      	ldr	r3, [r7, #8]
 8005444:	4013      	ands	r3, r2
 8005446:	68ba      	ldr	r2, [r7, #8]
 8005448:	429a      	cmp	r2, r3
 800544a:	d108      	bne.n	800545e <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f042 0202 	orr.w	r2, r2, #2
 800545a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800545c:	e003      	b.n	8005466 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	2203      	movs	r2, #3
 8005464:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8005466:	68bb      	ldr	r3, [r7, #8]
 8005468:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800546c:	2b00      	cmp	r3, #0
 800546e:	d009      	beq.n	8005484 <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	687a      	ldr	r2, [r7, #4]
 800547e:	430a      	orrs	r2, r1
 8005480:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8005484:	68bb      	ldr	r3, [r7, #8]
 8005486:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800548a:	2b00      	cmp	r3, #0
 800548c:	d009      	beq.n	80054a2 <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	687a      	ldr	r2, [r7, #4]
 800549c:	430a      	orrs	r2, r1
 800549e:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80054a8:	68ba      	ldr	r2, [r7, #8]
 80054aa:	4b0f      	ldr	r3, [pc, #60]	@ (80054e8 <HAL_FDCAN_ActivateNotification+0xec>)
 80054ac:	4013      	ands	r3, r2
 80054ae:	68fa      	ldr	r2, [r7, #12]
 80054b0:	6812      	ldr	r2, [r2, #0]
 80054b2:	430b      	orrs	r3, r1
 80054b4:	6553      	str	r3, [r2, #84]	@ 0x54
 80054b6:	4b0d      	ldr	r3, [pc, #52]	@ (80054ec <HAL_FDCAN_ActivateNotification+0xf0>)
 80054b8:	695a      	ldr	r2, [r3, #20]
 80054ba:	68bb      	ldr	r3, [r7, #8]
 80054bc:	0f9b      	lsrs	r3, r3, #30
 80054be:	490b      	ldr	r1, [pc, #44]	@ (80054ec <HAL_FDCAN_ActivateNotification+0xf0>)
 80054c0:	4313      	orrs	r3, r2
 80054c2:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 80054c4:	2300      	movs	r3, #0
 80054c6:	e008      	b.n	80054da <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80054ce:	f043 0202 	orr.w	r2, r3, #2
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80054d8:	2301      	movs	r3, #1
  }
}
 80054da:	4618      	mov	r0, r3
 80054dc:	371c      	adds	r7, #28
 80054de:	46bd      	mov	sp, r7
 80054e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e4:	4770      	bx	lr
 80054e6:	bf00      	nop
 80054e8:	3fcfffff 	.word	0x3fcfffff
 80054ec:	4000a800 	.word	0x4000a800

080054f0 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b096      	sub	sp, #88	@ 0x58
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 80054f8:	4b9a      	ldr	r3, [pc, #616]	@ (8005764 <HAL_FDCAN_IRQHandler+0x274>)
 80054fa:	691b      	ldr	r3, [r3, #16]
 80054fc:	079b      	lsls	r3, r3, #30
 80054fe:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 8005500:	4b98      	ldr	r3, [pc, #608]	@ (8005764 <HAL_FDCAN_IRQHandler+0x274>)
 8005502:	695b      	ldr	r3, [r3, #20]
 8005504:	079b      	lsls	r3, r3, #30
 8005506:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005508:	4013      	ands	r3, r2
 800550a:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005512:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8005516:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800551e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005520:	4013      	ands	r3, r2
 8005522:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800552a:	f003 030f 	and.w	r3, r3, #15
 800552e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005536:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005538:	4013      	ands	r3, r2
 800553a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005542:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005546:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800554e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005550:	4013      	ands	r3, r2
 8005552:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800555a:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 800555e:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005566:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005568:	4013      	ands	r3, r2
 800556a:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005572:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 8005576:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800557e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005580:	4013      	ands	r3, r2
 8005582:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800558a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005592:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8005594:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005596:	0a1b      	lsrs	r3, r3, #8
 8005598:	f003 0301 	and.w	r3, r3, #1
 800559c:	2b00      	cmp	r3, #0
 800559e:	d010      	beq.n	80055c2 <HAL_FDCAN_IRQHandler+0xd2>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 80055a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055a2:	0a1b      	lsrs	r3, r3, #8
 80055a4:	f003 0301 	and.w	r3, r3, #1
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d00a      	beq.n	80055c2 <HAL_FDCAN_IRQHandler+0xd2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80055b4:	651a      	str	r2, [r3, #80]	@ 0x50
 80055b6:	4b6b      	ldr	r3, [pc, #428]	@ (8005764 <HAL_FDCAN_IRQHandler+0x274>)
 80055b8:	2200      	movs	r2, #0
 80055ba:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 80055bc:	6878      	ldr	r0, [r7, #4]
 80055be:	f000 fa49 	bl	8005a54 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 80055c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055c4:	0a9b      	lsrs	r3, r3, #10
 80055c6:	f003 0301 	and.w	r3, r3, #1
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d01d      	beq.n	800560a <HAL_FDCAN_IRQHandler+0x11a>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 80055ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055d0:	0a9b      	lsrs	r3, r3, #10
 80055d2:	f003 0301 	and.w	r3, r3, #1
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d017      	beq.n	800560a <HAL_FDCAN_IRQHandler+0x11a>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80055e2:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80055ec:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80055ee:	4013      	ands	r3, r2
 80055f0:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80055fa:	651a      	str	r2, [r3, #80]	@ 0x50
 80055fc:	4b59      	ldr	r3, [pc, #356]	@ (8005764 <HAL_FDCAN_IRQHandler+0x274>)
 80055fe:	2200      	movs	r2, #0
 8005600:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8005602:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8005604:	6878      	ldr	r0, [r7, #4]
 8005606:	f000 f9fc 	bl	8005a02 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 800560a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800560c:	2b00      	cmp	r3, #0
 800560e:	d00d      	beq.n	800562c <HAL_FDCAN_IRQHandler+0x13c>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681a      	ldr	r2, [r3, #0]
 8005614:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005616:	4b54      	ldr	r3, [pc, #336]	@ (8005768 <HAL_FDCAN_IRQHandler+0x278>)
 8005618:	400b      	ands	r3, r1
 800561a:	6513      	str	r3, [r2, #80]	@ 0x50
 800561c:	4a51      	ldr	r2, [pc, #324]	@ (8005764 <HAL_FDCAN_IRQHandler+0x274>)
 800561e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005620:	0f9b      	lsrs	r3, r3, #30
 8005622:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 8005624:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005626:	6878      	ldr	r0, [r7, #4]
 8005628:	f000 f9c0 	bl	80059ac <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 800562c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800562e:	2b00      	cmp	r3, #0
 8005630:	d00d      	beq.n	800564e <HAL_FDCAN_IRQHandler+0x15e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681a      	ldr	r2, [r3, #0]
 8005636:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005638:	4b4b      	ldr	r3, [pc, #300]	@ (8005768 <HAL_FDCAN_IRQHandler+0x278>)
 800563a:	400b      	ands	r3, r1
 800563c:	6513      	str	r3, [r2, #80]	@ 0x50
 800563e:	4a49      	ldr	r2, [pc, #292]	@ (8005764 <HAL_FDCAN_IRQHandler+0x274>)
 8005640:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005642:	0f9b      	lsrs	r3, r3, #30
 8005644:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8005646:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005648:	6878      	ldr	r0, [r7, #4]
 800564a:	f000 f9ba 	bl	80059c2 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 800564e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005650:	2b00      	cmp	r3, #0
 8005652:	d00d      	beq.n	8005670 <HAL_FDCAN_IRQHandler+0x180>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681a      	ldr	r2, [r3, #0]
 8005658:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800565a:	4b43      	ldr	r3, [pc, #268]	@ (8005768 <HAL_FDCAN_IRQHandler+0x278>)
 800565c:	400b      	ands	r3, r1
 800565e:	6513      	str	r3, [r2, #80]	@ 0x50
 8005660:	4a40      	ldr	r2, [pc, #256]	@ (8005764 <HAL_FDCAN_IRQHandler+0x274>)
 8005662:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005664:	0f9b      	lsrs	r3, r3, #30
 8005666:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8005668:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800566a:	6878      	ldr	r0, [r7, #4]
 800566c:	f7fb fa54 	bl	8000b18 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8005670:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005672:	2b00      	cmp	r3, #0
 8005674:	d00d      	beq.n	8005692 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681a      	ldr	r2, [r3, #0]
 800567a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800567c:	4b3a      	ldr	r3, [pc, #232]	@ (8005768 <HAL_FDCAN_IRQHandler+0x278>)
 800567e:	400b      	ands	r3, r1
 8005680:	6513      	str	r3, [r2, #80]	@ 0x50
 8005682:	4a38      	ldr	r2, [pc, #224]	@ (8005764 <HAL_FDCAN_IRQHandler+0x274>)
 8005684:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005686:	0f9b      	lsrs	r3, r3, #30
 8005688:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 800568a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800568c:	6878      	ldr	r0, [r7, #4]
 800568e:	f7fb fac3 	bl	8000c18 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8005692:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005694:	0adb      	lsrs	r3, r3, #11
 8005696:	f003 0301 	and.w	r3, r3, #1
 800569a:	2b00      	cmp	r3, #0
 800569c:	d010      	beq.n	80056c0 <HAL_FDCAN_IRQHandler+0x1d0>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 800569e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056a0:	0adb      	lsrs	r3, r3, #11
 80056a2:	f003 0301 	and.w	r3, r3, #1
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d00a      	beq.n	80056c0 <HAL_FDCAN_IRQHandler+0x1d0>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80056b2:	651a      	str	r2, [r3, #80]	@ 0x50
 80056b4:	4b2b      	ldr	r3, [pc, #172]	@ (8005764 <HAL_FDCAN_IRQHandler+0x274>)
 80056b6:	2200      	movs	r2, #0
 80056b8:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 80056ba:	6878      	ldr	r0, [r7, #4]
 80056bc:	f000 f98c 	bl	80059d8 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 80056c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80056c2:	0a5b      	lsrs	r3, r3, #9
 80056c4:	f003 0301 	and.w	r3, r3, #1
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d01d      	beq.n	8005708 <HAL_FDCAN_IRQHandler+0x218>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 80056cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056ce:	0a5b      	lsrs	r3, r3, #9
 80056d0:	f003 0301 	and.w	r3, r3, #1
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d017      	beq.n	8005708 <HAL_FDCAN_IRQHandler+0x218>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80056e0:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80056ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80056ec:	4013      	ands	r3, r2
 80056ee:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80056f8:	651a      	str	r2, [r3, #80]	@ 0x50
 80056fa:	4b1a      	ldr	r3, [pc, #104]	@ (8005764 <HAL_FDCAN_IRQHandler+0x274>)
 80056fc:	2200      	movs	r2, #0
 80056fe:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8005700:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005702:	6878      	ldr	r0, [r7, #4]
 8005704:	f000 f972 	bl	80059ec <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 8005708:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800570a:	0cdb      	lsrs	r3, r3, #19
 800570c:	f003 0301 	and.w	r3, r3, #1
 8005710:	2b00      	cmp	r3, #0
 8005712:	d010      	beq.n	8005736 <HAL_FDCAN_IRQHandler+0x246>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 8005714:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005716:	0cdb      	lsrs	r3, r3, #19
 8005718:	f003 0301 	and.w	r3, r3, #1
 800571c:	2b00      	cmp	r3, #0
 800571e:	d00a      	beq.n	8005736 <HAL_FDCAN_IRQHandler+0x246>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8005728:	651a      	str	r2, [r3, #80]	@ 0x50
 800572a:	4b0e      	ldr	r3, [pc, #56]	@ (8005764 <HAL_FDCAN_IRQHandler+0x274>)
 800572c:	2200      	movs	r2, #0
 800572e:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 8005730:	6878      	ldr	r0, [r7, #4]
 8005732:	f000 f971 	bl	8005a18 <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8005736:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005738:	0c1b      	lsrs	r3, r3, #16
 800573a:	f003 0301 	and.w	r3, r3, #1
 800573e:	2b00      	cmp	r3, #0
 8005740:	d016      	beq.n	8005770 <HAL_FDCAN_IRQHandler+0x280>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8005742:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005744:	0c1b      	lsrs	r3, r3, #16
 8005746:	f003 0301 	and.w	r3, r3, #1
 800574a:	2b00      	cmp	r3, #0
 800574c:	d010      	beq.n	8005770 <HAL_FDCAN_IRQHandler+0x280>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005756:	651a      	str	r2, [r3, #80]	@ 0x50
 8005758:	4b02      	ldr	r3, [pc, #8]	@ (8005764 <HAL_FDCAN_IRQHandler+0x274>)
 800575a:	2200      	movs	r2, #0
 800575c:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 800575e:	6878      	ldr	r0, [r7, #4]
 8005760:	e004      	b.n	800576c <HAL_FDCAN_IRQHandler+0x27c>
 8005762:	bf00      	nop
 8005764:	4000a800 	.word	0x4000a800
 8005768:	3fcfffff 	.word	0x3fcfffff
 800576c:	f000 f95e 	bl	8005a2c <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8005770:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005772:	0c9b      	lsrs	r3, r3, #18
 8005774:	f003 0301 	and.w	r3, r3, #1
 8005778:	2b00      	cmp	r3, #0
 800577a:	d010      	beq.n	800579e <HAL_FDCAN_IRQHandler+0x2ae>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 800577c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800577e:	0c9b      	lsrs	r3, r3, #18
 8005780:	f003 0301 	and.w	r3, r3, #1
 8005784:	2b00      	cmp	r3, #0
 8005786:	d00a      	beq.n	800579e <HAL_FDCAN_IRQHandler+0x2ae>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8005790:	651a      	str	r2, [r3, #80]	@ 0x50
 8005792:	4b83      	ldr	r3, [pc, #524]	@ (80059a0 <HAL_FDCAN_IRQHandler+0x4b0>)
 8005794:	2200      	movs	r2, #0
 8005796:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8005798:	6878      	ldr	r0, [r7, #4]
 800579a:	f000 f951 	bl	8005a40 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 800579e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057a0:	0c5b      	lsrs	r3, r3, #17
 80057a2:	f003 0301 	and.w	r3, r3, #1
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d015      	beq.n	80057d6 <HAL_FDCAN_IRQHandler+0x2e6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 80057aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057ac:	0c5b      	lsrs	r3, r3, #17
 80057ae:	f003 0301 	and.w	r3, r3, #1
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d00f      	beq.n	80057d6 <HAL_FDCAN_IRQHandler+0x2e6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80057be:	651a      	str	r2, [r3, #80]	@ 0x50
 80057c0:	4b77      	ldr	r3, [pc, #476]	@ (80059a0 <HAL_FDCAN_IRQHandler+0x4b0>)
 80057c2:	2200      	movs	r2, #0
 80057c4:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80057cc:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 80057d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d00d      	beq.n	80057f8 <HAL_FDCAN_IRQHandler+0x308>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681a      	ldr	r2, [r3, #0]
 80057e0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80057e2:	4b70      	ldr	r3, [pc, #448]	@ (80059a4 <HAL_FDCAN_IRQHandler+0x4b4>)
 80057e4:	400b      	ands	r3, r1
 80057e6:	6513      	str	r3, [r2, #80]	@ 0x50
 80057e8:	4a6d      	ldr	r2, [pc, #436]	@ (80059a0 <HAL_FDCAN_IRQHandler+0x4b0>)
 80057ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80057ec:	0f9b      	lsrs	r3, r3, #30
 80057ee:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 80057f0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80057f2:	6878      	ldr	r0, [r7, #4]
 80057f4:	f000 f942 	bl	8005a7c <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 80057f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d011      	beq.n	8005822 <HAL_FDCAN_IRQHandler+0x332>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681a      	ldr	r2, [r3, #0]
 8005802:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005804:	4b67      	ldr	r3, [pc, #412]	@ (80059a4 <HAL_FDCAN_IRQHandler+0x4b4>)
 8005806:	400b      	ands	r3, r1
 8005808:	6513      	str	r3, [r2, #80]	@ 0x50
 800580a:	4a65      	ldr	r2, [pc, #404]	@ (80059a0 <HAL_FDCAN_IRQHandler+0x4b0>)
 800580c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800580e:	0f9b      	lsrs	r3, r3, #30
 8005810:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8005818:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800581a:	431a      	orrs	r2, r3
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	4a60      	ldr	r2, [pc, #384]	@ (80059a8 <HAL_FDCAN_IRQHandler+0x4b8>)
 8005828:	4293      	cmp	r3, r2
 800582a:	f040 80ac 	bne.w	8005986 <HAL_FDCAN_IRQHandler+0x496>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	685b      	ldr	r3, [r3, #4]
 8005832:	689b      	ldr	r3, [r3, #8]
 8005834:	f003 0303 	and.w	r3, r3, #3
 8005838:	2b00      	cmp	r3, #0
 800583a:	f000 80a4 	beq.w	8005986 <HAL_FDCAN_IRQHandler+0x496>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	685b      	ldr	r3, [r3, #4]
 8005842:	6a1b      	ldr	r3, [r3, #32]
 8005844:	f003 030f 	and.w	r3, r3, #15
 8005848:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	685b      	ldr	r3, [r3, #4]
 800584e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005850:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005852:	4013      	ands	r3, r2
 8005854:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	685b      	ldr	r3, [r3, #4]
 800585a:	6a1b      	ldr	r3, [r3, #32]
 800585c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005860:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	685b      	ldr	r3, [r3, #4]
 8005866:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005868:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800586a:	4013      	ands	r3, r2
 800586c:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	685b      	ldr	r3, [r3, #4]
 8005872:	6a1b      	ldr	r3, [r3, #32]
 8005874:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8005878:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	685b      	ldr	r3, [r3, #4]
 800587e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005880:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005882:	4013      	ands	r3, r2
 8005884:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	685b      	ldr	r3, [r3, #4]
 800588a:	6a1b      	ldr	r3, [r3, #32]
 800588c:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 8005890:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	685b      	ldr	r3, [r3, #4]
 8005896:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005898:	6a3a      	ldr	r2, [r7, #32]
 800589a:	4013      	ands	r3, r2
 800589c:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	685b      	ldr	r3, [r3, #4]
 80058a2:	6a1b      	ldr	r3, [r3, #32]
 80058a4:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 80058a8:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	685b      	ldr	r3, [r3, #4]
 80058ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058b0:	69fa      	ldr	r2, [r7, #28]
 80058b2:	4013      	ands	r3, r2
 80058b4:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	685b      	ldr	r3, [r3, #4]
 80058ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058bc:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	685b      	ldr	r3, [r3, #4]
 80058c2:	6a1b      	ldr	r3, [r3, #32]
 80058c4:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 80058c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d007      	beq.n	80058dc <HAL_FDCAN_IRQHandler+0x3ec>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	685b      	ldr	r3, [r3, #4]
 80058d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80058d2:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 80058d4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80058d6:	6878      	ldr	r0, [r7, #4]
 80058d8:	f000 f8db 	bl	8005a92 <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 80058dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d007      	beq.n	80058f2 <HAL_FDCAN_IRQHandler+0x402>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	685b      	ldr	r3, [r3, #4]
 80058e6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80058e8:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 80058ea:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80058ec:	6878      	ldr	r0, [r7, #4]
 80058ee:	f000 f8db 	bl	8005aa8 <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 80058f2:	69bb      	ldr	r3, [r7, #24]
 80058f4:	099b      	lsrs	r3, r3, #6
 80058f6:	f003 0301 	and.w	r3, r3, #1
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d01a      	beq.n	8005934 <HAL_FDCAN_IRQHandler+0x444>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 80058fe:	697b      	ldr	r3, [r7, #20]
 8005900:	099b      	lsrs	r3, r3, #6
 8005902:	f003 0301 	and.w	r3, r3, #1
 8005906:	2b00      	cmp	r3, #0
 8005908:	d014      	beq.n	8005934 <HAL_FDCAN_IRQHandler+0x444>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	685b      	ldr	r3, [r3, #4]
 800590e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005910:	0c1b      	lsrs	r3, r3, #16
 8005912:	b29b      	uxth	r3, r3
 8005914:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	685b      	ldr	r3, [r3, #4]
 800591a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800591c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005920:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	685b      	ldr	r3, [r3, #4]
 8005926:	2240      	movs	r2, #64	@ 0x40
 8005928:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 800592a:	68fa      	ldr	r2, [r7, #12]
 800592c:	6939      	ldr	r1, [r7, #16]
 800592e:	6878      	ldr	r0, [r7, #4]
 8005930:	f000 f8c5 	bl	8005abe <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 8005934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005936:	2b00      	cmp	r3, #0
 8005938:	d007      	beq.n	800594a <HAL_FDCAN_IRQHandler+0x45a>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	685b      	ldr	r3, [r3, #4]
 800593e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005940:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 8005942:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005944:	6878      	ldr	r0, [r7, #4]
 8005946:	f000 f8c6 	bl	8005ad6 <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 800594a:	6a3b      	ldr	r3, [r7, #32]
 800594c:	2b00      	cmp	r3, #0
 800594e:	d00b      	beq.n	8005968 <HAL_FDCAN_IRQHandler+0x478>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	685b      	ldr	r3, [r3, #4]
 8005954:	6a3a      	ldr	r2, [r7, #32]
 8005956:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800595e:	6a3b      	ldr	r3, [r7, #32]
 8005960:	431a      	orrs	r2, r3
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 8005968:	69fb      	ldr	r3, [r7, #28]
 800596a:	2b00      	cmp	r3, #0
 800596c:	d00b      	beq.n	8005986 <HAL_FDCAN_IRQHandler+0x496>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	685b      	ldr	r3, [r3, #4]
 8005972:	69fa      	ldr	r2, [r7, #28]
 8005974:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800597c:	69fb      	ldr	r3, [r7, #28]
 800597e:	431a      	orrs	r2, r3
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800598c:	2b00      	cmp	r3, #0
 800598e:	d002      	beq.n	8005996 <HAL_FDCAN_IRQHandler+0x4a6>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8005990:	6878      	ldr	r0, [r7, #4]
 8005992:	f000 f869 	bl	8005a68 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8005996:	bf00      	nop
 8005998:	3758      	adds	r7, #88	@ 0x58
 800599a:	46bd      	mov	sp, r7
 800599c:	bd80      	pop	{r7, pc}
 800599e:	bf00      	nop
 80059a0:	4000a800 	.word	0x4000a800
 80059a4:	3fcfffff 	.word	0x3fcfffff
 80059a8:	4000a000 	.word	0x4000a000

080059ac <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 80059ac:	b480      	push	{r7}
 80059ae:	b083      	sub	sp, #12
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
 80059b4:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 80059b6:	bf00      	nop
 80059b8:	370c      	adds	r7, #12
 80059ba:	46bd      	mov	sp, r7
 80059bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c0:	4770      	bx	lr

080059c2 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 80059c2:	b480      	push	{r7}
 80059c4:	b083      	sub	sp, #12
 80059c6:	af00      	add	r7, sp, #0
 80059c8:	6078      	str	r0, [r7, #4]
 80059ca:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 80059cc:	bf00      	nop
 80059ce:	370c      	adds	r7, #12
 80059d0:	46bd      	mov	sp, r7
 80059d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d6:	4770      	bx	lr

080059d8 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80059d8:	b480      	push	{r7}
 80059da:	b083      	sub	sp, #12
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 80059e0:	bf00      	nop
 80059e2:	370c      	adds	r7, #12
 80059e4:	46bd      	mov	sp, r7
 80059e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ea:	4770      	bx	lr

080059ec <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80059ec:	b480      	push	{r7}
 80059ee:	b083      	sub	sp, #12
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
 80059f4:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 80059f6:	bf00      	nop
 80059f8:	370c      	adds	r7, #12
 80059fa:	46bd      	mov	sp, r7
 80059fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a00:	4770      	bx	lr

08005a02 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8005a02:	b480      	push	{r7}
 8005a04:	b083      	sub	sp, #12
 8005a06:	af00      	add	r7, sp, #0
 8005a08:	6078      	str	r0, [r7, #4]
 8005a0a:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8005a0c:	bf00      	nop
 8005a0e:	370c      	adds	r7, #12
 8005a10:	46bd      	mov	sp, r7
 8005a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a16:	4770      	bx	lr

08005a18 <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005a18:	b480      	push	{r7}
 8005a1a:	b083      	sub	sp, #12
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 8005a20:	bf00      	nop
 8005a22:	370c      	adds	r7, #12
 8005a24:	46bd      	mov	sp, r7
 8005a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2a:	4770      	bx	lr

08005a2c <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005a2c:	b480      	push	{r7}
 8005a2e:	b083      	sub	sp, #12
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8005a34:	bf00      	nop
 8005a36:	370c      	adds	r7, #12
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a3e:	4770      	bx	lr

08005a40 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005a40:	b480      	push	{r7}
 8005a42:	b083      	sub	sp, #12
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8005a48:	bf00      	nop
 8005a4a:	370c      	adds	r7, #12
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a52:	4770      	bx	lr

08005a54 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005a54:	b480      	push	{r7}
 8005a56:	b083      	sub	sp, #12
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8005a5c:	bf00      	nop
 8005a5e:	370c      	adds	r7, #12
 8005a60:	46bd      	mov	sp, r7
 8005a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a66:	4770      	bx	lr

08005a68 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005a68:	b480      	push	{r7}
 8005a6a:	b083      	sub	sp, #12
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8005a70:	bf00      	nop
 8005a72:	370c      	adds	r7, #12
 8005a74:	46bd      	mov	sp, r7
 8005a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7a:	4770      	bx	lr

08005a7c <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8005a7c:	b480      	push	{r7}
 8005a7e:	b083      	sub	sp, #12
 8005a80:	af00      	add	r7, sp, #0
 8005a82:	6078      	str	r0, [r7, #4]
 8005a84:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8005a86:	bf00      	nop
 8005a88:	370c      	adds	r7, #12
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a90:	4770      	bx	lr

08005a92 <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 8005a92:	b480      	push	{r7}
 8005a94:	b083      	sub	sp, #12
 8005a96:	af00      	add	r7, sp, #0
 8005a98:	6078      	str	r0, [r7, #4]
 8005a9a:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 8005a9c:	bf00      	nop
 8005a9e:	370c      	adds	r7, #12
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa6:	4770      	bx	lr

08005aa8 <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 8005aa8:	b480      	push	{r7}
 8005aaa:	b083      	sub	sp, #12
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
 8005ab0:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 8005ab2:	bf00      	nop
 8005ab4:	370c      	adds	r7, #12
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005abc:	4770      	bx	lr

08005abe <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 8005abe:	b480      	push	{r7}
 8005ac0:	b085      	sub	sp, #20
 8005ac2:	af00      	add	r7, sp, #0
 8005ac4:	60f8      	str	r0, [r7, #12]
 8005ac6:	60b9      	str	r1, [r7, #8]
 8005ac8:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 8005aca:	bf00      	nop
 8005acc:	3714      	adds	r7, #20
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad4:	4770      	bx	lr

08005ad6 <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 8005ad6:	b480      	push	{r7}
 8005ad8:	b083      	sub	sp, #12
 8005ada:	af00      	add	r7, sp, #0
 8005adc:	6078      	str	r0, [r7, #4]
 8005ade:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 8005ae0:	bf00      	nop
 8005ae2:	370c      	adds	r7, #12
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aea:	4770      	bx	lr

08005aec <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8005aec:	b480      	push	{r7}
 8005aee:	b085      	sub	sp, #20
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005af8:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8005b02:	4ba7      	ldr	r3, [pc, #668]	@ (8005da0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005b04:	4013      	ands	r3, r2
 8005b06:	68ba      	ldr	r2, [r7, #8]
 8005b08:	0091      	lsls	r1, r2, #2
 8005b0a:	687a      	ldr	r2, [r7, #4]
 8005b0c:	6812      	ldr	r2, [r2, #0]
 8005b0e:	430b      	orrs	r3, r1
 8005b10:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005b1c:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b24:	041a      	lsls	r2, r3, #16
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	430a      	orrs	r2, r1
 8005b2c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b34:	68ba      	ldr	r2, [r7, #8]
 8005b36:	4413      	add	r3, r2
 8005b38:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8005b42:	4b97      	ldr	r3, [pc, #604]	@ (8005da0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005b44:	4013      	ands	r3, r2
 8005b46:	68ba      	ldr	r2, [r7, #8]
 8005b48:	0091      	lsls	r1, r2, #2
 8005b4a:	687a      	ldr	r2, [r7, #4]
 8005b4c:	6812      	ldr	r2, [r2, #0]
 8005b4e:	430b      	orrs	r3, r1
 8005b50:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b5c:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b64:	041a      	lsls	r2, r3, #16
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	430a      	orrs	r2, r1
 8005b6c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b74:	005b      	lsls	r3, r3, #1
 8005b76:	68ba      	ldr	r2, [r7, #8]
 8005b78:	4413      	add	r3, r2
 8005b7a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8005b84:	4b86      	ldr	r3, [pc, #536]	@ (8005da0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005b86:	4013      	ands	r3, r2
 8005b88:	68ba      	ldr	r2, [r7, #8]
 8005b8a:	0091      	lsls	r1, r2, #2
 8005b8c:	687a      	ldr	r2, [r7, #4]
 8005b8e:	6812      	ldr	r2, [r2, #0]
 8005b90:	430b      	orrs	r3, r1
 8005b92:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005b9e:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ba6:	041a      	lsls	r2, r3, #16
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	430a      	orrs	r2, r1
 8005bae:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bb6:	687a      	ldr	r2, [r7, #4]
 8005bb8:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8005bba:	fb02 f303 	mul.w	r3, r2, r3
 8005bbe:	68ba      	ldr	r2, [r7, #8]
 8005bc0:	4413      	add	r3, r2
 8005bc2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8005bcc:	4b74      	ldr	r3, [pc, #464]	@ (8005da0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005bce:	4013      	ands	r3, r2
 8005bd0:	68ba      	ldr	r2, [r7, #8]
 8005bd2:	0091      	lsls	r1, r2, #2
 8005bd4:	687a      	ldr	r2, [r7, #4]
 8005bd6:	6812      	ldr	r2, [r2, #0]
 8005bd8:	430b      	orrs	r3, r1
 8005bda:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005be6:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005bee:	041a      	lsls	r2, r3, #16
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	430a      	orrs	r2, r1
 8005bf6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005bfe:	687a      	ldr	r2, [r7, #4]
 8005c00:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8005c02:	fb02 f303 	mul.w	r3, r2, r3
 8005c06:	68ba      	ldr	r2, [r7, #8]
 8005c08:	4413      	add	r3, r2
 8005c0a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8005c14:	4b62      	ldr	r3, [pc, #392]	@ (8005da0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005c16:	4013      	ands	r3, r2
 8005c18:	68ba      	ldr	r2, [r7, #8]
 8005c1a:	0091      	lsls	r1, r2, #2
 8005c1c:	687a      	ldr	r2, [r7, #4]
 8005c1e:	6812      	ldr	r2, [r2, #0]
 8005c20:	430b      	orrs	r3, r1
 8005c22:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c2a:	687a      	ldr	r2, [r7, #4]
 8005c2c:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8005c2e:	fb02 f303 	mul.w	r3, r2, r3
 8005c32:	68ba      	ldr	r2, [r7, #8]
 8005c34:	4413      	add	r3, r2
 8005c36:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8005c40:	4b57      	ldr	r3, [pc, #348]	@ (8005da0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005c42:	4013      	ands	r3, r2
 8005c44:	68ba      	ldr	r2, [r7, #8]
 8005c46:	0091      	lsls	r1, r2, #2
 8005c48:	687a      	ldr	r2, [r7, #4]
 8005c4a:	6812      	ldr	r2, [r2, #0]
 8005c4c:	430b      	orrs	r3, r1
 8005c4e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005c5a:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c62:	041a      	lsls	r2, r3, #16
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	430a      	orrs	r2, r1
 8005c6a:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c72:	005b      	lsls	r3, r3, #1
 8005c74:	68ba      	ldr	r2, [r7, #8]
 8005c76:	4413      	add	r3, r2
 8005c78:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8005c82:	4b47      	ldr	r3, [pc, #284]	@ (8005da0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005c84:	4013      	ands	r3, r2
 8005c86:	68ba      	ldr	r2, [r7, #8]
 8005c88:	0091      	lsls	r1, r2, #2
 8005c8a:	687a      	ldr	r2, [r7, #4]
 8005c8c:	6812      	ldr	r2, [r2, #0]
 8005c8e:	430b      	orrs	r3, r1
 8005c90:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005c9c:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ca4:	041a      	lsls	r2, r3, #16
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	430a      	orrs	r2, r1
 8005cac:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005cb8:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005cc0:	061a      	lsls	r2, r3, #24
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	430a      	orrs	r2, r1
 8005cc8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005cd0:	4b34      	ldr	r3, [pc, #208]	@ (8005da4 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8005cd2:	4413      	add	r3, r2
 8005cd4:	009a      	lsls	r2, r3, #2
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ce2:	009b      	lsls	r3, r3, #2
 8005ce4:	441a      	add	r2, r3
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005cf2:	00db      	lsls	r3, r3, #3
 8005cf4:	441a      	add	r2, r3
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d02:	6879      	ldr	r1, [r7, #4]
 8005d04:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8005d06:	fb01 f303 	mul.w	r3, r1, r3
 8005d0a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8005d0c:	441a      	add	r2, r3
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d1a:	6879      	ldr	r1, [r7, #4]
 8005d1c:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8005d1e:	fb01 f303 	mul.w	r3, r1, r3
 8005d22:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8005d24:	441a      	add	r2, r3
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d32:	6879      	ldr	r1, [r7, #4]
 8005d34:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8005d36:	fb01 f303 	mul.w	r3, r1, r3
 8005d3a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8005d3c:	441a      	add	r2, r3
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d4e:	00db      	lsls	r3, r3, #3
 8005d50:	441a      	add	r2, r3
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d62:	6879      	ldr	r1, [r7, #4]
 8005d64:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8005d66:	fb01 f303 	mul.w	r3, r1, r3
 8005d6a:	009b      	lsls	r3, r3, #2
 8005d6c:	441a      	add	r2, r3
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d7e:	6879      	ldr	r1, [r7, #4]
 8005d80:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8005d82:	fb01 f303 	mul.w	r3, r1, r3
 8005d86:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8005d88:	441a      	add	r2, r3
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d96:	4a04      	ldr	r2, [pc, #16]	@ (8005da8 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8005d98:	4293      	cmp	r3, r2
 8005d9a:	d915      	bls.n	8005dc8 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8005d9c:	e006      	b.n	8005dac <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8005d9e:	bf00      	nop
 8005da0:	ffff0003 	.word	0xffff0003
 8005da4:	10002b00 	.word	0x10002b00
 8005da8:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005db2:	f043 0220 	orr.w	r2, r3, #32
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2203      	movs	r2, #3
 8005dc0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8005dc4:	2301      	movs	r3, #1
 8005dc6:	e010      	b.n	8005dea <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005dcc:	60fb      	str	r3, [r7, #12]
 8005dce:	e005      	b.n	8005ddc <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	2200      	movs	r2, #0
 8005dd4:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	3304      	adds	r3, #4
 8005dda:	60fb      	str	r3, [r7, #12]
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005de2:	68fa      	ldr	r2, [r7, #12]
 8005de4:	429a      	cmp	r2, r3
 8005de6:	d3f3      	bcc.n	8005dd0 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8005de8:	2300      	movs	r3, #0
}
 8005dea:	4618      	mov	r0, r3
 8005dec:	3714      	adds	r7, #20
 8005dee:	46bd      	mov	sp, r7
 8005df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df4:	4770      	bx	lr
 8005df6:	bf00      	nop

08005df8 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8005df8:	b480      	push	{r7}
 8005dfa:	b089      	sub	sp, #36	@ 0x24
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	60f8      	str	r0, [r7, #12]
 8005e00:	60b9      	str	r1, [r7, #8]
 8005e02:	607a      	str	r2, [r7, #4]
 8005e04:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8005e06:	68bb      	ldr	r3, [r7, #8]
 8005e08:	685b      	ldr	r3, [r3, #4]
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d10a      	bne.n	8005e24 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005e0e:	68bb      	ldr	r3, [r7, #8]
 8005e10:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8005e12:	68bb      	ldr	r3, [r7, #8]
 8005e14:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8005e16:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8005e18:	68bb      	ldr	r3, [r7, #8]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005e1e:	4313      	orrs	r3, r2
 8005e20:	61fb      	str	r3, [r7, #28]
 8005e22:	e00a      	b.n	8005e3a <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005e24:	68bb      	ldr	r3, [r7, #8]
 8005e26:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8005e28:	68bb      	ldr	r3, [r7, #8]
 8005e2a:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8005e2c:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8005e2e:	68bb      	ldr	r3, [r7, #8]
 8005e30:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8005e32:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005e34:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005e38:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005e3a:	68bb      	ldr	r3, [r7, #8]
 8005e3c:	6a1b      	ldr	r3, [r3, #32]
 8005e3e:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8005e40:	68bb      	ldr	r3, [r7, #8]
 8005e42:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005e44:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8005e46:	68bb      	ldr	r3, [r7, #8]
 8005e48:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8005e4a:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8005e4c:	68bb      	ldr	r3, [r7, #8]
 8005e4e:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8005e50:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8005e52:	68bb      	ldr	r3, [r7, #8]
 8005e54:	68db      	ldr	r3, [r3, #12]
 8005e56:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005e58:	4313      	orrs	r3, r2
 8005e5a:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005e66:	6839      	ldr	r1, [r7, #0]
 8005e68:	fb01 f303 	mul.w	r3, r1, r3
 8005e6c:	009b      	lsls	r3, r3, #2
 8005e6e:	4413      	add	r3, r2
 8005e70:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8005e72:	69bb      	ldr	r3, [r7, #24]
 8005e74:	69fa      	ldr	r2, [r7, #28]
 8005e76:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8005e78:	69bb      	ldr	r3, [r7, #24]
 8005e7a:	3304      	adds	r3, #4
 8005e7c:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8005e7e:	69bb      	ldr	r3, [r7, #24]
 8005e80:	693a      	ldr	r2, [r7, #16]
 8005e82:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8005e84:	69bb      	ldr	r3, [r7, #24]
 8005e86:	3304      	adds	r3, #4
 8005e88:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8005e8a:	2300      	movs	r3, #0
 8005e8c:	617b      	str	r3, [r7, #20]
 8005e8e:	e020      	b.n	8005ed2 <FDCAN_CopyMessageToRAM+0xda>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005e90:	697b      	ldr	r3, [r7, #20]
 8005e92:	3303      	adds	r3, #3
 8005e94:	687a      	ldr	r2, [r7, #4]
 8005e96:	4413      	add	r3, r2
 8005e98:	781b      	ldrb	r3, [r3, #0]
 8005e9a:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8005e9c:	697b      	ldr	r3, [r7, #20]
 8005e9e:	3302      	adds	r3, #2
 8005ea0:	6879      	ldr	r1, [r7, #4]
 8005ea2:	440b      	add	r3, r1
 8005ea4:	781b      	ldrb	r3, [r3, #0]
 8005ea6:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005ea8:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8005eaa:	697b      	ldr	r3, [r7, #20]
 8005eac:	3301      	adds	r3, #1
 8005eae:	6879      	ldr	r1, [r7, #4]
 8005eb0:	440b      	add	r3, r1
 8005eb2:	781b      	ldrb	r3, [r3, #0]
 8005eb4:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8005eb6:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8005eb8:	6879      	ldr	r1, [r7, #4]
 8005eba:	697a      	ldr	r2, [r7, #20]
 8005ebc:	440a      	add	r2, r1
 8005ebe:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8005ec0:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005ec2:	69bb      	ldr	r3, [r7, #24]
 8005ec4:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8005ec6:	69bb      	ldr	r3, [r7, #24]
 8005ec8:	3304      	adds	r3, #4
 8005eca:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8005ecc:	697b      	ldr	r3, [r7, #20]
 8005ece:	3304      	adds	r3, #4
 8005ed0:	617b      	str	r3, [r7, #20]
 8005ed2:	68bb      	ldr	r3, [r7, #8]
 8005ed4:	68db      	ldr	r3, [r3, #12]
 8005ed6:	4a06      	ldr	r2, [pc, #24]	@ (8005ef0 <FDCAN_CopyMessageToRAM+0xf8>)
 8005ed8:	5cd3      	ldrb	r3, [r2, r3]
 8005eda:	461a      	mov	r2, r3
 8005edc:	697b      	ldr	r3, [r7, #20]
 8005ede:	4293      	cmp	r3, r2
 8005ee0:	d3d6      	bcc.n	8005e90 <FDCAN_CopyMessageToRAM+0x98>
  }
}
 8005ee2:	bf00      	nop
 8005ee4:	bf00      	nop
 8005ee6:	3724      	adds	r7, #36	@ 0x24
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eee:	4770      	bx	lr
 8005ef0:	08009a14 	.word	0x08009a14

08005ef4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8005ef4:	b480      	push	{r7}
 8005ef6:	b089      	sub	sp, #36	@ 0x24
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	6078      	str	r0, [r7, #4]
 8005efc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005efe:	2300      	movs	r3, #0
 8005f00:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8005f02:	4b86      	ldr	r3, [pc, #536]	@ (800611c <HAL_GPIO_Init+0x228>)
 8005f04:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005f06:	e18c      	b.n	8006222 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	681a      	ldr	r2, [r3, #0]
 8005f0c:	2101      	movs	r1, #1
 8005f0e:	69fb      	ldr	r3, [r7, #28]
 8005f10:	fa01 f303 	lsl.w	r3, r1, r3
 8005f14:	4013      	ands	r3, r2
 8005f16:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8005f18:	693b      	ldr	r3, [r7, #16]
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	f000 817e 	beq.w	800621c <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	685b      	ldr	r3, [r3, #4]
 8005f24:	f003 0303 	and.w	r3, r3, #3
 8005f28:	2b01      	cmp	r3, #1
 8005f2a:	d005      	beq.n	8005f38 <HAL_GPIO_Init+0x44>
 8005f2c:	683b      	ldr	r3, [r7, #0]
 8005f2e:	685b      	ldr	r3, [r3, #4]
 8005f30:	f003 0303 	and.w	r3, r3, #3
 8005f34:	2b02      	cmp	r3, #2
 8005f36:	d130      	bne.n	8005f9a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	689b      	ldr	r3, [r3, #8]
 8005f3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005f3e:	69fb      	ldr	r3, [r7, #28]
 8005f40:	005b      	lsls	r3, r3, #1
 8005f42:	2203      	movs	r2, #3
 8005f44:	fa02 f303 	lsl.w	r3, r2, r3
 8005f48:	43db      	mvns	r3, r3
 8005f4a:	69ba      	ldr	r2, [r7, #24]
 8005f4c:	4013      	ands	r3, r2
 8005f4e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	68da      	ldr	r2, [r3, #12]
 8005f54:	69fb      	ldr	r3, [r7, #28]
 8005f56:	005b      	lsls	r3, r3, #1
 8005f58:	fa02 f303 	lsl.w	r3, r2, r3
 8005f5c:	69ba      	ldr	r2, [r7, #24]
 8005f5e:	4313      	orrs	r3, r2
 8005f60:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	69ba      	ldr	r2, [r7, #24]
 8005f66:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	685b      	ldr	r3, [r3, #4]
 8005f6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005f6e:	2201      	movs	r2, #1
 8005f70:	69fb      	ldr	r3, [r7, #28]
 8005f72:	fa02 f303 	lsl.w	r3, r2, r3
 8005f76:	43db      	mvns	r3, r3
 8005f78:	69ba      	ldr	r2, [r7, #24]
 8005f7a:	4013      	ands	r3, r2
 8005f7c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005f7e:	683b      	ldr	r3, [r7, #0]
 8005f80:	685b      	ldr	r3, [r3, #4]
 8005f82:	091b      	lsrs	r3, r3, #4
 8005f84:	f003 0201 	and.w	r2, r3, #1
 8005f88:	69fb      	ldr	r3, [r7, #28]
 8005f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8005f8e:	69ba      	ldr	r2, [r7, #24]
 8005f90:	4313      	orrs	r3, r2
 8005f92:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	69ba      	ldr	r2, [r7, #24]
 8005f98:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005f9a:	683b      	ldr	r3, [r7, #0]
 8005f9c:	685b      	ldr	r3, [r3, #4]
 8005f9e:	f003 0303 	and.w	r3, r3, #3
 8005fa2:	2b03      	cmp	r3, #3
 8005fa4:	d017      	beq.n	8005fd6 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	68db      	ldr	r3, [r3, #12]
 8005faa:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005fac:	69fb      	ldr	r3, [r7, #28]
 8005fae:	005b      	lsls	r3, r3, #1
 8005fb0:	2203      	movs	r2, #3
 8005fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8005fb6:	43db      	mvns	r3, r3
 8005fb8:	69ba      	ldr	r2, [r7, #24]
 8005fba:	4013      	ands	r3, r2
 8005fbc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005fbe:	683b      	ldr	r3, [r7, #0]
 8005fc0:	689a      	ldr	r2, [r3, #8]
 8005fc2:	69fb      	ldr	r3, [r7, #28]
 8005fc4:	005b      	lsls	r3, r3, #1
 8005fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8005fca:	69ba      	ldr	r2, [r7, #24]
 8005fcc:	4313      	orrs	r3, r2
 8005fce:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	69ba      	ldr	r2, [r7, #24]
 8005fd4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	685b      	ldr	r3, [r3, #4]
 8005fda:	f003 0303 	and.w	r3, r3, #3
 8005fde:	2b02      	cmp	r3, #2
 8005fe0:	d123      	bne.n	800602a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005fe2:	69fb      	ldr	r3, [r7, #28]
 8005fe4:	08da      	lsrs	r2, r3, #3
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	3208      	adds	r2, #8
 8005fea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005fee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005ff0:	69fb      	ldr	r3, [r7, #28]
 8005ff2:	f003 0307 	and.w	r3, r3, #7
 8005ff6:	009b      	lsls	r3, r3, #2
 8005ff8:	220f      	movs	r2, #15
 8005ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8005ffe:	43db      	mvns	r3, r3
 8006000:	69ba      	ldr	r2, [r7, #24]
 8006002:	4013      	ands	r3, r2
 8006004:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006006:	683b      	ldr	r3, [r7, #0]
 8006008:	691a      	ldr	r2, [r3, #16]
 800600a:	69fb      	ldr	r3, [r7, #28]
 800600c:	f003 0307 	and.w	r3, r3, #7
 8006010:	009b      	lsls	r3, r3, #2
 8006012:	fa02 f303 	lsl.w	r3, r2, r3
 8006016:	69ba      	ldr	r2, [r7, #24]
 8006018:	4313      	orrs	r3, r2
 800601a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800601c:	69fb      	ldr	r3, [r7, #28]
 800601e:	08da      	lsrs	r2, r3, #3
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	3208      	adds	r2, #8
 8006024:	69b9      	ldr	r1, [r7, #24]
 8006026:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006030:	69fb      	ldr	r3, [r7, #28]
 8006032:	005b      	lsls	r3, r3, #1
 8006034:	2203      	movs	r2, #3
 8006036:	fa02 f303 	lsl.w	r3, r2, r3
 800603a:	43db      	mvns	r3, r3
 800603c:	69ba      	ldr	r2, [r7, #24]
 800603e:	4013      	ands	r3, r2
 8006040:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006042:	683b      	ldr	r3, [r7, #0]
 8006044:	685b      	ldr	r3, [r3, #4]
 8006046:	f003 0203 	and.w	r2, r3, #3
 800604a:	69fb      	ldr	r3, [r7, #28]
 800604c:	005b      	lsls	r3, r3, #1
 800604e:	fa02 f303 	lsl.w	r3, r2, r3
 8006052:	69ba      	ldr	r2, [r7, #24]
 8006054:	4313      	orrs	r3, r2
 8006056:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	69ba      	ldr	r2, [r7, #24]
 800605c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800605e:	683b      	ldr	r3, [r7, #0]
 8006060:	685b      	ldr	r3, [r3, #4]
 8006062:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006066:	2b00      	cmp	r3, #0
 8006068:	f000 80d8 	beq.w	800621c <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800606c:	4b2c      	ldr	r3, [pc, #176]	@ (8006120 <HAL_GPIO_Init+0x22c>)
 800606e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006072:	4a2b      	ldr	r2, [pc, #172]	@ (8006120 <HAL_GPIO_Init+0x22c>)
 8006074:	f043 0302 	orr.w	r3, r3, #2
 8006078:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800607c:	4b28      	ldr	r3, [pc, #160]	@ (8006120 <HAL_GPIO_Init+0x22c>)
 800607e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006082:	f003 0302 	and.w	r3, r3, #2
 8006086:	60fb      	str	r3, [r7, #12]
 8006088:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800608a:	4a26      	ldr	r2, [pc, #152]	@ (8006124 <HAL_GPIO_Init+0x230>)
 800608c:	69fb      	ldr	r3, [r7, #28]
 800608e:	089b      	lsrs	r3, r3, #2
 8006090:	3302      	adds	r3, #2
 8006092:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006096:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006098:	69fb      	ldr	r3, [r7, #28]
 800609a:	f003 0303 	and.w	r3, r3, #3
 800609e:	009b      	lsls	r3, r3, #2
 80060a0:	220f      	movs	r2, #15
 80060a2:	fa02 f303 	lsl.w	r3, r2, r3
 80060a6:	43db      	mvns	r3, r3
 80060a8:	69ba      	ldr	r2, [r7, #24]
 80060aa:	4013      	ands	r3, r2
 80060ac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	4a1d      	ldr	r2, [pc, #116]	@ (8006128 <HAL_GPIO_Init+0x234>)
 80060b2:	4293      	cmp	r3, r2
 80060b4:	d04a      	beq.n	800614c <HAL_GPIO_Init+0x258>
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	4a1c      	ldr	r2, [pc, #112]	@ (800612c <HAL_GPIO_Init+0x238>)
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d02b      	beq.n	8006116 <HAL_GPIO_Init+0x222>
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	4a1b      	ldr	r2, [pc, #108]	@ (8006130 <HAL_GPIO_Init+0x23c>)
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d025      	beq.n	8006112 <HAL_GPIO_Init+0x21e>
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	4a1a      	ldr	r2, [pc, #104]	@ (8006134 <HAL_GPIO_Init+0x240>)
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d01f      	beq.n	800610e <HAL_GPIO_Init+0x21a>
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	4a19      	ldr	r2, [pc, #100]	@ (8006138 <HAL_GPIO_Init+0x244>)
 80060d2:	4293      	cmp	r3, r2
 80060d4:	d019      	beq.n	800610a <HAL_GPIO_Init+0x216>
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	4a18      	ldr	r2, [pc, #96]	@ (800613c <HAL_GPIO_Init+0x248>)
 80060da:	4293      	cmp	r3, r2
 80060dc:	d013      	beq.n	8006106 <HAL_GPIO_Init+0x212>
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	4a17      	ldr	r2, [pc, #92]	@ (8006140 <HAL_GPIO_Init+0x24c>)
 80060e2:	4293      	cmp	r3, r2
 80060e4:	d00d      	beq.n	8006102 <HAL_GPIO_Init+0x20e>
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	4a16      	ldr	r2, [pc, #88]	@ (8006144 <HAL_GPIO_Init+0x250>)
 80060ea:	4293      	cmp	r3, r2
 80060ec:	d007      	beq.n	80060fe <HAL_GPIO_Init+0x20a>
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	4a15      	ldr	r2, [pc, #84]	@ (8006148 <HAL_GPIO_Init+0x254>)
 80060f2:	4293      	cmp	r3, r2
 80060f4:	d101      	bne.n	80060fa <HAL_GPIO_Init+0x206>
 80060f6:	2309      	movs	r3, #9
 80060f8:	e029      	b.n	800614e <HAL_GPIO_Init+0x25a>
 80060fa:	230a      	movs	r3, #10
 80060fc:	e027      	b.n	800614e <HAL_GPIO_Init+0x25a>
 80060fe:	2307      	movs	r3, #7
 8006100:	e025      	b.n	800614e <HAL_GPIO_Init+0x25a>
 8006102:	2306      	movs	r3, #6
 8006104:	e023      	b.n	800614e <HAL_GPIO_Init+0x25a>
 8006106:	2305      	movs	r3, #5
 8006108:	e021      	b.n	800614e <HAL_GPIO_Init+0x25a>
 800610a:	2304      	movs	r3, #4
 800610c:	e01f      	b.n	800614e <HAL_GPIO_Init+0x25a>
 800610e:	2303      	movs	r3, #3
 8006110:	e01d      	b.n	800614e <HAL_GPIO_Init+0x25a>
 8006112:	2302      	movs	r3, #2
 8006114:	e01b      	b.n	800614e <HAL_GPIO_Init+0x25a>
 8006116:	2301      	movs	r3, #1
 8006118:	e019      	b.n	800614e <HAL_GPIO_Init+0x25a>
 800611a:	bf00      	nop
 800611c:	58000080 	.word	0x58000080
 8006120:	58024400 	.word	0x58024400
 8006124:	58000400 	.word	0x58000400
 8006128:	58020000 	.word	0x58020000
 800612c:	58020400 	.word	0x58020400
 8006130:	58020800 	.word	0x58020800
 8006134:	58020c00 	.word	0x58020c00
 8006138:	58021000 	.word	0x58021000
 800613c:	58021400 	.word	0x58021400
 8006140:	58021800 	.word	0x58021800
 8006144:	58021c00 	.word	0x58021c00
 8006148:	58022400 	.word	0x58022400
 800614c:	2300      	movs	r3, #0
 800614e:	69fa      	ldr	r2, [r7, #28]
 8006150:	f002 0203 	and.w	r2, r2, #3
 8006154:	0092      	lsls	r2, r2, #2
 8006156:	4093      	lsls	r3, r2
 8006158:	69ba      	ldr	r2, [r7, #24]
 800615a:	4313      	orrs	r3, r2
 800615c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800615e:	4938      	ldr	r1, [pc, #224]	@ (8006240 <HAL_GPIO_Init+0x34c>)
 8006160:	69fb      	ldr	r3, [r7, #28]
 8006162:	089b      	lsrs	r3, r3, #2
 8006164:	3302      	adds	r3, #2
 8006166:	69ba      	ldr	r2, [r7, #24]
 8006168:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800616c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006174:	693b      	ldr	r3, [r7, #16]
 8006176:	43db      	mvns	r3, r3
 8006178:	69ba      	ldr	r2, [r7, #24]
 800617a:	4013      	ands	r3, r2
 800617c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800617e:	683b      	ldr	r3, [r7, #0]
 8006180:	685b      	ldr	r3, [r3, #4]
 8006182:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006186:	2b00      	cmp	r3, #0
 8006188:	d003      	beq.n	8006192 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 800618a:	69ba      	ldr	r2, [r7, #24]
 800618c:	693b      	ldr	r3, [r7, #16]
 800618e:	4313      	orrs	r3, r2
 8006190:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8006192:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006196:	69bb      	ldr	r3, [r7, #24]
 8006198:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800619a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800619e:	685b      	ldr	r3, [r3, #4]
 80061a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80061a2:	693b      	ldr	r3, [r7, #16]
 80061a4:	43db      	mvns	r3, r3
 80061a6:	69ba      	ldr	r2, [r7, #24]
 80061a8:	4013      	ands	r3, r2
 80061aa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80061ac:	683b      	ldr	r3, [r7, #0]
 80061ae:	685b      	ldr	r3, [r3, #4]
 80061b0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d003      	beq.n	80061c0 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 80061b8:	69ba      	ldr	r2, [r7, #24]
 80061ba:	693b      	ldr	r3, [r7, #16]
 80061bc:	4313      	orrs	r3, r2
 80061be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80061c0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80061c4:	69bb      	ldr	r3, [r7, #24]
 80061c6:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80061c8:	697b      	ldr	r3, [r7, #20]
 80061ca:	685b      	ldr	r3, [r3, #4]
 80061cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80061ce:	693b      	ldr	r3, [r7, #16]
 80061d0:	43db      	mvns	r3, r3
 80061d2:	69ba      	ldr	r2, [r7, #24]
 80061d4:	4013      	ands	r3, r2
 80061d6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80061d8:	683b      	ldr	r3, [r7, #0]
 80061da:	685b      	ldr	r3, [r3, #4]
 80061dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d003      	beq.n	80061ec <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 80061e4:	69ba      	ldr	r2, [r7, #24]
 80061e6:	693b      	ldr	r3, [r7, #16]
 80061e8:	4313      	orrs	r3, r2
 80061ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80061ec:	697b      	ldr	r3, [r7, #20]
 80061ee:	69ba      	ldr	r2, [r7, #24]
 80061f0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80061f2:	697b      	ldr	r3, [r7, #20]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80061f8:	693b      	ldr	r3, [r7, #16]
 80061fa:	43db      	mvns	r3, r3
 80061fc:	69ba      	ldr	r2, [r7, #24]
 80061fe:	4013      	ands	r3, r2
 8006200:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	685b      	ldr	r3, [r3, #4]
 8006206:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800620a:	2b00      	cmp	r3, #0
 800620c:	d003      	beq.n	8006216 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 800620e:	69ba      	ldr	r2, [r7, #24]
 8006210:	693b      	ldr	r3, [r7, #16]
 8006212:	4313      	orrs	r3, r2
 8006214:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8006216:	697b      	ldr	r3, [r7, #20]
 8006218:	69ba      	ldr	r2, [r7, #24]
 800621a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800621c:	69fb      	ldr	r3, [r7, #28]
 800621e:	3301      	adds	r3, #1
 8006220:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006222:	683b      	ldr	r3, [r7, #0]
 8006224:	681a      	ldr	r2, [r3, #0]
 8006226:	69fb      	ldr	r3, [r7, #28]
 8006228:	fa22 f303 	lsr.w	r3, r2, r3
 800622c:	2b00      	cmp	r3, #0
 800622e:	f47f ae6b 	bne.w	8005f08 <HAL_GPIO_Init+0x14>
  }
}
 8006232:	bf00      	nop
 8006234:	bf00      	nop
 8006236:	3724      	adds	r7, #36	@ 0x24
 8006238:	46bd      	mov	sp, r7
 800623a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623e:	4770      	bx	lr
 8006240:	58000400 	.word	0x58000400

08006244 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8006244:	b580      	push	{r7, lr}
 8006246:	b084      	sub	sp, #16
 8006248:	af00      	add	r7, sp, #0
 800624a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800624c:	4b19      	ldr	r3, [pc, #100]	@ (80062b4 <HAL_PWREx_ConfigSupply+0x70>)
 800624e:	68db      	ldr	r3, [r3, #12]
 8006250:	f003 0304 	and.w	r3, r3, #4
 8006254:	2b04      	cmp	r3, #4
 8006256:	d00a      	beq.n	800626e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8006258:	4b16      	ldr	r3, [pc, #88]	@ (80062b4 <HAL_PWREx_ConfigSupply+0x70>)
 800625a:	68db      	ldr	r3, [r3, #12]
 800625c:	f003 0307 	and.w	r3, r3, #7
 8006260:	687a      	ldr	r2, [r7, #4]
 8006262:	429a      	cmp	r2, r3
 8006264:	d001      	beq.n	800626a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8006266:	2301      	movs	r3, #1
 8006268:	e01f      	b.n	80062aa <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800626a:	2300      	movs	r3, #0
 800626c:	e01d      	b.n	80062aa <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800626e:	4b11      	ldr	r3, [pc, #68]	@ (80062b4 <HAL_PWREx_ConfigSupply+0x70>)
 8006270:	68db      	ldr	r3, [r3, #12]
 8006272:	f023 0207 	bic.w	r2, r3, #7
 8006276:	490f      	ldr	r1, [pc, #60]	@ (80062b4 <HAL_PWREx_ConfigSupply+0x70>)
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	4313      	orrs	r3, r2
 800627c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800627e:	f7fb f8b1 	bl	80013e4 <HAL_GetTick>
 8006282:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006284:	e009      	b.n	800629a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8006286:	f7fb f8ad 	bl	80013e4 <HAL_GetTick>
 800628a:	4602      	mov	r2, r0
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	1ad3      	subs	r3, r2, r3
 8006290:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006294:	d901      	bls.n	800629a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8006296:	2301      	movs	r3, #1
 8006298:	e007      	b.n	80062aa <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800629a:	4b06      	ldr	r3, [pc, #24]	@ (80062b4 <HAL_PWREx_ConfigSupply+0x70>)
 800629c:	685b      	ldr	r3, [r3, #4]
 800629e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80062a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80062a6:	d1ee      	bne.n	8006286 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80062a8:	2300      	movs	r3, #0
}
 80062aa:	4618      	mov	r0, r3
 80062ac:	3710      	adds	r7, #16
 80062ae:	46bd      	mov	sp, r7
 80062b0:	bd80      	pop	{r7, pc}
 80062b2:	bf00      	nop
 80062b4:	58024800 	.word	0x58024800

080062b8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80062b8:	b580      	push	{r7, lr}
 80062ba:	b08c      	sub	sp, #48	@ 0x30
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d101      	bne.n	80062ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80062c6:	2301      	movs	r3, #1
 80062c8:	e3c8      	b.n	8006a5c <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f003 0301 	and.w	r3, r3, #1
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	f000 8087 	beq.w	80063e6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80062d8:	4b88      	ldr	r3, [pc, #544]	@ (80064fc <HAL_RCC_OscConfig+0x244>)
 80062da:	691b      	ldr	r3, [r3, #16]
 80062dc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80062e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80062e2:	4b86      	ldr	r3, [pc, #536]	@ (80064fc <HAL_RCC_OscConfig+0x244>)
 80062e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062e6:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80062e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062ea:	2b10      	cmp	r3, #16
 80062ec:	d007      	beq.n	80062fe <HAL_RCC_OscConfig+0x46>
 80062ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062f0:	2b18      	cmp	r3, #24
 80062f2:	d110      	bne.n	8006316 <HAL_RCC_OscConfig+0x5e>
 80062f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062f6:	f003 0303 	and.w	r3, r3, #3
 80062fa:	2b02      	cmp	r3, #2
 80062fc:	d10b      	bne.n	8006316 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80062fe:	4b7f      	ldr	r3, [pc, #508]	@ (80064fc <HAL_RCC_OscConfig+0x244>)
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006306:	2b00      	cmp	r3, #0
 8006308:	d06c      	beq.n	80063e4 <HAL_RCC_OscConfig+0x12c>
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	685b      	ldr	r3, [r3, #4]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d168      	bne.n	80063e4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8006312:	2301      	movs	r3, #1
 8006314:	e3a2      	b.n	8006a5c <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	685b      	ldr	r3, [r3, #4]
 800631a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800631e:	d106      	bne.n	800632e <HAL_RCC_OscConfig+0x76>
 8006320:	4b76      	ldr	r3, [pc, #472]	@ (80064fc <HAL_RCC_OscConfig+0x244>)
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	4a75      	ldr	r2, [pc, #468]	@ (80064fc <HAL_RCC_OscConfig+0x244>)
 8006326:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800632a:	6013      	str	r3, [r2, #0]
 800632c:	e02e      	b.n	800638c <HAL_RCC_OscConfig+0xd4>
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	685b      	ldr	r3, [r3, #4]
 8006332:	2b00      	cmp	r3, #0
 8006334:	d10c      	bne.n	8006350 <HAL_RCC_OscConfig+0x98>
 8006336:	4b71      	ldr	r3, [pc, #452]	@ (80064fc <HAL_RCC_OscConfig+0x244>)
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	4a70      	ldr	r2, [pc, #448]	@ (80064fc <HAL_RCC_OscConfig+0x244>)
 800633c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006340:	6013      	str	r3, [r2, #0]
 8006342:	4b6e      	ldr	r3, [pc, #440]	@ (80064fc <HAL_RCC_OscConfig+0x244>)
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	4a6d      	ldr	r2, [pc, #436]	@ (80064fc <HAL_RCC_OscConfig+0x244>)
 8006348:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800634c:	6013      	str	r3, [r2, #0]
 800634e:	e01d      	b.n	800638c <HAL_RCC_OscConfig+0xd4>
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	685b      	ldr	r3, [r3, #4]
 8006354:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006358:	d10c      	bne.n	8006374 <HAL_RCC_OscConfig+0xbc>
 800635a:	4b68      	ldr	r3, [pc, #416]	@ (80064fc <HAL_RCC_OscConfig+0x244>)
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	4a67      	ldr	r2, [pc, #412]	@ (80064fc <HAL_RCC_OscConfig+0x244>)
 8006360:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006364:	6013      	str	r3, [r2, #0]
 8006366:	4b65      	ldr	r3, [pc, #404]	@ (80064fc <HAL_RCC_OscConfig+0x244>)
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	4a64      	ldr	r2, [pc, #400]	@ (80064fc <HAL_RCC_OscConfig+0x244>)
 800636c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006370:	6013      	str	r3, [r2, #0]
 8006372:	e00b      	b.n	800638c <HAL_RCC_OscConfig+0xd4>
 8006374:	4b61      	ldr	r3, [pc, #388]	@ (80064fc <HAL_RCC_OscConfig+0x244>)
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	4a60      	ldr	r2, [pc, #384]	@ (80064fc <HAL_RCC_OscConfig+0x244>)
 800637a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800637e:	6013      	str	r3, [r2, #0]
 8006380:	4b5e      	ldr	r3, [pc, #376]	@ (80064fc <HAL_RCC_OscConfig+0x244>)
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	4a5d      	ldr	r2, [pc, #372]	@ (80064fc <HAL_RCC_OscConfig+0x244>)
 8006386:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800638a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	685b      	ldr	r3, [r3, #4]
 8006390:	2b00      	cmp	r3, #0
 8006392:	d013      	beq.n	80063bc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006394:	f7fb f826 	bl	80013e4 <HAL_GetTick>
 8006398:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800639a:	e008      	b.n	80063ae <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800639c:	f7fb f822 	bl	80013e4 <HAL_GetTick>
 80063a0:	4602      	mov	r2, r0
 80063a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063a4:	1ad3      	subs	r3, r2, r3
 80063a6:	2b64      	cmp	r3, #100	@ 0x64
 80063a8:	d901      	bls.n	80063ae <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80063aa:	2303      	movs	r3, #3
 80063ac:	e356      	b.n	8006a5c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80063ae:	4b53      	ldr	r3, [pc, #332]	@ (80064fc <HAL_RCC_OscConfig+0x244>)
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d0f0      	beq.n	800639c <HAL_RCC_OscConfig+0xe4>
 80063ba:	e014      	b.n	80063e6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063bc:	f7fb f812 	bl	80013e4 <HAL_GetTick>
 80063c0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80063c2:	e008      	b.n	80063d6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80063c4:	f7fb f80e 	bl	80013e4 <HAL_GetTick>
 80063c8:	4602      	mov	r2, r0
 80063ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063cc:	1ad3      	subs	r3, r2, r3
 80063ce:	2b64      	cmp	r3, #100	@ 0x64
 80063d0:	d901      	bls.n	80063d6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80063d2:	2303      	movs	r3, #3
 80063d4:	e342      	b.n	8006a5c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80063d6:	4b49      	ldr	r3, [pc, #292]	@ (80064fc <HAL_RCC_OscConfig+0x244>)
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d1f0      	bne.n	80063c4 <HAL_RCC_OscConfig+0x10c>
 80063e2:	e000      	b.n	80063e6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80063e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	f003 0302 	and.w	r3, r3, #2
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	f000 808c 	beq.w	800650c <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80063f4:	4b41      	ldr	r3, [pc, #260]	@ (80064fc <HAL_RCC_OscConfig+0x244>)
 80063f6:	691b      	ldr	r3, [r3, #16]
 80063f8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80063fc:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80063fe:	4b3f      	ldr	r3, [pc, #252]	@ (80064fc <HAL_RCC_OscConfig+0x244>)
 8006400:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006402:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8006404:	6a3b      	ldr	r3, [r7, #32]
 8006406:	2b00      	cmp	r3, #0
 8006408:	d007      	beq.n	800641a <HAL_RCC_OscConfig+0x162>
 800640a:	6a3b      	ldr	r3, [r7, #32]
 800640c:	2b18      	cmp	r3, #24
 800640e:	d137      	bne.n	8006480 <HAL_RCC_OscConfig+0x1c8>
 8006410:	69fb      	ldr	r3, [r7, #28]
 8006412:	f003 0303 	and.w	r3, r3, #3
 8006416:	2b00      	cmp	r3, #0
 8006418:	d132      	bne.n	8006480 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800641a:	4b38      	ldr	r3, [pc, #224]	@ (80064fc <HAL_RCC_OscConfig+0x244>)
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	f003 0304 	and.w	r3, r3, #4
 8006422:	2b00      	cmp	r3, #0
 8006424:	d005      	beq.n	8006432 <HAL_RCC_OscConfig+0x17a>
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	68db      	ldr	r3, [r3, #12]
 800642a:	2b00      	cmp	r3, #0
 800642c:	d101      	bne.n	8006432 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800642e:	2301      	movs	r3, #1
 8006430:	e314      	b.n	8006a5c <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006432:	4b32      	ldr	r3, [pc, #200]	@ (80064fc <HAL_RCC_OscConfig+0x244>)
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f023 0219 	bic.w	r2, r3, #25
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	68db      	ldr	r3, [r3, #12]
 800643e:	492f      	ldr	r1, [pc, #188]	@ (80064fc <HAL_RCC_OscConfig+0x244>)
 8006440:	4313      	orrs	r3, r2
 8006442:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006444:	f7fa ffce 	bl	80013e4 <HAL_GetTick>
 8006448:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800644a:	e008      	b.n	800645e <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800644c:	f7fa ffca 	bl	80013e4 <HAL_GetTick>
 8006450:	4602      	mov	r2, r0
 8006452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006454:	1ad3      	subs	r3, r2, r3
 8006456:	2b02      	cmp	r3, #2
 8006458:	d901      	bls.n	800645e <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800645a:	2303      	movs	r3, #3
 800645c:	e2fe      	b.n	8006a5c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800645e:	4b27      	ldr	r3, [pc, #156]	@ (80064fc <HAL_RCC_OscConfig+0x244>)
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	f003 0304 	and.w	r3, r3, #4
 8006466:	2b00      	cmp	r3, #0
 8006468:	d0f0      	beq.n	800644c <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800646a:	4b24      	ldr	r3, [pc, #144]	@ (80064fc <HAL_RCC_OscConfig+0x244>)
 800646c:	685b      	ldr	r3, [r3, #4]
 800646e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	691b      	ldr	r3, [r3, #16]
 8006476:	061b      	lsls	r3, r3, #24
 8006478:	4920      	ldr	r1, [pc, #128]	@ (80064fc <HAL_RCC_OscConfig+0x244>)
 800647a:	4313      	orrs	r3, r2
 800647c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800647e:	e045      	b.n	800650c <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	68db      	ldr	r3, [r3, #12]
 8006484:	2b00      	cmp	r3, #0
 8006486:	d026      	beq.n	80064d6 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006488:	4b1c      	ldr	r3, [pc, #112]	@ (80064fc <HAL_RCC_OscConfig+0x244>)
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f023 0219 	bic.w	r2, r3, #25
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	68db      	ldr	r3, [r3, #12]
 8006494:	4919      	ldr	r1, [pc, #100]	@ (80064fc <HAL_RCC_OscConfig+0x244>)
 8006496:	4313      	orrs	r3, r2
 8006498:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800649a:	f7fa ffa3 	bl	80013e4 <HAL_GetTick>
 800649e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80064a0:	e008      	b.n	80064b4 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80064a2:	f7fa ff9f 	bl	80013e4 <HAL_GetTick>
 80064a6:	4602      	mov	r2, r0
 80064a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064aa:	1ad3      	subs	r3, r2, r3
 80064ac:	2b02      	cmp	r3, #2
 80064ae:	d901      	bls.n	80064b4 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80064b0:	2303      	movs	r3, #3
 80064b2:	e2d3      	b.n	8006a5c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80064b4:	4b11      	ldr	r3, [pc, #68]	@ (80064fc <HAL_RCC_OscConfig+0x244>)
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f003 0304 	and.w	r3, r3, #4
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d0f0      	beq.n	80064a2 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80064c0:	4b0e      	ldr	r3, [pc, #56]	@ (80064fc <HAL_RCC_OscConfig+0x244>)
 80064c2:	685b      	ldr	r3, [r3, #4]
 80064c4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	691b      	ldr	r3, [r3, #16]
 80064cc:	061b      	lsls	r3, r3, #24
 80064ce:	490b      	ldr	r1, [pc, #44]	@ (80064fc <HAL_RCC_OscConfig+0x244>)
 80064d0:	4313      	orrs	r3, r2
 80064d2:	604b      	str	r3, [r1, #4]
 80064d4:	e01a      	b.n	800650c <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80064d6:	4b09      	ldr	r3, [pc, #36]	@ (80064fc <HAL_RCC_OscConfig+0x244>)
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	4a08      	ldr	r2, [pc, #32]	@ (80064fc <HAL_RCC_OscConfig+0x244>)
 80064dc:	f023 0301 	bic.w	r3, r3, #1
 80064e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064e2:	f7fa ff7f 	bl	80013e4 <HAL_GetTick>
 80064e6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80064e8:	e00a      	b.n	8006500 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80064ea:	f7fa ff7b 	bl	80013e4 <HAL_GetTick>
 80064ee:	4602      	mov	r2, r0
 80064f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064f2:	1ad3      	subs	r3, r2, r3
 80064f4:	2b02      	cmp	r3, #2
 80064f6:	d903      	bls.n	8006500 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80064f8:	2303      	movs	r3, #3
 80064fa:	e2af      	b.n	8006a5c <HAL_RCC_OscConfig+0x7a4>
 80064fc:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006500:	4b96      	ldr	r3, [pc, #600]	@ (800675c <HAL_RCC_OscConfig+0x4a4>)
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	f003 0304 	and.w	r3, r3, #4
 8006508:	2b00      	cmp	r3, #0
 800650a:	d1ee      	bne.n	80064ea <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	f003 0310 	and.w	r3, r3, #16
 8006514:	2b00      	cmp	r3, #0
 8006516:	d06a      	beq.n	80065ee <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006518:	4b90      	ldr	r3, [pc, #576]	@ (800675c <HAL_RCC_OscConfig+0x4a4>)
 800651a:	691b      	ldr	r3, [r3, #16]
 800651c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006520:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006522:	4b8e      	ldr	r3, [pc, #568]	@ (800675c <HAL_RCC_OscConfig+0x4a4>)
 8006524:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006526:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8006528:	69bb      	ldr	r3, [r7, #24]
 800652a:	2b08      	cmp	r3, #8
 800652c:	d007      	beq.n	800653e <HAL_RCC_OscConfig+0x286>
 800652e:	69bb      	ldr	r3, [r7, #24]
 8006530:	2b18      	cmp	r3, #24
 8006532:	d11b      	bne.n	800656c <HAL_RCC_OscConfig+0x2b4>
 8006534:	697b      	ldr	r3, [r7, #20]
 8006536:	f003 0303 	and.w	r3, r3, #3
 800653a:	2b01      	cmp	r3, #1
 800653c:	d116      	bne.n	800656c <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800653e:	4b87      	ldr	r3, [pc, #540]	@ (800675c <HAL_RCC_OscConfig+0x4a4>)
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006546:	2b00      	cmp	r3, #0
 8006548:	d005      	beq.n	8006556 <HAL_RCC_OscConfig+0x29e>
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	69db      	ldr	r3, [r3, #28]
 800654e:	2b80      	cmp	r3, #128	@ 0x80
 8006550:	d001      	beq.n	8006556 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8006552:	2301      	movs	r3, #1
 8006554:	e282      	b.n	8006a5c <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006556:	4b81      	ldr	r3, [pc, #516]	@ (800675c <HAL_RCC_OscConfig+0x4a4>)
 8006558:	68db      	ldr	r3, [r3, #12]
 800655a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6a1b      	ldr	r3, [r3, #32]
 8006562:	061b      	lsls	r3, r3, #24
 8006564:	497d      	ldr	r1, [pc, #500]	@ (800675c <HAL_RCC_OscConfig+0x4a4>)
 8006566:	4313      	orrs	r3, r2
 8006568:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800656a:	e040      	b.n	80065ee <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	69db      	ldr	r3, [r3, #28]
 8006570:	2b00      	cmp	r3, #0
 8006572:	d023      	beq.n	80065bc <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8006574:	4b79      	ldr	r3, [pc, #484]	@ (800675c <HAL_RCC_OscConfig+0x4a4>)
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	4a78      	ldr	r2, [pc, #480]	@ (800675c <HAL_RCC_OscConfig+0x4a4>)
 800657a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800657e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006580:	f7fa ff30 	bl	80013e4 <HAL_GetTick>
 8006584:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006586:	e008      	b.n	800659a <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8006588:	f7fa ff2c 	bl	80013e4 <HAL_GetTick>
 800658c:	4602      	mov	r2, r0
 800658e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006590:	1ad3      	subs	r3, r2, r3
 8006592:	2b02      	cmp	r3, #2
 8006594:	d901      	bls.n	800659a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8006596:	2303      	movs	r3, #3
 8006598:	e260      	b.n	8006a5c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800659a:	4b70      	ldr	r3, [pc, #448]	@ (800675c <HAL_RCC_OscConfig+0x4a4>)
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d0f0      	beq.n	8006588 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80065a6:	4b6d      	ldr	r3, [pc, #436]	@ (800675c <HAL_RCC_OscConfig+0x4a4>)
 80065a8:	68db      	ldr	r3, [r3, #12]
 80065aa:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6a1b      	ldr	r3, [r3, #32]
 80065b2:	061b      	lsls	r3, r3, #24
 80065b4:	4969      	ldr	r1, [pc, #420]	@ (800675c <HAL_RCC_OscConfig+0x4a4>)
 80065b6:	4313      	orrs	r3, r2
 80065b8:	60cb      	str	r3, [r1, #12]
 80065ba:	e018      	b.n	80065ee <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80065bc:	4b67      	ldr	r3, [pc, #412]	@ (800675c <HAL_RCC_OscConfig+0x4a4>)
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	4a66      	ldr	r2, [pc, #408]	@ (800675c <HAL_RCC_OscConfig+0x4a4>)
 80065c2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80065c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065c8:	f7fa ff0c 	bl	80013e4 <HAL_GetTick>
 80065cc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80065ce:	e008      	b.n	80065e2 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80065d0:	f7fa ff08 	bl	80013e4 <HAL_GetTick>
 80065d4:	4602      	mov	r2, r0
 80065d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065d8:	1ad3      	subs	r3, r2, r3
 80065da:	2b02      	cmp	r3, #2
 80065dc:	d901      	bls.n	80065e2 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 80065de:	2303      	movs	r3, #3
 80065e0:	e23c      	b.n	8006a5c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80065e2:	4b5e      	ldr	r3, [pc, #376]	@ (800675c <HAL_RCC_OscConfig+0x4a4>)
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d1f0      	bne.n	80065d0 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	f003 0308 	and.w	r3, r3, #8
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d036      	beq.n	8006668 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	695b      	ldr	r3, [r3, #20]
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d019      	beq.n	8006636 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006602:	4b56      	ldr	r3, [pc, #344]	@ (800675c <HAL_RCC_OscConfig+0x4a4>)
 8006604:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006606:	4a55      	ldr	r2, [pc, #340]	@ (800675c <HAL_RCC_OscConfig+0x4a4>)
 8006608:	f043 0301 	orr.w	r3, r3, #1
 800660c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800660e:	f7fa fee9 	bl	80013e4 <HAL_GetTick>
 8006612:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006614:	e008      	b.n	8006628 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006616:	f7fa fee5 	bl	80013e4 <HAL_GetTick>
 800661a:	4602      	mov	r2, r0
 800661c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800661e:	1ad3      	subs	r3, r2, r3
 8006620:	2b02      	cmp	r3, #2
 8006622:	d901      	bls.n	8006628 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8006624:	2303      	movs	r3, #3
 8006626:	e219      	b.n	8006a5c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006628:	4b4c      	ldr	r3, [pc, #304]	@ (800675c <HAL_RCC_OscConfig+0x4a4>)
 800662a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800662c:	f003 0302 	and.w	r3, r3, #2
 8006630:	2b00      	cmp	r3, #0
 8006632:	d0f0      	beq.n	8006616 <HAL_RCC_OscConfig+0x35e>
 8006634:	e018      	b.n	8006668 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006636:	4b49      	ldr	r3, [pc, #292]	@ (800675c <HAL_RCC_OscConfig+0x4a4>)
 8006638:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800663a:	4a48      	ldr	r2, [pc, #288]	@ (800675c <HAL_RCC_OscConfig+0x4a4>)
 800663c:	f023 0301 	bic.w	r3, r3, #1
 8006640:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006642:	f7fa fecf 	bl	80013e4 <HAL_GetTick>
 8006646:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006648:	e008      	b.n	800665c <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800664a:	f7fa fecb 	bl	80013e4 <HAL_GetTick>
 800664e:	4602      	mov	r2, r0
 8006650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006652:	1ad3      	subs	r3, r2, r3
 8006654:	2b02      	cmp	r3, #2
 8006656:	d901      	bls.n	800665c <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8006658:	2303      	movs	r3, #3
 800665a:	e1ff      	b.n	8006a5c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800665c:	4b3f      	ldr	r3, [pc, #252]	@ (800675c <HAL_RCC_OscConfig+0x4a4>)
 800665e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006660:	f003 0302 	and.w	r3, r3, #2
 8006664:	2b00      	cmp	r3, #0
 8006666:	d1f0      	bne.n	800664a <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	f003 0320 	and.w	r3, r3, #32
 8006670:	2b00      	cmp	r3, #0
 8006672:	d036      	beq.n	80066e2 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	699b      	ldr	r3, [r3, #24]
 8006678:	2b00      	cmp	r3, #0
 800667a:	d019      	beq.n	80066b0 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800667c:	4b37      	ldr	r3, [pc, #220]	@ (800675c <HAL_RCC_OscConfig+0x4a4>)
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	4a36      	ldr	r2, [pc, #216]	@ (800675c <HAL_RCC_OscConfig+0x4a4>)
 8006682:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006686:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006688:	f7fa feac 	bl	80013e4 <HAL_GetTick>
 800668c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800668e:	e008      	b.n	80066a2 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006690:	f7fa fea8 	bl	80013e4 <HAL_GetTick>
 8006694:	4602      	mov	r2, r0
 8006696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006698:	1ad3      	subs	r3, r2, r3
 800669a:	2b02      	cmp	r3, #2
 800669c:	d901      	bls.n	80066a2 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 800669e:	2303      	movs	r3, #3
 80066a0:	e1dc      	b.n	8006a5c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80066a2:	4b2e      	ldr	r3, [pc, #184]	@ (800675c <HAL_RCC_OscConfig+0x4a4>)
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d0f0      	beq.n	8006690 <HAL_RCC_OscConfig+0x3d8>
 80066ae:	e018      	b.n	80066e2 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80066b0:	4b2a      	ldr	r3, [pc, #168]	@ (800675c <HAL_RCC_OscConfig+0x4a4>)
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	4a29      	ldr	r2, [pc, #164]	@ (800675c <HAL_RCC_OscConfig+0x4a4>)
 80066b6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80066ba:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80066bc:	f7fa fe92 	bl	80013e4 <HAL_GetTick>
 80066c0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80066c2:	e008      	b.n	80066d6 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80066c4:	f7fa fe8e 	bl	80013e4 <HAL_GetTick>
 80066c8:	4602      	mov	r2, r0
 80066ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066cc:	1ad3      	subs	r3, r2, r3
 80066ce:	2b02      	cmp	r3, #2
 80066d0:	d901      	bls.n	80066d6 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 80066d2:	2303      	movs	r3, #3
 80066d4:	e1c2      	b.n	8006a5c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80066d6:	4b21      	ldr	r3, [pc, #132]	@ (800675c <HAL_RCC_OscConfig+0x4a4>)
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d1f0      	bne.n	80066c4 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f003 0304 	and.w	r3, r3, #4
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	f000 8086 	beq.w	80067fc <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80066f0:	4b1b      	ldr	r3, [pc, #108]	@ (8006760 <HAL_RCC_OscConfig+0x4a8>)
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	4a1a      	ldr	r2, [pc, #104]	@ (8006760 <HAL_RCC_OscConfig+0x4a8>)
 80066f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80066fa:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80066fc:	f7fa fe72 	bl	80013e4 <HAL_GetTick>
 8006700:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006702:	e008      	b.n	8006716 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006704:	f7fa fe6e 	bl	80013e4 <HAL_GetTick>
 8006708:	4602      	mov	r2, r0
 800670a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800670c:	1ad3      	subs	r3, r2, r3
 800670e:	2b64      	cmp	r3, #100	@ 0x64
 8006710:	d901      	bls.n	8006716 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8006712:	2303      	movs	r3, #3
 8006714:	e1a2      	b.n	8006a5c <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006716:	4b12      	ldr	r3, [pc, #72]	@ (8006760 <HAL_RCC_OscConfig+0x4a8>)
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800671e:	2b00      	cmp	r3, #0
 8006720:	d0f0      	beq.n	8006704 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	689b      	ldr	r3, [r3, #8]
 8006726:	2b01      	cmp	r3, #1
 8006728:	d106      	bne.n	8006738 <HAL_RCC_OscConfig+0x480>
 800672a:	4b0c      	ldr	r3, [pc, #48]	@ (800675c <HAL_RCC_OscConfig+0x4a4>)
 800672c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800672e:	4a0b      	ldr	r2, [pc, #44]	@ (800675c <HAL_RCC_OscConfig+0x4a4>)
 8006730:	f043 0301 	orr.w	r3, r3, #1
 8006734:	6713      	str	r3, [r2, #112]	@ 0x70
 8006736:	e032      	b.n	800679e <HAL_RCC_OscConfig+0x4e6>
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	689b      	ldr	r3, [r3, #8]
 800673c:	2b00      	cmp	r3, #0
 800673e:	d111      	bne.n	8006764 <HAL_RCC_OscConfig+0x4ac>
 8006740:	4b06      	ldr	r3, [pc, #24]	@ (800675c <HAL_RCC_OscConfig+0x4a4>)
 8006742:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006744:	4a05      	ldr	r2, [pc, #20]	@ (800675c <HAL_RCC_OscConfig+0x4a4>)
 8006746:	f023 0301 	bic.w	r3, r3, #1
 800674a:	6713      	str	r3, [r2, #112]	@ 0x70
 800674c:	4b03      	ldr	r3, [pc, #12]	@ (800675c <HAL_RCC_OscConfig+0x4a4>)
 800674e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006750:	4a02      	ldr	r2, [pc, #8]	@ (800675c <HAL_RCC_OscConfig+0x4a4>)
 8006752:	f023 0304 	bic.w	r3, r3, #4
 8006756:	6713      	str	r3, [r2, #112]	@ 0x70
 8006758:	e021      	b.n	800679e <HAL_RCC_OscConfig+0x4e6>
 800675a:	bf00      	nop
 800675c:	58024400 	.word	0x58024400
 8006760:	58024800 	.word	0x58024800
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	689b      	ldr	r3, [r3, #8]
 8006768:	2b05      	cmp	r3, #5
 800676a:	d10c      	bne.n	8006786 <HAL_RCC_OscConfig+0x4ce>
 800676c:	4b83      	ldr	r3, [pc, #524]	@ (800697c <HAL_RCC_OscConfig+0x6c4>)
 800676e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006770:	4a82      	ldr	r2, [pc, #520]	@ (800697c <HAL_RCC_OscConfig+0x6c4>)
 8006772:	f043 0304 	orr.w	r3, r3, #4
 8006776:	6713      	str	r3, [r2, #112]	@ 0x70
 8006778:	4b80      	ldr	r3, [pc, #512]	@ (800697c <HAL_RCC_OscConfig+0x6c4>)
 800677a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800677c:	4a7f      	ldr	r2, [pc, #508]	@ (800697c <HAL_RCC_OscConfig+0x6c4>)
 800677e:	f043 0301 	orr.w	r3, r3, #1
 8006782:	6713      	str	r3, [r2, #112]	@ 0x70
 8006784:	e00b      	b.n	800679e <HAL_RCC_OscConfig+0x4e6>
 8006786:	4b7d      	ldr	r3, [pc, #500]	@ (800697c <HAL_RCC_OscConfig+0x6c4>)
 8006788:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800678a:	4a7c      	ldr	r2, [pc, #496]	@ (800697c <HAL_RCC_OscConfig+0x6c4>)
 800678c:	f023 0301 	bic.w	r3, r3, #1
 8006790:	6713      	str	r3, [r2, #112]	@ 0x70
 8006792:	4b7a      	ldr	r3, [pc, #488]	@ (800697c <HAL_RCC_OscConfig+0x6c4>)
 8006794:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006796:	4a79      	ldr	r2, [pc, #484]	@ (800697c <HAL_RCC_OscConfig+0x6c4>)
 8006798:	f023 0304 	bic.w	r3, r3, #4
 800679c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	689b      	ldr	r3, [r3, #8]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d015      	beq.n	80067d2 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80067a6:	f7fa fe1d 	bl	80013e4 <HAL_GetTick>
 80067aa:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80067ac:	e00a      	b.n	80067c4 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80067ae:	f7fa fe19 	bl	80013e4 <HAL_GetTick>
 80067b2:	4602      	mov	r2, r0
 80067b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067b6:	1ad3      	subs	r3, r2, r3
 80067b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80067bc:	4293      	cmp	r3, r2
 80067be:	d901      	bls.n	80067c4 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 80067c0:	2303      	movs	r3, #3
 80067c2:	e14b      	b.n	8006a5c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80067c4:	4b6d      	ldr	r3, [pc, #436]	@ (800697c <HAL_RCC_OscConfig+0x6c4>)
 80067c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067c8:	f003 0302 	and.w	r3, r3, #2
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d0ee      	beq.n	80067ae <HAL_RCC_OscConfig+0x4f6>
 80067d0:	e014      	b.n	80067fc <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80067d2:	f7fa fe07 	bl	80013e4 <HAL_GetTick>
 80067d6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80067d8:	e00a      	b.n	80067f0 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80067da:	f7fa fe03 	bl	80013e4 <HAL_GetTick>
 80067de:	4602      	mov	r2, r0
 80067e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067e2:	1ad3      	subs	r3, r2, r3
 80067e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80067e8:	4293      	cmp	r3, r2
 80067ea:	d901      	bls.n	80067f0 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 80067ec:	2303      	movs	r3, #3
 80067ee:	e135      	b.n	8006a5c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80067f0:	4b62      	ldr	r3, [pc, #392]	@ (800697c <HAL_RCC_OscConfig+0x6c4>)
 80067f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067f4:	f003 0302 	and.w	r3, r3, #2
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d1ee      	bne.n	80067da <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006800:	2b00      	cmp	r3, #0
 8006802:	f000 812a 	beq.w	8006a5a <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8006806:	4b5d      	ldr	r3, [pc, #372]	@ (800697c <HAL_RCC_OscConfig+0x6c4>)
 8006808:	691b      	ldr	r3, [r3, #16]
 800680a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800680e:	2b18      	cmp	r3, #24
 8006810:	f000 80ba 	beq.w	8006988 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006818:	2b02      	cmp	r3, #2
 800681a:	f040 8095 	bne.w	8006948 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800681e:	4b57      	ldr	r3, [pc, #348]	@ (800697c <HAL_RCC_OscConfig+0x6c4>)
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	4a56      	ldr	r2, [pc, #344]	@ (800697c <HAL_RCC_OscConfig+0x6c4>)
 8006824:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006828:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800682a:	f7fa fddb 	bl	80013e4 <HAL_GetTick>
 800682e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006830:	e008      	b.n	8006844 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006832:	f7fa fdd7 	bl	80013e4 <HAL_GetTick>
 8006836:	4602      	mov	r2, r0
 8006838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800683a:	1ad3      	subs	r3, r2, r3
 800683c:	2b02      	cmp	r3, #2
 800683e:	d901      	bls.n	8006844 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8006840:	2303      	movs	r3, #3
 8006842:	e10b      	b.n	8006a5c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006844:	4b4d      	ldr	r3, [pc, #308]	@ (800697c <HAL_RCC_OscConfig+0x6c4>)
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800684c:	2b00      	cmp	r3, #0
 800684e:	d1f0      	bne.n	8006832 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006850:	4b4a      	ldr	r3, [pc, #296]	@ (800697c <HAL_RCC_OscConfig+0x6c4>)
 8006852:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006854:	4b4a      	ldr	r3, [pc, #296]	@ (8006980 <HAL_RCC_OscConfig+0x6c8>)
 8006856:	4013      	ands	r3, r2
 8006858:	687a      	ldr	r2, [r7, #4]
 800685a:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800685c:	687a      	ldr	r2, [r7, #4]
 800685e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006860:	0112      	lsls	r2, r2, #4
 8006862:	430a      	orrs	r2, r1
 8006864:	4945      	ldr	r1, [pc, #276]	@ (800697c <HAL_RCC_OscConfig+0x6c4>)
 8006866:	4313      	orrs	r3, r2
 8006868:	628b      	str	r3, [r1, #40]	@ 0x28
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800686e:	3b01      	subs	r3, #1
 8006870:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006878:	3b01      	subs	r3, #1
 800687a:	025b      	lsls	r3, r3, #9
 800687c:	b29b      	uxth	r3, r3
 800687e:	431a      	orrs	r2, r3
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006884:	3b01      	subs	r3, #1
 8006886:	041b      	lsls	r3, r3, #16
 8006888:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800688c:	431a      	orrs	r2, r3
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006892:	3b01      	subs	r3, #1
 8006894:	061b      	lsls	r3, r3, #24
 8006896:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800689a:	4938      	ldr	r1, [pc, #224]	@ (800697c <HAL_RCC_OscConfig+0x6c4>)
 800689c:	4313      	orrs	r3, r2
 800689e:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80068a0:	4b36      	ldr	r3, [pc, #216]	@ (800697c <HAL_RCC_OscConfig+0x6c4>)
 80068a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068a4:	4a35      	ldr	r2, [pc, #212]	@ (800697c <HAL_RCC_OscConfig+0x6c4>)
 80068a6:	f023 0301 	bic.w	r3, r3, #1
 80068aa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80068ac:	4b33      	ldr	r3, [pc, #204]	@ (800697c <HAL_RCC_OscConfig+0x6c4>)
 80068ae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80068b0:	4b34      	ldr	r3, [pc, #208]	@ (8006984 <HAL_RCC_OscConfig+0x6cc>)
 80068b2:	4013      	ands	r3, r2
 80068b4:	687a      	ldr	r2, [r7, #4]
 80068b6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80068b8:	00d2      	lsls	r2, r2, #3
 80068ba:	4930      	ldr	r1, [pc, #192]	@ (800697c <HAL_RCC_OscConfig+0x6c4>)
 80068bc:	4313      	orrs	r3, r2
 80068be:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80068c0:	4b2e      	ldr	r3, [pc, #184]	@ (800697c <HAL_RCC_OscConfig+0x6c4>)
 80068c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068c4:	f023 020c 	bic.w	r2, r3, #12
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068cc:	492b      	ldr	r1, [pc, #172]	@ (800697c <HAL_RCC_OscConfig+0x6c4>)
 80068ce:	4313      	orrs	r3, r2
 80068d0:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80068d2:	4b2a      	ldr	r3, [pc, #168]	@ (800697c <HAL_RCC_OscConfig+0x6c4>)
 80068d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068d6:	f023 0202 	bic.w	r2, r3, #2
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068de:	4927      	ldr	r1, [pc, #156]	@ (800697c <HAL_RCC_OscConfig+0x6c4>)
 80068e0:	4313      	orrs	r3, r2
 80068e2:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80068e4:	4b25      	ldr	r3, [pc, #148]	@ (800697c <HAL_RCC_OscConfig+0x6c4>)
 80068e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068e8:	4a24      	ldr	r2, [pc, #144]	@ (800697c <HAL_RCC_OscConfig+0x6c4>)
 80068ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80068ee:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80068f0:	4b22      	ldr	r3, [pc, #136]	@ (800697c <HAL_RCC_OscConfig+0x6c4>)
 80068f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068f4:	4a21      	ldr	r2, [pc, #132]	@ (800697c <HAL_RCC_OscConfig+0x6c4>)
 80068f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80068fa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80068fc:	4b1f      	ldr	r3, [pc, #124]	@ (800697c <HAL_RCC_OscConfig+0x6c4>)
 80068fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006900:	4a1e      	ldr	r2, [pc, #120]	@ (800697c <HAL_RCC_OscConfig+0x6c4>)
 8006902:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006906:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8006908:	4b1c      	ldr	r3, [pc, #112]	@ (800697c <HAL_RCC_OscConfig+0x6c4>)
 800690a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800690c:	4a1b      	ldr	r2, [pc, #108]	@ (800697c <HAL_RCC_OscConfig+0x6c4>)
 800690e:	f043 0301 	orr.w	r3, r3, #1
 8006912:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006914:	4b19      	ldr	r3, [pc, #100]	@ (800697c <HAL_RCC_OscConfig+0x6c4>)
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	4a18      	ldr	r2, [pc, #96]	@ (800697c <HAL_RCC_OscConfig+0x6c4>)
 800691a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800691e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006920:	f7fa fd60 	bl	80013e4 <HAL_GetTick>
 8006924:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006926:	e008      	b.n	800693a <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006928:	f7fa fd5c 	bl	80013e4 <HAL_GetTick>
 800692c:	4602      	mov	r2, r0
 800692e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006930:	1ad3      	subs	r3, r2, r3
 8006932:	2b02      	cmp	r3, #2
 8006934:	d901      	bls.n	800693a <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8006936:	2303      	movs	r3, #3
 8006938:	e090      	b.n	8006a5c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800693a:	4b10      	ldr	r3, [pc, #64]	@ (800697c <HAL_RCC_OscConfig+0x6c4>)
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006942:	2b00      	cmp	r3, #0
 8006944:	d0f0      	beq.n	8006928 <HAL_RCC_OscConfig+0x670>
 8006946:	e088      	b.n	8006a5a <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006948:	4b0c      	ldr	r3, [pc, #48]	@ (800697c <HAL_RCC_OscConfig+0x6c4>)
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	4a0b      	ldr	r2, [pc, #44]	@ (800697c <HAL_RCC_OscConfig+0x6c4>)
 800694e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006952:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006954:	f7fa fd46 	bl	80013e4 <HAL_GetTick>
 8006958:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800695a:	e008      	b.n	800696e <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800695c:	f7fa fd42 	bl	80013e4 <HAL_GetTick>
 8006960:	4602      	mov	r2, r0
 8006962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006964:	1ad3      	subs	r3, r2, r3
 8006966:	2b02      	cmp	r3, #2
 8006968:	d901      	bls.n	800696e <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 800696a:	2303      	movs	r3, #3
 800696c:	e076      	b.n	8006a5c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800696e:	4b03      	ldr	r3, [pc, #12]	@ (800697c <HAL_RCC_OscConfig+0x6c4>)
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006976:	2b00      	cmp	r3, #0
 8006978:	d1f0      	bne.n	800695c <HAL_RCC_OscConfig+0x6a4>
 800697a:	e06e      	b.n	8006a5a <HAL_RCC_OscConfig+0x7a2>
 800697c:	58024400 	.word	0x58024400
 8006980:	fffffc0c 	.word	0xfffffc0c
 8006984:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8006988:	4b36      	ldr	r3, [pc, #216]	@ (8006a64 <HAL_RCC_OscConfig+0x7ac>)
 800698a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800698c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800698e:	4b35      	ldr	r3, [pc, #212]	@ (8006a64 <HAL_RCC_OscConfig+0x7ac>)
 8006990:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006992:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006998:	2b01      	cmp	r3, #1
 800699a:	d031      	beq.n	8006a00 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800699c:	693b      	ldr	r3, [r7, #16]
 800699e:	f003 0203 	and.w	r2, r3, #3
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80069a6:	429a      	cmp	r2, r3
 80069a8:	d12a      	bne.n	8006a00 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80069aa:	693b      	ldr	r3, [r7, #16]
 80069ac:	091b      	lsrs	r3, r3, #4
 80069ae:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80069b6:	429a      	cmp	r2, r3
 80069b8:	d122      	bne.n	8006a00 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069c4:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80069c6:	429a      	cmp	r2, r3
 80069c8:	d11a      	bne.n	8006a00 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	0a5b      	lsrs	r3, r3, #9
 80069ce:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80069d6:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80069d8:	429a      	cmp	r2, r3
 80069da:	d111      	bne.n	8006a00 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	0c1b      	lsrs	r3, r3, #16
 80069e0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069e8:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80069ea:	429a      	cmp	r2, r3
 80069ec:	d108      	bne.n	8006a00 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	0e1b      	lsrs	r3, r3, #24
 80069f2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069fa:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80069fc:	429a      	cmp	r2, r3
 80069fe:	d001      	beq.n	8006a04 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8006a00:	2301      	movs	r3, #1
 8006a02:	e02b      	b.n	8006a5c <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8006a04:	4b17      	ldr	r3, [pc, #92]	@ (8006a64 <HAL_RCC_OscConfig+0x7ac>)
 8006a06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a08:	08db      	lsrs	r3, r3, #3
 8006a0a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006a0e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006a14:	693a      	ldr	r2, [r7, #16]
 8006a16:	429a      	cmp	r2, r3
 8006a18:	d01f      	beq.n	8006a5a <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8006a1a:	4b12      	ldr	r3, [pc, #72]	@ (8006a64 <HAL_RCC_OscConfig+0x7ac>)
 8006a1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a1e:	4a11      	ldr	r2, [pc, #68]	@ (8006a64 <HAL_RCC_OscConfig+0x7ac>)
 8006a20:	f023 0301 	bic.w	r3, r3, #1
 8006a24:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006a26:	f7fa fcdd 	bl	80013e4 <HAL_GetTick>
 8006a2a:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8006a2c:	bf00      	nop
 8006a2e:	f7fa fcd9 	bl	80013e4 <HAL_GetTick>
 8006a32:	4602      	mov	r2, r0
 8006a34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a36:	4293      	cmp	r3, r2
 8006a38:	d0f9      	beq.n	8006a2e <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006a3a:	4b0a      	ldr	r3, [pc, #40]	@ (8006a64 <HAL_RCC_OscConfig+0x7ac>)
 8006a3c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006a3e:	4b0a      	ldr	r3, [pc, #40]	@ (8006a68 <HAL_RCC_OscConfig+0x7b0>)
 8006a40:	4013      	ands	r3, r2
 8006a42:	687a      	ldr	r2, [r7, #4]
 8006a44:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006a46:	00d2      	lsls	r2, r2, #3
 8006a48:	4906      	ldr	r1, [pc, #24]	@ (8006a64 <HAL_RCC_OscConfig+0x7ac>)
 8006a4a:	4313      	orrs	r3, r2
 8006a4c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8006a4e:	4b05      	ldr	r3, [pc, #20]	@ (8006a64 <HAL_RCC_OscConfig+0x7ac>)
 8006a50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a52:	4a04      	ldr	r2, [pc, #16]	@ (8006a64 <HAL_RCC_OscConfig+0x7ac>)
 8006a54:	f043 0301 	orr.w	r3, r3, #1
 8006a58:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8006a5a:	2300      	movs	r3, #0
}
 8006a5c:	4618      	mov	r0, r3
 8006a5e:	3730      	adds	r7, #48	@ 0x30
 8006a60:	46bd      	mov	sp, r7
 8006a62:	bd80      	pop	{r7, pc}
 8006a64:	58024400 	.word	0x58024400
 8006a68:	ffff0007 	.word	0xffff0007

08006a6c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006a6c:	b580      	push	{r7, lr}
 8006a6e:	b086      	sub	sp, #24
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]
 8006a74:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d101      	bne.n	8006a80 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006a7c:	2301      	movs	r3, #1
 8006a7e:	e19c      	b.n	8006dba <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006a80:	4b8a      	ldr	r3, [pc, #552]	@ (8006cac <HAL_RCC_ClockConfig+0x240>)
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f003 030f 	and.w	r3, r3, #15
 8006a88:	683a      	ldr	r2, [r7, #0]
 8006a8a:	429a      	cmp	r2, r3
 8006a8c:	d910      	bls.n	8006ab0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a8e:	4b87      	ldr	r3, [pc, #540]	@ (8006cac <HAL_RCC_ClockConfig+0x240>)
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f023 020f 	bic.w	r2, r3, #15
 8006a96:	4985      	ldr	r1, [pc, #532]	@ (8006cac <HAL_RCC_ClockConfig+0x240>)
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	4313      	orrs	r3, r2
 8006a9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a9e:	4b83      	ldr	r3, [pc, #524]	@ (8006cac <HAL_RCC_ClockConfig+0x240>)
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f003 030f 	and.w	r3, r3, #15
 8006aa6:	683a      	ldr	r2, [r7, #0]
 8006aa8:	429a      	cmp	r2, r3
 8006aaa:	d001      	beq.n	8006ab0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006aac:	2301      	movs	r3, #1
 8006aae:	e184      	b.n	8006dba <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	f003 0304 	and.w	r3, r3, #4
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d010      	beq.n	8006ade <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	691a      	ldr	r2, [r3, #16]
 8006ac0:	4b7b      	ldr	r3, [pc, #492]	@ (8006cb0 <HAL_RCC_ClockConfig+0x244>)
 8006ac2:	699b      	ldr	r3, [r3, #24]
 8006ac4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006ac8:	429a      	cmp	r2, r3
 8006aca:	d908      	bls.n	8006ade <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006acc:	4b78      	ldr	r3, [pc, #480]	@ (8006cb0 <HAL_RCC_ClockConfig+0x244>)
 8006ace:	699b      	ldr	r3, [r3, #24]
 8006ad0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	691b      	ldr	r3, [r3, #16]
 8006ad8:	4975      	ldr	r1, [pc, #468]	@ (8006cb0 <HAL_RCC_ClockConfig+0x244>)
 8006ada:	4313      	orrs	r3, r2
 8006adc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	f003 0308 	and.w	r3, r3, #8
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d010      	beq.n	8006b0c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	695a      	ldr	r2, [r3, #20]
 8006aee:	4b70      	ldr	r3, [pc, #448]	@ (8006cb0 <HAL_RCC_ClockConfig+0x244>)
 8006af0:	69db      	ldr	r3, [r3, #28]
 8006af2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006af6:	429a      	cmp	r2, r3
 8006af8:	d908      	bls.n	8006b0c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006afa:	4b6d      	ldr	r3, [pc, #436]	@ (8006cb0 <HAL_RCC_ClockConfig+0x244>)
 8006afc:	69db      	ldr	r3, [r3, #28]
 8006afe:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	695b      	ldr	r3, [r3, #20]
 8006b06:	496a      	ldr	r1, [pc, #424]	@ (8006cb0 <HAL_RCC_ClockConfig+0x244>)
 8006b08:	4313      	orrs	r3, r2
 8006b0a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	f003 0310 	and.w	r3, r3, #16
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d010      	beq.n	8006b3a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	699a      	ldr	r2, [r3, #24]
 8006b1c:	4b64      	ldr	r3, [pc, #400]	@ (8006cb0 <HAL_RCC_ClockConfig+0x244>)
 8006b1e:	69db      	ldr	r3, [r3, #28]
 8006b20:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006b24:	429a      	cmp	r2, r3
 8006b26:	d908      	bls.n	8006b3a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006b28:	4b61      	ldr	r3, [pc, #388]	@ (8006cb0 <HAL_RCC_ClockConfig+0x244>)
 8006b2a:	69db      	ldr	r3, [r3, #28]
 8006b2c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	699b      	ldr	r3, [r3, #24]
 8006b34:	495e      	ldr	r1, [pc, #376]	@ (8006cb0 <HAL_RCC_ClockConfig+0x244>)
 8006b36:	4313      	orrs	r3, r2
 8006b38:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	f003 0320 	and.w	r3, r3, #32
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d010      	beq.n	8006b68 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	69da      	ldr	r2, [r3, #28]
 8006b4a:	4b59      	ldr	r3, [pc, #356]	@ (8006cb0 <HAL_RCC_ClockConfig+0x244>)
 8006b4c:	6a1b      	ldr	r3, [r3, #32]
 8006b4e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006b52:	429a      	cmp	r2, r3
 8006b54:	d908      	bls.n	8006b68 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006b56:	4b56      	ldr	r3, [pc, #344]	@ (8006cb0 <HAL_RCC_ClockConfig+0x244>)
 8006b58:	6a1b      	ldr	r3, [r3, #32]
 8006b5a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	69db      	ldr	r3, [r3, #28]
 8006b62:	4953      	ldr	r1, [pc, #332]	@ (8006cb0 <HAL_RCC_ClockConfig+0x244>)
 8006b64:	4313      	orrs	r3, r2
 8006b66:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f003 0302 	and.w	r3, r3, #2
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d010      	beq.n	8006b96 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	68da      	ldr	r2, [r3, #12]
 8006b78:	4b4d      	ldr	r3, [pc, #308]	@ (8006cb0 <HAL_RCC_ClockConfig+0x244>)
 8006b7a:	699b      	ldr	r3, [r3, #24]
 8006b7c:	f003 030f 	and.w	r3, r3, #15
 8006b80:	429a      	cmp	r2, r3
 8006b82:	d908      	bls.n	8006b96 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006b84:	4b4a      	ldr	r3, [pc, #296]	@ (8006cb0 <HAL_RCC_ClockConfig+0x244>)
 8006b86:	699b      	ldr	r3, [r3, #24]
 8006b88:	f023 020f 	bic.w	r2, r3, #15
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	68db      	ldr	r3, [r3, #12]
 8006b90:	4947      	ldr	r1, [pc, #284]	@ (8006cb0 <HAL_RCC_ClockConfig+0x244>)
 8006b92:	4313      	orrs	r3, r2
 8006b94:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	f003 0301 	and.w	r3, r3, #1
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d055      	beq.n	8006c4e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8006ba2:	4b43      	ldr	r3, [pc, #268]	@ (8006cb0 <HAL_RCC_ClockConfig+0x244>)
 8006ba4:	699b      	ldr	r3, [r3, #24]
 8006ba6:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	689b      	ldr	r3, [r3, #8]
 8006bae:	4940      	ldr	r1, [pc, #256]	@ (8006cb0 <HAL_RCC_ClockConfig+0x244>)
 8006bb0:	4313      	orrs	r3, r2
 8006bb2:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	685b      	ldr	r3, [r3, #4]
 8006bb8:	2b02      	cmp	r3, #2
 8006bba:	d107      	bne.n	8006bcc <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006bbc:	4b3c      	ldr	r3, [pc, #240]	@ (8006cb0 <HAL_RCC_ClockConfig+0x244>)
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d121      	bne.n	8006c0c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006bc8:	2301      	movs	r3, #1
 8006bca:	e0f6      	b.n	8006dba <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	685b      	ldr	r3, [r3, #4]
 8006bd0:	2b03      	cmp	r3, #3
 8006bd2:	d107      	bne.n	8006be4 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006bd4:	4b36      	ldr	r3, [pc, #216]	@ (8006cb0 <HAL_RCC_ClockConfig+0x244>)
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d115      	bne.n	8006c0c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006be0:	2301      	movs	r3, #1
 8006be2:	e0ea      	b.n	8006dba <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	685b      	ldr	r3, [r3, #4]
 8006be8:	2b01      	cmp	r3, #1
 8006bea:	d107      	bne.n	8006bfc <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006bec:	4b30      	ldr	r3, [pc, #192]	@ (8006cb0 <HAL_RCC_ClockConfig+0x244>)
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d109      	bne.n	8006c0c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006bf8:	2301      	movs	r3, #1
 8006bfa:	e0de      	b.n	8006dba <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006bfc:	4b2c      	ldr	r3, [pc, #176]	@ (8006cb0 <HAL_RCC_ClockConfig+0x244>)
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f003 0304 	and.w	r3, r3, #4
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d101      	bne.n	8006c0c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006c08:	2301      	movs	r3, #1
 8006c0a:	e0d6      	b.n	8006dba <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006c0c:	4b28      	ldr	r3, [pc, #160]	@ (8006cb0 <HAL_RCC_ClockConfig+0x244>)
 8006c0e:	691b      	ldr	r3, [r3, #16]
 8006c10:	f023 0207 	bic.w	r2, r3, #7
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	685b      	ldr	r3, [r3, #4]
 8006c18:	4925      	ldr	r1, [pc, #148]	@ (8006cb0 <HAL_RCC_ClockConfig+0x244>)
 8006c1a:	4313      	orrs	r3, r2
 8006c1c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006c1e:	f7fa fbe1 	bl	80013e4 <HAL_GetTick>
 8006c22:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c24:	e00a      	b.n	8006c3c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006c26:	f7fa fbdd 	bl	80013e4 <HAL_GetTick>
 8006c2a:	4602      	mov	r2, r0
 8006c2c:	697b      	ldr	r3, [r7, #20]
 8006c2e:	1ad3      	subs	r3, r2, r3
 8006c30:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006c34:	4293      	cmp	r3, r2
 8006c36:	d901      	bls.n	8006c3c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8006c38:	2303      	movs	r3, #3
 8006c3a:	e0be      	b.n	8006dba <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c3c:	4b1c      	ldr	r3, [pc, #112]	@ (8006cb0 <HAL_RCC_ClockConfig+0x244>)
 8006c3e:	691b      	ldr	r3, [r3, #16]
 8006c40:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	685b      	ldr	r3, [r3, #4]
 8006c48:	00db      	lsls	r3, r3, #3
 8006c4a:	429a      	cmp	r2, r3
 8006c4c:	d1eb      	bne.n	8006c26 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f003 0302 	and.w	r3, r3, #2
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d010      	beq.n	8006c7c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	68da      	ldr	r2, [r3, #12]
 8006c5e:	4b14      	ldr	r3, [pc, #80]	@ (8006cb0 <HAL_RCC_ClockConfig+0x244>)
 8006c60:	699b      	ldr	r3, [r3, #24]
 8006c62:	f003 030f 	and.w	r3, r3, #15
 8006c66:	429a      	cmp	r2, r3
 8006c68:	d208      	bcs.n	8006c7c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006c6a:	4b11      	ldr	r3, [pc, #68]	@ (8006cb0 <HAL_RCC_ClockConfig+0x244>)
 8006c6c:	699b      	ldr	r3, [r3, #24]
 8006c6e:	f023 020f 	bic.w	r2, r3, #15
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	68db      	ldr	r3, [r3, #12]
 8006c76:	490e      	ldr	r1, [pc, #56]	@ (8006cb0 <HAL_RCC_ClockConfig+0x244>)
 8006c78:	4313      	orrs	r3, r2
 8006c7a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006c7c:	4b0b      	ldr	r3, [pc, #44]	@ (8006cac <HAL_RCC_ClockConfig+0x240>)
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f003 030f 	and.w	r3, r3, #15
 8006c84:	683a      	ldr	r2, [r7, #0]
 8006c86:	429a      	cmp	r2, r3
 8006c88:	d214      	bcs.n	8006cb4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c8a:	4b08      	ldr	r3, [pc, #32]	@ (8006cac <HAL_RCC_ClockConfig+0x240>)
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f023 020f 	bic.w	r2, r3, #15
 8006c92:	4906      	ldr	r1, [pc, #24]	@ (8006cac <HAL_RCC_ClockConfig+0x240>)
 8006c94:	683b      	ldr	r3, [r7, #0]
 8006c96:	4313      	orrs	r3, r2
 8006c98:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c9a:	4b04      	ldr	r3, [pc, #16]	@ (8006cac <HAL_RCC_ClockConfig+0x240>)
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	f003 030f 	and.w	r3, r3, #15
 8006ca2:	683a      	ldr	r2, [r7, #0]
 8006ca4:	429a      	cmp	r2, r3
 8006ca6:	d005      	beq.n	8006cb4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8006ca8:	2301      	movs	r3, #1
 8006caa:	e086      	b.n	8006dba <HAL_RCC_ClockConfig+0x34e>
 8006cac:	52002000 	.word	0x52002000
 8006cb0:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	f003 0304 	and.w	r3, r3, #4
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d010      	beq.n	8006ce2 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	691a      	ldr	r2, [r3, #16]
 8006cc4:	4b3f      	ldr	r3, [pc, #252]	@ (8006dc4 <HAL_RCC_ClockConfig+0x358>)
 8006cc6:	699b      	ldr	r3, [r3, #24]
 8006cc8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006ccc:	429a      	cmp	r2, r3
 8006cce:	d208      	bcs.n	8006ce2 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006cd0:	4b3c      	ldr	r3, [pc, #240]	@ (8006dc4 <HAL_RCC_ClockConfig+0x358>)
 8006cd2:	699b      	ldr	r3, [r3, #24]
 8006cd4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	691b      	ldr	r3, [r3, #16]
 8006cdc:	4939      	ldr	r1, [pc, #228]	@ (8006dc4 <HAL_RCC_ClockConfig+0x358>)
 8006cde:	4313      	orrs	r3, r2
 8006ce0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	f003 0308 	and.w	r3, r3, #8
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d010      	beq.n	8006d10 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	695a      	ldr	r2, [r3, #20]
 8006cf2:	4b34      	ldr	r3, [pc, #208]	@ (8006dc4 <HAL_RCC_ClockConfig+0x358>)
 8006cf4:	69db      	ldr	r3, [r3, #28]
 8006cf6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006cfa:	429a      	cmp	r2, r3
 8006cfc:	d208      	bcs.n	8006d10 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006cfe:	4b31      	ldr	r3, [pc, #196]	@ (8006dc4 <HAL_RCC_ClockConfig+0x358>)
 8006d00:	69db      	ldr	r3, [r3, #28]
 8006d02:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	695b      	ldr	r3, [r3, #20]
 8006d0a:	492e      	ldr	r1, [pc, #184]	@ (8006dc4 <HAL_RCC_ClockConfig+0x358>)
 8006d0c:	4313      	orrs	r3, r2
 8006d0e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	f003 0310 	and.w	r3, r3, #16
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d010      	beq.n	8006d3e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	699a      	ldr	r2, [r3, #24]
 8006d20:	4b28      	ldr	r3, [pc, #160]	@ (8006dc4 <HAL_RCC_ClockConfig+0x358>)
 8006d22:	69db      	ldr	r3, [r3, #28]
 8006d24:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006d28:	429a      	cmp	r2, r3
 8006d2a:	d208      	bcs.n	8006d3e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006d2c:	4b25      	ldr	r3, [pc, #148]	@ (8006dc4 <HAL_RCC_ClockConfig+0x358>)
 8006d2e:	69db      	ldr	r3, [r3, #28]
 8006d30:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	699b      	ldr	r3, [r3, #24]
 8006d38:	4922      	ldr	r1, [pc, #136]	@ (8006dc4 <HAL_RCC_ClockConfig+0x358>)
 8006d3a:	4313      	orrs	r3, r2
 8006d3c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	f003 0320 	and.w	r3, r3, #32
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d010      	beq.n	8006d6c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	69da      	ldr	r2, [r3, #28]
 8006d4e:	4b1d      	ldr	r3, [pc, #116]	@ (8006dc4 <HAL_RCC_ClockConfig+0x358>)
 8006d50:	6a1b      	ldr	r3, [r3, #32]
 8006d52:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006d56:	429a      	cmp	r2, r3
 8006d58:	d208      	bcs.n	8006d6c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006d5a:	4b1a      	ldr	r3, [pc, #104]	@ (8006dc4 <HAL_RCC_ClockConfig+0x358>)
 8006d5c:	6a1b      	ldr	r3, [r3, #32]
 8006d5e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	69db      	ldr	r3, [r3, #28]
 8006d66:	4917      	ldr	r1, [pc, #92]	@ (8006dc4 <HAL_RCC_ClockConfig+0x358>)
 8006d68:	4313      	orrs	r3, r2
 8006d6a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006d6c:	f000 f834 	bl	8006dd8 <HAL_RCC_GetSysClockFreq>
 8006d70:	4602      	mov	r2, r0
 8006d72:	4b14      	ldr	r3, [pc, #80]	@ (8006dc4 <HAL_RCC_ClockConfig+0x358>)
 8006d74:	699b      	ldr	r3, [r3, #24]
 8006d76:	0a1b      	lsrs	r3, r3, #8
 8006d78:	f003 030f 	and.w	r3, r3, #15
 8006d7c:	4912      	ldr	r1, [pc, #72]	@ (8006dc8 <HAL_RCC_ClockConfig+0x35c>)
 8006d7e:	5ccb      	ldrb	r3, [r1, r3]
 8006d80:	f003 031f 	and.w	r3, r3, #31
 8006d84:	fa22 f303 	lsr.w	r3, r2, r3
 8006d88:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006d8a:	4b0e      	ldr	r3, [pc, #56]	@ (8006dc4 <HAL_RCC_ClockConfig+0x358>)
 8006d8c:	699b      	ldr	r3, [r3, #24]
 8006d8e:	f003 030f 	and.w	r3, r3, #15
 8006d92:	4a0d      	ldr	r2, [pc, #52]	@ (8006dc8 <HAL_RCC_ClockConfig+0x35c>)
 8006d94:	5cd3      	ldrb	r3, [r2, r3]
 8006d96:	f003 031f 	and.w	r3, r3, #31
 8006d9a:	693a      	ldr	r2, [r7, #16]
 8006d9c:	fa22 f303 	lsr.w	r3, r2, r3
 8006da0:	4a0a      	ldr	r2, [pc, #40]	@ (8006dcc <HAL_RCC_ClockConfig+0x360>)
 8006da2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006da4:	4a0a      	ldr	r2, [pc, #40]	@ (8006dd0 <HAL_RCC_ClockConfig+0x364>)
 8006da6:	693b      	ldr	r3, [r7, #16]
 8006da8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8006daa:	4b0a      	ldr	r3, [pc, #40]	@ (8006dd4 <HAL_RCC_ClockConfig+0x368>)
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	4618      	mov	r0, r3
 8006db0:	f7fa face 	bl	8001350 <HAL_InitTick>
 8006db4:	4603      	mov	r3, r0
 8006db6:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8006db8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006dba:	4618      	mov	r0, r3
 8006dbc:	3718      	adds	r7, #24
 8006dbe:	46bd      	mov	sp, r7
 8006dc0:	bd80      	pop	{r7, pc}
 8006dc2:	bf00      	nop
 8006dc4:	58024400 	.word	0x58024400
 8006dc8:	080099fc 	.word	0x080099fc
 8006dcc:	2400001c 	.word	0x2400001c
 8006dd0:	24000018 	.word	0x24000018
 8006dd4:	24000020 	.word	0x24000020

08006dd8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006dd8:	b480      	push	{r7}
 8006dda:	b089      	sub	sp, #36	@ 0x24
 8006ddc:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006dde:	4bb3      	ldr	r3, [pc, #716]	@ (80070ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006de0:	691b      	ldr	r3, [r3, #16]
 8006de2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006de6:	2b18      	cmp	r3, #24
 8006de8:	f200 8155 	bhi.w	8007096 <HAL_RCC_GetSysClockFreq+0x2be>
 8006dec:	a201      	add	r2, pc, #4	@ (adr r2, 8006df4 <HAL_RCC_GetSysClockFreq+0x1c>)
 8006dee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006df2:	bf00      	nop
 8006df4:	08006e59 	.word	0x08006e59
 8006df8:	08007097 	.word	0x08007097
 8006dfc:	08007097 	.word	0x08007097
 8006e00:	08007097 	.word	0x08007097
 8006e04:	08007097 	.word	0x08007097
 8006e08:	08007097 	.word	0x08007097
 8006e0c:	08007097 	.word	0x08007097
 8006e10:	08007097 	.word	0x08007097
 8006e14:	08006e7f 	.word	0x08006e7f
 8006e18:	08007097 	.word	0x08007097
 8006e1c:	08007097 	.word	0x08007097
 8006e20:	08007097 	.word	0x08007097
 8006e24:	08007097 	.word	0x08007097
 8006e28:	08007097 	.word	0x08007097
 8006e2c:	08007097 	.word	0x08007097
 8006e30:	08007097 	.word	0x08007097
 8006e34:	08006e85 	.word	0x08006e85
 8006e38:	08007097 	.word	0x08007097
 8006e3c:	08007097 	.word	0x08007097
 8006e40:	08007097 	.word	0x08007097
 8006e44:	08007097 	.word	0x08007097
 8006e48:	08007097 	.word	0x08007097
 8006e4c:	08007097 	.word	0x08007097
 8006e50:	08007097 	.word	0x08007097
 8006e54:	08006e8b 	.word	0x08006e8b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006e58:	4b94      	ldr	r3, [pc, #592]	@ (80070ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	f003 0320 	and.w	r3, r3, #32
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d009      	beq.n	8006e78 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006e64:	4b91      	ldr	r3, [pc, #580]	@ (80070ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	08db      	lsrs	r3, r3, #3
 8006e6a:	f003 0303 	and.w	r3, r3, #3
 8006e6e:	4a90      	ldr	r2, [pc, #576]	@ (80070b0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006e70:	fa22 f303 	lsr.w	r3, r2, r3
 8006e74:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8006e76:	e111      	b.n	800709c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006e78:	4b8d      	ldr	r3, [pc, #564]	@ (80070b0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006e7a:	61bb      	str	r3, [r7, #24]
      break;
 8006e7c:	e10e      	b.n	800709c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8006e7e:	4b8d      	ldr	r3, [pc, #564]	@ (80070b4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006e80:	61bb      	str	r3, [r7, #24]
      break;
 8006e82:	e10b      	b.n	800709c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8006e84:	4b8c      	ldr	r3, [pc, #560]	@ (80070b8 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8006e86:	61bb      	str	r3, [r7, #24]
      break;
 8006e88:	e108      	b.n	800709c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006e8a:	4b88      	ldr	r3, [pc, #544]	@ (80070ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e8e:	f003 0303 	and.w	r3, r3, #3
 8006e92:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8006e94:	4b85      	ldr	r3, [pc, #532]	@ (80070ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e98:	091b      	lsrs	r3, r3, #4
 8006e9a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006e9e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006ea0:	4b82      	ldr	r3, [pc, #520]	@ (80070ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006ea2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ea4:	f003 0301 	and.w	r3, r3, #1
 8006ea8:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8006eaa:	4b80      	ldr	r3, [pc, #512]	@ (80070ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006eac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006eae:	08db      	lsrs	r3, r3, #3
 8006eb0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006eb4:	68fa      	ldr	r2, [r7, #12]
 8006eb6:	fb02 f303 	mul.w	r3, r2, r3
 8006eba:	ee07 3a90 	vmov	s15, r3
 8006ebe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ec2:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8006ec6:	693b      	ldr	r3, [r7, #16]
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	f000 80e1 	beq.w	8007090 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8006ece:	697b      	ldr	r3, [r7, #20]
 8006ed0:	2b02      	cmp	r3, #2
 8006ed2:	f000 8083 	beq.w	8006fdc <HAL_RCC_GetSysClockFreq+0x204>
 8006ed6:	697b      	ldr	r3, [r7, #20]
 8006ed8:	2b02      	cmp	r3, #2
 8006eda:	f200 80a1 	bhi.w	8007020 <HAL_RCC_GetSysClockFreq+0x248>
 8006ede:	697b      	ldr	r3, [r7, #20]
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d003      	beq.n	8006eec <HAL_RCC_GetSysClockFreq+0x114>
 8006ee4:	697b      	ldr	r3, [r7, #20]
 8006ee6:	2b01      	cmp	r3, #1
 8006ee8:	d056      	beq.n	8006f98 <HAL_RCC_GetSysClockFreq+0x1c0>
 8006eea:	e099      	b.n	8007020 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006eec:	4b6f      	ldr	r3, [pc, #444]	@ (80070ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	f003 0320 	and.w	r3, r3, #32
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d02d      	beq.n	8006f54 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006ef8:	4b6c      	ldr	r3, [pc, #432]	@ (80070ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	08db      	lsrs	r3, r3, #3
 8006efe:	f003 0303 	and.w	r3, r3, #3
 8006f02:	4a6b      	ldr	r2, [pc, #428]	@ (80070b0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006f04:	fa22 f303 	lsr.w	r3, r2, r3
 8006f08:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	ee07 3a90 	vmov	s15, r3
 8006f10:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f14:	693b      	ldr	r3, [r7, #16]
 8006f16:	ee07 3a90 	vmov	s15, r3
 8006f1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f22:	4b62      	ldr	r3, [pc, #392]	@ (80070ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006f24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f2a:	ee07 3a90 	vmov	s15, r3
 8006f2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f32:	ed97 6a02 	vldr	s12, [r7, #8]
 8006f36:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80070bc <HAL_RCC_GetSysClockFreq+0x2e4>
 8006f3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f42:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f4e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8006f52:	e087      	b.n	8007064 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006f54:	693b      	ldr	r3, [r7, #16]
 8006f56:	ee07 3a90 	vmov	s15, r3
 8006f5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f5e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80070c0 <HAL_RCC_GetSysClockFreq+0x2e8>
 8006f62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f66:	4b51      	ldr	r3, [pc, #324]	@ (80070ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006f68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f6e:	ee07 3a90 	vmov	s15, r3
 8006f72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f76:	ed97 6a02 	vldr	s12, [r7, #8]
 8006f7a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80070bc <HAL_RCC_GetSysClockFreq+0x2e4>
 8006f7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f86:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f92:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006f96:	e065      	b.n	8007064 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006f98:	693b      	ldr	r3, [r7, #16]
 8006f9a:	ee07 3a90 	vmov	s15, r3
 8006f9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fa2:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80070c4 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006fa6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006faa:	4b40      	ldr	r3, [pc, #256]	@ (80070ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006fb2:	ee07 3a90 	vmov	s15, r3
 8006fb6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006fba:	ed97 6a02 	vldr	s12, [r7, #8]
 8006fbe:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80070bc <HAL_RCC_GetSysClockFreq+0x2e4>
 8006fc2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006fc6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006fca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006fce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006fd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006fd6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006fda:	e043      	b.n	8007064 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006fdc:	693b      	ldr	r3, [r7, #16]
 8006fde:	ee07 3a90 	vmov	s15, r3
 8006fe2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fe6:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80070c8 <HAL_RCC_GetSysClockFreq+0x2f0>
 8006fea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006fee:	4b2f      	ldr	r3, [pc, #188]	@ (80070ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ff2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ff6:	ee07 3a90 	vmov	s15, r3
 8006ffa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ffe:	ed97 6a02 	vldr	s12, [r7, #8]
 8007002:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80070bc <HAL_RCC_GetSysClockFreq+0x2e4>
 8007006:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800700a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800700e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007012:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007016:	ee67 7a27 	vmul.f32	s15, s14, s15
 800701a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800701e:	e021      	b.n	8007064 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007020:	693b      	ldr	r3, [r7, #16]
 8007022:	ee07 3a90 	vmov	s15, r3
 8007026:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800702a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80070c4 <HAL_RCC_GetSysClockFreq+0x2ec>
 800702e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007032:	4b1e      	ldr	r3, [pc, #120]	@ (80070ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007036:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800703a:	ee07 3a90 	vmov	s15, r3
 800703e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007042:	ed97 6a02 	vldr	s12, [r7, #8]
 8007046:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80070bc <HAL_RCC_GetSysClockFreq+0x2e4>
 800704a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800704e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007052:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007056:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800705a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800705e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007062:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8007064:	4b11      	ldr	r3, [pc, #68]	@ (80070ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007066:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007068:	0a5b      	lsrs	r3, r3, #9
 800706a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800706e:	3301      	adds	r3, #1
 8007070:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8007072:	683b      	ldr	r3, [r7, #0]
 8007074:	ee07 3a90 	vmov	s15, r3
 8007078:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800707c:	edd7 6a07 	vldr	s13, [r7, #28]
 8007080:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007084:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007088:	ee17 3a90 	vmov	r3, s15
 800708c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800708e:	e005      	b.n	800709c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8007090:	2300      	movs	r3, #0
 8007092:	61bb      	str	r3, [r7, #24]
      break;
 8007094:	e002      	b.n	800709c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8007096:	4b07      	ldr	r3, [pc, #28]	@ (80070b4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007098:	61bb      	str	r3, [r7, #24]
      break;
 800709a:	bf00      	nop
  }

  return sysclockfreq;
 800709c:	69bb      	ldr	r3, [r7, #24]
}
 800709e:	4618      	mov	r0, r3
 80070a0:	3724      	adds	r7, #36	@ 0x24
 80070a2:	46bd      	mov	sp, r7
 80070a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a8:	4770      	bx	lr
 80070aa:	bf00      	nop
 80070ac:	58024400 	.word	0x58024400
 80070b0:	03d09000 	.word	0x03d09000
 80070b4:	003d0900 	.word	0x003d0900
 80070b8:	00f42400 	.word	0x00f42400
 80070bc:	46000000 	.word	0x46000000
 80070c0:	4c742400 	.word	0x4c742400
 80070c4:	4a742400 	.word	0x4a742400
 80070c8:	4b742400 	.word	0x4b742400

080070cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80070cc:	b580      	push	{r7, lr}
 80070ce:	b082      	sub	sp, #8
 80070d0:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80070d2:	f7ff fe81 	bl	8006dd8 <HAL_RCC_GetSysClockFreq>
 80070d6:	4602      	mov	r2, r0
 80070d8:	4b10      	ldr	r3, [pc, #64]	@ (800711c <HAL_RCC_GetHCLKFreq+0x50>)
 80070da:	699b      	ldr	r3, [r3, #24]
 80070dc:	0a1b      	lsrs	r3, r3, #8
 80070de:	f003 030f 	and.w	r3, r3, #15
 80070e2:	490f      	ldr	r1, [pc, #60]	@ (8007120 <HAL_RCC_GetHCLKFreq+0x54>)
 80070e4:	5ccb      	ldrb	r3, [r1, r3]
 80070e6:	f003 031f 	and.w	r3, r3, #31
 80070ea:	fa22 f303 	lsr.w	r3, r2, r3
 80070ee:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80070f0:	4b0a      	ldr	r3, [pc, #40]	@ (800711c <HAL_RCC_GetHCLKFreq+0x50>)
 80070f2:	699b      	ldr	r3, [r3, #24]
 80070f4:	f003 030f 	and.w	r3, r3, #15
 80070f8:	4a09      	ldr	r2, [pc, #36]	@ (8007120 <HAL_RCC_GetHCLKFreq+0x54>)
 80070fa:	5cd3      	ldrb	r3, [r2, r3]
 80070fc:	f003 031f 	and.w	r3, r3, #31
 8007100:	687a      	ldr	r2, [r7, #4]
 8007102:	fa22 f303 	lsr.w	r3, r2, r3
 8007106:	4a07      	ldr	r2, [pc, #28]	@ (8007124 <HAL_RCC_GetHCLKFreq+0x58>)
 8007108:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800710a:	4a07      	ldr	r2, [pc, #28]	@ (8007128 <HAL_RCC_GetHCLKFreq+0x5c>)
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8007110:	4b04      	ldr	r3, [pc, #16]	@ (8007124 <HAL_RCC_GetHCLKFreq+0x58>)
 8007112:	681b      	ldr	r3, [r3, #0]
}
 8007114:	4618      	mov	r0, r3
 8007116:	3708      	adds	r7, #8
 8007118:	46bd      	mov	sp, r7
 800711a:	bd80      	pop	{r7, pc}
 800711c:	58024400 	.word	0x58024400
 8007120:	080099fc 	.word	0x080099fc
 8007124:	2400001c 	.word	0x2400001c
 8007128:	24000018 	.word	0x24000018

0800712c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800712c:	b580      	push	{r7, lr}
 800712e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8007130:	f7ff ffcc 	bl	80070cc <HAL_RCC_GetHCLKFreq>
 8007134:	4602      	mov	r2, r0
 8007136:	4b06      	ldr	r3, [pc, #24]	@ (8007150 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007138:	69db      	ldr	r3, [r3, #28]
 800713a:	091b      	lsrs	r3, r3, #4
 800713c:	f003 0307 	and.w	r3, r3, #7
 8007140:	4904      	ldr	r1, [pc, #16]	@ (8007154 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007142:	5ccb      	ldrb	r3, [r1, r3]
 8007144:	f003 031f 	and.w	r3, r3, #31
 8007148:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800714c:	4618      	mov	r0, r3
 800714e:	bd80      	pop	{r7, pc}
 8007150:	58024400 	.word	0x58024400
 8007154:	080099fc 	.word	0x080099fc

08007158 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007158:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800715c:	b0c6      	sub	sp, #280	@ 0x118
 800715e:	af00      	add	r7, sp, #0
 8007160:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007164:	2300      	movs	r3, #0
 8007166:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800716a:	2300      	movs	r3, #0
 800716c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007170:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007174:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007178:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800717c:	2500      	movs	r5, #0
 800717e:	ea54 0305 	orrs.w	r3, r4, r5
 8007182:	d049      	beq.n	8007218 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8007184:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007188:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800718a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800718e:	d02f      	beq.n	80071f0 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8007190:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007194:	d828      	bhi.n	80071e8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8007196:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800719a:	d01a      	beq.n	80071d2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800719c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80071a0:	d822      	bhi.n	80071e8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d003      	beq.n	80071ae <HAL_RCCEx_PeriphCLKConfig+0x56>
 80071a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80071aa:	d007      	beq.n	80071bc <HAL_RCCEx_PeriphCLKConfig+0x64>
 80071ac:	e01c      	b.n	80071e8 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80071ae:	4bab      	ldr	r3, [pc, #684]	@ (800745c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80071b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071b2:	4aaa      	ldr	r2, [pc, #680]	@ (800745c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80071b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80071b8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80071ba:	e01a      	b.n	80071f2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80071bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071c0:	3308      	adds	r3, #8
 80071c2:	2102      	movs	r1, #2
 80071c4:	4618      	mov	r0, r3
 80071c6:	f002 fa49 	bl	800965c <RCCEx_PLL2_Config>
 80071ca:	4603      	mov	r3, r0
 80071cc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80071d0:	e00f      	b.n	80071f2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80071d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071d6:	3328      	adds	r3, #40	@ 0x28
 80071d8:	2102      	movs	r1, #2
 80071da:	4618      	mov	r0, r3
 80071dc:	f002 faf0 	bl	80097c0 <RCCEx_PLL3_Config>
 80071e0:	4603      	mov	r3, r0
 80071e2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80071e6:	e004      	b.n	80071f2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80071e8:	2301      	movs	r3, #1
 80071ea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80071ee:	e000      	b.n	80071f2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80071f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80071f2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d10a      	bne.n	8007210 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80071fa:	4b98      	ldr	r3, [pc, #608]	@ (800745c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80071fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80071fe:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8007202:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007206:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007208:	4a94      	ldr	r2, [pc, #592]	@ (800745c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800720a:	430b      	orrs	r3, r1
 800720c:	6513      	str	r3, [r2, #80]	@ 0x50
 800720e:	e003      	b.n	8007218 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007210:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007214:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007218:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800721c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007220:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8007224:	f04f 0900 	mov.w	r9, #0
 8007228:	ea58 0309 	orrs.w	r3, r8, r9
 800722c:	d047      	beq.n	80072be <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800722e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007232:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007234:	2b04      	cmp	r3, #4
 8007236:	d82a      	bhi.n	800728e <HAL_RCCEx_PeriphCLKConfig+0x136>
 8007238:	a201      	add	r2, pc, #4	@ (adr r2, 8007240 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800723a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800723e:	bf00      	nop
 8007240:	08007255 	.word	0x08007255
 8007244:	08007263 	.word	0x08007263
 8007248:	08007279 	.word	0x08007279
 800724c:	08007297 	.word	0x08007297
 8007250:	08007297 	.word	0x08007297
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007254:	4b81      	ldr	r3, [pc, #516]	@ (800745c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007256:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007258:	4a80      	ldr	r2, [pc, #512]	@ (800745c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800725a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800725e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007260:	e01a      	b.n	8007298 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007262:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007266:	3308      	adds	r3, #8
 8007268:	2100      	movs	r1, #0
 800726a:	4618      	mov	r0, r3
 800726c:	f002 f9f6 	bl	800965c <RCCEx_PLL2_Config>
 8007270:	4603      	mov	r3, r0
 8007272:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007276:	e00f      	b.n	8007298 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007278:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800727c:	3328      	adds	r3, #40	@ 0x28
 800727e:	2100      	movs	r1, #0
 8007280:	4618      	mov	r0, r3
 8007282:	f002 fa9d 	bl	80097c0 <RCCEx_PLL3_Config>
 8007286:	4603      	mov	r3, r0
 8007288:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800728c:	e004      	b.n	8007298 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800728e:	2301      	movs	r3, #1
 8007290:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007294:	e000      	b.n	8007298 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8007296:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007298:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800729c:	2b00      	cmp	r3, #0
 800729e:	d10a      	bne.n	80072b6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80072a0:	4b6e      	ldr	r3, [pc, #440]	@ (800745c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80072a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80072a4:	f023 0107 	bic.w	r1, r3, #7
 80072a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072ae:	4a6b      	ldr	r2, [pc, #428]	@ (800745c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80072b0:	430b      	orrs	r3, r1
 80072b2:	6513      	str	r3, [r2, #80]	@ 0x50
 80072b4:	e003      	b.n	80072be <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80072b6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80072ba:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80072be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072c6:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 80072ca:	f04f 0b00 	mov.w	fp, #0
 80072ce:	ea5a 030b 	orrs.w	r3, sl, fp
 80072d2:	d05b      	beq.n	800738c <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80072d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072d8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80072dc:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80072e0:	d03b      	beq.n	800735a <HAL_RCCEx_PeriphCLKConfig+0x202>
 80072e2:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80072e6:	d834      	bhi.n	8007352 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80072e8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80072ec:	d037      	beq.n	800735e <HAL_RCCEx_PeriphCLKConfig+0x206>
 80072ee:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80072f2:	d82e      	bhi.n	8007352 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80072f4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80072f8:	d033      	beq.n	8007362 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80072fa:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80072fe:	d828      	bhi.n	8007352 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8007300:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007304:	d01a      	beq.n	800733c <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8007306:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800730a:	d822      	bhi.n	8007352 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800730c:	2b00      	cmp	r3, #0
 800730e:	d003      	beq.n	8007318 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8007310:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007314:	d007      	beq.n	8007326 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8007316:	e01c      	b.n	8007352 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007318:	4b50      	ldr	r3, [pc, #320]	@ (800745c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800731a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800731c:	4a4f      	ldr	r2, [pc, #316]	@ (800745c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800731e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007322:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007324:	e01e      	b.n	8007364 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007326:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800732a:	3308      	adds	r3, #8
 800732c:	2100      	movs	r1, #0
 800732e:	4618      	mov	r0, r3
 8007330:	f002 f994 	bl	800965c <RCCEx_PLL2_Config>
 8007334:	4603      	mov	r3, r0
 8007336:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800733a:	e013      	b.n	8007364 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800733c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007340:	3328      	adds	r3, #40	@ 0x28
 8007342:	2100      	movs	r1, #0
 8007344:	4618      	mov	r0, r3
 8007346:	f002 fa3b 	bl	80097c0 <RCCEx_PLL3_Config>
 800734a:	4603      	mov	r3, r0
 800734c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007350:	e008      	b.n	8007364 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8007352:	2301      	movs	r3, #1
 8007354:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007358:	e004      	b.n	8007364 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800735a:	bf00      	nop
 800735c:	e002      	b.n	8007364 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800735e:	bf00      	nop
 8007360:	e000      	b.n	8007364 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8007362:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007364:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007368:	2b00      	cmp	r3, #0
 800736a:	d10b      	bne.n	8007384 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800736c:	4b3b      	ldr	r3, [pc, #236]	@ (800745c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800736e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007370:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8007374:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007378:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800737c:	4a37      	ldr	r2, [pc, #220]	@ (800745c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800737e:	430b      	orrs	r3, r1
 8007380:	6593      	str	r3, [r2, #88]	@ 0x58
 8007382:	e003      	b.n	800738c <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007384:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007388:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800738c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007390:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007394:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8007398:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800739c:	2300      	movs	r3, #0
 800739e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80073a2:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80073a6:	460b      	mov	r3, r1
 80073a8:	4313      	orrs	r3, r2
 80073aa:	d05d      	beq.n	8007468 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80073ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073b0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80073b4:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80073b8:	d03b      	beq.n	8007432 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 80073ba:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80073be:	d834      	bhi.n	800742a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80073c0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80073c4:	d037      	beq.n	8007436 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 80073c6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80073ca:	d82e      	bhi.n	800742a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80073cc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80073d0:	d033      	beq.n	800743a <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 80073d2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80073d6:	d828      	bhi.n	800742a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80073d8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80073dc:	d01a      	beq.n	8007414 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 80073de:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80073e2:	d822      	bhi.n	800742a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d003      	beq.n	80073f0 <HAL_RCCEx_PeriphCLKConfig+0x298>
 80073e8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80073ec:	d007      	beq.n	80073fe <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 80073ee:	e01c      	b.n	800742a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80073f0:	4b1a      	ldr	r3, [pc, #104]	@ (800745c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80073f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073f4:	4a19      	ldr	r2, [pc, #100]	@ (800745c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80073f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80073fa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80073fc:	e01e      	b.n	800743c <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80073fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007402:	3308      	adds	r3, #8
 8007404:	2100      	movs	r1, #0
 8007406:	4618      	mov	r0, r3
 8007408:	f002 f928 	bl	800965c <RCCEx_PLL2_Config>
 800740c:	4603      	mov	r3, r0
 800740e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8007412:	e013      	b.n	800743c <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007414:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007418:	3328      	adds	r3, #40	@ 0x28
 800741a:	2100      	movs	r1, #0
 800741c:	4618      	mov	r0, r3
 800741e:	f002 f9cf 	bl	80097c0 <RCCEx_PLL3_Config>
 8007422:	4603      	mov	r3, r0
 8007424:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007428:	e008      	b.n	800743c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800742a:	2301      	movs	r3, #1
 800742c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007430:	e004      	b.n	800743c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8007432:	bf00      	nop
 8007434:	e002      	b.n	800743c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8007436:	bf00      	nop
 8007438:	e000      	b.n	800743c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800743a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800743c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007440:	2b00      	cmp	r3, #0
 8007442:	d10d      	bne.n	8007460 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8007444:	4b05      	ldr	r3, [pc, #20]	@ (800745c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007446:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007448:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800744c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007450:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8007454:	4a01      	ldr	r2, [pc, #4]	@ (800745c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007456:	430b      	orrs	r3, r1
 8007458:	6593      	str	r3, [r2, #88]	@ 0x58
 800745a:	e005      	b.n	8007468 <HAL_RCCEx_PeriphCLKConfig+0x310>
 800745c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007460:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007464:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8007468:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800746c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007470:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8007474:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8007478:	2300      	movs	r3, #0
 800747a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800747e:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8007482:	460b      	mov	r3, r1
 8007484:	4313      	orrs	r3, r2
 8007486:	d03a      	beq.n	80074fe <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8007488:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800748c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800748e:	2b30      	cmp	r3, #48	@ 0x30
 8007490:	d01f      	beq.n	80074d2 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8007492:	2b30      	cmp	r3, #48	@ 0x30
 8007494:	d819      	bhi.n	80074ca <HAL_RCCEx_PeriphCLKConfig+0x372>
 8007496:	2b20      	cmp	r3, #32
 8007498:	d00c      	beq.n	80074b4 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800749a:	2b20      	cmp	r3, #32
 800749c:	d815      	bhi.n	80074ca <HAL_RCCEx_PeriphCLKConfig+0x372>
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d019      	beq.n	80074d6 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80074a2:	2b10      	cmp	r3, #16
 80074a4:	d111      	bne.n	80074ca <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80074a6:	4baa      	ldr	r3, [pc, #680]	@ (8007750 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80074a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074aa:	4aa9      	ldr	r2, [pc, #676]	@ (8007750 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80074ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80074b0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 80074b2:	e011      	b.n	80074d8 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80074b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074b8:	3308      	adds	r3, #8
 80074ba:	2102      	movs	r1, #2
 80074bc:	4618      	mov	r0, r3
 80074be:	f002 f8cd 	bl	800965c <RCCEx_PLL2_Config>
 80074c2:	4603      	mov	r3, r0
 80074c4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 80074c8:	e006      	b.n	80074d8 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80074ca:	2301      	movs	r3, #1
 80074cc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80074d0:	e002      	b.n	80074d8 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 80074d2:	bf00      	nop
 80074d4:	e000      	b.n	80074d8 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 80074d6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80074d8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d10a      	bne.n	80074f6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80074e0:	4b9b      	ldr	r3, [pc, #620]	@ (8007750 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80074e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80074e4:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80074e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80074ee:	4a98      	ldr	r2, [pc, #608]	@ (8007750 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80074f0:	430b      	orrs	r3, r1
 80074f2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80074f4:	e003      	b.n	80074fe <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80074f6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80074fa:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80074fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007502:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007506:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800750a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800750e:	2300      	movs	r3, #0
 8007510:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8007514:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8007518:	460b      	mov	r3, r1
 800751a:	4313      	orrs	r3, r2
 800751c:	d051      	beq.n	80075c2 <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800751e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007522:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007524:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007528:	d035      	beq.n	8007596 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 800752a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800752e:	d82e      	bhi.n	800758e <HAL_RCCEx_PeriphCLKConfig+0x436>
 8007530:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007534:	d031      	beq.n	800759a <HAL_RCCEx_PeriphCLKConfig+0x442>
 8007536:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800753a:	d828      	bhi.n	800758e <HAL_RCCEx_PeriphCLKConfig+0x436>
 800753c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007540:	d01a      	beq.n	8007578 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8007542:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007546:	d822      	bhi.n	800758e <HAL_RCCEx_PeriphCLKConfig+0x436>
 8007548:	2b00      	cmp	r3, #0
 800754a:	d003      	beq.n	8007554 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 800754c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007550:	d007      	beq.n	8007562 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8007552:	e01c      	b.n	800758e <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007554:	4b7e      	ldr	r3, [pc, #504]	@ (8007750 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007556:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007558:	4a7d      	ldr	r2, [pc, #500]	@ (8007750 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800755a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800755e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007560:	e01c      	b.n	800759c <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007562:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007566:	3308      	adds	r3, #8
 8007568:	2100      	movs	r1, #0
 800756a:	4618      	mov	r0, r3
 800756c:	f002 f876 	bl	800965c <RCCEx_PLL2_Config>
 8007570:	4603      	mov	r3, r0
 8007572:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007576:	e011      	b.n	800759c <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007578:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800757c:	3328      	adds	r3, #40	@ 0x28
 800757e:	2100      	movs	r1, #0
 8007580:	4618      	mov	r0, r3
 8007582:	f002 f91d 	bl	80097c0 <RCCEx_PLL3_Config>
 8007586:	4603      	mov	r3, r0
 8007588:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800758c:	e006      	b.n	800759c <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800758e:	2301      	movs	r3, #1
 8007590:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007594:	e002      	b.n	800759c <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8007596:	bf00      	nop
 8007598:	e000      	b.n	800759c <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800759a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800759c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d10a      	bne.n	80075ba <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80075a4:	4b6a      	ldr	r3, [pc, #424]	@ (8007750 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80075a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80075a8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80075ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80075b2:	4a67      	ldr	r2, [pc, #412]	@ (8007750 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80075b4:	430b      	orrs	r3, r1
 80075b6:	6513      	str	r3, [r2, #80]	@ 0x50
 80075b8:	e003      	b.n	80075c2 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80075ba:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80075be:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80075c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075ca:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80075ce:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80075d2:	2300      	movs	r3, #0
 80075d4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80075d8:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80075dc:	460b      	mov	r3, r1
 80075de:	4313      	orrs	r3, r2
 80075e0:	d053      	beq.n	800768a <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80075e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80075e8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80075ec:	d033      	beq.n	8007656 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 80075ee:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80075f2:	d82c      	bhi.n	800764e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80075f4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80075f8:	d02f      	beq.n	800765a <HAL_RCCEx_PeriphCLKConfig+0x502>
 80075fa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80075fe:	d826      	bhi.n	800764e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8007600:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007604:	d02b      	beq.n	800765e <HAL_RCCEx_PeriphCLKConfig+0x506>
 8007606:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800760a:	d820      	bhi.n	800764e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800760c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007610:	d012      	beq.n	8007638 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8007612:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007616:	d81a      	bhi.n	800764e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8007618:	2b00      	cmp	r3, #0
 800761a:	d022      	beq.n	8007662 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 800761c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007620:	d115      	bne.n	800764e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007622:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007626:	3308      	adds	r3, #8
 8007628:	2101      	movs	r1, #1
 800762a:	4618      	mov	r0, r3
 800762c:	f002 f816 	bl	800965c <RCCEx_PLL2_Config>
 8007630:	4603      	mov	r3, r0
 8007632:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8007636:	e015      	b.n	8007664 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007638:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800763c:	3328      	adds	r3, #40	@ 0x28
 800763e:	2101      	movs	r1, #1
 8007640:	4618      	mov	r0, r3
 8007642:	f002 f8bd 	bl	80097c0 <RCCEx_PLL3_Config>
 8007646:	4603      	mov	r3, r0
 8007648:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800764c:	e00a      	b.n	8007664 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800764e:	2301      	movs	r3, #1
 8007650:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007654:	e006      	b.n	8007664 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8007656:	bf00      	nop
 8007658:	e004      	b.n	8007664 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800765a:	bf00      	nop
 800765c:	e002      	b.n	8007664 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800765e:	bf00      	nop
 8007660:	e000      	b.n	8007664 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8007662:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007664:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007668:	2b00      	cmp	r3, #0
 800766a:	d10a      	bne.n	8007682 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800766c:	4b38      	ldr	r3, [pc, #224]	@ (8007750 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800766e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007670:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8007674:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007678:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800767a:	4a35      	ldr	r2, [pc, #212]	@ (8007750 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800767c:	430b      	orrs	r3, r1
 800767e:	6513      	str	r3, [r2, #80]	@ 0x50
 8007680:	e003      	b.n	800768a <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007682:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007686:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800768a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800768e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007692:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8007696:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800769a:	2300      	movs	r3, #0
 800769c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80076a0:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80076a4:	460b      	mov	r3, r1
 80076a6:	4313      	orrs	r3, r2
 80076a8:	d058      	beq.n	800775c <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80076aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076ae:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80076b2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80076b6:	d033      	beq.n	8007720 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 80076b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80076bc:	d82c      	bhi.n	8007718 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80076be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80076c2:	d02f      	beq.n	8007724 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 80076c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80076c8:	d826      	bhi.n	8007718 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80076ca:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80076ce:	d02b      	beq.n	8007728 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 80076d0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80076d4:	d820      	bhi.n	8007718 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80076d6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80076da:	d012      	beq.n	8007702 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 80076dc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80076e0:	d81a      	bhi.n	8007718 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d022      	beq.n	800772c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80076e6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80076ea:	d115      	bne.n	8007718 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80076ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076f0:	3308      	adds	r3, #8
 80076f2:	2101      	movs	r1, #1
 80076f4:	4618      	mov	r0, r3
 80076f6:	f001 ffb1 	bl	800965c <RCCEx_PLL2_Config>
 80076fa:	4603      	mov	r3, r0
 80076fc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8007700:	e015      	b.n	800772e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007702:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007706:	3328      	adds	r3, #40	@ 0x28
 8007708:	2101      	movs	r1, #1
 800770a:	4618      	mov	r0, r3
 800770c:	f002 f858 	bl	80097c0 <RCCEx_PLL3_Config>
 8007710:	4603      	mov	r3, r0
 8007712:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8007716:	e00a      	b.n	800772e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8007718:	2301      	movs	r3, #1
 800771a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800771e:	e006      	b.n	800772e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8007720:	bf00      	nop
 8007722:	e004      	b.n	800772e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8007724:	bf00      	nop
 8007726:	e002      	b.n	800772e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8007728:	bf00      	nop
 800772a:	e000      	b.n	800772e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800772c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800772e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007732:	2b00      	cmp	r3, #0
 8007734:	d10e      	bne.n	8007754 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8007736:	4b06      	ldr	r3, [pc, #24]	@ (8007750 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007738:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800773a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800773e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007742:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8007746:	4a02      	ldr	r2, [pc, #8]	@ (8007750 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007748:	430b      	orrs	r3, r1
 800774a:	6593      	str	r3, [r2, #88]	@ 0x58
 800774c:	e006      	b.n	800775c <HAL_RCCEx_PeriphCLKConfig+0x604>
 800774e:	bf00      	nop
 8007750:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007754:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007758:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800775c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007760:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007764:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8007768:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800776c:	2300      	movs	r3, #0
 800776e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8007772:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8007776:	460b      	mov	r3, r1
 8007778:	4313      	orrs	r3, r2
 800777a:	d037      	beq.n	80077ec <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800777c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007780:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007782:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007786:	d00e      	beq.n	80077a6 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8007788:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800778c:	d816      	bhi.n	80077bc <HAL_RCCEx_PeriphCLKConfig+0x664>
 800778e:	2b00      	cmp	r3, #0
 8007790:	d018      	beq.n	80077c4 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8007792:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007796:	d111      	bne.n	80077bc <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007798:	4bc4      	ldr	r3, [pc, #784]	@ (8007aac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800779a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800779c:	4ac3      	ldr	r2, [pc, #780]	@ (8007aac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800779e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80077a2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80077a4:	e00f      	b.n	80077c6 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80077a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077aa:	3308      	adds	r3, #8
 80077ac:	2101      	movs	r1, #1
 80077ae:	4618      	mov	r0, r3
 80077b0:	f001 ff54 	bl	800965c <RCCEx_PLL2_Config>
 80077b4:	4603      	mov	r3, r0
 80077b6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80077ba:	e004      	b.n	80077c6 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80077bc:	2301      	movs	r3, #1
 80077be:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80077c2:	e000      	b.n	80077c6 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 80077c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80077c6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d10a      	bne.n	80077e4 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80077ce:	4bb7      	ldr	r3, [pc, #732]	@ (8007aac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80077d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80077d2:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80077d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80077dc:	4ab3      	ldr	r2, [pc, #716]	@ (8007aac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80077de:	430b      	orrs	r3, r1
 80077e0:	6513      	str	r3, [r2, #80]	@ 0x50
 80077e2:	e003      	b.n	80077ec <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80077e4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80077e8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80077ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077f4:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80077f8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80077fc:	2300      	movs	r3, #0
 80077fe:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007802:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8007806:	460b      	mov	r3, r1
 8007808:	4313      	orrs	r3, r2
 800780a:	d039      	beq.n	8007880 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800780c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007810:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007812:	2b03      	cmp	r3, #3
 8007814:	d81c      	bhi.n	8007850 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8007816:	a201      	add	r2, pc, #4	@ (adr r2, 800781c <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8007818:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800781c:	08007859 	.word	0x08007859
 8007820:	0800782d 	.word	0x0800782d
 8007824:	0800783b 	.word	0x0800783b
 8007828:	08007859 	.word	0x08007859
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800782c:	4b9f      	ldr	r3, [pc, #636]	@ (8007aac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800782e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007830:	4a9e      	ldr	r2, [pc, #632]	@ (8007aac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007832:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007836:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8007838:	e00f      	b.n	800785a <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800783a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800783e:	3308      	adds	r3, #8
 8007840:	2102      	movs	r1, #2
 8007842:	4618      	mov	r0, r3
 8007844:	f001 ff0a 	bl	800965c <RCCEx_PLL2_Config>
 8007848:	4603      	mov	r3, r0
 800784a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 800784e:	e004      	b.n	800785a <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8007850:	2301      	movs	r3, #1
 8007852:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007856:	e000      	b.n	800785a <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8007858:	bf00      	nop
    }

    if (ret == HAL_OK)
 800785a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800785e:	2b00      	cmp	r3, #0
 8007860:	d10a      	bne.n	8007878 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8007862:	4b92      	ldr	r3, [pc, #584]	@ (8007aac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007864:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007866:	f023 0103 	bic.w	r1, r3, #3
 800786a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800786e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007870:	4a8e      	ldr	r2, [pc, #568]	@ (8007aac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007872:	430b      	orrs	r3, r1
 8007874:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007876:	e003      	b.n	8007880 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007878:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800787c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007880:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007884:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007888:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800788c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007890:	2300      	movs	r3, #0
 8007892:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007896:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800789a:	460b      	mov	r3, r1
 800789c:	4313      	orrs	r3, r2
 800789e:	f000 8099 	beq.w	80079d4 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80078a2:	4b83      	ldr	r3, [pc, #524]	@ (8007ab0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	4a82      	ldr	r2, [pc, #520]	@ (8007ab0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80078a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80078ac:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80078ae:	f7f9 fd99 	bl	80013e4 <HAL_GetTick>
 80078b2:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80078b6:	e00b      	b.n	80078d0 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80078b8:	f7f9 fd94 	bl	80013e4 <HAL_GetTick>
 80078bc:	4602      	mov	r2, r0
 80078be:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80078c2:	1ad3      	subs	r3, r2, r3
 80078c4:	2b64      	cmp	r3, #100	@ 0x64
 80078c6:	d903      	bls.n	80078d0 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 80078c8:	2303      	movs	r3, #3
 80078ca:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80078ce:	e005      	b.n	80078dc <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80078d0:	4b77      	ldr	r3, [pc, #476]	@ (8007ab0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d0ed      	beq.n	80078b8 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 80078dc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d173      	bne.n	80079cc <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80078e4:	4b71      	ldr	r3, [pc, #452]	@ (8007aac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80078e6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80078e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078ec:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80078f0:	4053      	eors	r3, r2
 80078f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d015      	beq.n	8007926 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80078fa:	4b6c      	ldr	r3, [pc, #432]	@ (8007aac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80078fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80078fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007902:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007906:	4b69      	ldr	r3, [pc, #420]	@ (8007aac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007908:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800790a:	4a68      	ldr	r2, [pc, #416]	@ (8007aac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800790c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007910:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007912:	4b66      	ldr	r3, [pc, #408]	@ (8007aac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007914:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007916:	4a65      	ldr	r2, [pc, #404]	@ (8007aac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007918:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800791c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800791e:	4a63      	ldr	r2, [pc, #396]	@ (8007aac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007920:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007924:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8007926:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800792a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800792e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007932:	d118      	bne.n	8007966 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007934:	f7f9 fd56 	bl	80013e4 <HAL_GetTick>
 8007938:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800793c:	e00d      	b.n	800795a <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800793e:	f7f9 fd51 	bl	80013e4 <HAL_GetTick>
 8007942:	4602      	mov	r2, r0
 8007944:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8007948:	1ad2      	subs	r2, r2, r3
 800794a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800794e:	429a      	cmp	r2, r3
 8007950:	d903      	bls.n	800795a <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8007952:	2303      	movs	r3, #3
 8007954:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8007958:	e005      	b.n	8007966 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800795a:	4b54      	ldr	r3, [pc, #336]	@ (8007aac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800795c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800795e:	f003 0302 	and.w	r3, r3, #2
 8007962:	2b00      	cmp	r3, #0
 8007964:	d0eb      	beq.n	800793e <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8007966:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800796a:	2b00      	cmp	r3, #0
 800796c:	d129      	bne.n	80079c2 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800796e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007972:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007976:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800797a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800797e:	d10e      	bne.n	800799e <HAL_RCCEx_PeriphCLKConfig+0x846>
 8007980:	4b4a      	ldr	r3, [pc, #296]	@ (8007aac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007982:	691b      	ldr	r3, [r3, #16]
 8007984:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8007988:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800798c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007990:	091a      	lsrs	r2, r3, #4
 8007992:	4b48      	ldr	r3, [pc, #288]	@ (8007ab4 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8007994:	4013      	ands	r3, r2
 8007996:	4a45      	ldr	r2, [pc, #276]	@ (8007aac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007998:	430b      	orrs	r3, r1
 800799a:	6113      	str	r3, [r2, #16]
 800799c:	e005      	b.n	80079aa <HAL_RCCEx_PeriphCLKConfig+0x852>
 800799e:	4b43      	ldr	r3, [pc, #268]	@ (8007aac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80079a0:	691b      	ldr	r3, [r3, #16]
 80079a2:	4a42      	ldr	r2, [pc, #264]	@ (8007aac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80079a4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80079a8:	6113      	str	r3, [r2, #16]
 80079aa:	4b40      	ldr	r3, [pc, #256]	@ (8007aac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80079ac:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80079ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079b2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80079b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80079ba:	4a3c      	ldr	r2, [pc, #240]	@ (8007aac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80079bc:	430b      	orrs	r3, r1
 80079be:	6713      	str	r3, [r2, #112]	@ 0x70
 80079c0:	e008      	b.n	80079d4 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80079c2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80079c6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 80079ca:	e003      	b.n	80079d4 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80079cc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80079d0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80079d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079dc:	f002 0301 	and.w	r3, r2, #1
 80079e0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80079e4:	2300      	movs	r3, #0
 80079e6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80079ea:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80079ee:	460b      	mov	r3, r1
 80079f0:	4313      	orrs	r3, r2
 80079f2:	f000 808f 	beq.w	8007b14 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80079f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079fa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80079fc:	2b28      	cmp	r3, #40	@ 0x28
 80079fe:	d871      	bhi.n	8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8007a00:	a201      	add	r2, pc, #4	@ (adr r2, 8007a08 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8007a02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a06:	bf00      	nop
 8007a08:	08007aed 	.word	0x08007aed
 8007a0c:	08007ae5 	.word	0x08007ae5
 8007a10:	08007ae5 	.word	0x08007ae5
 8007a14:	08007ae5 	.word	0x08007ae5
 8007a18:	08007ae5 	.word	0x08007ae5
 8007a1c:	08007ae5 	.word	0x08007ae5
 8007a20:	08007ae5 	.word	0x08007ae5
 8007a24:	08007ae5 	.word	0x08007ae5
 8007a28:	08007ab9 	.word	0x08007ab9
 8007a2c:	08007ae5 	.word	0x08007ae5
 8007a30:	08007ae5 	.word	0x08007ae5
 8007a34:	08007ae5 	.word	0x08007ae5
 8007a38:	08007ae5 	.word	0x08007ae5
 8007a3c:	08007ae5 	.word	0x08007ae5
 8007a40:	08007ae5 	.word	0x08007ae5
 8007a44:	08007ae5 	.word	0x08007ae5
 8007a48:	08007acf 	.word	0x08007acf
 8007a4c:	08007ae5 	.word	0x08007ae5
 8007a50:	08007ae5 	.word	0x08007ae5
 8007a54:	08007ae5 	.word	0x08007ae5
 8007a58:	08007ae5 	.word	0x08007ae5
 8007a5c:	08007ae5 	.word	0x08007ae5
 8007a60:	08007ae5 	.word	0x08007ae5
 8007a64:	08007ae5 	.word	0x08007ae5
 8007a68:	08007aed 	.word	0x08007aed
 8007a6c:	08007ae5 	.word	0x08007ae5
 8007a70:	08007ae5 	.word	0x08007ae5
 8007a74:	08007ae5 	.word	0x08007ae5
 8007a78:	08007ae5 	.word	0x08007ae5
 8007a7c:	08007ae5 	.word	0x08007ae5
 8007a80:	08007ae5 	.word	0x08007ae5
 8007a84:	08007ae5 	.word	0x08007ae5
 8007a88:	08007aed 	.word	0x08007aed
 8007a8c:	08007ae5 	.word	0x08007ae5
 8007a90:	08007ae5 	.word	0x08007ae5
 8007a94:	08007ae5 	.word	0x08007ae5
 8007a98:	08007ae5 	.word	0x08007ae5
 8007a9c:	08007ae5 	.word	0x08007ae5
 8007aa0:	08007ae5 	.word	0x08007ae5
 8007aa4:	08007ae5 	.word	0x08007ae5
 8007aa8:	08007aed 	.word	0x08007aed
 8007aac:	58024400 	.word	0x58024400
 8007ab0:	58024800 	.word	0x58024800
 8007ab4:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007ab8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007abc:	3308      	adds	r3, #8
 8007abe:	2101      	movs	r1, #1
 8007ac0:	4618      	mov	r0, r3
 8007ac2:	f001 fdcb 	bl	800965c <RCCEx_PLL2_Config>
 8007ac6:	4603      	mov	r3, r0
 8007ac8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007acc:	e00f      	b.n	8007aee <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007ace:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ad2:	3328      	adds	r3, #40	@ 0x28
 8007ad4:	2101      	movs	r1, #1
 8007ad6:	4618      	mov	r0, r3
 8007ad8:	f001 fe72 	bl	80097c0 <RCCEx_PLL3_Config>
 8007adc:	4603      	mov	r3, r0
 8007ade:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007ae2:	e004      	b.n	8007aee <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007ae4:	2301      	movs	r3, #1
 8007ae6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007aea:	e000      	b.n	8007aee <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8007aec:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007aee:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d10a      	bne.n	8007b0c <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8007af6:	4bbf      	ldr	r3, [pc, #764]	@ (8007df4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007af8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007afa:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8007afe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b02:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007b04:	4abb      	ldr	r2, [pc, #748]	@ (8007df4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007b06:	430b      	orrs	r3, r1
 8007b08:	6553      	str	r3, [r2, #84]	@ 0x54
 8007b0a:	e003      	b.n	8007b14 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b0c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007b10:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007b14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b1c:	f002 0302 	and.w	r3, r2, #2
 8007b20:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007b24:	2300      	movs	r3, #0
 8007b26:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007b2a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8007b2e:	460b      	mov	r3, r1
 8007b30:	4313      	orrs	r3, r2
 8007b32:	d041      	beq.n	8007bb8 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8007b34:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b38:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007b3a:	2b05      	cmp	r3, #5
 8007b3c:	d824      	bhi.n	8007b88 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8007b3e:	a201      	add	r2, pc, #4	@ (adr r2, 8007b44 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 8007b40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b44:	08007b91 	.word	0x08007b91
 8007b48:	08007b5d 	.word	0x08007b5d
 8007b4c:	08007b73 	.word	0x08007b73
 8007b50:	08007b91 	.word	0x08007b91
 8007b54:	08007b91 	.word	0x08007b91
 8007b58:	08007b91 	.word	0x08007b91
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007b5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b60:	3308      	adds	r3, #8
 8007b62:	2101      	movs	r1, #1
 8007b64:	4618      	mov	r0, r3
 8007b66:	f001 fd79 	bl	800965c <RCCEx_PLL2_Config>
 8007b6a:	4603      	mov	r3, r0
 8007b6c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007b70:	e00f      	b.n	8007b92 <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007b72:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b76:	3328      	adds	r3, #40	@ 0x28
 8007b78:	2101      	movs	r1, #1
 8007b7a:	4618      	mov	r0, r3
 8007b7c:	f001 fe20 	bl	80097c0 <RCCEx_PLL3_Config>
 8007b80:	4603      	mov	r3, r0
 8007b82:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007b86:	e004      	b.n	8007b92 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007b88:	2301      	movs	r3, #1
 8007b8a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007b8e:	e000      	b.n	8007b92 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8007b90:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007b92:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d10a      	bne.n	8007bb0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8007b9a:	4b96      	ldr	r3, [pc, #600]	@ (8007df4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007b9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b9e:	f023 0107 	bic.w	r1, r3, #7
 8007ba2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ba6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007ba8:	4a92      	ldr	r2, [pc, #584]	@ (8007df4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007baa:	430b      	orrs	r3, r1
 8007bac:	6553      	str	r3, [r2, #84]	@ 0x54
 8007bae:	e003      	b.n	8007bb8 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007bb0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007bb4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007bb8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007bbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bc0:	f002 0304 	and.w	r3, r2, #4
 8007bc4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007bc8:	2300      	movs	r3, #0
 8007bca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007bce:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007bd2:	460b      	mov	r3, r1
 8007bd4:	4313      	orrs	r3, r2
 8007bd6:	d044      	beq.n	8007c62 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8007bd8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007bdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007be0:	2b05      	cmp	r3, #5
 8007be2:	d825      	bhi.n	8007c30 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8007be4:	a201      	add	r2, pc, #4	@ (adr r2, 8007bec <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 8007be6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bea:	bf00      	nop
 8007bec:	08007c39 	.word	0x08007c39
 8007bf0:	08007c05 	.word	0x08007c05
 8007bf4:	08007c1b 	.word	0x08007c1b
 8007bf8:	08007c39 	.word	0x08007c39
 8007bfc:	08007c39 	.word	0x08007c39
 8007c00:	08007c39 	.word	0x08007c39
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007c04:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c08:	3308      	adds	r3, #8
 8007c0a:	2101      	movs	r1, #1
 8007c0c:	4618      	mov	r0, r3
 8007c0e:	f001 fd25 	bl	800965c <RCCEx_PLL2_Config>
 8007c12:	4603      	mov	r3, r0
 8007c14:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007c18:	e00f      	b.n	8007c3a <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007c1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c1e:	3328      	adds	r3, #40	@ 0x28
 8007c20:	2101      	movs	r1, #1
 8007c22:	4618      	mov	r0, r3
 8007c24:	f001 fdcc 	bl	80097c0 <RCCEx_PLL3_Config>
 8007c28:	4603      	mov	r3, r0
 8007c2a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007c2e:	e004      	b.n	8007c3a <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007c30:	2301      	movs	r3, #1
 8007c32:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007c36:	e000      	b.n	8007c3a <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 8007c38:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007c3a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d10b      	bne.n	8007c5a <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007c42:	4b6c      	ldr	r3, [pc, #432]	@ (8007df4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007c44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c46:	f023 0107 	bic.w	r1, r3, #7
 8007c4a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c52:	4a68      	ldr	r2, [pc, #416]	@ (8007df4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007c54:	430b      	orrs	r3, r1
 8007c56:	6593      	str	r3, [r2, #88]	@ 0x58
 8007c58:	e003      	b.n	8007c62 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c5a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007c5e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007c62:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c6a:	f002 0320 	and.w	r3, r2, #32
 8007c6e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007c72:	2300      	movs	r3, #0
 8007c74:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007c78:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8007c7c:	460b      	mov	r3, r1
 8007c7e:	4313      	orrs	r3, r2
 8007c80:	d055      	beq.n	8007d2e <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8007c82:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c86:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007c8a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007c8e:	d033      	beq.n	8007cf8 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8007c90:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007c94:	d82c      	bhi.n	8007cf0 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007c96:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007c9a:	d02f      	beq.n	8007cfc <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8007c9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ca0:	d826      	bhi.n	8007cf0 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007ca2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007ca6:	d02b      	beq.n	8007d00 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8007ca8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007cac:	d820      	bhi.n	8007cf0 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007cae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007cb2:	d012      	beq.n	8007cda <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8007cb4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007cb8:	d81a      	bhi.n	8007cf0 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d022      	beq.n	8007d04 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8007cbe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007cc2:	d115      	bne.n	8007cf0 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007cc4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007cc8:	3308      	adds	r3, #8
 8007cca:	2100      	movs	r1, #0
 8007ccc:	4618      	mov	r0, r3
 8007cce:	f001 fcc5 	bl	800965c <RCCEx_PLL2_Config>
 8007cd2:	4603      	mov	r3, r0
 8007cd4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007cd8:	e015      	b.n	8007d06 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007cda:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007cde:	3328      	adds	r3, #40	@ 0x28
 8007ce0:	2102      	movs	r1, #2
 8007ce2:	4618      	mov	r0, r3
 8007ce4:	f001 fd6c 	bl	80097c0 <RCCEx_PLL3_Config>
 8007ce8:	4603      	mov	r3, r0
 8007cea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007cee:	e00a      	b.n	8007d06 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007cf0:	2301      	movs	r3, #1
 8007cf2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007cf6:	e006      	b.n	8007d06 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8007cf8:	bf00      	nop
 8007cfa:	e004      	b.n	8007d06 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8007cfc:	bf00      	nop
 8007cfe:	e002      	b.n	8007d06 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8007d00:	bf00      	nop
 8007d02:	e000      	b.n	8007d06 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8007d04:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007d06:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d10b      	bne.n	8007d26 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007d0e:	4b39      	ldr	r3, [pc, #228]	@ (8007df4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007d10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d12:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007d16:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d1a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007d1e:	4a35      	ldr	r2, [pc, #212]	@ (8007df4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007d20:	430b      	orrs	r3, r1
 8007d22:	6553      	str	r3, [r2, #84]	@ 0x54
 8007d24:	e003      	b.n	8007d2e <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d26:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007d2a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8007d2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d36:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8007d3a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007d3e:	2300      	movs	r3, #0
 8007d40:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007d44:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8007d48:	460b      	mov	r3, r1
 8007d4a:	4313      	orrs	r3, r2
 8007d4c:	d058      	beq.n	8007e00 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8007d4e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d52:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007d56:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007d5a:	d033      	beq.n	8007dc4 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8007d5c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007d60:	d82c      	bhi.n	8007dbc <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007d62:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d66:	d02f      	beq.n	8007dc8 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8007d68:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d6c:	d826      	bhi.n	8007dbc <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007d6e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007d72:	d02b      	beq.n	8007dcc <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8007d74:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007d78:	d820      	bhi.n	8007dbc <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007d7a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007d7e:	d012      	beq.n	8007da6 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8007d80:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007d84:	d81a      	bhi.n	8007dbc <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d022      	beq.n	8007dd0 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8007d8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007d8e:	d115      	bne.n	8007dbc <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007d90:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d94:	3308      	adds	r3, #8
 8007d96:	2100      	movs	r1, #0
 8007d98:	4618      	mov	r0, r3
 8007d9a:	f001 fc5f 	bl	800965c <RCCEx_PLL2_Config>
 8007d9e:	4603      	mov	r3, r0
 8007da0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007da4:	e015      	b.n	8007dd2 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007da6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007daa:	3328      	adds	r3, #40	@ 0x28
 8007dac:	2102      	movs	r1, #2
 8007dae:	4618      	mov	r0, r3
 8007db0:	f001 fd06 	bl	80097c0 <RCCEx_PLL3_Config>
 8007db4:	4603      	mov	r3, r0
 8007db6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007dba:	e00a      	b.n	8007dd2 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007dbc:	2301      	movs	r3, #1
 8007dbe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007dc2:	e006      	b.n	8007dd2 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8007dc4:	bf00      	nop
 8007dc6:	e004      	b.n	8007dd2 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8007dc8:	bf00      	nop
 8007dca:	e002      	b.n	8007dd2 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8007dcc:	bf00      	nop
 8007dce:	e000      	b.n	8007dd2 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8007dd0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007dd2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d10e      	bne.n	8007df8 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007dda:	4b06      	ldr	r3, [pc, #24]	@ (8007df4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007ddc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007dde:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8007de2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007de6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007dea:	4a02      	ldr	r2, [pc, #8]	@ (8007df4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007dec:	430b      	orrs	r3, r1
 8007dee:	6593      	str	r3, [r2, #88]	@ 0x58
 8007df0:	e006      	b.n	8007e00 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 8007df2:	bf00      	nop
 8007df4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007df8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007dfc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007e00:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e08:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8007e0c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007e10:	2300      	movs	r3, #0
 8007e12:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007e16:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8007e1a:	460b      	mov	r3, r1
 8007e1c:	4313      	orrs	r3, r2
 8007e1e:	d055      	beq.n	8007ecc <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8007e20:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e24:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007e28:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007e2c:	d033      	beq.n	8007e96 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 8007e2e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007e32:	d82c      	bhi.n	8007e8e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007e34:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007e38:	d02f      	beq.n	8007e9a <HAL_RCCEx_PeriphCLKConfig+0xd42>
 8007e3a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007e3e:	d826      	bhi.n	8007e8e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007e40:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007e44:	d02b      	beq.n	8007e9e <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8007e46:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007e4a:	d820      	bhi.n	8007e8e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007e4c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007e50:	d012      	beq.n	8007e78 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8007e52:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007e56:	d81a      	bhi.n	8007e8e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d022      	beq.n	8007ea2 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8007e5c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007e60:	d115      	bne.n	8007e8e <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007e62:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e66:	3308      	adds	r3, #8
 8007e68:	2100      	movs	r1, #0
 8007e6a:	4618      	mov	r0, r3
 8007e6c:	f001 fbf6 	bl	800965c <RCCEx_PLL2_Config>
 8007e70:	4603      	mov	r3, r0
 8007e72:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007e76:	e015      	b.n	8007ea4 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007e78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e7c:	3328      	adds	r3, #40	@ 0x28
 8007e7e:	2102      	movs	r1, #2
 8007e80:	4618      	mov	r0, r3
 8007e82:	f001 fc9d 	bl	80097c0 <RCCEx_PLL3_Config>
 8007e86:	4603      	mov	r3, r0
 8007e88:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007e8c:	e00a      	b.n	8007ea4 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007e8e:	2301      	movs	r3, #1
 8007e90:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007e94:	e006      	b.n	8007ea4 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007e96:	bf00      	nop
 8007e98:	e004      	b.n	8007ea4 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007e9a:	bf00      	nop
 8007e9c:	e002      	b.n	8007ea4 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007e9e:	bf00      	nop
 8007ea0:	e000      	b.n	8007ea4 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007ea2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007ea4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d10b      	bne.n	8007ec4 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007eac:	4ba0      	ldr	r3, [pc, #640]	@ (8008130 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007eae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007eb0:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8007eb4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007eb8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007ebc:	4a9c      	ldr	r2, [pc, #624]	@ (8008130 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007ebe:	430b      	orrs	r3, r1
 8007ec0:	6593      	str	r3, [r2, #88]	@ 0x58
 8007ec2:	e003      	b.n	8007ecc <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ec4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007ec8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8007ecc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ed0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ed4:	f002 0308 	and.w	r3, r2, #8
 8007ed8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007edc:	2300      	movs	r3, #0
 8007ede:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007ee2:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8007ee6:	460b      	mov	r3, r1
 8007ee8:	4313      	orrs	r3, r2
 8007eea:	d01e      	beq.n	8007f2a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 8007eec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ef0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007ef4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007ef8:	d10c      	bne.n	8007f14 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007efa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007efe:	3328      	adds	r3, #40	@ 0x28
 8007f00:	2102      	movs	r1, #2
 8007f02:	4618      	mov	r0, r3
 8007f04:	f001 fc5c 	bl	80097c0 <RCCEx_PLL3_Config>
 8007f08:	4603      	mov	r3, r0
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d002      	beq.n	8007f14 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 8007f0e:	2301      	movs	r3, #1
 8007f10:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8007f14:	4b86      	ldr	r3, [pc, #536]	@ (8008130 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007f16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f18:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007f1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f20:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007f24:	4a82      	ldr	r2, [pc, #520]	@ (8008130 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007f26:	430b      	orrs	r3, r1
 8007f28:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007f2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f32:	f002 0310 	and.w	r3, r2, #16
 8007f36:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007f3a:	2300      	movs	r3, #0
 8007f3c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007f40:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8007f44:	460b      	mov	r3, r1
 8007f46:	4313      	orrs	r3, r2
 8007f48:	d01e      	beq.n	8007f88 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8007f4a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007f52:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007f56:	d10c      	bne.n	8007f72 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007f58:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f5c:	3328      	adds	r3, #40	@ 0x28
 8007f5e:	2102      	movs	r1, #2
 8007f60:	4618      	mov	r0, r3
 8007f62:	f001 fc2d 	bl	80097c0 <RCCEx_PLL3_Config>
 8007f66:	4603      	mov	r3, r0
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d002      	beq.n	8007f72 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8007f6c:	2301      	movs	r3, #1
 8007f6e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007f72:	4b6f      	ldr	r3, [pc, #444]	@ (8008130 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007f74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f76:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007f7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007f82:	4a6b      	ldr	r2, [pc, #428]	@ (8008130 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007f84:	430b      	orrs	r3, r1
 8007f86:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007f88:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f90:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8007f94:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007f96:	2300      	movs	r3, #0
 8007f98:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007f9a:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8007f9e:	460b      	mov	r3, r1
 8007fa0:	4313      	orrs	r3, r2
 8007fa2:	d03e      	beq.n	8008022 <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8007fa4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fa8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007fac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007fb0:	d022      	beq.n	8007ff8 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8007fb2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007fb6:	d81b      	bhi.n	8007ff0 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d003      	beq.n	8007fc4 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8007fbc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007fc0:	d00b      	beq.n	8007fda <HAL_RCCEx_PeriphCLKConfig+0xe82>
 8007fc2:	e015      	b.n	8007ff0 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007fc4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fc8:	3308      	adds	r3, #8
 8007fca:	2100      	movs	r1, #0
 8007fcc:	4618      	mov	r0, r3
 8007fce:	f001 fb45 	bl	800965c <RCCEx_PLL2_Config>
 8007fd2:	4603      	mov	r3, r0
 8007fd4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007fd8:	e00f      	b.n	8007ffa <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007fda:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fde:	3328      	adds	r3, #40	@ 0x28
 8007fe0:	2102      	movs	r1, #2
 8007fe2:	4618      	mov	r0, r3
 8007fe4:	f001 fbec 	bl	80097c0 <RCCEx_PLL3_Config>
 8007fe8:	4603      	mov	r3, r0
 8007fea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007fee:	e004      	b.n	8007ffa <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007ff0:	2301      	movs	r3, #1
 8007ff2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007ff6:	e000      	b.n	8007ffa <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 8007ff8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007ffa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d10b      	bne.n	800801a <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008002:	4b4b      	ldr	r3, [pc, #300]	@ (8008130 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008004:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008006:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800800a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800800e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008012:	4a47      	ldr	r2, [pc, #284]	@ (8008130 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008014:	430b      	orrs	r3, r1
 8008016:	6593      	str	r3, [r2, #88]	@ 0x58
 8008018:	e003      	b.n	8008022 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800801a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800801e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008022:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008026:	e9d3 2300 	ldrd	r2, r3, [r3]
 800802a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800802e:	673b      	str	r3, [r7, #112]	@ 0x70
 8008030:	2300      	movs	r3, #0
 8008032:	677b      	str	r3, [r7, #116]	@ 0x74
 8008034:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8008038:	460b      	mov	r3, r1
 800803a:	4313      	orrs	r3, r2
 800803c:	d03b      	beq.n	80080b6 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800803e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008042:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008046:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800804a:	d01f      	beq.n	800808c <HAL_RCCEx_PeriphCLKConfig+0xf34>
 800804c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008050:	d818      	bhi.n	8008084 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8008052:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008056:	d003      	beq.n	8008060 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8008058:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800805c:	d007      	beq.n	800806e <HAL_RCCEx_PeriphCLKConfig+0xf16>
 800805e:	e011      	b.n	8008084 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008060:	4b33      	ldr	r3, [pc, #204]	@ (8008130 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008062:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008064:	4a32      	ldr	r2, [pc, #200]	@ (8008130 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008066:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800806a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800806c:	e00f      	b.n	800808e <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800806e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008072:	3328      	adds	r3, #40	@ 0x28
 8008074:	2101      	movs	r1, #1
 8008076:	4618      	mov	r0, r3
 8008078:	f001 fba2 	bl	80097c0 <RCCEx_PLL3_Config>
 800807c:	4603      	mov	r3, r0
 800807e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 8008082:	e004      	b.n	800808e <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008084:	2301      	movs	r3, #1
 8008086:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800808a:	e000      	b.n	800808e <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 800808c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800808e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008092:	2b00      	cmp	r3, #0
 8008094:	d10b      	bne.n	80080ae <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008096:	4b26      	ldr	r3, [pc, #152]	@ (8008130 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008098:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800809a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800809e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80080a6:	4a22      	ldr	r2, [pc, #136]	@ (8008130 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80080a8:	430b      	orrs	r3, r1
 80080aa:	6553      	str	r3, [r2, #84]	@ 0x54
 80080ac:	e003      	b.n	80080b6 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80080ae:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80080b2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80080b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080be:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80080c2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80080c4:	2300      	movs	r3, #0
 80080c6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80080c8:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80080cc:	460b      	mov	r3, r1
 80080ce:	4313      	orrs	r3, r2
 80080d0:	d034      	beq.n	800813c <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80080d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d003      	beq.n	80080e4 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 80080dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80080e0:	d007      	beq.n	80080f2 <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 80080e2:	e011      	b.n	8008108 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80080e4:	4b12      	ldr	r3, [pc, #72]	@ (8008130 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80080e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080e8:	4a11      	ldr	r2, [pc, #68]	@ (8008130 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80080ea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80080ee:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80080f0:	e00e      	b.n	8008110 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80080f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080f6:	3308      	adds	r3, #8
 80080f8:	2102      	movs	r1, #2
 80080fa:	4618      	mov	r0, r3
 80080fc:	f001 faae 	bl	800965c <RCCEx_PLL2_Config>
 8008100:	4603      	mov	r3, r0
 8008102:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8008106:	e003      	b.n	8008110 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 8008108:	2301      	movs	r3, #1
 800810a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800810e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008110:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008114:	2b00      	cmp	r3, #0
 8008116:	d10d      	bne.n	8008134 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8008118:	4b05      	ldr	r3, [pc, #20]	@ (8008130 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800811a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800811c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008120:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008124:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008126:	4a02      	ldr	r2, [pc, #8]	@ (8008130 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008128:	430b      	orrs	r3, r1
 800812a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800812c:	e006      	b.n	800813c <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 800812e:	bf00      	nop
 8008130:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008134:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008138:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800813c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008140:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008144:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8008148:	663b      	str	r3, [r7, #96]	@ 0x60
 800814a:	2300      	movs	r3, #0
 800814c:	667b      	str	r3, [r7, #100]	@ 0x64
 800814e:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8008152:	460b      	mov	r3, r1
 8008154:	4313      	orrs	r3, r2
 8008156:	d00c      	beq.n	8008172 <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008158:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800815c:	3328      	adds	r3, #40	@ 0x28
 800815e:	2102      	movs	r1, #2
 8008160:	4618      	mov	r0, r3
 8008162:	f001 fb2d 	bl	80097c0 <RCCEx_PLL3_Config>
 8008166:	4603      	mov	r3, r0
 8008168:	2b00      	cmp	r3, #0
 800816a:	d002      	beq.n	8008172 <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 800816c:	2301      	movs	r3, #1
 800816e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8008172:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008176:	e9d3 2300 	ldrd	r2, r3, [r3]
 800817a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800817e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008180:	2300      	movs	r3, #0
 8008182:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008184:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8008188:	460b      	mov	r3, r1
 800818a:	4313      	orrs	r3, r2
 800818c:	d036      	beq.n	80081fc <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 800818e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008192:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008194:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008198:	d018      	beq.n	80081cc <HAL_RCCEx_PeriphCLKConfig+0x1074>
 800819a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800819e:	d811      	bhi.n	80081c4 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 80081a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80081a4:	d014      	beq.n	80081d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 80081a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80081aa:	d80b      	bhi.n	80081c4 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d011      	beq.n	80081d4 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 80081b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80081b4:	d106      	bne.n	80081c4 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80081b6:	4bb7      	ldr	r3, [pc, #732]	@ (8008494 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80081b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081ba:	4ab6      	ldr	r2, [pc, #728]	@ (8008494 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80081bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80081c0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80081c2:	e008      	b.n	80081d6 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80081c4:	2301      	movs	r3, #1
 80081c6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80081ca:	e004      	b.n	80081d6 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 80081cc:	bf00      	nop
 80081ce:	e002      	b.n	80081d6 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 80081d0:	bf00      	nop
 80081d2:	e000      	b.n	80081d6 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 80081d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80081d6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d10a      	bne.n	80081f4 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80081de:	4bad      	ldr	r3, [pc, #692]	@ (8008494 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80081e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80081e2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80081e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081ea:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80081ec:	4aa9      	ldr	r2, [pc, #676]	@ (8008494 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80081ee:	430b      	orrs	r3, r1
 80081f0:	6553      	str	r3, [r2, #84]	@ 0x54
 80081f2:	e003      	b.n	80081fc <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80081f4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80081f8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80081fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008200:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008204:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8008208:	653b      	str	r3, [r7, #80]	@ 0x50
 800820a:	2300      	movs	r3, #0
 800820c:	657b      	str	r3, [r7, #84]	@ 0x54
 800820e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8008212:	460b      	mov	r3, r1
 8008214:	4313      	orrs	r3, r2
 8008216:	d009      	beq.n	800822c <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8008218:	4b9e      	ldr	r3, [pc, #632]	@ (8008494 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800821a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800821c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8008220:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008224:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008226:	4a9b      	ldr	r2, [pc, #620]	@ (8008494 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008228:	430b      	orrs	r3, r1
 800822a:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800822c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008230:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008234:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8008238:	64bb      	str	r3, [r7, #72]	@ 0x48
 800823a:	2300      	movs	r3, #0
 800823c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800823e:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8008242:	460b      	mov	r3, r1
 8008244:	4313      	orrs	r3, r2
 8008246:	d009      	beq.n	800825c <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008248:	4b92      	ldr	r3, [pc, #584]	@ (8008494 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800824a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800824c:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8008250:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008254:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008256:	4a8f      	ldr	r2, [pc, #572]	@ (8008494 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008258:	430b      	orrs	r3, r1
 800825a:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800825c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008260:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008264:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8008268:	643b      	str	r3, [r7, #64]	@ 0x40
 800826a:	2300      	movs	r3, #0
 800826c:	647b      	str	r3, [r7, #68]	@ 0x44
 800826e:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8008272:	460b      	mov	r3, r1
 8008274:	4313      	orrs	r3, r2
 8008276:	d00e      	beq.n	8008296 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008278:	4b86      	ldr	r3, [pc, #536]	@ (8008494 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800827a:	691b      	ldr	r3, [r3, #16]
 800827c:	4a85      	ldr	r2, [pc, #532]	@ (8008494 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800827e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008282:	6113      	str	r3, [r2, #16]
 8008284:	4b83      	ldr	r3, [pc, #524]	@ (8008494 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008286:	6919      	ldr	r1, [r3, #16]
 8008288:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800828c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008290:	4a80      	ldr	r2, [pc, #512]	@ (8008494 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008292:	430b      	orrs	r3, r1
 8008294:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8008296:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800829a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800829e:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80082a2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80082a4:	2300      	movs	r3, #0
 80082a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80082a8:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80082ac:	460b      	mov	r3, r1
 80082ae:	4313      	orrs	r3, r2
 80082b0:	d009      	beq.n	80082c6 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80082b2:	4b78      	ldr	r3, [pc, #480]	@ (8008494 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80082b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80082b6:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80082ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80082c0:	4a74      	ldr	r2, [pc, #464]	@ (8008494 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80082c2:	430b      	orrs	r3, r1
 80082c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80082c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082ce:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80082d2:	633b      	str	r3, [r7, #48]	@ 0x30
 80082d4:	2300      	movs	r3, #0
 80082d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80082d8:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80082dc:	460b      	mov	r3, r1
 80082de:	4313      	orrs	r3, r2
 80082e0:	d00a      	beq.n	80082f8 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80082e2:	4b6c      	ldr	r3, [pc, #432]	@ (8008494 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80082e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80082e6:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80082ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082f2:	4a68      	ldr	r2, [pc, #416]	@ (8008494 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80082f4:	430b      	orrs	r3, r1
 80082f6:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80082f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008300:	2100      	movs	r1, #0
 8008302:	62b9      	str	r1, [r7, #40]	@ 0x28
 8008304:	f003 0301 	and.w	r3, r3, #1
 8008308:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800830a:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800830e:	460b      	mov	r3, r1
 8008310:	4313      	orrs	r3, r2
 8008312:	d011      	beq.n	8008338 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008314:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008318:	3308      	adds	r3, #8
 800831a:	2100      	movs	r1, #0
 800831c:	4618      	mov	r0, r3
 800831e:	f001 f99d 	bl	800965c <RCCEx_PLL2_Config>
 8008322:	4603      	mov	r3, r0
 8008324:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8008328:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800832c:	2b00      	cmp	r3, #0
 800832e:	d003      	beq.n	8008338 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008330:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008334:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8008338:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800833c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008340:	2100      	movs	r1, #0
 8008342:	6239      	str	r1, [r7, #32]
 8008344:	f003 0302 	and.w	r3, r3, #2
 8008348:	627b      	str	r3, [r7, #36]	@ 0x24
 800834a:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800834e:	460b      	mov	r3, r1
 8008350:	4313      	orrs	r3, r2
 8008352:	d011      	beq.n	8008378 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008354:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008358:	3308      	adds	r3, #8
 800835a:	2101      	movs	r1, #1
 800835c:	4618      	mov	r0, r3
 800835e:	f001 f97d 	bl	800965c <RCCEx_PLL2_Config>
 8008362:	4603      	mov	r3, r0
 8008364:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8008368:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800836c:	2b00      	cmp	r3, #0
 800836e:	d003      	beq.n	8008378 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008370:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008374:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8008378:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800837c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008380:	2100      	movs	r1, #0
 8008382:	61b9      	str	r1, [r7, #24]
 8008384:	f003 0304 	and.w	r3, r3, #4
 8008388:	61fb      	str	r3, [r7, #28]
 800838a:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800838e:	460b      	mov	r3, r1
 8008390:	4313      	orrs	r3, r2
 8008392:	d011      	beq.n	80083b8 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008394:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008398:	3308      	adds	r3, #8
 800839a:	2102      	movs	r1, #2
 800839c:	4618      	mov	r0, r3
 800839e:	f001 f95d 	bl	800965c <RCCEx_PLL2_Config>
 80083a2:	4603      	mov	r3, r0
 80083a4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80083a8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d003      	beq.n	80083b8 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80083b0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80083b4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80083b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80083bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083c0:	2100      	movs	r1, #0
 80083c2:	6139      	str	r1, [r7, #16]
 80083c4:	f003 0308 	and.w	r3, r3, #8
 80083c8:	617b      	str	r3, [r7, #20]
 80083ca:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80083ce:	460b      	mov	r3, r1
 80083d0:	4313      	orrs	r3, r2
 80083d2:	d011      	beq.n	80083f8 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80083d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80083d8:	3328      	adds	r3, #40	@ 0x28
 80083da:	2100      	movs	r1, #0
 80083dc:	4618      	mov	r0, r3
 80083de:	f001 f9ef 	bl	80097c0 <RCCEx_PLL3_Config>
 80083e2:	4603      	mov	r3, r0
 80083e4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 80083e8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d003      	beq.n	80083f8 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80083f0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80083f4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80083f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80083fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008400:	2100      	movs	r1, #0
 8008402:	60b9      	str	r1, [r7, #8]
 8008404:	f003 0310 	and.w	r3, r3, #16
 8008408:	60fb      	str	r3, [r7, #12]
 800840a:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800840e:	460b      	mov	r3, r1
 8008410:	4313      	orrs	r3, r2
 8008412:	d011      	beq.n	8008438 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008414:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008418:	3328      	adds	r3, #40	@ 0x28
 800841a:	2101      	movs	r1, #1
 800841c:	4618      	mov	r0, r3
 800841e:	f001 f9cf 	bl	80097c0 <RCCEx_PLL3_Config>
 8008422:	4603      	mov	r3, r0
 8008424:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8008428:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800842c:	2b00      	cmp	r3, #0
 800842e:	d003      	beq.n	8008438 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008430:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008434:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8008438:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800843c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008440:	2100      	movs	r1, #0
 8008442:	6039      	str	r1, [r7, #0]
 8008444:	f003 0320 	and.w	r3, r3, #32
 8008448:	607b      	str	r3, [r7, #4]
 800844a:	e9d7 1200 	ldrd	r1, r2, [r7]
 800844e:	460b      	mov	r3, r1
 8008450:	4313      	orrs	r3, r2
 8008452:	d011      	beq.n	8008478 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008454:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008458:	3328      	adds	r3, #40	@ 0x28
 800845a:	2102      	movs	r1, #2
 800845c:	4618      	mov	r0, r3
 800845e:	f001 f9af 	bl	80097c0 <RCCEx_PLL3_Config>
 8008462:	4603      	mov	r3, r0
 8008464:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8008468:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800846c:	2b00      	cmp	r3, #0
 800846e:	d003      	beq.n	8008478 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008470:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008474:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 8008478:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 800847c:	2b00      	cmp	r3, #0
 800847e:	d101      	bne.n	8008484 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 8008480:	2300      	movs	r3, #0
 8008482:	e000      	b.n	8008486 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 8008484:	2301      	movs	r3, #1
}
 8008486:	4618      	mov	r0, r3
 8008488:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 800848c:	46bd      	mov	sp, r7
 800848e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008492:	bf00      	nop
 8008494:	58024400 	.word	0x58024400

08008498 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8008498:	b580      	push	{r7, lr}
 800849a:	b090      	sub	sp, #64	@ 0x40
 800849c:	af00      	add	r7, sp, #0
 800849e:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80084a2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80084a6:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 80084aa:	430b      	orrs	r3, r1
 80084ac:	f040 8094 	bne.w	80085d8 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 80084b0:	4b9b      	ldr	r3, [pc, #620]	@ (8008720 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80084b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80084b4:	f003 0307 	and.w	r3, r3, #7
 80084b8:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80084ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084bc:	2b04      	cmp	r3, #4
 80084be:	f200 8087 	bhi.w	80085d0 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 80084c2:	a201      	add	r2, pc, #4	@ (adr r2, 80084c8 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 80084c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084c8:	080084dd 	.word	0x080084dd
 80084cc:	08008505 	.word	0x08008505
 80084d0:	0800852d 	.word	0x0800852d
 80084d4:	080085c9 	.word	0x080085c9
 80084d8:	08008555 	.word	0x08008555
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80084dc:	4b90      	ldr	r3, [pc, #576]	@ (8008720 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80084e4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80084e8:	d108      	bne.n	80084fc <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80084ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80084ee:	4618      	mov	r0, r3
 80084f0:	f000 ff62 	bl	80093b8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80084f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80084f8:	f000 bc93 	b.w	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80084fc:	2300      	movs	r3, #0
 80084fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008500:	f000 bc8f 	b.w	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008504:	4b86      	ldr	r3, [pc, #536]	@ (8008720 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800850c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008510:	d108      	bne.n	8008524 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008512:	f107 0318 	add.w	r3, r7, #24
 8008516:	4618      	mov	r0, r3
 8008518:	f000 fca6 	bl	8008e68 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800851c:	69bb      	ldr	r3, [r7, #24]
 800851e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008520:	f000 bc7f 	b.w	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008524:	2300      	movs	r3, #0
 8008526:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008528:	f000 bc7b 	b.w	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800852c:	4b7c      	ldr	r3, [pc, #496]	@ (8008720 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008534:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008538:	d108      	bne.n	800854c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800853a:	f107 030c 	add.w	r3, r7, #12
 800853e:	4618      	mov	r0, r3
 8008540:	f000 fde6 	bl	8009110 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008548:	f000 bc6b 	b.w	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800854c:	2300      	movs	r3, #0
 800854e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008550:	f000 bc67 	b.w	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008554:	4b72      	ldr	r3, [pc, #456]	@ (8008720 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008556:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008558:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800855c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800855e:	4b70      	ldr	r3, [pc, #448]	@ (8008720 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	f003 0304 	and.w	r3, r3, #4
 8008566:	2b04      	cmp	r3, #4
 8008568:	d10c      	bne.n	8008584 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800856a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800856c:	2b00      	cmp	r3, #0
 800856e:	d109      	bne.n	8008584 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008570:	4b6b      	ldr	r3, [pc, #428]	@ (8008720 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	08db      	lsrs	r3, r3, #3
 8008576:	f003 0303 	and.w	r3, r3, #3
 800857a:	4a6a      	ldr	r2, [pc, #424]	@ (8008724 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800857c:	fa22 f303 	lsr.w	r3, r2, r3
 8008580:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008582:	e01f      	b.n	80085c4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008584:	4b66      	ldr	r3, [pc, #408]	@ (8008720 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800858c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008590:	d106      	bne.n	80085a0 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8008592:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008594:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008598:	d102      	bne.n	80085a0 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800859a:	4b63      	ldr	r3, [pc, #396]	@ (8008728 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800859c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800859e:	e011      	b.n	80085c4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80085a0:	4b5f      	ldr	r3, [pc, #380]	@ (8008720 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80085a8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80085ac:	d106      	bne.n	80085bc <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 80085ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085b0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80085b4:	d102      	bne.n	80085bc <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80085b6:	4b5d      	ldr	r3, [pc, #372]	@ (800872c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80085b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80085ba:	e003      	b.n	80085c4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80085bc:	2300      	movs	r3, #0
 80085be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80085c0:	f000 bc2f 	b.w	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80085c4:	f000 bc2d 	b.w	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80085c8:	4b59      	ldr	r3, [pc, #356]	@ (8008730 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80085ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80085cc:	f000 bc29 	b.w	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 80085d0:	2300      	movs	r3, #0
 80085d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80085d4:	f000 bc25 	b.w	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 80085d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80085dc:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 80085e0:	430b      	orrs	r3, r1
 80085e2:	f040 80a7 	bne.w	8008734 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 80085e6:	4b4e      	ldr	r3, [pc, #312]	@ (8008720 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80085e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80085ea:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 80085ee:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80085f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085f2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80085f6:	d054      	beq.n	80086a2 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 80085f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085fa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80085fe:	f200 808b 	bhi.w	8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8008602:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008604:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8008608:	f000 8083 	beq.w	8008712 <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 800860c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800860e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8008612:	f200 8081 	bhi.w	8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8008616:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008618:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800861c:	d02f      	beq.n	800867e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800861e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008620:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008624:	d878      	bhi.n	8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8008626:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008628:	2b00      	cmp	r3, #0
 800862a:	d004      	beq.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 800862c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800862e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008632:	d012      	beq.n	800865a <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 8008634:	e070      	b.n	8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008636:	4b3a      	ldr	r3, [pc, #232]	@ (8008720 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800863e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008642:	d107      	bne.n	8008654 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008644:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008648:	4618      	mov	r0, r3
 800864a:	f000 feb5 	bl	80093b8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800864e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008650:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008652:	e3e6      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008654:	2300      	movs	r3, #0
 8008656:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008658:	e3e3      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800865a:	4b31      	ldr	r3, [pc, #196]	@ (8008720 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008662:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008666:	d107      	bne.n	8008678 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008668:	f107 0318 	add.w	r3, r7, #24
 800866c:	4618      	mov	r0, r3
 800866e:	f000 fbfb 	bl	8008e68 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008672:	69bb      	ldr	r3, [r7, #24]
 8008674:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008676:	e3d4      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008678:	2300      	movs	r3, #0
 800867a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800867c:	e3d1      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800867e:	4b28      	ldr	r3, [pc, #160]	@ (8008720 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008686:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800868a:	d107      	bne.n	800869c <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800868c:	f107 030c 	add.w	r3, r7, #12
 8008690:	4618      	mov	r0, r3
 8008692:	f000 fd3d 	bl	8009110 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800869a:	e3c2      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800869c:	2300      	movs	r3, #0
 800869e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80086a0:	e3bf      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80086a2:	4b1f      	ldr	r3, [pc, #124]	@ (8008720 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80086a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80086a6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80086aa:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80086ac:	4b1c      	ldr	r3, [pc, #112]	@ (8008720 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	f003 0304 	and.w	r3, r3, #4
 80086b4:	2b04      	cmp	r3, #4
 80086b6:	d10c      	bne.n	80086d2 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 80086b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d109      	bne.n	80086d2 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80086be:	4b18      	ldr	r3, [pc, #96]	@ (8008720 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	08db      	lsrs	r3, r3, #3
 80086c4:	f003 0303 	and.w	r3, r3, #3
 80086c8:	4a16      	ldr	r2, [pc, #88]	@ (8008724 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 80086ca:	fa22 f303 	lsr.w	r3, r2, r3
 80086ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80086d0:	e01e      	b.n	8008710 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80086d2:	4b13      	ldr	r3, [pc, #76]	@ (8008720 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80086da:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80086de:	d106      	bne.n	80086ee <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 80086e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086e2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80086e6:	d102      	bne.n	80086ee <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80086e8:	4b0f      	ldr	r3, [pc, #60]	@ (8008728 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80086ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80086ec:	e010      	b.n	8008710 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80086ee:	4b0c      	ldr	r3, [pc, #48]	@ (8008720 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80086f6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80086fa:	d106      	bne.n	800870a <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 80086fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086fe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008702:	d102      	bne.n	800870a <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008704:	4b09      	ldr	r3, [pc, #36]	@ (800872c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008706:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008708:	e002      	b.n	8008710 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800870a:	2300      	movs	r3, #0
 800870c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800870e:	e388      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008710:	e387      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008712:	4b07      	ldr	r3, [pc, #28]	@ (8008730 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8008714:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008716:	e384      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8008718:	2300      	movs	r3, #0
 800871a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800871c:	e381      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800871e:	bf00      	nop
 8008720:	58024400 	.word	0x58024400
 8008724:	03d09000 	.word	0x03d09000
 8008728:	003d0900 	.word	0x003d0900
 800872c:	00f42400 	.word	0x00f42400
 8008730:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8008734:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008738:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800873c:	430b      	orrs	r3, r1
 800873e:	f040 809c 	bne.w	800887a <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8008742:	4b9e      	ldr	r3, [pc, #632]	@ (80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008744:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008746:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800874a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800874c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800874e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008752:	d054      	beq.n	80087fe <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 8008754:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008756:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800875a:	f200 808b 	bhi.w	8008874 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800875e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008760:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008764:	f000 8083 	beq.w	800886e <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 8008768:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800876a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800876e:	f200 8081 	bhi.w	8008874 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8008772:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008774:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008778:	d02f      	beq.n	80087da <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 800877a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800877c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008780:	d878      	bhi.n	8008874 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8008782:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008784:	2b00      	cmp	r3, #0
 8008786:	d004      	beq.n	8008792 <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 8008788:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800878a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800878e:	d012      	beq.n	80087b6 <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 8008790:	e070      	b.n	8008874 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008792:	4b8a      	ldr	r3, [pc, #552]	@ (80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800879a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800879e:	d107      	bne.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80087a0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80087a4:	4618      	mov	r0, r3
 80087a6:	f000 fe07 	bl	80093b8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80087aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80087ae:	e338      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80087b0:	2300      	movs	r3, #0
 80087b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80087b4:	e335      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80087b6:	4b81      	ldr	r3, [pc, #516]	@ (80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80087be:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80087c2:	d107      	bne.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80087c4:	f107 0318 	add.w	r3, r7, #24
 80087c8:	4618      	mov	r0, r3
 80087ca:	f000 fb4d 	bl	8008e68 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80087ce:	69bb      	ldr	r3, [r7, #24]
 80087d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80087d2:	e326      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80087d4:	2300      	movs	r3, #0
 80087d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80087d8:	e323      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80087da:	4b78      	ldr	r3, [pc, #480]	@ (80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80087e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80087e6:	d107      	bne.n	80087f8 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80087e8:	f107 030c 	add.w	r3, r7, #12
 80087ec:	4618      	mov	r0, r3
 80087ee:	f000 fc8f 	bl	8009110 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80087f6:	e314      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80087f8:	2300      	movs	r3, #0
 80087fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80087fc:	e311      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80087fe:	4b6f      	ldr	r3, [pc, #444]	@ (80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008800:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008802:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008806:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008808:	4b6c      	ldr	r3, [pc, #432]	@ (80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	f003 0304 	and.w	r3, r3, #4
 8008810:	2b04      	cmp	r3, #4
 8008812:	d10c      	bne.n	800882e <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 8008814:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008816:	2b00      	cmp	r3, #0
 8008818:	d109      	bne.n	800882e <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800881a:	4b68      	ldr	r3, [pc, #416]	@ (80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	08db      	lsrs	r3, r3, #3
 8008820:	f003 0303 	and.w	r3, r3, #3
 8008824:	4a66      	ldr	r2, [pc, #408]	@ (80089c0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 8008826:	fa22 f303 	lsr.w	r3, r2, r3
 800882a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800882c:	e01e      	b.n	800886c <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800882e:	4b63      	ldr	r3, [pc, #396]	@ (80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008836:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800883a:	d106      	bne.n	800884a <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 800883c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800883e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008842:	d102      	bne.n	800884a <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008844:	4b5f      	ldr	r3, [pc, #380]	@ (80089c4 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 8008846:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008848:	e010      	b.n	800886c <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800884a:	4b5c      	ldr	r3, [pc, #368]	@ (80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008852:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008856:	d106      	bne.n	8008866 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 8008858:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800885a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800885e:	d102      	bne.n	8008866 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008860:	4b59      	ldr	r3, [pc, #356]	@ (80089c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008862:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008864:	e002      	b.n	800886c <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008866:	2300      	movs	r3, #0
 8008868:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800886a:	e2da      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800886c:	e2d9      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800886e:	4b57      	ldr	r3, [pc, #348]	@ (80089cc <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8008870:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008872:	e2d6      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8008874:	2300      	movs	r3, #0
 8008876:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008878:	e2d3      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800887a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800887e:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8008882:	430b      	orrs	r3, r1
 8008884:	f040 80a7 	bne.w	80089d6 <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8008888:	4b4c      	ldr	r3, [pc, #304]	@ (80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800888a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800888c:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8008890:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008892:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008894:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008898:	d055      	beq.n	8008946 <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 800889a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800889c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80088a0:	f200 8096 	bhi.w	80089d0 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 80088a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088a6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80088aa:	f000 8084 	beq.w	80089b6 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 80088ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088b0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80088b4:	f200 808c 	bhi.w	80089d0 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 80088b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80088be:	d030      	beq.n	8008922 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 80088c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80088c6:	f200 8083 	bhi.w	80089d0 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 80088ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d004      	beq.n	80088da <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 80088d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80088d6:	d012      	beq.n	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 80088d8:	e07a      	b.n	80089d0 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80088da:	4b38      	ldr	r3, [pc, #224]	@ (80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80088e2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80088e6:	d107      	bne.n	80088f8 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80088e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80088ec:	4618      	mov	r0, r3
 80088ee:	f000 fd63 	bl	80093b8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80088f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80088f6:	e294      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80088f8:	2300      	movs	r3, #0
 80088fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80088fc:	e291      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80088fe:	4b2f      	ldr	r3, [pc, #188]	@ (80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008906:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800890a:	d107      	bne.n	800891c <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800890c:	f107 0318 	add.w	r3, r7, #24
 8008910:	4618      	mov	r0, r3
 8008912:	f000 faa9 	bl	8008e68 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008916:	69bb      	ldr	r3, [r7, #24]
 8008918:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800891a:	e282      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800891c:	2300      	movs	r3, #0
 800891e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008920:	e27f      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008922:	4b26      	ldr	r3, [pc, #152]	@ (80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800892a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800892e:	d107      	bne.n	8008940 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008930:	f107 030c 	add.w	r3, r7, #12
 8008934:	4618      	mov	r0, r3
 8008936:	f000 fbeb 	bl	8009110 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800893e:	e270      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008940:	2300      	movs	r3, #0
 8008942:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008944:	e26d      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008946:	4b1d      	ldr	r3, [pc, #116]	@ (80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008948:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800894a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800894e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008950:	4b1a      	ldr	r3, [pc, #104]	@ (80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	f003 0304 	and.w	r3, r3, #4
 8008958:	2b04      	cmp	r3, #4
 800895a:	d10c      	bne.n	8008976 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 800895c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800895e:	2b00      	cmp	r3, #0
 8008960:	d109      	bne.n	8008976 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008962:	4b16      	ldr	r3, [pc, #88]	@ (80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	08db      	lsrs	r3, r3, #3
 8008968:	f003 0303 	and.w	r3, r3, #3
 800896c:	4a14      	ldr	r2, [pc, #80]	@ (80089c0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800896e:	fa22 f303 	lsr.w	r3, r2, r3
 8008972:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008974:	e01e      	b.n	80089b4 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008976:	4b11      	ldr	r3, [pc, #68]	@ (80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800897e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008982:	d106      	bne.n	8008992 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 8008984:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008986:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800898a:	d102      	bne.n	8008992 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800898c:	4b0d      	ldr	r3, [pc, #52]	@ (80089c4 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800898e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008990:	e010      	b.n	80089b4 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008992:	4b0a      	ldr	r3, [pc, #40]	@ (80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800899a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800899e:	d106      	bne.n	80089ae <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 80089a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089a2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80089a6:	d102      	bne.n	80089ae <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80089a8:	4b07      	ldr	r3, [pc, #28]	@ (80089c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80089aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80089ac:	e002      	b.n	80089b4 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80089ae:	2300      	movs	r3, #0
 80089b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80089b2:	e236      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80089b4:	e235      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80089b6:	4b05      	ldr	r3, [pc, #20]	@ (80089cc <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80089b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80089ba:	e232      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80089bc:	58024400 	.word	0x58024400
 80089c0:	03d09000 	.word	0x03d09000
 80089c4:	003d0900 	.word	0x003d0900
 80089c8:	00f42400 	.word	0x00f42400
 80089cc:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 80089d0:	2300      	movs	r3, #0
 80089d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80089d4:	e225      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 80089d6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80089da:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 80089de:	430b      	orrs	r3, r1
 80089e0:	f040 8085 	bne.w	8008aee <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 80089e4:	4b9c      	ldr	r3, [pc, #624]	@ (8008c58 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80089e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80089e8:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 80089ec:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 80089ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089f0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80089f4:	d06b      	beq.n	8008ace <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 80089f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089f8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80089fc:	d874      	bhi.n	8008ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 80089fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a00:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008a04:	d056      	beq.n	8008ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 8008a06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a08:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008a0c:	d86c      	bhi.n	8008ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8008a0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a10:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008a14:	d03b      	beq.n	8008a8e <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 8008a16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a18:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008a1c:	d864      	bhi.n	8008ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8008a1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a20:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008a24:	d021      	beq.n	8008a6a <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 8008a26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a28:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008a2c:	d85c      	bhi.n	8008ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8008a2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d004      	beq.n	8008a3e <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 8008a34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a36:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008a3a:	d004      	beq.n	8008a46 <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 8008a3c:	e054      	b.n	8008ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8008a3e:	f7fe fb75 	bl	800712c <HAL_RCC_GetPCLK1Freq>
 8008a42:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008a44:	e1ed      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008a46:	4b84      	ldr	r3, [pc, #528]	@ (8008c58 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008a4e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008a52:	d107      	bne.n	8008a64 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008a54:	f107 0318 	add.w	r3, r7, #24
 8008a58:	4618      	mov	r0, r3
 8008a5a:	f000 fa05 	bl	8008e68 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008a5e:	69fb      	ldr	r3, [r7, #28]
 8008a60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008a62:	e1de      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008a64:	2300      	movs	r3, #0
 8008a66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a68:	e1db      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008a6a:	4b7b      	ldr	r3, [pc, #492]	@ (8008c58 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008a72:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008a76:	d107      	bne.n	8008a88 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008a78:	f107 030c 	add.w	r3, r7, #12
 8008a7c:	4618      	mov	r0, r3
 8008a7e:	f000 fb47 	bl	8009110 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008a82:	693b      	ldr	r3, [r7, #16]
 8008a84:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008a86:	e1cc      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008a88:	2300      	movs	r3, #0
 8008a8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a8c:	e1c9      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008a8e:	4b72      	ldr	r3, [pc, #456]	@ (8008c58 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	f003 0304 	and.w	r3, r3, #4
 8008a96:	2b04      	cmp	r3, #4
 8008a98:	d109      	bne.n	8008aae <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008a9a:	4b6f      	ldr	r3, [pc, #444]	@ (8008c58 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	08db      	lsrs	r3, r3, #3
 8008aa0:	f003 0303 	and.w	r3, r3, #3
 8008aa4:	4a6d      	ldr	r2, [pc, #436]	@ (8008c5c <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 8008aa6:	fa22 f303 	lsr.w	r3, r2, r3
 8008aaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008aac:	e1b9      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008aae:	2300      	movs	r3, #0
 8008ab0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008ab2:	e1b6      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8008ab4:	4b68      	ldr	r3, [pc, #416]	@ (8008c58 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008abc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008ac0:	d102      	bne.n	8008ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 8008ac2:	4b67      	ldr	r3, [pc, #412]	@ (8008c60 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 8008ac4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008ac6:	e1ac      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008ac8:	2300      	movs	r3, #0
 8008aca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008acc:	e1a9      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008ace:	4b62      	ldr	r3, [pc, #392]	@ (8008c58 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008ad6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008ada:	d102      	bne.n	8008ae2 <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 8008adc:	4b61      	ldr	r3, [pc, #388]	@ (8008c64 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 8008ade:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008ae0:	e19f      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008ae2:	2300      	movs	r3, #0
 8008ae4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008ae6:	e19c      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8008ae8:	2300      	movs	r3, #0
 8008aea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008aec:	e199      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8008aee:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008af2:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8008af6:	430b      	orrs	r3, r1
 8008af8:	d173      	bne.n	8008be2 <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8008afa:	4b57      	ldr	r3, [pc, #348]	@ (8008c58 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008afc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008afe:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008b02:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008b04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b06:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008b0a:	d02f      	beq.n	8008b6c <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 8008b0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b0e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008b12:	d863      	bhi.n	8008bdc <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 8008b14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d004      	beq.n	8008b24 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 8008b1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008b20:	d012      	beq.n	8008b48 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 8008b22:	e05b      	b.n	8008bdc <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008b24:	4b4c      	ldr	r3, [pc, #304]	@ (8008c58 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008b2c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008b30:	d107      	bne.n	8008b42 <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008b32:	f107 0318 	add.w	r3, r7, #24
 8008b36:	4618      	mov	r0, r3
 8008b38:	f000 f996 	bl	8008e68 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008b3c:	69bb      	ldr	r3, [r7, #24]
 8008b3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008b40:	e16f      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008b42:	2300      	movs	r3, #0
 8008b44:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b46:	e16c      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008b48:	4b43      	ldr	r3, [pc, #268]	@ (8008c58 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008b50:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008b54:	d107      	bne.n	8008b66 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008b56:	f107 030c 	add.w	r3, r7, #12
 8008b5a:	4618      	mov	r0, r3
 8008b5c:	f000 fad8 	bl	8009110 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8008b60:	697b      	ldr	r3, [r7, #20]
 8008b62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008b64:	e15d      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008b66:	2300      	movs	r3, #0
 8008b68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b6a:	e15a      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008b6c:	4b3a      	ldr	r3, [pc, #232]	@ (8008c58 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008b6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008b70:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008b74:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008b76:	4b38      	ldr	r3, [pc, #224]	@ (8008c58 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	f003 0304 	and.w	r3, r3, #4
 8008b7e:	2b04      	cmp	r3, #4
 8008b80:	d10c      	bne.n	8008b9c <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 8008b82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d109      	bne.n	8008b9c <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008b88:	4b33      	ldr	r3, [pc, #204]	@ (8008c58 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	08db      	lsrs	r3, r3, #3
 8008b8e:	f003 0303 	and.w	r3, r3, #3
 8008b92:	4a32      	ldr	r2, [pc, #200]	@ (8008c5c <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 8008b94:	fa22 f303 	lsr.w	r3, r2, r3
 8008b98:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008b9a:	e01e      	b.n	8008bda <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008b9c:	4b2e      	ldr	r3, [pc, #184]	@ (8008c58 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008ba4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008ba8:	d106      	bne.n	8008bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 8008baa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008bac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008bb0:	d102      	bne.n	8008bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008bb2:	4b2b      	ldr	r3, [pc, #172]	@ (8008c60 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 8008bb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008bb6:	e010      	b.n	8008bda <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008bb8:	4b27      	ldr	r3, [pc, #156]	@ (8008c58 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008bc0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008bc4:	d106      	bne.n	8008bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 8008bc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008bc8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008bcc:	d102      	bne.n	8008bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008bce:	4b25      	ldr	r3, [pc, #148]	@ (8008c64 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 8008bd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008bd2:	e002      	b.n	8008bda <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008bd4:	2300      	movs	r3, #0
 8008bd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008bd8:	e123      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008bda:	e122      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8008bdc:	2300      	movs	r3, #0
 8008bde:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008be0:	e11f      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8008be2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008be6:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8008bea:	430b      	orrs	r3, r1
 8008bec:	d13c      	bne.n	8008c68 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8008bee:	4b1a      	ldr	r3, [pc, #104]	@ (8008c58 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008bf0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008bf2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008bf6:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008bf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d004      	beq.n	8008c08 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 8008bfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008c04:	d012      	beq.n	8008c2c <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 8008c06:	e023      	b.n	8008c50 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008c08:	4b13      	ldr	r3, [pc, #76]	@ (8008c58 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008c10:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008c14:	d107      	bne.n	8008c26 <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008c16:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008c1a:	4618      	mov	r0, r3
 8008c1c:	f000 fbcc 	bl	80093b8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008c20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008c24:	e0fd      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008c26:	2300      	movs	r3, #0
 8008c28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c2a:	e0fa      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008c2c:	4b0a      	ldr	r3, [pc, #40]	@ (8008c58 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008c34:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008c38:	d107      	bne.n	8008c4a <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008c3a:	f107 0318 	add.w	r3, r7, #24
 8008c3e:	4618      	mov	r0, r3
 8008c40:	f000 f912 	bl	8008e68 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8008c44:	6a3b      	ldr	r3, [r7, #32]
 8008c46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008c48:	e0eb      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008c4a:	2300      	movs	r3, #0
 8008c4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c4e:	e0e8      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8008c50:	2300      	movs	r3, #0
 8008c52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c54:	e0e5      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008c56:	bf00      	nop
 8008c58:	58024400 	.word	0x58024400
 8008c5c:	03d09000 	.word	0x03d09000
 8008c60:	003d0900 	.word	0x003d0900
 8008c64:	00f42400 	.word	0x00f42400
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8008c68:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008c6c:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8008c70:	430b      	orrs	r3, r1
 8008c72:	f040 8085 	bne.w	8008d80 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8008c76:	4b6d      	ldr	r3, [pc, #436]	@ (8008e2c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008c78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c7a:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8008c7e:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008c80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c82:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008c86:	d06b      	beq.n	8008d60 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 8008c88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c8a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008c8e:	d874      	bhi.n	8008d7a <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8008c90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c96:	d056      	beq.n	8008d46 <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 8008c98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c9e:	d86c      	bhi.n	8008d7a <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8008ca0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ca2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008ca6:	d03b      	beq.n	8008d20 <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 8008ca8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008caa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008cae:	d864      	bhi.n	8008d7a <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8008cb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cb2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008cb6:	d021      	beq.n	8008cfc <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 8008cb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008cbe:	d85c      	bhi.n	8008d7a <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8008cc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d004      	beq.n	8008cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 8008cc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cc8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008ccc:	d004      	beq.n	8008cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 8008cce:	e054      	b.n	8008d7a <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8008cd0:	f000 f8b4 	bl	8008e3c <HAL_RCCEx_GetD3PCLK1Freq>
 8008cd4:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008cd6:	e0a4      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008cd8:	4b54      	ldr	r3, [pc, #336]	@ (8008e2c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008ce0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008ce4:	d107      	bne.n	8008cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008ce6:	f107 0318 	add.w	r3, r7, #24
 8008cea:	4618      	mov	r0, r3
 8008cec:	f000 f8bc 	bl	8008e68 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008cf0:	69fb      	ldr	r3, [r7, #28]
 8008cf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008cf4:	e095      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008cf6:	2300      	movs	r3, #0
 8008cf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008cfa:	e092      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008cfc:	4b4b      	ldr	r3, [pc, #300]	@ (8008e2c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008d04:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008d08:	d107      	bne.n	8008d1a <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008d0a:	f107 030c 	add.w	r3, r7, #12
 8008d0e:	4618      	mov	r0, r3
 8008d10:	f000 f9fe 	bl	8009110 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008d14:	693b      	ldr	r3, [r7, #16]
 8008d16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008d18:	e083      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008d1a:	2300      	movs	r3, #0
 8008d1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d1e:	e080      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008d20:	4b42      	ldr	r3, [pc, #264]	@ (8008e2c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	f003 0304 	and.w	r3, r3, #4
 8008d28:	2b04      	cmp	r3, #4
 8008d2a:	d109      	bne.n	8008d40 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008d2c:	4b3f      	ldr	r3, [pc, #252]	@ (8008e2c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	08db      	lsrs	r3, r3, #3
 8008d32:	f003 0303 	and.w	r3, r3, #3
 8008d36:	4a3e      	ldr	r2, [pc, #248]	@ (8008e30 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 8008d38:	fa22 f303 	lsr.w	r3, r2, r3
 8008d3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008d3e:	e070      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008d40:	2300      	movs	r3, #0
 8008d42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d44:	e06d      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8008d46:	4b39      	ldr	r3, [pc, #228]	@ (8008e2c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008d4e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008d52:	d102      	bne.n	8008d5a <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 8008d54:	4b37      	ldr	r3, [pc, #220]	@ (8008e34 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 8008d56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008d58:	e063      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008d5a:	2300      	movs	r3, #0
 8008d5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d5e:	e060      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008d60:	4b32      	ldr	r3, [pc, #200]	@ (8008e2c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008d68:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008d6c:	d102      	bne.n	8008d74 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 8008d6e:	4b32      	ldr	r3, [pc, #200]	@ (8008e38 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8008d70:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008d72:	e056      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008d74:	2300      	movs	r3, #0
 8008d76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d78:	e053      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8008d7a:	2300      	movs	r3, #0
 8008d7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d7e:	e050      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8008d80:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008d84:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8008d88:	430b      	orrs	r3, r1
 8008d8a:	d148      	bne.n	8008e1e <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8008d8c:	4b27      	ldr	r3, [pc, #156]	@ (8008e2c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008d8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008d90:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008d94:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008d96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d98:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008d9c:	d02a      	beq.n	8008df4 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 8008d9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008da0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008da4:	d838      	bhi.n	8008e18 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 8008da6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d004      	beq.n	8008db6 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 8008dac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008dae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008db2:	d00d      	beq.n	8008dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 8008db4:	e030      	b.n	8008e18 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008db6:	4b1d      	ldr	r3, [pc, #116]	@ (8008e2c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008dbe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008dc2:	d102      	bne.n	8008dca <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 8008dc4:	4b1c      	ldr	r3, [pc, #112]	@ (8008e38 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8008dc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008dc8:	e02b      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008dca:	2300      	movs	r3, #0
 8008dcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008dce:	e028      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008dd0:	4b16      	ldr	r3, [pc, #88]	@ (8008e2c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008dd8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008ddc:	d107      	bne.n	8008dee <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008dde:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008de2:	4618      	mov	r0, r3
 8008de4:	f000 fae8 	bl	80093b8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008de8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008dea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008dec:	e019      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008dee:	2300      	movs	r3, #0
 8008df0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008df2:	e016      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008df4:	4b0d      	ldr	r3, [pc, #52]	@ (8008e2c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008dfc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008e00:	d107      	bne.n	8008e12 <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008e02:	f107 0318 	add.w	r3, r7, #24
 8008e06:	4618      	mov	r0, r3
 8008e08:	f000 f82e 	bl	8008e68 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008e0c:	69fb      	ldr	r3, [r7, #28]
 8008e0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008e10:	e007      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008e12:	2300      	movs	r3, #0
 8008e14:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e16:	e004      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8008e18:	2300      	movs	r3, #0
 8008e1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e1c:	e001      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 8008e1e:	2300      	movs	r3, #0
 8008e20:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8008e22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8008e24:	4618      	mov	r0, r3
 8008e26:	3740      	adds	r7, #64	@ 0x40
 8008e28:	46bd      	mov	sp, r7
 8008e2a:	bd80      	pop	{r7, pc}
 8008e2c:	58024400 	.word	0x58024400
 8008e30:	03d09000 	.word	0x03d09000
 8008e34:	003d0900 	.word	0x003d0900
 8008e38:	00f42400 	.word	0x00f42400

08008e3c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8008e3c:	b580      	push	{r7, lr}
 8008e3e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8008e40:	f7fe f944 	bl	80070cc <HAL_RCC_GetHCLKFreq>
 8008e44:	4602      	mov	r2, r0
 8008e46:	4b06      	ldr	r3, [pc, #24]	@ (8008e60 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8008e48:	6a1b      	ldr	r3, [r3, #32]
 8008e4a:	091b      	lsrs	r3, r3, #4
 8008e4c:	f003 0307 	and.w	r3, r3, #7
 8008e50:	4904      	ldr	r1, [pc, #16]	@ (8008e64 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8008e52:	5ccb      	ldrb	r3, [r1, r3]
 8008e54:	f003 031f 	and.w	r3, r3, #31
 8008e58:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8008e5c:	4618      	mov	r0, r3
 8008e5e:	bd80      	pop	{r7, pc}
 8008e60:	58024400 	.word	0x58024400
 8008e64:	080099fc 	.word	0x080099fc

08008e68 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8008e68:	b480      	push	{r7}
 8008e6a:	b089      	sub	sp, #36	@ 0x24
 8008e6c:	af00      	add	r7, sp, #0
 8008e6e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008e70:	4ba1      	ldr	r3, [pc, #644]	@ (80090f8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008e72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e74:	f003 0303 	and.w	r3, r3, #3
 8008e78:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8008e7a:	4b9f      	ldr	r3, [pc, #636]	@ (80090f8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008e7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e7e:	0b1b      	lsrs	r3, r3, #12
 8008e80:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008e84:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8008e86:	4b9c      	ldr	r3, [pc, #624]	@ (80090f8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008e88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e8a:	091b      	lsrs	r3, r3, #4
 8008e8c:	f003 0301 	and.w	r3, r3, #1
 8008e90:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8008e92:	4b99      	ldr	r3, [pc, #612]	@ (80090f8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008e94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e96:	08db      	lsrs	r3, r3, #3
 8008e98:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008e9c:	693a      	ldr	r2, [r7, #16]
 8008e9e:	fb02 f303 	mul.w	r3, r2, r3
 8008ea2:	ee07 3a90 	vmov	s15, r3
 8008ea6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008eaa:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8008eae:	697b      	ldr	r3, [r7, #20]
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	f000 8111 	beq.w	80090d8 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8008eb6:	69bb      	ldr	r3, [r7, #24]
 8008eb8:	2b02      	cmp	r3, #2
 8008eba:	f000 8083 	beq.w	8008fc4 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8008ebe:	69bb      	ldr	r3, [r7, #24]
 8008ec0:	2b02      	cmp	r3, #2
 8008ec2:	f200 80a1 	bhi.w	8009008 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8008ec6:	69bb      	ldr	r3, [r7, #24]
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d003      	beq.n	8008ed4 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8008ecc:	69bb      	ldr	r3, [r7, #24]
 8008ece:	2b01      	cmp	r3, #1
 8008ed0:	d056      	beq.n	8008f80 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8008ed2:	e099      	b.n	8009008 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008ed4:	4b88      	ldr	r3, [pc, #544]	@ (80090f8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	f003 0320 	and.w	r3, r3, #32
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d02d      	beq.n	8008f3c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008ee0:	4b85      	ldr	r3, [pc, #532]	@ (80090f8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	08db      	lsrs	r3, r3, #3
 8008ee6:	f003 0303 	and.w	r3, r3, #3
 8008eea:	4a84      	ldr	r2, [pc, #528]	@ (80090fc <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8008eec:	fa22 f303 	lsr.w	r3, r2, r3
 8008ef0:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008ef2:	68bb      	ldr	r3, [r7, #8]
 8008ef4:	ee07 3a90 	vmov	s15, r3
 8008ef8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008efc:	697b      	ldr	r3, [r7, #20]
 8008efe:	ee07 3a90 	vmov	s15, r3
 8008f02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008f0a:	4b7b      	ldr	r3, [pc, #492]	@ (80090f8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008f0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f12:	ee07 3a90 	vmov	s15, r3
 8008f16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008f1a:	ed97 6a03 	vldr	s12, [r7, #12]
 8008f1e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8009100 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008f22:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008f26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008f2a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008f2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008f32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f36:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8008f3a:	e087      	b.n	800904c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008f3c:	697b      	ldr	r3, [r7, #20]
 8008f3e:	ee07 3a90 	vmov	s15, r3
 8008f42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f46:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8009104 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8008f4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008f4e:	4b6a      	ldr	r3, [pc, #424]	@ (80090f8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008f50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f56:	ee07 3a90 	vmov	s15, r3
 8008f5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008f5e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008f62:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8009100 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008f66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008f6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008f6e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008f72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008f76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f7a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008f7e:	e065      	b.n	800904c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008f80:	697b      	ldr	r3, [r7, #20]
 8008f82:	ee07 3a90 	vmov	s15, r3
 8008f86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f8a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8009108 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008f8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008f92:	4b59      	ldr	r3, [pc, #356]	@ (80090f8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008f94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f9a:	ee07 3a90 	vmov	s15, r3
 8008f9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008fa2:	ed97 6a03 	vldr	s12, [r7, #12]
 8008fa6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8009100 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008faa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008fae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008fb2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008fb6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008fba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008fbe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008fc2:	e043      	b.n	800904c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008fc4:	697b      	ldr	r3, [r7, #20]
 8008fc6:	ee07 3a90 	vmov	s15, r3
 8008fca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008fce:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800910c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8008fd2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008fd6:	4b48      	ldr	r3, [pc, #288]	@ (80090f8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008fd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008fde:	ee07 3a90 	vmov	s15, r3
 8008fe2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008fe6:	ed97 6a03 	vldr	s12, [r7, #12]
 8008fea:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8009100 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008fee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008ff2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008ff6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008ffa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008ffe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009002:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009006:	e021      	b.n	800904c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009008:	697b      	ldr	r3, [r7, #20]
 800900a:	ee07 3a90 	vmov	s15, r3
 800900e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009012:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8009108 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8009016:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800901a:	4b37      	ldr	r3, [pc, #220]	@ (80090f8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800901c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800901e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009022:	ee07 3a90 	vmov	s15, r3
 8009026:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800902a:	ed97 6a03 	vldr	s12, [r7, #12]
 800902e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8009100 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009032:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009036:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800903a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800903e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009042:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009046:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800904a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800904c:	4b2a      	ldr	r3, [pc, #168]	@ (80090f8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800904e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009050:	0a5b      	lsrs	r3, r3, #9
 8009052:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009056:	ee07 3a90 	vmov	s15, r3
 800905a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800905e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009062:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009066:	edd7 6a07 	vldr	s13, [r7, #28]
 800906a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800906e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009072:	ee17 2a90 	vmov	r2, s15
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800907a:	4b1f      	ldr	r3, [pc, #124]	@ (80090f8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800907c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800907e:	0c1b      	lsrs	r3, r3, #16
 8009080:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009084:	ee07 3a90 	vmov	s15, r3
 8009088:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800908c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009090:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009094:	edd7 6a07 	vldr	s13, [r7, #28]
 8009098:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800909c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80090a0:	ee17 2a90 	vmov	r2, s15
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80090a8:	4b13      	ldr	r3, [pc, #76]	@ (80090f8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80090aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090ac:	0e1b      	lsrs	r3, r3, #24
 80090ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80090b2:	ee07 3a90 	vmov	s15, r3
 80090b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80090ba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80090be:	ee37 7a87 	vadd.f32	s14, s15, s14
 80090c2:	edd7 6a07 	vldr	s13, [r7, #28]
 80090c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80090ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80090ce:	ee17 2a90 	vmov	r2, s15
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80090d6:	e008      	b.n	80090ea <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	2200      	movs	r2, #0
 80090dc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	2200      	movs	r2, #0
 80090e2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	2200      	movs	r2, #0
 80090e8:	609a      	str	r2, [r3, #8]
}
 80090ea:	bf00      	nop
 80090ec:	3724      	adds	r7, #36	@ 0x24
 80090ee:	46bd      	mov	sp, r7
 80090f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090f4:	4770      	bx	lr
 80090f6:	bf00      	nop
 80090f8:	58024400 	.word	0x58024400
 80090fc:	03d09000 	.word	0x03d09000
 8009100:	46000000 	.word	0x46000000
 8009104:	4c742400 	.word	0x4c742400
 8009108:	4a742400 	.word	0x4a742400
 800910c:	4b742400 	.word	0x4b742400

08009110 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8009110:	b480      	push	{r7}
 8009112:	b089      	sub	sp, #36	@ 0x24
 8009114:	af00      	add	r7, sp, #0
 8009116:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009118:	4ba1      	ldr	r3, [pc, #644]	@ (80093a0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800911a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800911c:	f003 0303 	and.w	r3, r3, #3
 8009120:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8009122:	4b9f      	ldr	r3, [pc, #636]	@ (80093a0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009124:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009126:	0d1b      	lsrs	r3, r3, #20
 8009128:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800912c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800912e:	4b9c      	ldr	r3, [pc, #624]	@ (80093a0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009130:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009132:	0a1b      	lsrs	r3, r3, #8
 8009134:	f003 0301 	and.w	r3, r3, #1
 8009138:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800913a:	4b99      	ldr	r3, [pc, #612]	@ (80093a0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800913c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800913e:	08db      	lsrs	r3, r3, #3
 8009140:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009144:	693a      	ldr	r2, [r7, #16]
 8009146:	fb02 f303 	mul.w	r3, r2, r3
 800914a:	ee07 3a90 	vmov	s15, r3
 800914e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009152:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8009156:	697b      	ldr	r3, [r7, #20]
 8009158:	2b00      	cmp	r3, #0
 800915a:	f000 8111 	beq.w	8009380 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800915e:	69bb      	ldr	r3, [r7, #24]
 8009160:	2b02      	cmp	r3, #2
 8009162:	f000 8083 	beq.w	800926c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8009166:	69bb      	ldr	r3, [r7, #24]
 8009168:	2b02      	cmp	r3, #2
 800916a:	f200 80a1 	bhi.w	80092b0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800916e:	69bb      	ldr	r3, [r7, #24]
 8009170:	2b00      	cmp	r3, #0
 8009172:	d003      	beq.n	800917c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8009174:	69bb      	ldr	r3, [r7, #24]
 8009176:	2b01      	cmp	r3, #1
 8009178:	d056      	beq.n	8009228 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800917a:	e099      	b.n	80092b0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800917c:	4b88      	ldr	r3, [pc, #544]	@ (80093a0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	f003 0320 	and.w	r3, r3, #32
 8009184:	2b00      	cmp	r3, #0
 8009186:	d02d      	beq.n	80091e4 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009188:	4b85      	ldr	r3, [pc, #532]	@ (80093a0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	08db      	lsrs	r3, r3, #3
 800918e:	f003 0303 	and.w	r3, r3, #3
 8009192:	4a84      	ldr	r2, [pc, #528]	@ (80093a4 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8009194:	fa22 f303 	lsr.w	r3, r2, r3
 8009198:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800919a:	68bb      	ldr	r3, [r7, #8]
 800919c:	ee07 3a90 	vmov	s15, r3
 80091a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80091a4:	697b      	ldr	r3, [r7, #20]
 80091a6:	ee07 3a90 	vmov	s15, r3
 80091aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80091ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80091b2:	4b7b      	ldr	r3, [pc, #492]	@ (80093a0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80091b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80091ba:	ee07 3a90 	vmov	s15, r3
 80091be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80091c2:	ed97 6a03 	vldr	s12, [r7, #12]
 80091c6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80093a8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80091ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80091ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80091d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80091d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80091da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80091de:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80091e2:	e087      	b.n	80092f4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80091e4:	697b      	ldr	r3, [r7, #20]
 80091e6:	ee07 3a90 	vmov	s15, r3
 80091ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80091ee:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80093ac <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80091f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80091f6:	4b6a      	ldr	r3, [pc, #424]	@ (80093a0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80091f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80091fe:	ee07 3a90 	vmov	s15, r3
 8009202:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009206:	ed97 6a03 	vldr	s12, [r7, #12]
 800920a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80093a8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800920e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009212:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009216:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800921a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800921e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009222:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009226:	e065      	b.n	80092f4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009228:	697b      	ldr	r3, [r7, #20]
 800922a:	ee07 3a90 	vmov	s15, r3
 800922e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009232:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80093b0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8009236:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800923a:	4b59      	ldr	r3, [pc, #356]	@ (80093a0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800923c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800923e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009242:	ee07 3a90 	vmov	s15, r3
 8009246:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800924a:	ed97 6a03 	vldr	s12, [r7, #12]
 800924e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80093a8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009252:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009256:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800925a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800925e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009262:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009266:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800926a:	e043      	b.n	80092f4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800926c:	697b      	ldr	r3, [r7, #20]
 800926e:	ee07 3a90 	vmov	s15, r3
 8009272:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009276:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80093b4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800927a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800927e:	4b48      	ldr	r3, [pc, #288]	@ (80093a0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009282:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009286:	ee07 3a90 	vmov	s15, r3
 800928a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800928e:	ed97 6a03 	vldr	s12, [r7, #12]
 8009292:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80093a8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009296:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800929a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800929e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80092a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80092a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80092aa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80092ae:	e021      	b.n	80092f4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80092b0:	697b      	ldr	r3, [r7, #20]
 80092b2:	ee07 3a90 	vmov	s15, r3
 80092b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80092ba:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80093b0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80092be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80092c2:	4b37      	ldr	r3, [pc, #220]	@ (80093a0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80092c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80092ca:	ee07 3a90 	vmov	s15, r3
 80092ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80092d2:	ed97 6a03 	vldr	s12, [r7, #12]
 80092d6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80093a8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80092da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80092de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80092e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80092e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80092ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80092ee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80092f2:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80092f4:	4b2a      	ldr	r3, [pc, #168]	@ (80093a0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80092f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092f8:	0a5b      	lsrs	r3, r3, #9
 80092fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80092fe:	ee07 3a90 	vmov	s15, r3
 8009302:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009306:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800930a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800930e:	edd7 6a07 	vldr	s13, [r7, #28]
 8009312:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009316:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800931a:	ee17 2a90 	vmov	r2, s15
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8009322:	4b1f      	ldr	r3, [pc, #124]	@ (80093a0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009324:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009326:	0c1b      	lsrs	r3, r3, #16
 8009328:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800932c:	ee07 3a90 	vmov	s15, r3
 8009330:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009334:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009338:	ee37 7a87 	vadd.f32	s14, s15, s14
 800933c:	edd7 6a07 	vldr	s13, [r7, #28]
 8009340:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009344:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009348:	ee17 2a90 	vmov	r2, s15
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8009350:	4b13      	ldr	r3, [pc, #76]	@ (80093a0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009352:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009354:	0e1b      	lsrs	r3, r3, #24
 8009356:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800935a:	ee07 3a90 	vmov	s15, r3
 800935e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009362:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009366:	ee37 7a87 	vadd.f32	s14, s15, s14
 800936a:	edd7 6a07 	vldr	s13, [r7, #28]
 800936e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009372:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009376:	ee17 2a90 	vmov	r2, s15
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800937e:	e008      	b.n	8009392 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	2200      	movs	r2, #0
 8009384:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	2200      	movs	r2, #0
 800938a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	2200      	movs	r2, #0
 8009390:	609a      	str	r2, [r3, #8]
}
 8009392:	bf00      	nop
 8009394:	3724      	adds	r7, #36	@ 0x24
 8009396:	46bd      	mov	sp, r7
 8009398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800939c:	4770      	bx	lr
 800939e:	bf00      	nop
 80093a0:	58024400 	.word	0x58024400
 80093a4:	03d09000 	.word	0x03d09000
 80093a8:	46000000 	.word	0x46000000
 80093ac:	4c742400 	.word	0x4c742400
 80093b0:	4a742400 	.word	0x4a742400
 80093b4:	4b742400 	.word	0x4b742400

080093b8 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 80093b8:	b480      	push	{r7}
 80093ba:	b089      	sub	sp, #36	@ 0x24
 80093bc:	af00      	add	r7, sp, #0
 80093be:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80093c0:	4ba0      	ldr	r3, [pc, #640]	@ (8009644 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80093c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093c4:	f003 0303 	and.w	r3, r3, #3
 80093c8:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 80093ca:	4b9e      	ldr	r3, [pc, #632]	@ (8009644 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80093cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093ce:	091b      	lsrs	r3, r3, #4
 80093d0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80093d4:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 80093d6:	4b9b      	ldr	r3, [pc, #620]	@ (8009644 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80093d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093da:	f003 0301 	and.w	r3, r3, #1
 80093de:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80093e0:	4b98      	ldr	r3, [pc, #608]	@ (8009644 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80093e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80093e4:	08db      	lsrs	r3, r3, #3
 80093e6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80093ea:	693a      	ldr	r2, [r7, #16]
 80093ec:	fb02 f303 	mul.w	r3, r2, r3
 80093f0:	ee07 3a90 	vmov	s15, r3
 80093f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80093f8:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 80093fc:	697b      	ldr	r3, [r7, #20]
 80093fe:	2b00      	cmp	r3, #0
 8009400:	f000 8111 	beq.w	8009626 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8009404:	69bb      	ldr	r3, [r7, #24]
 8009406:	2b02      	cmp	r3, #2
 8009408:	f000 8083 	beq.w	8009512 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800940c:	69bb      	ldr	r3, [r7, #24]
 800940e:	2b02      	cmp	r3, #2
 8009410:	f200 80a1 	bhi.w	8009556 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8009414:	69bb      	ldr	r3, [r7, #24]
 8009416:	2b00      	cmp	r3, #0
 8009418:	d003      	beq.n	8009422 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800941a:	69bb      	ldr	r3, [r7, #24]
 800941c:	2b01      	cmp	r3, #1
 800941e:	d056      	beq.n	80094ce <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8009420:	e099      	b.n	8009556 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009422:	4b88      	ldr	r3, [pc, #544]	@ (8009644 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	f003 0320 	and.w	r3, r3, #32
 800942a:	2b00      	cmp	r3, #0
 800942c:	d02d      	beq.n	800948a <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800942e:	4b85      	ldr	r3, [pc, #532]	@ (8009644 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	08db      	lsrs	r3, r3, #3
 8009434:	f003 0303 	and.w	r3, r3, #3
 8009438:	4a83      	ldr	r2, [pc, #524]	@ (8009648 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800943a:	fa22 f303 	lsr.w	r3, r2, r3
 800943e:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009440:	68bb      	ldr	r3, [r7, #8]
 8009442:	ee07 3a90 	vmov	s15, r3
 8009446:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800944a:	697b      	ldr	r3, [r7, #20]
 800944c:	ee07 3a90 	vmov	s15, r3
 8009450:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009454:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009458:	4b7a      	ldr	r3, [pc, #488]	@ (8009644 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800945a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800945c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009460:	ee07 3a90 	vmov	s15, r3
 8009464:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009468:	ed97 6a03 	vldr	s12, [r7, #12]
 800946c:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800964c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009470:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009474:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009478:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800947c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009480:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009484:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8009488:	e087      	b.n	800959a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800948a:	697b      	ldr	r3, [r7, #20]
 800948c:	ee07 3a90 	vmov	s15, r3
 8009490:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009494:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8009650 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8009498:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800949c:	4b69      	ldr	r3, [pc, #420]	@ (8009644 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800949e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80094a4:	ee07 3a90 	vmov	s15, r3
 80094a8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80094ac:	ed97 6a03 	vldr	s12, [r7, #12]
 80094b0:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800964c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80094b4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80094b8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80094bc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80094c0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80094c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80094c8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80094cc:	e065      	b.n	800959a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80094ce:	697b      	ldr	r3, [r7, #20]
 80094d0:	ee07 3a90 	vmov	s15, r3
 80094d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80094d8:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8009654 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 80094dc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80094e0:	4b58      	ldr	r3, [pc, #352]	@ (8009644 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80094e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80094e8:	ee07 3a90 	vmov	s15, r3
 80094ec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80094f0:	ed97 6a03 	vldr	s12, [r7, #12]
 80094f4:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800964c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80094f8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80094fc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009500:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009504:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009508:	ee67 7a27 	vmul.f32	s15, s14, s15
 800950c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009510:	e043      	b.n	800959a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009512:	697b      	ldr	r3, [r7, #20]
 8009514:	ee07 3a90 	vmov	s15, r3
 8009518:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800951c:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8009658 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8009520:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009524:	4b47      	ldr	r3, [pc, #284]	@ (8009644 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009526:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009528:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800952c:	ee07 3a90 	vmov	s15, r3
 8009530:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009534:	ed97 6a03 	vldr	s12, [r7, #12]
 8009538:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800964c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800953c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009540:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009544:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009548:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800954c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009550:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009554:	e021      	b.n	800959a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009556:	697b      	ldr	r3, [r7, #20]
 8009558:	ee07 3a90 	vmov	s15, r3
 800955c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009560:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8009650 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8009564:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009568:	4b36      	ldr	r3, [pc, #216]	@ (8009644 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800956a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800956c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009570:	ee07 3a90 	vmov	s15, r3
 8009574:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009578:	ed97 6a03 	vldr	s12, [r7, #12]
 800957c:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800964c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009580:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009584:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009588:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800958c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009590:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009594:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009598:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800959a:	4b2a      	ldr	r3, [pc, #168]	@ (8009644 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800959c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800959e:	0a5b      	lsrs	r3, r3, #9
 80095a0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80095a4:	ee07 3a90 	vmov	s15, r3
 80095a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80095ac:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80095b0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80095b4:	edd7 6a07 	vldr	s13, [r7, #28]
 80095b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80095bc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80095c0:	ee17 2a90 	vmov	r2, s15
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 80095c8:	4b1e      	ldr	r3, [pc, #120]	@ (8009644 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80095ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095cc:	0c1b      	lsrs	r3, r3, #16
 80095ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80095d2:	ee07 3a90 	vmov	s15, r3
 80095d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80095da:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80095de:	ee37 7a87 	vadd.f32	s14, s15, s14
 80095e2:	edd7 6a07 	vldr	s13, [r7, #28]
 80095e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80095ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80095ee:	ee17 2a90 	vmov	r2, s15
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 80095f6:	4b13      	ldr	r3, [pc, #76]	@ (8009644 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80095f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095fa:	0e1b      	lsrs	r3, r3, #24
 80095fc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009600:	ee07 3a90 	vmov	s15, r3
 8009604:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009608:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800960c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009610:	edd7 6a07 	vldr	s13, [r7, #28]
 8009614:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009618:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800961c:	ee17 2a90 	vmov	r2, s15
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8009624:	e008      	b.n	8009638 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	2200      	movs	r2, #0
 800962a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	2200      	movs	r2, #0
 8009630:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	2200      	movs	r2, #0
 8009636:	609a      	str	r2, [r3, #8]
}
 8009638:	bf00      	nop
 800963a:	3724      	adds	r7, #36	@ 0x24
 800963c:	46bd      	mov	sp, r7
 800963e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009642:	4770      	bx	lr
 8009644:	58024400 	.word	0x58024400
 8009648:	03d09000 	.word	0x03d09000
 800964c:	46000000 	.word	0x46000000
 8009650:	4c742400 	.word	0x4c742400
 8009654:	4a742400 	.word	0x4a742400
 8009658:	4b742400 	.word	0x4b742400

0800965c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800965c:	b580      	push	{r7, lr}
 800965e:	b084      	sub	sp, #16
 8009660:	af00      	add	r7, sp, #0
 8009662:	6078      	str	r0, [r7, #4]
 8009664:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009666:	2300      	movs	r3, #0
 8009668:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800966a:	4b53      	ldr	r3, [pc, #332]	@ (80097b8 <RCCEx_PLL2_Config+0x15c>)
 800966c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800966e:	f003 0303 	and.w	r3, r3, #3
 8009672:	2b03      	cmp	r3, #3
 8009674:	d101      	bne.n	800967a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8009676:	2301      	movs	r3, #1
 8009678:	e099      	b.n	80097ae <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800967a:	4b4f      	ldr	r3, [pc, #316]	@ (80097b8 <RCCEx_PLL2_Config+0x15c>)
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	4a4e      	ldr	r2, [pc, #312]	@ (80097b8 <RCCEx_PLL2_Config+0x15c>)
 8009680:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009684:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009686:	f7f7 fead 	bl	80013e4 <HAL_GetTick>
 800968a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800968c:	e008      	b.n	80096a0 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800968e:	f7f7 fea9 	bl	80013e4 <HAL_GetTick>
 8009692:	4602      	mov	r2, r0
 8009694:	68bb      	ldr	r3, [r7, #8]
 8009696:	1ad3      	subs	r3, r2, r3
 8009698:	2b02      	cmp	r3, #2
 800969a:	d901      	bls.n	80096a0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800969c:	2303      	movs	r3, #3
 800969e:	e086      	b.n	80097ae <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80096a0:	4b45      	ldr	r3, [pc, #276]	@ (80097b8 <RCCEx_PLL2_Config+0x15c>)
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d1f0      	bne.n	800968e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80096ac:	4b42      	ldr	r3, [pc, #264]	@ (80097b8 <RCCEx_PLL2_Config+0x15c>)
 80096ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096b0:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	031b      	lsls	r3, r3, #12
 80096ba:	493f      	ldr	r1, [pc, #252]	@ (80097b8 <RCCEx_PLL2_Config+0x15c>)
 80096bc:	4313      	orrs	r3, r2
 80096be:	628b      	str	r3, [r1, #40]	@ 0x28
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	685b      	ldr	r3, [r3, #4]
 80096c4:	3b01      	subs	r3, #1
 80096c6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	689b      	ldr	r3, [r3, #8]
 80096ce:	3b01      	subs	r3, #1
 80096d0:	025b      	lsls	r3, r3, #9
 80096d2:	b29b      	uxth	r3, r3
 80096d4:	431a      	orrs	r2, r3
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	68db      	ldr	r3, [r3, #12]
 80096da:	3b01      	subs	r3, #1
 80096dc:	041b      	lsls	r3, r3, #16
 80096de:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80096e2:	431a      	orrs	r2, r3
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	691b      	ldr	r3, [r3, #16]
 80096e8:	3b01      	subs	r3, #1
 80096ea:	061b      	lsls	r3, r3, #24
 80096ec:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80096f0:	4931      	ldr	r1, [pc, #196]	@ (80097b8 <RCCEx_PLL2_Config+0x15c>)
 80096f2:	4313      	orrs	r3, r2
 80096f4:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80096f6:	4b30      	ldr	r3, [pc, #192]	@ (80097b8 <RCCEx_PLL2_Config+0x15c>)
 80096f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096fa:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	695b      	ldr	r3, [r3, #20]
 8009702:	492d      	ldr	r1, [pc, #180]	@ (80097b8 <RCCEx_PLL2_Config+0x15c>)
 8009704:	4313      	orrs	r3, r2
 8009706:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8009708:	4b2b      	ldr	r3, [pc, #172]	@ (80097b8 <RCCEx_PLL2_Config+0x15c>)
 800970a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800970c:	f023 0220 	bic.w	r2, r3, #32
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	699b      	ldr	r3, [r3, #24]
 8009714:	4928      	ldr	r1, [pc, #160]	@ (80097b8 <RCCEx_PLL2_Config+0x15c>)
 8009716:	4313      	orrs	r3, r2
 8009718:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800971a:	4b27      	ldr	r3, [pc, #156]	@ (80097b8 <RCCEx_PLL2_Config+0x15c>)
 800971c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800971e:	4a26      	ldr	r2, [pc, #152]	@ (80097b8 <RCCEx_PLL2_Config+0x15c>)
 8009720:	f023 0310 	bic.w	r3, r3, #16
 8009724:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8009726:	4b24      	ldr	r3, [pc, #144]	@ (80097b8 <RCCEx_PLL2_Config+0x15c>)
 8009728:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800972a:	4b24      	ldr	r3, [pc, #144]	@ (80097bc <RCCEx_PLL2_Config+0x160>)
 800972c:	4013      	ands	r3, r2
 800972e:	687a      	ldr	r2, [r7, #4]
 8009730:	69d2      	ldr	r2, [r2, #28]
 8009732:	00d2      	lsls	r2, r2, #3
 8009734:	4920      	ldr	r1, [pc, #128]	@ (80097b8 <RCCEx_PLL2_Config+0x15c>)
 8009736:	4313      	orrs	r3, r2
 8009738:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800973a:	4b1f      	ldr	r3, [pc, #124]	@ (80097b8 <RCCEx_PLL2_Config+0x15c>)
 800973c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800973e:	4a1e      	ldr	r2, [pc, #120]	@ (80097b8 <RCCEx_PLL2_Config+0x15c>)
 8009740:	f043 0310 	orr.w	r3, r3, #16
 8009744:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8009746:	683b      	ldr	r3, [r7, #0]
 8009748:	2b00      	cmp	r3, #0
 800974a:	d106      	bne.n	800975a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800974c:	4b1a      	ldr	r3, [pc, #104]	@ (80097b8 <RCCEx_PLL2_Config+0x15c>)
 800974e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009750:	4a19      	ldr	r2, [pc, #100]	@ (80097b8 <RCCEx_PLL2_Config+0x15c>)
 8009752:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009756:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009758:	e00f      	b.n	800977a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800975a:	683b      	ldr	r3, [r7, #0]
 800975c:	2b01      	cmp	r3, #1
 800975e:	d106      	bne.n	800976e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8009760:	4b15      	ldr	r3, [pc, #84]	@ (80097b8 <RCCEx_PLL2_Config+0x15c>)
 8009762:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009764:	4a14      	ldr	r2, [pc, #80]	@ (80097b8 <RCCEx_PLL2_Config+0x15c>)
 8009766:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800976a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800976c:	e005      	b.n	800977a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800976e:	4b12      	ldr	r3, [pc, #72]	@ (80097b8 <RCCEx_PLL2_Config+0x15c>)
 8009770:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009772:	4a11      	ldr	r2, [pc, #68]	@ (80097b8 <RCCEx_PLL2_Config+0x15c>)
 8009774:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009778:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800977a:	4b0f      	ldr	r3, [pc, #60]	@ (80097b8 <RCCEx_PLL2_Config+0x15c>)
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	4a0e      	ldr	r2, [pc, #56]	@ (80097b8 <RCCEx_PLL2_Config+0x15c>)
 8009780:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009784:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009786:	f7f7 fe2d 	bl	80013e4 <HAL_GetTick>
 800978a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800978c:	e008      	b.n	80097a0 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800978e:	f7f7 fe29 	bl	80013e4 <HAL_GetTick>
 8009792:	4602      	mov	r2, r0
 8009794:	68bb      	ldr	r3, [r7, #8]
 8009796:	1ad3      	subs	r3, r2, r3
 8009798:	2b02      	cmp	r3, #2
 800979a:	d901      	bls.n	80097a0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800979c:	2303      	movs	r3, #3
 800979e:	e006      	b.n	80097ae <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80097a0:	4b05      	ldr	r3, [pc, #20]	@ (80097b8 <RCCEx_PLL2_Config+0x15c>)
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d0f0      	beq.n	800978e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80097ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80097ae:	4618      	mov	r0, r3
 80097b0:	3710      	adds	r7, #16
 80097b2:	46bd      	mov	sp, r7
 80097b4:	bd80      	pop	{r7, pc}
 80097b6:	bf00      	nop
 80097b8:	58024400 	.word	0x58024400
 80097bc:	ffff0007 	.word	0xffff0007

080097c0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80097c0:	b580      	push	{r7, lr}
 80097c2:	b084      	sub	sp, #16
 80097c4:	af00      	add	r7, sp, #0
 80097c6:	6078      	str	r0, [r7, #4]
 80097c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80097ca:	2300      	movs	r3, #0
 80097cc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80097ce:	4b53      	ldr	r3, [pc, #332]	@ (800991c <RCCEx_PLL3_Config+0x15c>)
 80097d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097d2:	f003 0303 	and.w	r3, r3, #3
 80097d6:	2b03      	cmp	r3, #3
 80097d8:	d101      	bne.n	80097de <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80097da:	2301      	movs	r3, #1
 80097dc:	e099      	b.n	8009912 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80097de:	4b4f      	ldr	r3, [pc, #316]	@ (800991c <RCCEx_PLL3_Config+0x15c>)
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	4a4e      	ldr	r2, [pc, #312]	@ (800991c <RCCEx_PLL3_Config+0x15c>)
 80097e4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80097e8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80097ea:	f7f7 fdfb 	bl	80013e4 <HAL_GetTick>
 80097ee:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80097f0:	e008      	b.n	8009804 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80097f2:	f7f7 fdf7 	bl	80013e4 <HAL_GetTick>
 80097f6:	4602      	mov	r2, r0
 80097f8:	68bb      	ldr	r3, [r7, #8]
 80097fa:	1ad3      	subs	r3, r2, r3
 80097fc:	2b02      	cmp	r3, #2
 80097fe:	d901      	bls.n	8009804 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8009800:	2303      	movs	r3, #3
 8009802:	e086      	b.n	8009912 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009804:	4b45      	ldr	r3, [pc, #276]	@ (800991c <RCCEx_PLL3_Config+0x15c>)
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800980c:	2b00      	cmp	r3, #0
 800980e:	d1f0      	bne.n	80097f2 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8009810:	4b42      	ldr	r3, [pc, #264]	@ (800991c <RCCEx_PLL3_Config+0x15c>)
 8009812:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009814:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	051b      	lsls	r3, r3, #20
 800981e:	493f      	ldr	r1, [pc, #252]	@ (800991c <RCCEx_PLL3_Config+0x15c>)
 8009820:	4313      	orrs	r3, r2
 8009822:	628b      	str	r3, [r1, #40]	@ 0x28
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	685b      	ldr	r3, [r3, #4]
 8009828:	3b01      	subs	r3, #1
 800982a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	689b      	ldr	r3, [r3, #8]
 8009832:	3b01      	subs	r3, #1
 8009834:	025b      	lsls	r3, r3, #9
 8009836:	b29b      	uxth	r3, r3
 8009838:	431a      	orrs	r2, r3
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	68db      	ldr	r3, [r3, #12]
 800983e:	3b01      	subs	r3, #1
 8009840:	041b      	lsls	r3, r3, #16
 8009842:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8009846:	431a      	orrs	r2, r3
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	691b      	ldr	r3, [r3, #16]
 800984c:	3b01      	subs	r3, #1
 800984e:	061b      	lsls	r3, r3, #24
 8009850:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009854:	4931      	ldr	r1, [pc, #196]	@ (800991c <RCCEx_PLL3_Config+0x15c>)
 8009856:	4313      	orrs	r3, r2
 8009858:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800985a:	4b30      	ldr	r3, [pc, #192]	@ (800991c <RCCEx_PLL3_Config+0x15c>)
 800985c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800985e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	695b      	ldr	r3, [r3, #20]
 8009866:	492d      	ldr	r1, [pc, #180]	@ (800991c <RCCEx_PLL3_Config+0x15c>)
 8009868:	4313      	orrs	r3, r2
 800986a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800986c:	4b2b      	ldr	r3, [pc, #172]	@ (800991c <RCCEx_PLL3_Config+0x15c>)
 800986e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009870:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	699b      	ldr	r3, [r3, #24]
 8009878:	4928      	ldr	r1, [pc, #160]	@ (800991c <RCCEx_PLL3_Config+0x15c>)
 800987a:	4313      	orrs	r3, r2
 800987c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800987e:	4b27      	ldr	r3, [pc, #156]	@ (800991c <RCCEx_PLL3_Config+0x15c>)
 8009880:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009882:	4a26      	ldr	r2, [pc, #152]	@ (800991c <RCCEx_PLL3_Config+0x15c>)
 8009884:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009888:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800988a:	4b24      	ldr	r3, [pc, #144]	@ (800991c <RCCEx_PLL3_Config+0x15c>)
 800988c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800988e:	4b24      	ldr	r3, [pc, #144]	@ (8009920 <RCCEx_PLL3_Config+0x160>)
 8009890:	4013      	ands	r3, r2
 8009892:	687a      	ldr	r2, [r7, #4]
 8009894:	69d2      	ldr	r2, [r2, #28]
 8009896:	00d2      	lsls	r2, r2, #3
 8009898:	4920      	ldr	r1, [pc, #128]	@ (800991c <RCCEx_PLL3_Config+0x15c>)
 800989a:	4313      	orrs	r3, r2
 800989c:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800989e:	4b1f      	ldr	r3, [pc, #124]	@ (800991c <RCCEx_PLL3_Config+0x15c>)
 80098a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098a2:	4a1e      	ldr	r2, [pc, #120]	@ (800991c <RCCEx_PLL3_Config+0x15c>)
 80098a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80098a8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80098aa:	683b      	ldr	r3, [r7, #0]
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d106      	bne.n	80098be <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80098b0:	4b1a      	ldr	r3, [pc, #104]	@ (800991c <RCCEx_PLL3_Config+0x15c>)
 80098b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098b4:	4a19      	ldr	r2, [pc, #100]	@ (800991c <RCCEx_PLL3_Config+0x15c>)
 80098b6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80098ba:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80098bc:	e00f      	b.n	80098de <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80098be:	683b      	ldr	r3, [r7, #0]
 80098c0:	2b01      	cmp	r3, #1
 80098c2:	d106      	bne.n	80098d2 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80098c4:	4b15      	ldr	r3, [pc, #84]	@ (800991c <RCCEx_PLL3_Config+0x15c>)
 80098c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098c8:	4a14      	ldr	r2, [pc, #80]	@ (800991c <RCCEx_PLL3_Config+0x15c>)
 80098ca:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80098ce:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80098d0:	e005      	b.n	80098de <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80098d2:	4b12      	ldr	r3, [pc, #72]	@ (800991c <RCCEx_PLL3_Config+0x15c>)
 80098d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098d6:	4a11      	ldr	r2, [pc, #68]	@ (800991c <RCCEx_PLL3_Config+0x15c>)
 80098d8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80098dc:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80098de:	4b0f      	ldr	r3, [pc, #60]	@ (800991c <RCCEx_PLL3_Config+0x15c>)
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	4a0e      	ldr	r2, [pc, #56]	@ (800991c <RCCEx_PLL3_Config+0x15c>)
 80098e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80098e8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80098ea:	f7f7 fd7b 	bl	80013e4 <HAL_GetTick>
 80098ee:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80098f0:	e008      	b.n	8009904 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80098f2:	f7f7 fd77 	bl	80013e4 <HAL_GetTick>
 80098f6:	4602      	mov	r2, r0
 80098f8:	68bb      	ldr	r3, [r7, #8]
 80098fa:	1ad3      	subs	r3, r2, r3
 80098fc:	2b02      	cmp	r3, #2
 80098fe:	d901      	bls.n	8009904 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8009900:	2303      	movs	r3, #3
 8009902:	e006      	b.n	8009912 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009904:	4b05      	ldr	r3, [pc, #20]	@ (800991c <RCCEx_PLL3_Config+0x15c>)
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800990c:	2b00      	cmp	r3, #0
 800990e:	d0f0      	beq.n	80098f2 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8009910:	7bfb      	ldrb	r3, [r7, #15]
}
 8009912:	4618      	mov	r0, r3
 8009914:	3710      	adds	r7, #16
 8009916:	46bd      	mov	sp, r7
 8009918:	bd80      	pop	{r7, pc}
 800991a:	bf00      	nop
 800991c:	58024400 	.word	0x58024400
 8009920:	ffff0007 	.word	0xffff0007

08009924 <memset>:
 8009924:	4402      	add	r2, r0
 8009926:	4603      	mov	r3, r0
 8009928:	4293      	cmp	r3, r2
 800992a:	d100      	bne.n	800992e <memset+0xa>
 800992c:	4770      	bx	lr
 800992e:	f803 1b01 	strb.w	r1, [r3], #1
 8009932:	e7f9      	b.n	8009928 <memset+0x4>

08009934 <__libc_init_array>:
 8009934:	b570      	push	{r4, r5, r6, lr}
 8009936:	4d0d      	ldr	r5, [pc, #52]	@ (800996c <__libc_init_array+0x38>)
 8009938:	4c0d      	ldr	r4, [pc, #52]	@ (8009970 <__libc_init_array+0x3c>)
 800993a:	1b64      	subs	r4, r4, r5
 800993c:	10a4      	asrs	r4, r4, #2
 800993e:	2600      	movs	r6, #0
 8009940:	42a6      	cmp	r6, r4
 8009942:	d109      	bne.n	8009958 <__libc_init_array+0x24>
 8009944:	4d0b      	ldr	r5, [pc, #44]	@ (8009974 <__libc_init_array+0x40>)
 8009946:	4c0c      	ldr	r4, [pc, #48]	@ (8009978 <__libc_init_array+0x44>)
 8009948:	f000 f826 	bl	8009998 <_init>
 800994c:	1b64      	subs	r4, r4, r5
 800994e:	10a4      	asrs	r4, r4, #2
 8009950:	2600      	movs	r6, #0
 8009952:	42a6      	cmp	r6, r4
 8009954:	d105      	bne.n	8009962 <__libc_init_array+0x2e>
 8009956:	bd70      	pop	{r4, r5, r6, pc}
 8009958:	f855 3b04 	ldr.w	r3, [r5], #4
 800995c:	4798      	blx	r3
 800995e:	3601      	adds	r6, #1
 8009960:	e7ee      	b.n	8009940 <__libc_init_array+0xc>
 8009962:	f855 3b04 	ldr.w	r3, [r5], #4
 8009966:	4798      	blx	r3
 8009968:	3601      	adds	r6, #1
 800996a:	e7f2      	b.n	8009952 <__libc_init_array+0x1e>
 800996c:	08009a24 	.word	0x08009a24
 8009970:	08009a24 	.word	0x08009a24
 8009974:	08009a24 	.word	0x08009a24
 8009978:	08009a28 	.word	0x08009a28

0800997c <memcpy>:
 800997c:	440a      	add	r2, r1
 800997e:	4291      	cmp	r1, r2
 8009980:	f100 33ff 	add.w	r3, r0, #4294967295
 8009984:	d100      	bne.n	8009988 <memcpy+0xc>
 8009986:	4770      	bx	lr
 8009988:	b510      	push	{r4, lr}
 800998a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800998e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009992:	4291      	cmp	r1, r2
 8009994:	d1f9      	bne.n	800998a <memcpy+0xe>
 8009996:	bd10      	pop	{r4, pc}

08009998 <_init>:
 8009998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800999a:	bf00      	nop
 800999c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800999e:	bc08      	pop	{r3}
 80099a0:	469e      	mov	lr, r3
 80099a2:	4770      	bx	lr

080099a4 <_fini>:
 80099a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099a6:	bf00      	nop
 80099a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80099aa:	bc08      	pop	{r3}
 80099ac:	469e      	mov	lr, r3
 80099ae:	4770      	bx	lr
