5 14 fd81 3 *
8 /home/bryce3/trevorw/devel/covered/diags/verilog 2 -t (main) 2 -vcd (top.vcd) 2 -o (bug2794588.cdd) 2 -y (lib) 2 -v (lib/top.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 lib/top.v 1 24 1 
1 a 1 3 70005 1 0 0 0 1 17 0 1 0 0 0 0
1 b 2 3 70008 1 0 0 0 1 17 0 1 0 0 0 0
1 c 3 4 60005 1 0 0 0 1 17 1 1 0 0 0 0
1 z 4 4 60008 1 0 0 0 1 17 1 1 0 0 0 0
3 0 adder1 "main.add" 0 lib/adder1.v 1 18 1 
2 1 15 15 f000f 1 1 1004 0 0 1 1 b
2 2 15 15 b000b 1 1 1004 0 0 1 1 a
2 3 15 15 b000f 1 2 1044 1 2 1 18 0 1 1 0 0 0
2 4 15 15 70007 0 1 1410 0 0 1 1 z
2 5 15 15 7000f 2 35 6 3 4
2 6 16 16 f000f 1 1 1004 0 0 1 1 b
2 7 16 16 b000b 1 1 1004 0 0 1 1 a
2 8 16 16 b000f 1 8 1184 6 7 1 18 0 1 1 1 0 0
2 9 16 16 70007 0 1 1410 0 0 1 1 c
2 10 16 16 7000f 2 35 6 8 9
1 a 5 8 7 1 0 0 0 1 17 1 1 0 0 0 0
1 b 6 9 7 1 0 0 0 1 17 1 1 0 0 0 0
1 c 7 10 20008 1 0 0 0 1 17 1 1 0 0 0 0
1 z 8 11 20009 1 0 0 0 1 17 1 1 0 0 0 0
4 5 f 5 5 5
4 10 f 10 10 10
3 1 main.u$0 "main.u$0" 0 lib/top.v 13 22 1 
