#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x138708550 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -12;
P_0x138704610 .param/l "ADDR_WIDTH" 0 2 6, +C4<00000000000000000000000000100000>;
P_0x138704650 .param/l "DATA_WIDTH" 0 2 5, +C4<00000000000000000000000000100000>;
P_0x138704690 .param/l "MAIN_FRE" 0 2 7, +C4<00000000000000000000000111110100>;
P_0x1387046d0 .param/l "n" 0 2 36, +C4<00000000000000000000000000100000>;
v0x138725e20_0 .var "WE", 0 0;
v0x138725ee0_0 .var "addr", 31 0;
v0x138725f70_0 .var "data", 31 0;
v0x138726040_0 .net "dataout", 31 0, v0x138724c10_0;  1 drivers
v0x1387260f0_0 .var "sys_clk", 0 0;
v0x1387261c0_0 .var "sys_rst", 0 0;
E_0x1387087c0 .event posedge, v0x138724ab0_0;
S_0x138704710 .scope module, "u_MEM" "MEM" 2 40, 3 3 0, S_0x138708550;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Address";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /OUTPUT 32 "dataout";
    .port_info 4 /INPUT 1 "clk";
P_0x1387052c0 .param/l "n" 0 3 6, +C4<00000000000000000000000000100000>;
v0x138704880_0 .net "Address", 31 0, v0x138725ee0_0;  1 drivers
v0x138724a10_0 .net "WE", 0 0, v0x138725e20_0;  1 drivers
v0x138724ab0_0 .net "clk", 0 0, v0x1387260f0_0;  1 drivers
v0x138724b60_0 .net "data", 31 0, v0x138725f70_0;  1 drivers
v0x138724c10_0 .var "dataout", 31 0;
v0x138724d00 .array "mem", 0 255, 7 0;
v0x138724d00_0 .array/port v0x138724d00, 0;
v0x138724d00_1 .array/port v0x138724d00, 1;
v0x138724d00_2 .array/port v0x138724d00, 2;
E_0x138704dd0/0 .event anyedge, v0x138704880_0, v0x138724d00_0, v0x138724d00_1, v0x138724d00_2;
v0x138724d00_3 .array/port v0x138724d00, 3;
v0x138724d00_4 .array/port v0x138724d00, 4;
v0x138724d00_5 .array/port v0x138724d00, 5;
v0x138724d00_6 .array/port v0x138724d00, 6;
E_0x138704dd0/1 .event anyedge, v0x138724d00_3, v0x138724d00_4, v0x138724d00_5, v0x138724d00_6;
v0x138724d00_7 .array/port v0x138724d00, 7;
v0x138724d00_8 .array/port v0x138724d00, 8;
v0x138724d00_9 .array/port v0x138724d00, 9;
v0x138724d00_10 .array/port v0x138724d00, 10;
E_0x138704dd0/2 .event anyedge, v0x138724d00_7, v0x138724d00_8, v0x138724d00_9, v0x138724d00_10;
v0x138724d00_11 .array/port v0x138724d00, 11;
v0x138724d00_12 .array/port v0x138724d00, 12;
v0x138724d00_13 .array/port v0x138724d00, 13;
v0x138724d00_14 .array/port v0x138724d00, 14;
E_0x138704dd0/3 .event anyedge, v0x138724d00_11, v0x138724d00_12, v0x138724d00_13, v0x138724d00_14;
v0x138724d00_15 .array/port v0x138724d00, 15;
v0x138724d00_16 .array/port v0x138724d00, 16;
v0x138724d00_17 .array/port v0x138724d00, 17;
v0x138724d00_18 .array/port v0x138724d00, 18;
E_0x138704dd0/4 .event anyedge, v0x138724d00_15, v0x138724d00_16, v0x138724d00_17, v0x138724d00_18;
v0x138724d00_19 .array/port v0x138724d00, 19;
v0x138724d00_20 .array/port v0x138724d00, 20;
v0x138724d00_21 .array/port v0x138724d00, 21;
v0x138724d00_22 .array/port v0x138724d00, 22;
E_0x138704dd0/5 .event anyedge, v0x138724d00_19, v0x138724d00_20, v0x138724d00_21, v0x138724d00_22;
v0x138724d00_23 .array/port v0x138724d00, 23;
v0x138724d00_24 .array/port v0x138724d00, 24;
v0x138724d00_25 .array/port v0x138724d00, 25;
v0x138724d00_26 .array/port v0x138724d00, 26;
E_0x138704dd0/6 .event anyedge, v0x138724d00_23, v0x138724d00_24, v0x138724d00_25, v0x138724d00_26;
v0x138724d00_27 .array/port v0x138724d00, 27;
v0x138724d00_28 .array/port v0x138724d00, 28;
v0x138724d00_29 .array/port v0x138724d00, 29;
v0x138724d00_30 .array/port v0x138724d00, 30;
E_0x138704dd0/7 .event anyedge, v0x138724d00_27, v0x138724d00_28, v0x138724d00_29, v0x138724d00_30;
v0x138724d00_31 .array/port v0x138724d00, 31;
v0x138724d00_32 .array/port v0x138724d00, 32;
v0x138724d00_33 .array/port v0x138724d00, 33;
v0x138724d00_34 .array/port v0x138724d00, 34;
E_0x138704dd0/8 .event anyedge, v0x138724d00_31, v0x138724d00_32, v0x138724d00_33, v0x138724d00_34;
v0x138724d00_35 .array/port v0x138724d00, 35;
v0x138724d00_36 .array/port v0x138724d00, 36;
v0x138724d00_37 .array/port v0x138724d00, 37;
v0x138724d00_38 .array/port v0x138724d00, 38;
E_0x138704dd0/9 .event anyedge, v0x138724d00_35, v0x138724d00_36, v0x138724d00_37, v0x138724d00_38;
v0x138724d00_39 .array/port v0x138724d00, 39;
v0x138724d00_40 .array/port v0x138724d00, 40;
v0x138724d00_41 .array/port v0x138724d00, 41;
v0x138724d00_42 .array/port v0x138724d00, 42;
E_0x138704dd0/10 .event anyedge, v0x138724d00_39, v0x138724d00_40, v0x138724d00_41, v0x138724d00_42;
v0x138724d00_43 .array/port v0x138724d00, 43;
v0x138724d00_44 .array/port v0x138724d00, 44;
v0x138724d00_45 .array/port v0x138724d00, 45;
v0x138724d00_46 .array/port v0x138724d00, 46;
E_0x138704dd0/11 .event anyedge, v0x138724d00_43, v0x138724d00_44, v0x138724d00_45, v0x138724d00_46;
v0x138724d00_47 .array/port v0x138724d00, 47;
v0x138724d00_48 .array/port v0x138724d00, 48;
v0x138724d00_49 .array/port v0x138724d00, 49;
v0x138724d00_50 .array/port v0x138724d00, 50;
E_0x138704dd0/12 .event anyedge, v0x138724d00_47, v0x138724d00_48, v0x138724d00_49, v0x138724d00_50;
v0x138724d00_51 .array/port v0x138724d00, 51;
v0x138724d00_52 .array/port v0x138724d00, 52;
v0x138724d00_53 .array/port v0x138724d00, 53;
v0x138724d00_54 .array/port v0x138724d00, 54;
E_0x138704dd0/13 .event anyedge, v0x138724d00_51, v0x138724d00_52, v0x138724d00_53, v0x138724d00_54;
v0x138724d00_55 .array/port v0x138724d00, 55;
v0x138724d00_56 .array/port v0x138724d00, 56;
v0x138724d00_57 .array/port v0x138724d00, 57;
v0x138724d00_58 .array/port v0x138724d00, 58;
E_0x138704dd0/14 .event anyedge, v0x138724d00_55, v0x138724d00_56, v0x138724d00_57, v0x138724d00_58;
v0x138724d00_59 .array/port v0x138724d00, 59;
v0x138724d00_60 .array/port v0x138724d00, 60;
v0x138724d00_61 .array/port v0x138724d00, 61;
v0x138724d00_62 .array/port v0x138724d00, 62;
E_0x138704dd0/15 .event anyedge, v0x138724d00_59, v0x138724d00_60, v0x138724d00_61, v0x138724d00_62;
v0x138724d00_63 .array/port v0x138724d00, 63;
v0x138724d00_64 .array/port v0x138724d00, 64;
v0x138724d00_65 .array/port v0x138724d00, 65;
v0x138724d00_66 .array/port v0x138724d00, 66;
E_0x138704dd0/16 .event anyedge, v0x138724d00_63, v0x138724d00_64, v0x138724d00_65, v0x138724d00_66;
v0x138724d00_67 .array/port v0x138724d00, 67;
v0x138724d00_68 .array/port v0x138724d00, 68;
v0x138724d00_69 .array/port v0x138724d00, 69;
v0x138724d00_70 .array/port v0x138724d00, 70;
E_0x138704dd0/17 .event anyedge, v0x138724d00_67, v0x138724d00_68, v0x138724d00_69, v0x138724d00_70;
v0x138724d00_71 .array/port v0x138724d00, 71;
v0x138724d00_72 .array/port v0x138724d00, 72;
v0x138724d00_73 .array/port v0x138724d00, 73;
v0x138724d00_74 .array/port v0x138724d00, 74;
E_0x138704dd0/18 .event anyedge, v0x138724d00_71, v0x138724d00_72, v0x138724d00_73, v0x138724d00_74;
v0x138724d00_75 .array/port v0x138724d00, 75;
v0x138724d00_76 .array/port v0x138724d00, 76;
v0x138724d00_77 .array/port v0x138724d00, 77;
v0x138724d00_78 .array/port v0x138724d00, 78;
E_0x138704dd0/19 .event anyedge, v0x138724d00_75, v0x138724d00_76, v0x138724d00_77, v0x138724d00_78;
v0x138724d00_79 .array/port v0x138724d00, 79;
v0x138724d00_80 .array/port v0x138724d00, 80;
v0x138724d00_81 .array/port v0x138724d00, 81;
v0x138724d00_82 .array/port v0x138724d00, 82;
E_0x138704dd0/20 .event anyedge, v0x138724d00_79, v0x138724d00_80, v0x138724d00_81, v0x138724d00_82;
v0x138724d00_83 .array/port v0x138724d00, 83;
v0x138724d00_84 .array/port v0x138724d00, 84;
v0x138724d00_85 .array/port v0x138724d00, 85;
v0x138724d00_86 .array/port v0x138724d00, 86;
E_0x138704dd0/21 .event anyedge, v0x138724d00_83, v0x138724d00_84, v0x138724d00_85, v0x138724d00_86;
v0x138724d00_87 .array/port v0x138724d00, 87;
v0x138724d00_88 .array/port v0x138724d00, 88;
v0x138724d00_89 .array/port v0x138724d00, 89;
v0x138724d00_90 .array/port v0x138724d00, 90;
E_0x138704dd0/22 .event anyedge, v0x138724d00_87, v0x138724d00_88, v0x138724d00_89, v0x138724d00_90;
v0x138724d00_91 .array/port v0x138724d00, 91;
v0x138724d00_92 .array/port v0x138724d00, 92;
v0x138724d00_93 .array/port v0x138724d00, 93;
v0x138724d00_94 .array/port v0x138724d00, 94;
E_0x138704dd0/23 .event anyedge, v0x138724d00_91, v0x138724d00_92, v0x138724d00_93, v0x138724d00_94;
v0x138724d00_95 .array/port v0x138724d00, 95;
v0x138724d00_96 .array/port v0x138724d00, 96;
v0x138724d00_97 .array/port v0x138724d00, 97;
v0x138724d00_98 .array/port v0x138724d00, 98;
E_0x138704dd0/24 .event anyedge, v0x138724d00_95, v0x138724d00_96, v0x138724d00_97, v0x138724d00_98;
v0x138724d00_99 .array/port v0x138724d00, 99;
v0x138724d00_100 .array/port v0x138724d00, 100;
v0x138724d00_101 .array/port v0x138724d00, 101;
v0x138724d00_102 .array/port v0x138724d00, 102;
E_0x138704dd0/25 .event anyedge, v0x138724d00_99, v0x138724d00_100, v0x138724d00_101, v0x138724d00_102;
v0x138724d00_103 .array/port v0x138724d00, 103;
v0x138724d00_104 .array/port v0x138724d00, 104;
v0x138724d00_105 .array/port v0x138724d00, 105;
v0x138724d00_106 .array/port v0x138724d00, 106;
E_0x138704dd0/26 .event anyedge, v0x138724d00_103, v0x138724d00_104, v0x138724d00_105, v0x138724d00_106;
v0x138724d00_107 .array/port v0x138724d00, 107;
v0x138724d00_108 .array/port v0x138724d00, 108;
v0x138724d00_109 .array/port v0x138724d00, 109;
v0x138724d00_110 .array/port v0x138724d00, 110;
E_0x138704dd0/27 .event anyedge, v0x138724d00_107, v0x138724d00_108, v0x138724d00_109, v0x138724d00_110;
v0x138724d00_111 .array/port v0x138724d00, 111;
v0x138724d00_112 .array/port v0x138724d00, 112;
v0x138724d00_113 .array/port v0x138724d00, 113;
v0x138724d00_114 .array/port v0x138724d00, 114;
E_0x138704dd0/28 .event anyedge, v0x138724d00_111, v0x138724d00_112, v0x138724d00_113, v0x138724d00_114;
v0x138724d00_115 .array/port v0x138724d00, 115;
v0x138724d00_116 .array/port v0x138724d00, 116;
v0x138724d00_117 .array/port v0x138724d00, 117;
v0x138724d00_118 .array/port v0x138724d00, 118;
E_0x138704dd0/29 .event anyedge, v0x138724d00_115, v0x138724d00_116, v0x138724d00_117, v0x138724d00_118;
v0x138724d00_119 .array/port v0x138724d00, 119;
v0x138724d00_120 .array/port v0x138724d00, 120;
v0x138724d00_121 .array/port v0x138724d00, 121;
v0x138724d00_122 .array/port v0x138724d00, 122;
E_0x138704dd0/30 .event anyedge, v0x138724d00_119, v0x138724d00_120, v0x138724d00_121, v0x138724d00_122;
v0x138724d00_123 .array/port v0x138724d00, 123;
v0x138724d00_124 .array/port v0x138724d00, 124;
v0x138724d00_125 .array/port v0x138724d00, 125;
v0x138724d00_126 .array/port v0x138724d00, 126;
E_0x138704dd0/31 .event anyedge, v0x138724d00_123, v0x138724d00_124, v0x138724d00_125, v0x138724d00_126;
v0x138724d00_127 .array/port v0x138724d00, 127;
v0x138724d00_128 .array/port v0x138724d00, 128;
v0x138724d00_129 .array/port v0x138724d00, 129;
v0x138724d00_130 .array/port v0x138724d00, 130;
E_0x138704dd0/32 .event anyedge, v0x138724d00_127, v0x138724d00_128, v0x138724d00_129, v0x138724d00_130;
v0x138724d00_131 .array/port v0x138724d00, 131;
v0x138724d00_132 .array/port v0x138724d00, 132;
v0x138724d00_133 .array/port v0x138724d00, 133;
v0x138724d00_134 .array/port v0x138724d00, 134;
E_0x138704dd0/33 .event anyedge, v0x138724d00_131, v0x138724d00_132, v0x138724d00_133, v0x138724d00_134;
v0x138724d00_135 .array/port v0x138724d00, 135;
v0x138724d00_136 .array/port v0x138724d00, 136;
v0x138724d00_137 .array/port v0x138724d00, 137;
v0x138724d00_138 .array/port v0x138724d00, 138;
E_0x138704dd0/34 .event anyedge, v0x138724d00_135, v0x138724d00_136, v0x138724d00_137, v0x138724d00_138;
v0x138724d00_139 .array/port v0x138724d00, 139;
v0x138724d00_140 .array/port v0x138724d00, 140;
v0x138724d00_141 .array/port v0x138724d00, 141;
v0x138724d00_142 .array/port v0x138724d00, 142;
E_0x138704dd0/35 .event anyedge, v0x138724d00_139, v0x138724d00_140, v0x138724d00_141, v0x138724d00_142;
v0x138724d00_143 .array/port v0x138724d00, 143;
v0x138724d00_144 .array/port v0x138724d00, 144;
v0x138724d00_145 .array/port v0x138724d00, 145;
v0x138724d00_146 .array/port v0x138724d00, 146;
E_0x138704dd0/36 .event anyedge, v0x138724d00_143, v0x138724d00_144, v0x138724d00_145, v0x138724d00_146;
v0x138724d00_147 .array/port v0x138724d00, 147;
v0x138724d00_148 .array/port v0x138724d00, 148;
v0x138724d00_149 .array/port v0x138724d00, 149;
v0x138724d00_150 .array/port v0x138724d00, 150;
E_0x138704dd0/37 .event anyedge, v0x138724d00_147, v0x138724d00_148, v0x138724d00_149, v0x138724d00_150;
v0x138724d00_151 .array/port v0x138724d00, 151;
v0x138724d00_152 .array/port v0x138724d00, 152;
v0x138724d00_153 .array/port v0x138724d00, 153;
v0x138724d00_154 .array/port v0x138724d00, 154;
E_0x138704dd0/38 .event anyedge, v0x138724d00_151, v0x138724d00_152, v0x138724d00_153, v0x138724d00_154;
v0x138724d00_155 .array/port v0x138724d00, 155;
v0x138724d00_156 .array/port v0x138724d00, 156;
v0x138724d00_157 .array/port v0x138724d00, 157;
v0x138724d00_158 .array/port v0x138724d00, 158;
E_0x138704dd0/39 .event anyedge, v0x138724d00_155, v0x138724d00_156, v0x138724d00_157, v0x138724d00_158;
v0x138724d00_159 .array/port v0x138724d00, 159;
v0x138724d00_160 .array/port v0x138724d00, 160;
v0x138724d00_161 .array/port v0x138724d00, 161;
v0x138724d00_162 .array/port v0x138724d00, 162;
E_0x138704dd0/40 .event anyedge, v0x138724d00_159, v0x138724d00_160, v0x138724d00_161, v0x138724d00_162;
v0x138724d00_163 .array/port v0x138724d00, 163;
v0x138724d00_164 .array/port v0x138724d00, 164;
v0x138724d00_165 .array/port v0x138724d00, 165;
v0x138724d00_166 .array/port v0x138724d00, 166;
E_0x138704dd0/41 .event anyedge, v0x138724d00_163, v0x138724d00_164, v0x138724d00_165, v0x138724d00_166;
v0x138724d00_167 .array/port v0x138724d00, 167;
v0x138724d00_168 .array/port v0x138724d00, 168;
v0x138724d00_169 .array/port v0x138724d00, 169;
v0x138724d00_170 .array/port v0x138724d00, 170;
E_0x138704dd0/42 .event anyedge, v0x138724d00_167, v0x138724d00_168, v0x138724d00_169, v0x138724d00_170;
v0x138724d00_171 .array/port v0x138724d00, 171;
v0x138724d00_172 .array/port v0x138724d00, 172;
v0x138724d00_173 .array/port v0x138724d00, 173;
v0x138724d00_174 .array/port v0x138724d00, 174;
E_0x138704dd0/43 .event anyedge, v0x138724d00_171, v0x138724d00_172, v0x138724d00_173, v0x138724d00_174;
v0x138724d00_175 .array/port v0x138724d00, 175;
v0x138724d00_176 .array/port v0x138724d00, 176;
v0x138724d00_177 .array/port v0x138724d00, 177;
v0x138724d00_178 .array/port v0x138724d00, 178;
E_0x138704dd0/44 .event anyedge, v0x138724d00_175, v0x138724d00_176, v0x138724d00_177, v0x138724d00_178;
v0x138724d00_179 .array/port v0x138724d00, 179;
v0x138724d00_180 .array/port v0x138724d00, 180;
v0x138724d00_181 .array/port v0x138724d00, 181;
v0x138724d00_182 .array/port v0x138724d00, 182;
E_0x138704dd0/45 .event anyedge, v0x138724d00_179, v0x138724d00_180, v0x138724d00_181, v0x138724d00_182;
v0x138724d00_183 .array/port v0x138724d00, 183;
v0x138724d00_184 .array/port v0x138724d00, 184;
v0x138724d00_185 .array/port v0x138724d00, 185;
v0x138724d00_186 .array/port v0x138724d00, 186;
E_0x138704dd0/46 .event anyedge, v0x138724d00_183, v0x138724d00_184, v0x138724d00_185, v0x138724d00_186;
v0x138724d00_187 .array/port v0x138724d00, 187;
v0x138724d00_188 .array/port v0x138724d00, 188;
v0x138724d00_189 .array/port v0x138724d00, 189;
v0x138724d00_190 .array/port v0x138724d00, 190;
E_0x138704dd0/47 .event anyedge, v0x138724d00_187, v0x138724d00_188, v0x138724d00_189, v0x138724d00_190;
v0x138724d00_191 .array/port v0x138724d00, 191;
v0x138724d00_192 .array/port v0x138724d00, 192;
v0x138724d00_193 .array/port v0x138724d00, 193;
v0x138724d00_194 .array/port v0x138724d00, 194;
E_0x138704dd0/48 .event anyedge, v0x138724d00_191, v0x138724d00_192, v0x138724d00_193, v0x138724d00_194;
v0x138724d00_195 .array/port v0x138724d00, 195;
v0x138724d00_196 .array/port v0x138724d00, 196;
v0x138724d00_197 .array/port v0x138724d00, 197;
v0x138724d00_198 .array/port v0x138724d00, 198;
E_0x138704dd0/49 .event anyedge, v0x138724d00_195, v0x138724d00_196, v0x138724d00_197, v0x138724d00_198;
v0x138724d00_199 .array/port v0x138724d00, 199;
v0x138724d00_200 .array/port v0x138724d00, 200;
v0x138724d00_201 .array/port v0x138724d00, 201;
v0x138724d00_202 .array/port v0x138724d00, 202;
E_0x138704dd0/50 .event anyedge, v0x138724d00_199, v0x138724d00_200, v0x138724d00_201, v0x138724d00_202;
v0x138724d00_203 .array/port v0x138724d00, 203;
v0x138724d00_204 .array/port v0x138724d00, 204;
v0x138724d00_205 .array/port v0x138724d00, 205;
v0x138724d00_206 .array/port v0x138724d00, 206;
E_0x138704dd0/51 .event anyedge, v0x138724d00_203, v0x138724d00_204, v0x138724d00_205, v0x138724d00_206;
v0x138724d00_207 .array/port v0x138724d00, 207;
v0x138724d00_208 .array/port v0x138724d00, 208;
v0x138724d00_209 .array/port v0x138724d00, 209;
v0x138724d00_210 .array/port v0x138724d00, 210;
E_0x138704dd0/52 .event anyedge, v0x138724d00_207, v0x138724d00_208, v0x138724d00_209, v0x138724d00_210;
v0x138724d00_211 .array/port v0x138724d00, 211;
v0x138724d00_212 .array/port v0x138724d00, 212;
v0x138724d00_213 .array/port v0x138724d00, 213;
v0x138724d00_214 .array/port v0x138724d00, 214;
E_0x138704dd0/53 .event anyedge, v0x138724d00_211, v0x138724d00_212, v0x138724d00_213, v0x138724d00_214;
v0x138724d00_215 .array/port v0x138724d00, 215;
v0x138724d00_216 .array/port v0x138724d00, 216;
v0x138724d00_217 .array/port v0x138724d00, 217;
v0x138724d00_218 .array/port v0x138724d00, 218;
E_0x138704dd0/54 .event anyedge, v0x138724d00_215, v0x138724d00_216, v0x138724d00_217, v0x138724d00_218;
v0x138724d00_219 .array/port v0x138724d00, 219;
v0x138724d00_220 .array/port v0x138724d00, 220;
v0x138724d00_221 .array/port v0x138724d00, 221;
v0x138724d00_222 .array/port v0x138724d00, 222;
E_0x138704dd0/55 .event anyedge, v0x138724d00_219, v0x138724d00_220, v0x138724d00_221, v0x138724d00_222;
v0x138724d00_223 .array/port v0x138724d00, 223;
v0x138724d00_224 .array/port v0x138724d00, 224;
v0x138724d00_225 .array/port v0x138724d00, 225;
v0x138724d00_226 .array/port v0x138724d00, 226;
E_0x138704dd0/56 .event anyedge, v0x138724d00_223, v0x138724d00_224, v0x138724d00_225, v0x138724d00_226;
v0x138724d00_227 .array/port v0x138724d00, 227;
v0x138724d00_228 .array/port v0x138724d00, 228;
v0x138724d00_229 .array/port v0x138724d00, 229;
v0x138724d00_230 .array/port v0x138724d00, 230;
E_0x138704dd0/57 .event anyedge, v0x138724d00_227, v0x138724d00_228, v0x138724d00_229, v0x138724d00_230;
v0x138724d00_231 .array/port v0x138724d00, 231;
v0x138724d00_232 .array/port v0x138724d00, 232;
v0x138724d00_233 .array/port v0x138724d00, 233;
v0x138724d00_234 .array/port v0x138724d00, 234;
E_0x138704dd0/58 .event anyedge, v0x138724d00_231, v0x138724d00_232, v0x138724d00_233, v0x138724d00_234;
v0x138724d00_235 .array/port v0x138724d00, 235;
v0x138724d00_236 .array/port v0x138724d00, 236;
v0x138724d00_237 .array/port v0x138724d00, 237;
v0x138724d00_238 .array/port v0x138724d00, 238;
E_0x138704dd0/59 .event anyedge, v0x138724d00_235, v0x138724d00_236, v0x138724d00_237, v0x138724d00_238;
v0x138724d00_239 .array/port v0x138724d00, 239;
v0x138724d00_240 .array/port v0x138724d00, 240;
v0x138724d00_241 .array/port v0x138724d00, 241;
v0x138724d00_242 .array/port v0x138724d00, 242;
E_0x138704dd0/60 .event anyedge, v0x138724d00_239, v0x138724d00_240, v0x138724d00_241, v0x138724d00_242;
v0x138724d00_243 .array/port v0x138724d00, 243;
v0x138724d00_244 .array/port v0x138724d00, 244;
v0x138724d00_245 .array/port v0x138724d00, 245;
v0x138724d00_246 .array/port v0x138724d00, 246;
E_0x138704dd0/61 .event anyedge, v0x138724d00_243, v0x138724d00_244, v0x138724d00_245, v0x138724d00_246;
v0x138724d00_247 .array/port v0x138724d00, 247;
v0x138724d00_248 .array/port v0x138724d00, 248;
v0x138724d00_249 .array/port v0x138724d00, 249;
v0x138724d00_250 .array/port v0x138724d00, 250;
E_0x138704dd0/62 .event anyedge, v0x138724d00_247, v0x138724d00_248, v0x138724d00_249, v0x138724d00_250;
v0x138724d00_251 .array/port v0x138724d00, 251;
v0x138724d00_252 .array/port v0x138724d00, 252;
v0x138724d00_253 .array/port v0x138724d00, 253;
v0x138724d00_254 .array/port v0x138724d00, 254;
E_0x138704dd0/63 .event anyedge, v0x138724d00_251, v0x138724d00_252, v0x138724d00_253, v0x138724d00_254;
v0x138724d00_255 .array/port v0x138724d00, 255;
E_0x138704dd0/64 .event anyedge, v0x138724d00_255;
E_0x138704dd0 .event/or E_0x138704dd0/0, E_0x138704dd0/1, E_0x138704dd0/2, E_0x138704dd0/3, E_0x138704dd0/4, E_0x138704dd0/5, E_0x138704dd0/6, E_0x138704dd0/7, E_0x138704dd0/8, E_0x138704dd0/9, E_0x138704dd0/10, E_0x138704dd0/11, E_0x138704dd0/12, E_0x138704dd0/13, E_0x138704dd0/14, E_0x138704dd0/15, E_0x138704dd0/16, E_0x138704dd0/17, E_0x138704dd0/18, E_0x138704dd0/19, E_0x138704dd0/20, E_0x138704dd0/21, E_0x138704dd0/22, E_0x138704dd0/23, E_0x138704dd0/24, E_0x138704dd0/25, E_0x138704dd0/26, E_0x138704dd0/27, E_0x138704dd0/28, E_0x138704dd0/29, E_0x138704dd0/30, E_0x138704dd0/31, E_0x138704dd0/32, E_0x138704dd0/33, E_0x138704dd0/34, E_0x138704dd0/35, E_0x138704dd0/36, E_0x138704dd0/37, E_0x138704dd0/38, E_0x138704dd0/39, E_0x138704dd0/40, E_0x138704dd0/41, E_0x138704dd0/42, E_0x138704dd0/43, E_0x138704dd0/44, E_0x138704dd0/45, E_0x138704dd0/46, E_0x138704dd0/47, E_0x138704dd0/48, E_0x138704dd0/49, E_0x138704dd0/50, E_0x138704dd0/51, E_0x138704dd0/52, E_0x138704dd0/53, E_0x138704dd0/54, E_0x138704dd0/55, E_0x138704dd0/56, E_0x138704dd0/57, E_0x138704dd0/58, E_0x138704dd0/59, E_0x138704dd0/60, E_0x138704dd0/61, E_0x138704dd0/62, E_0x138704dd0/63, E_0x138704dd0/64;
E_0x138705820 .event negedge, v0x138724ab0_0;
    .scope S_0x138704710;
T_0 ;
    %vpi_call 3 22 "$readmemh", "/Users/yr/code/computer-organization/computer-organization-labs/MEM/user/data/data.txt", v0x138724d00 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x138704710;
T_1 ;
    %wait E_0x138705820;
    %load/vec4 v0x138724a10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x138724b60_0;
    %split/vec4 8;
    %ix/getv 4, v0x138704880_0;
    %store/vec4a v0x138724d00, 4, 0;
    %split/vec4 8;
    %load/vec4 v0x138704880_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x138724d00, 4, 0;
    %split/vec4 8;
    %load/vec4 v0x138704880_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x138724d00, 4, 0;
    %load/vec4 v0x138704880_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x138724d00, 4, 0;
    %load/vec4 v0x138704880_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x138724d00, 4;
    %load/vec4 v0x138704880_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x138724d00, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x138704880_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x138724d00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x138704880_0;
    %load/vec4a v0x138724d00, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 3 30 "$display", "[DEBUG] write %h to memory address:%h, %h", v0x138724b60_0, v0x138704880_0, S<0,vec4,u32> {1 0 0};
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x138704710;
T_2 ;
    %wait E_0x138704dd0;
    %load/vec4 v0x138704880_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x138724d00, 4;
    %load/vec4 v0x138704880_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x138724d00, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x138704880_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x138724d00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x138704880_0;
    %load/vec4a v0x138724d00, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x138724c10_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x138708550;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1387260f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1387261c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x138725f70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x138725ee0_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x138708550;
T_4 ;
    %delay 100000, 0;
    %load/vec4 v0x1387260f0_0;
    %inv;
    %store/vec4 v0x1387260f0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x138708550;
T_5 ;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1387261c0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x138708550;
T_6 ;
    %wait E_0x1387087c0;
    %load/vec4 v0x1387261c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x138725ee0_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x138725ee0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x138725ee0_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x138708550;
T_7 ;
    %wait E_0x1387087c0;
    %load/vec4 v0x1387261c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x138725f70_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x138725f70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x138725f70_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x138708550;
T_8 ;
    %vpi_call 2 51 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 52 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x138708550 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x138725e20_0, 0, 1;
    %delay 25200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x138725e20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x138725ee0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x138725f70_0, 0, 32;
    %delay 200000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x138725e20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x138725ee0_0, 0, 32;
    %delay 10000000, 0;
    %vpi_call 2 79 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/MEM/user/src/MEM.v";
