{
"namespaces":{
  "cgralib":{
    "modules":{
      "BitIO":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "modparams":{"mode":"String"}
      }
    },
    "generators":{
      "IO":{
        "typegen":"cgralib.unary",
        "genparams":{"width":"Int"}
      },
      "Mem":{
        "typegen":"cgralib.cgralib_mem_type",
        "genparams":{"ID":"String", "ctrl_width":"Int", "has_chain_en":"Bool", "has_external_addrgen":"Bool", "has_flush":"Bool", "has_read_valid":"Bool", "has_reset":"Bool", "has_stencil_valid":"Bool", "has_valid":"Bool", "is_rom":"Bool", "num_inputs":"Int", "num_outputs":"Int", "use_prebuilt_mem":"Bool", "width":"Int"},
        "defaultgenargs":{"ID":["String",""], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false]}
      },
      "Mem_amber":{
        "typegen":"cgralib.cgralib_mem_amber_type",
        "genparams":{"ID":"String", "ctrl_width":"Int", "has_chain_en":"Bool", "has_external_addrgen":"Bool", "has_flush":"Bool", "has_read_valid":"Bool", "has_reset":"Bool", "has_stencil_valid":"Bool", "has_valid":"Bool", "is_rom":"Bool", "num_inputs":"Int", "num_outputs":"Int", "use_prebuilt_mem":"Bool", "width":"Int"},
        "defaultgenargs":{"ID":["String",""], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false]}
      },
      "Mem_jade":{
        "typegen":"cgralib.MemType",
        "genparams":{"total_depth":"Int", "width":"Int"},
        "defaultgenargs":{"total_depth":["Int",1024], "width":["Int",16]}
      },
      "PE":{
        "typegen":"cgralib.PEType",
        "genparams":{"numbitports":"Int", "numdataports":"Int", "op_kind":"String", "width":"Int"},
        "defaultgenargs":{"numbitports":["Int",3], "numdataports":["Int",2], "width":["Int",16]}
      },
      "Pond":{
        "typegen":"cgralib.cgralib_pond_type",
        "genparams":{"ID":"String", "has_stencil_valid":"Bool", "num_inputs":"Int", "num_outputs":"Int", "width":"Int"},
        "defaultgenargs":{"ID":["String",""], "has_stencil_valid":["Bool",true], "num_inputs":["Int",2], "num_outputs":["Int",2]}
      },
      "Pond_amber":{
        "typegen":"cgralib.cgralib_pond_amber_type",
        "genparams":{"ID":"String", "has_stencil_valid":"Bool", "num_inputs":"Int", "num_outputs":"Int", "width":"Int"},
        "defaultgenargs":{"ID":["String",""], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2]}
      }
    },
    "typegens":{
      "MemType":[{"total_depth":"Int", "width":"Int"},"implicit"],
      "PEType":[{"numbitports":"Int", "numdataports":"Int", "op_kind":"String", "width":"Int"},"implicit"],
      "cgralib_mem_amber_type":[{"ID":"String", "ctrl_width":"Int", "has_chain_en":"Bool", "has_external_addrgen":"Bool", "has_flush":"Bool", "has_read_valid":"Bool", "has_reset":"Bool", "has_stencil_valid":"Bool", "has_valid":"Bool", "is_rom":"Bool", "num_inputs":"Int", "num_outputs":"Int", "use_prebuilt_mem":"Bool", "width":"Int"},"implicit"],
      "cgralib_mem_type":[{"ID":"String", "ctrl_width":"Int", "has_chain_en":"Bool", "has_external_addrgen":"Bool", "has_flush":"Bool", "has_read_valid":"Bool", "has_reset":"Bool", "has_stencil_valid":"Bool", "has_valid":"Bool", "is_rom":"Bool", "num_inputs":"Int", "num_outputs":"Int", "use_prebuilt_mem":"Bool", "width":"Int"},"implicit"],
      "cgralib_pond_amber_type":[{"ID":"String", "has_stencil_valid":"Bool", "num_inputs":"Int", "num_outputs":"Int", "width":"Int"},"implicit"],
      "cgralib_pond_type":[{"ID":"String", "has_stencil_valid":"Bool", "num_inputs":"Int", "num_outputs":"Int", "width":"Int"},"implicit"],
      "unary":[{"width":"Int"},"implicit"]
    }
  },
  "commonlib":{
    "generators":{
      "MAD":{
        "typegen":"coreir.ternary",
        "genparams":{"width":"Int"}
      },
      "abs":{
        "typegen":"coreir.unary",
        "genparams":{"width":"Int"}
      },
      "absd":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "accumulation_register":{
        "typegen":"commonlib.accumulation_register_type",
        "genparams":{"iterations":"Int", "width":"Int"}
      },
      "bitopn":{
        "typegen":"commonlib.bitopN_type",
        "genparams":{"N":"Int", "operator":"String"}
      },
      "const_array":{
        "typegen":"coreir.constArrayTG",
        "genparams":{"type":"CoreIRType", "value":"Int"},
        "defaultgenargs":{"value":["Int",0]}
      },
      "counter":{
        "typegen":"commonlib.counter_type",
        "genparams":{"inc":"Int", "max":"Int", "min":"Int", "width":"Int"}
      },
      "deserializer":{
        "typegen":"commonlib.deserializer_type",
        "genparams":{"rate":"Int", "width":"Int"}
      },
      "div":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "lutN":{
        "typegen":"commonlib.lutNType",
        "genparams":{"N":"Int"},
        "metadata":{"verilog":{"definition":"  assign out = init[in];","interface":["input [N-1:0] in","output out"],"parameters":["init"]}}
      },
      "mult_high":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "mult_middle":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "muxn":{
        "typegen":"commonlib.muxN_type",
        "genparams":{"N":"Int", "width":"Int"}
      },
      "opn":{
        "typegen":"commonlib.opN_type",
        "genparams":{"N":"Int", "operator":"String", "width":"Int"},
        "modules":[
          [{"N":["Int",9], "operator":["String","coreir.add"], "width":["Int",16]},{
              "type":["Record",[
                ["in",["Array",9,["Array",16,"BitIn"]]],
                ["out",["Array",16,"Bit"]]
              ]]
            }]
        ]
      },
      "reg_array":{
        "typegen":"coreir.regArrayTG",
        "genparams":{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "init":"Int", "type":"CoreIRType"},
        "defaultgenargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "init":["Int",0]}
      },
      "reshape":{
        "typegen":"commonlib.reshape_type",
        "genparams":{"input_type":"CoreIRType", "output_type":"CoreIRType"}
      },
      "sclamp":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "serializer":{
        "typegen":"commonlib.serializer_type",
        "genparams":{"rate":"Int", "width":"Int"}
      },
      "smax":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "smin":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "transpose":{
        "typegen":"commonlib.transpose_type",
        "genparams":{"input_type":"CoreIRType"}
      },
      "transpose_reshape":{
        "typegen":"commonlib.reshape_type",
        "genparams":{"input_type":"CoreIRType", "output_type":"CoreIRType"}
      },
      "uclamp":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "umax":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "umin":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      }
    },
    "typegens":{
      "accumulation_register_type":[{"iterations":"Int", "width":"Int"},"implicit"],
      "bitopN_type":[{"N":"Int", "operator":"String"},"implicit"],
      "counter_type":[{"inc":"Int", "max":"Int", "min":"Int", "width":"Int"},"implicit"],
      "deserializer_type":[{"rate":"Int", "width":"Int"},"implicit"],
      "lutNType":[{"N":"Int"},"implicit"],
      "muxN_type":[{"N":"Int", "width":"Int"},"implicit"],
      "opN_type":[{"N":"Int", "operator":"String", "width":"Int"},"sparse",[
        [{"N":["Int",9], "operator":["String","coreir.add"], "width":["Int",16]},["Record",[["in",["Array",9,["Array",16,"BitIn"]]],["out",["Array",16,"Bit"]]]]]
      ]],
      "reshape_type":[{"input_type":"CoreIRType", "output_type":"CoreIRType"},"implicit"],
      "serializer_type":[{"rate":"Int", "width":"Int"},"implicit"],
      "transpose_type":[{"input_type":"CoreIRType"},"implicit"]
    }
  },
  "corebit":{
    "modules":{
      "and":{
        "type":["Record",[
          ["in0","BitIn"],
          ["in1","BitIn"],
          ["out","Bit"]
        ]]
      },
      "concat":{
        "type":["Record",[
          ["in0","BitIn"],
          ["in1","BitIn"],
          ["out",["Array",2,"Bit"]]
        ]]
      },
      "const":{
        "type":["Record",[
          ["out","Bit"]
        ]],
        "modparams":{"value":"Bool"}
      },
      "ibuf":{
        "type":["Record",[
          ["in","BitInOut"],
          ["out","Bit"]
        ]]
      },
      "mux":{
        "type":["Record",[
          ["in0","BitIn"],
          ["in1","BitIn"],
          ["sel","BitIn"],
          ["out","Bit"]
        ]]
      },
      "not":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]]
      },
      "or":{
        "type":["Record",[
          ["in0","BitIn"],
          ["in1","BitIn"],
          ["out","Bit"]
        ]]
      },
      "pullresistor":{
        "type":["Record",[
          ["out","BitInOut"]
        ]],
        "modparams":{"value":"Bool"}
      },
      "reg":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "modparams":{"clk_posedge":"Bool", "init":"Bool"},
        "defaultmodargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
      },
      "reg_arst":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["arst",["Named","coreir.arstIn"]],
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "modparams":{"arst_posedge":"Bool", "clk_posedge":"Bool", "init":"Bool"},
        "defaultmodargs":{"arst_posedge":["Bool",true], "clk_posedge":["Bool",true], "init":["Bool",false]}
      },
      "term":{
        "type":["Record",[
          ["in","BitIn"]
        ]]
      },
      "tribuf":{
        "type":["Record",[
          ["in","BitIn"],
          ["en","BitIn"],
          ["out","BitInOut"]
        ]]
      },
      "undriven":{
        "type":["Record",[
          ["out","Bit"]
        ]]
      },
      "wire":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]]
      },
      "xnor":{
        "type":["Record",[
          ["in0","BitIn"],
          ["in1","BitIn"],
          ["out","Bit"]
        ]]
      },
      "xor":{
        "type":["Record",[
          ["in0","BitIn"],
          ["in1","BitIn"],
          ["out","Bit"]
        ]]
      }
    }
  },
  "coreir":{
    "generators":{
      "add":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"},
        "modules":[
          [{"width":["Int",16]},{
              "type":["Record",[
                ["in0",["Array",16,"BitIn"]],
                ["in1",["Array",16,"BitIn"]],
                ["out",["Array",16,"Bit"]]
              ]]
            }]
        ]
      },
      "and":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "andr":{
        "typegen":"coreir.unaryReduce",
        "genparams":{"width":"Int"}
      },
      "ashr":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "concat":{
        "typegen":"coreir.concatTypeFun",
        "genparams":{"width0":"Int", "width1":"Int"}
      },
      "const":{
        "typegen":"coreir.singleOutType",
        "genparams":{"width":"Int"},
        "modules":[
          [{"width":["Int",16]},{
              "type":["Record",[
                ["out",["Array",16,"Bit"]]
              ]],
              "modparams":{"value":["BitVector",16]}
            }]
        ]
      },
      "eq":{
        "typegen":"coreir.binaryReduce",
        "genparams":{"width":"Int"}
      },
      "ibuf":{
        "typegen":"coreir.iBuf",
        "genparams":{"width":"Int"}
      },
      "lshr":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "mem":{
        "typegen":"coreir.memType",
        "genparams":{"depth":"Int", "has_init":"Bool", "sync_read":"Bool", "width":"Int"},
        "defaultgenargs":{"has_init":["Bool",false], "sync_read":["Bool",false]}
      },
      "mul":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"},
        "modules":[
          [{"width":["Int",16]},{
              "type":["Record",[
                ["in0",["Array",16,"BitIn"]],
                ["in1",["Array",16,"BitIn"]],
                ["out",["Array",16,"Bit"]]
              ]]
            }]
        ]
      },
      "mux":{
        "typegen":"coreir.muxType",
        "genparams":{"width":"Int"}
      },
      "neg":{
        "typegen":"coreir.unary",
        "genparams":{"width":"Int"}
      },
      "neq":{
        "typegen":"coreir.binaryReduce",
        "genparams":{"width":"Int"}
      },
      "not":{
        "typegen":"coreir.unary",
        "genparams":{"width":"Int"}
      },
      "or":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "orr":{
        "typegen":"coreir.unaryReduce",
        "genparams":{"width":"Int"}
      },
      "pullresistor":{
        "typegen":"coreir.pullResistor",
        "genparams":{"width":"Int"}
      },
      "reg":{
        "typegen":"coreir.regType",
        "genparams":{"width":"Int"}
      },
      "reg_arst":{
        "typegen":"coreir.regRstType",
        "genparams":{"width":"Int"}
      },
      "sdiv":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "sext":{
        "typegen":"coreir.extTypeFun",
        "genparams":{"width_in":"Int", "width_out":"Int"}
      },
      "sge":{
        "typegen":"coreir.binaryReduce",
        "genparams":{"width":"Int"}
      },
      "sgt":{
        "typegen":"coreir.binaryReduce",
        "genparams":{"width":"Int"}
      },
      "shl":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "sle":{
        "typegen":"coreir.binaryReduce",
        "genparams":{"width":"Int"}
      },
      "slice":{
        "typegen":"coreir.sliceTypeFun",
        "genparams":{"hi":"Int", "lo":"Int", "width":"Int"},
        "defaultgenargs":{"hi":["Int",1], "lo":["Int",0]}
      },
      "slt":{
        "typegen":"coreir.binaryReduce",
        "genparams":{"width":"Int"}
      },
      "smod":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "srem":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "strip":{
        "typegen":"coreir.stripTypeFun",
        "genparams":{"type":"CoreIRType"}
      },
      "sub":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "term":{
        "typegen":"coreir.sngleInType",
        "genparams":{"width":"Int"}
      },
      "tribuf":{
        "typegen":"coreir.triBuf",
        "genparams":{"width":"Int"}
      },
      "udiv":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "uge":{
        "typegen":"coreir.binaryReduce",
        "genparams":{"width":"Int"}
      },
      "ugt":{
        "typegen":"coreir.binaryReduce",
        "genparams":{"width":"Int"}
      },
      "ule":{
        "typegen":"coreir.binaryReduce",
        "genparams":{"width":"Int"}
      },
      "ult":{
        "typegen":"coreir.binaryReduce",
        "genparams":{"width":"Int"}
      },
      "undriven":{
        "typegen":"coreir.singleOutType",
        "genparams":{"width":"Int"}
      },
      "urem":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "wire":{
        "typegen":"coreir.unary",
        "genparams":{"width":"Int"}
      },
      "wrap":{
        "typegen":"coreir.wrapTypeFun",
        "genparams":{"type":"CoreIRType"}
      },
      "xor":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "xorr":{
        "typegen":"coreir.unaryReduce",
        "genparams":{"width":"Int"}
      },
      "zext":{
        "typegen":"coreir.extTypeFun",
        "genparams":{"width_in":"Int", "width_out":"Int"}
      }
    },
    "typegens":{
      "binary":[{"width":"Int"},"sparse",[
        [{"width":["Int",16]},["Record",[["in0",["Array",16,"BitIn"]],["in1",["Array",16,"BitIn"]],["out",["Array",16,"Bit"]]]]]
      ]],
      "binaryReduce":[{"width":"Int"},"implicit"],
      "concatTypeFun":[{"width0":"Int", "width1":"Int"},"implicit"],
      "constArrayTG":[{"type":"CoreIRType", "value":"Int"},"implicit"],
      "extTypeFun":[{"width_in":"Int", "width_out":"Int"},"implicit"],
      "iBuf":[{"width":"Int"},"implicit"],
      "memType":[{"depth":"Int", "has_init":"Bool", "sync_read":"Bool", "width":"Int"},"implicit"],
      "muxType":[{"width":"Int"},"implicit"],
      "pullResistor":[{"width":"Int"},"implicit"],
      "regArrayTG":[{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "init":"Int", "type":"CoreIRType"},"implicit"],
      "regRstType":[{"width":"Int"},"implicit"],
      "regType":[{"width":"Int"},"implicit"],
      "singleOutType":[{"width":"Int"},"sparse",[
        [{"width":["Int",16]},["Record",[["out",["Array",16,"Bit"]]]]]
      ]],
      "sliceTypeFun":[{"hi":"Int", "lo":"Int", "width":"Int"},"implicit"],
      "sngleInType":[{"width":"Int"},"implicit"],
      "stripTypeFun":[{"type":"CoreIRType"},"implicit"],
      "ternary":[{"width":"Int"},"implicit"],
      "triBuf":[{"width":"Int"},"implicit"],
      "unary":[{"width":"Int"},"implicit"],
      "unaryReduce":[{"width":"Int"},"implicit"],
      "wrapTypeFun":[{"type":"CoreIRType"},"implicit"]
    }
  },
  "float":{
    "generators":{
      "abs":{
        "typegen":"float.binary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "acos":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "add":{
        "typegen":"float.binary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "asin":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "atan":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "atan2":{
        "typegen":"float.binary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "ceil":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "cos":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "div":{
        "typegen":"float.binary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "eq":{
        "typegen":"float.binaryReduce",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "exp":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "flr":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "ge":{
        "typegen":"float.binaryReduce",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "gt":{
        "typegen":"float.binaryReduce",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "le":{
        "typegen":"float.binaryReduce",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "ln":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "lt":{
        "typegen":"float.binaryReduce",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "max":{
        "typegen":"float.binary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "min":{
        "typegen":"float.binary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "mul":{
        "typegen":"float.binary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "mux":{
        "typegen":"float.muxType",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "neg":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "neq":{
        "typegen":"float.binaryReduce",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "power":{
        "typegen":"float.binary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "rem":{
        "typegen":"float.binary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "rnd":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "sin":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "sqr":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "sqrt":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "sub":{
        "typegen":"float.binary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "tan":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "tanh":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      }
    },
    "typegens":{
      "binary":[{"exp_bits":"Int", "frac_bits":"Int"},"implicit"],
      "binaryReduce":[{"exp_bits":"Int", "frac_bits":"Int"},"implicit"],
      "muxType":[{"exp_bits":"Int", "frac_bits":"Int"},"implicit"],
      "unary":[{"exp_bits":"Int", "frac_bits":"Int"},"implicit"]
    }
  },
  "float_DW":{
    "generators":{
      "fp_add":{
        "typegen":"float_DW.binary",
        "genparams":{"exp_width":"Int", "ieee_compliance":"Bool", "sig_width":"Int"},
        "metadata":{"verilog":{"definition":"DW_fp_add #(.sig_width(sig_width), .exp_width(exp_width), .ieee_compliance(ieee_compliance)) add_inst (.a(a),.b(b),.rnd(rnd),.z(z),.status(status));","interface":["input [exp_width+sig_width:0] a","input [exp_width+sig_width:0] b","input [2:0] rnd","output [exp_width+sig_width:0] z","output [7:0] status"]}}
      },
      "fp_mul":{
        "typegen":"float_DW.binary",
        "genparams":{"exp_width":"Int", "ieee_compliance":"Bool", "sig_width":"Int"},
        "metadata":{"verilog":{"definition":"DW_fp_mult #(.sig_width(sig_width), .exp_width(exp_width), .ieee_compliance(ieee_compliance)) mul_inst (.a(a),.b(b),.rnd(rnd),.z(z),.status(status));","interface":["input [exp_width+sig_width:0] a","input [exp_width+sig_width:0] b","input [2:0] rnd","output [exp_width+sig_width:0] z","output [7:0] status"]}}
      }
    },
    "typegens":{
      "binary":[{"exp_width":"Int", "ieee_compliance":"Bool", "sig_width":"Int"},"implicit"]
    }
  },
  "global":{
    "modules":{
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_output_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_output_glb_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_1":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_output_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_output_glb_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_2":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_output_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_output_glb_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_3":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_output_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_output_glb_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil_1":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil_2":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil_3":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil_4":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil_5":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil_6":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil_7":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_input_glb_stencil":{
        "type":["Record",[
          ["out_input_glb_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_input_glb_stencil_1":{
        "type":["Record",[
          ["out_input_glb_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_input_glb_stencil_2":{
        "type":["Record",[
          ["out_input_glb_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_input_glb_stencil_3":{
        "type":["Record",[
          ["out_input_glb_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_input_glb_stencil_4":{
        "type":["Record",[
          ["out_input_glb_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_input_glb_stencil_5":{
        "type":["Record",[
          ["out_input_glb_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_input_glb_stencil_6":{
        "type":["Record",[
          ["out_input_glb_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_input_glb_stencil_7":{
        "type":["Record",[
          ["out_input_glb_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_kernel_cgra_stencil":{
        "type":["Record",[
          ["out_kernel_cgra_stencil",["Array",16,"Bit"]],
          ["in0_kernel_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_cgra_stencil","self.in0_kernel_glb_stencil.0"]
        ]
      },
      "hcompute_kernel_cgra_stencil_1":{
        "type":["Record",[
          ["out_kernel_cgra_stencil",["Array",16,"Bit"]],
          ["in0_kernel_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_cgra_stencil","self.in0_kernel_glb_stencil.0"]
        ]
      },
      "hcompute_kernel_cgra_stencil_2":{
        "type":["Record",[
          ["out_kernel_cgra_stencil",["Array",16,"Bit"]],
          ["in0_kernel_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_cgra_stencil","self.in0_kernel_glb_stencil.0"]
        ]
      },
      "hcompute_kernel_cgra_stencil_3":{
        "type":["Record",[
          ["out_kernel_cgra_stencil",["Array",16,"Bit"]],
          ["in0_kernel_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_cgra_stencil","self.in0_kernel_glb_stencil.0"]
        ]
      },
      "hcompute_kernel_glb_stencil":{
        "type":["Record",[
          ["out_kernel_glb_stencil",["Array",16,"Bit"]],
          ["in0_kernel_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_glb_stencil","self.in0_kernel_host_stencil.0"]
        ]
      },
      "hcompute_kernel_glb_stencil_1":{
        "type":["Record",[
          ["out_kernel_glb_stencil",["Array",16,"Bit"]],
          ["in0_kernel_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_glb_stencil","self.in0_kernel_host_stencil.0"]
        ]
      },
      "hcompute_kernel_glb_stencil_2":{
        "type":["Record",[
          ["out_kernel_glb_stencil",["Array",16,"Bit"]],
          ["in0_kernel_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_glb_stencil","self.in0_kernel_host_stencil.0"]
        ]
      },
      "hcompute_kernel_glb_stencil_3":{
        "type":["Record",[
          ["out_kernel_glb_stencil",["Array",16,"Bit"]],
          ["in0_kernel_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_glb_stencil","self.in0_kernel_host_stencil.0"]
        ]
      },
      "hcompute_output_cgra_stencil":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__723":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__723.out"]
        ]
      },
      "hcompute_output_cgra_stencil_1":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__726":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__726.out"]
        ]
      },
      "hcompute_output_cgra_stencil_10":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_953_967_968_tree":{
            "genref":"commonlib.opn",
            "genargs":{"N":["Int",9], "operator":["String","coreir.add"], "width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_17_input_cgra_stencil_17_953":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_18_input_cgra_stencil_18_954":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_19_input_cgra_stencil_19_955":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_20_input_cgra_stencil_20_956":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_21_input_cgra_stencil_21_957":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_22_input_cgra_stencil_22_958":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_23_input_cgra_stencil_23_959":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_24_input_cgra_stencil_24_960":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_17_input_cgra_stencil_17_953.out","add_953_967_968_tree.in.0"],
          ["self.in2_output_cgra_stencil.0","add_953_967_968_tree.in.1"],
          ["mul_kernel_cgra_stencil_18_input_cgra_stencil_18_954.out","add_953_967_968_tree.in.2"],
          ["mul_kernel_cgra_stencil_19_input_cgra_stencil_19_955.out","add_953_967_968_tree.in.3"],
          ["mul_kernel_cgra_stencil_20_input_cgra_stencil_20_956.out","add_953_967_968_tree.in.4"],
          ["mul_kernel_cgra_stencil_21_input_cgra_stencil_21_957.out","add_953_967_968_tree.in.5"],
          ["mul_kernel_cgra_stencil_22_input_cgra_stencil_22_958.out","add_953_967_968_tree.in.6"],
          ["mul_kernel_cgra_stencil_23_input_cgra_stencil_23_959.out","add_953_967_968_tree.in.7"],
          ["mul_kernel_cgra_stencil_24_input_cgra_stencil_24_960.out","add_953_967_968_tree.in.8"],
          ["self.out_output_cgra_stencil","add_953_967_968_tree.out"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_17_input_cgra_stencil_17_953.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_17_input_cgra_stencil_17_953.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_18_input_cgra_stencil_18_954.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_18_input_cgra_stencil_18_954.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_19_input_cgra_stencil_19_955.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_19_input_cgra_stencil_19_955.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_20_input_cgra_stencil_20_956.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_20_input_cgra_stencil_20_956.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_21_input_cgra_stencil_21_957.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_21_input_cgra_stencil_21_957.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_22_input_cgra_stencil_22_958.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_22_input_cgra_stencil_22_958.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_23_input_cgra_stencil_23_959.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_23_input_cgra_stencil_23_959.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_24_input_cgra_stencil_24_960.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_24_input_cgra_stencil_24_960.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_11":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1020_1034_1035_tree":{
            "genref":"commonlib.opn",
            "genargs":{"N":["Int",9], "operator":["String","coreir.add"], "width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1020":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1021":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1022":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1023":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1024":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1025":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1026":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1027":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1020.out","add_1020_1034_1035_tree.in.0"],
          ["self.in2_output_cgra_stencil.0","add_1020_1034_1035_tree.in.1"],
          ["mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1021.out","add_1020_1034_1035_tree.in.2"],
          ["mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1022.out","add_1020_1034_1035_tree.in.3"],
          ["mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1023.out","add_1020_1034_1035_tree.in.4"],
          ["mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1024.out","add_1020_1034_1035_tree.in.5"],
          ["mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1025.out","add_1020_1034_1035_tree.in.6"],
          ["mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1026.out","add_1020_1034_1035_tree.in.7"],
          ["mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1027.out","add_1020_1034_1035_tree.in.8"],
          ["self.out_output_cgra_stencil","add_1020_1034_1035_tree.out"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1020.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1020.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1021.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1021.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1022.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1022.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1023.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1023.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1024.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1024.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1025.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1025.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1026.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1026.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1027.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1027.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_12":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1087_1101_1102_tree":{
            "genref":"commonlib.opn",
            "genargs":{"N":["Int",9], "operator":["String","coreir.add"], "width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1087":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1088":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1089":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1090":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1091":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1092":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1093":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1094":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1087.out","add_1087_1101_1102_tree.in.0"],
          ["self.in2_output_cgra_stencil.0","add_1087_1101_1102_tree.in.1"],
          ["mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1088.out","add_1087_1101_1102_tree.in.2"],
          ["mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1089.out","add_1087_1101_1102_tree.in.3"],
          ["mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1090.out","add_1087_1101_1102_tree.in.4"],
          ["mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1091.out","add_1087_1101_1102_tree.in.5"],
          ["mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1092.out","add_1087_1101_1102_tree.in.6"],
          ["mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1093.out","add_1087_1101_1102_tree.in.7"],
          ["mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1094.out","add_1087_1101_1102_tree.in.8"],
          ["self.out_output_cgra_stencil","add_1087_1101_1102_tree.out"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1087.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1087.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1088.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1088.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1089.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1089.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1090.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1090.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1091.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1091.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1092.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1092.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1093.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1093.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1094.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1094.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_13":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1154_1168_1169_tree":{
            "genref":"commonlib.opn",
            "genargs":{"N":["Int",9], "operator":["String","coreir.add"], "width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1154":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1155":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1156":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1157":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1158":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1159":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1160":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1161":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1154.out","add_1154_1168_1169_tree.in.0"],
          ["self.in2_output_cgra_stencil.0","add_1154_1168_1169_tree.in.1"],
          ["mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1155.out","add_1154_1168_1169_tree.in.2"],
          ["mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1156.out","add_1154_1168_1169_tree.in.3"],
          ["mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1157.out","add_1154_1168_1169_tree.in.4"],
          ["mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1158.out","add_1154_1168_1169_tree.in.5"],
          ["mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1159.out","add_1154_1168_1169_tree.in.6"],
          ["mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1160.out","add_1154_1168_1169_tree.in.7"],
          ["mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1161.out","add_1154_1168_1169_tree.in.8"],
          ["self.out_output_cgra_stencil","add_1154_1168_1169_tree.out"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1154.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1154.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1155.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1155.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1156.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1156.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1157.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1157.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1158.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1158.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1159.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1159.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1160.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1160.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1161.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1161.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_14":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1221_1235_1236_tree":{
            "genref":"commonlib.opn",
            "genargs":{"N":["Int",9], "operator":["String","coreir.add"], "width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1221":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1222":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1223":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1224":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1225":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1226":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1227":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1228":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1221.out","add_1221_1235_1236_tree.in.0"],
          ["self.in2_output_cgra_stencil.0","add_1221_1235_1236_tree.in.1"],
          ["mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1222.out","add_1221_1235_1236_tree.in.2"],
          ["mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1223.out","add_1221_1235_1236_tree.in.3"],
          ["mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1224.out","add_1221_1235_1236_tree.in.4"],
          ["mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1225.out","add_1221_1235_1236_tree.in.5"],
          ["mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1226.out","add_1221_1235_1236_tree.in.6"],
          ["mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1227.out","add_1221_1235_1236_tree.in.7"],
          ["mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1228.out","add_1221_1235_1236_tree.in.8"],
          ["self.out_output_cgra_stencil","add_1221_1235_1236_tree.out"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1221.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1221.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1222.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1222.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1223.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1223.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1224.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1224.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1225.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1225.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1226.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1226.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1227.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1227.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1228.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1228.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_15":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1288_1302_1303_tree":{
            "genref":"commonlib.opn",
            "genargs":{"N":["Int",9], "operator":["String","coreir.add"], "width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1288":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1289":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1290":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1291":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1292":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1293":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1294":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1295":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1288.out","add_1288_1302_1303_tree.in.0"],
          ["self.in2_output_cgra_stencil.0","add_1288_1302_1303_tree.in.1"],
          ["mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1289.out","add_1288_1302_1303_tree.in.2"],
          ["mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1290.out","add_1288_1302_1303_tree.in.3"],
          ["mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1291.out","add_1288_1302_1303_tree.in.4"],
          ["mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1292.out","add_1288_1302_1303_tree.in.5"],
          ["mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1293.out","add_1288_1302_1303_tree.in.6"],
          ["mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1294.out","add_1288_1302_1303_tree.in.7"],
          ["mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1295.out","add_1288_1302_1303_tree.in.8"],
          ["self.out_output_cgra_stencil","add_1288_1302_1303_tree.out"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1288.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1288.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1289.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1289.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1290.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1290.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1291.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1291.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1292.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1292.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1293.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1293.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1294.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1294.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1295.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1295.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_2":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__729":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__729.out"]
        ]
      },
      "hcompute_output_cgra_stencil_3":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__732":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__732.out"]
        ]
      },
      "hcompute_output_cgra_stencil_4":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__735":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__735.out"]
        ]
      },
      "hcompute_output_cgra_stencil_5":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__738":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__738.out"]
        ]
      },
      "hcompute_output_cgra_stencil_6":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__741":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__741.out"]
        ]
      },
      "hcompute_output_cgra_stencil_7":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__744":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__744.out"]
        ]
      },
      "hcompute_output_cgra_stencil_8":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_819_833_834_tree":{
            "genref":"commonlib.opn",
            "genargs":{"N":["Int",9], "operator":["String","coreir.add"], "width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_1_input_cgra_stencil_1_819":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_2_input_cgra_stencil_2_820":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_3_input_cgra_stencil_3_821":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_4_input_cgra_stencil_4_822":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_5_input_cgra_stencil_5_823":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_6_input_cgra_stencil_6_824":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_7_input_cgra_stencil_7_825":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_8_input_cgra_stencil_8_826":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_1_input_cgra_stencil_1_819.out","add_819_833_834_tree.in.0"],
          ["self.in2_output_cgra_stencil.0","add_819_833_834_tree.in.1"],
          ["mul_kernel_cgra_stencil_2_input_cgra_stencil_2_820.out","add_819_833_834_tree.in.2"],
          ["mul_kernel_cgra_stencil_3_input_cgra_stencil_3_821.out","add_819_833_834_tree.in.3"],
          ["mul_kernel_cgra_stencil_4_input_cgra_stencil_4_822.out","add_819_833_834_tree.in.4"],
          ["mul_kernel_cgra_stencil_5_input_cgra_stencil_5_823.out","add_819_833_834_tree.in.5"],
          ["mul_kernel_cgra_stencil_6_input_cgra_stencil_6_824.out","add_819_833_834_tree.in.6"],
          ["mul_kernel_cgra_stencil_7_input_cgra_stencil_7_825.out","add_819_833_834_tree.in.7"],
          ["mul_kernel_cgra_stencil_8_input_cgra_stencil_8_826.out","add_819_833_834_tree.in.8"],
          ["self.out_output_cgra_stencil","add_819_833_834_tree.out"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_1_input_cgra_stencil_1_819.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_1_input_cgra_stencil_1_819.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_2_input_cgra_stencil_2_820.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_2_input_cgra_stencil_2_820.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_3_input_cgra_stencil_3_821.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_3_input_cgra_stencil_3_821.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_4_input_cgra_stencil_4_822.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_4_input_cgra_stencil_4_822.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_5_input_cgra_stencil_5_823.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_5_input_cgra_stencil_5_823.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_6_input_cgra_stencil_6_824.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_6_input_cgra_stencil_6_824.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_7_input_cgra_stencil_7_825.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_7_input_cgra_stencil_7_825.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_8_input_cgra_stencil_8_826.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_8_input_cgra_stencil_8_826.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_9":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_886_900_901_tree":{
            "genref":"commonlib.opn",
            "genargs":{"N":["Int",9], "operator":["String","coreir.add"], "width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_10_input_cgra_stencil_10_887":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_11_input_cgra_stencil_11_888":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_12_input_cgra_stencil_12_889":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_13_input_cgra_stencil_13_890":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_14_input_cgra_stencil_14_891":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_15_input_cgra_stencil_15_892":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_16_input_cgra_stencil_16_893":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_9_input_cgra_stencil_9_886":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_9_input_cgra_stencil_9_886.out","add_886_900_901_tree.in.0"],
          ["self.in2_output_cgra_stencil.0","add_886_900_901_tree.in.1"],
          ["mul_kernel_cgra_stencil_10_input_cgra_stencil_10_887.out","add_886_900_901_tree.in.2"],
          ["mul_kernel_cgra_stencil_11_input_cgra_stencil_11_888.out","add_886_900_901_tree.in.3"],
          ["mul_kernel_cgra_stencil_12_input_cgra_stencil_12_889.out","add_886_900_901_tree.in.4"],
          ["mul_kernel_cgra_stencil_13_input_cgra_stencil_13_890.out","add_886_900_901_tree.in.5"],
          ["mul_kernel_cgra_stencil_14_input_cgra_stencil_14_891.out","add_886_900_901_tree.in.6"],
          ["mul_kernel_cgra_stencil_15_input_cgra_stencil_15_892.out","add_886_900_901_tree.in.7"],
          ["mul_kernel_cgra_stencil_16_input_cgra_stencil_16_893.out","add_886_900_901_tree.in.8"],
          ["self.out_output_cgra_stencil","add_886_900_901_tree.out"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_10_input_cgra_stencil_10_887.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_10_input_cgra_stencil_10_887.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_11_input_cgra_stencil_11_888.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_11_input_cgra_stencil_11_888.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_12_input_cgra_stencil_12_889.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_12_input_cgra_stencil_12_889.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_13_input_cgra_stencil_13_890.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_13_input_cgra_stencil_13_890.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_14_input_cgra_stencil_14_891.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_14_input_cgra_stencil_14_891.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_15_input_cgra_stencil_15_892.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_15_input_cgra_stencil_15_892.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_16_input_cgra_stencil_16_893.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_16_input_cgra_stencil_16_893.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_9_input_cgra_stencil_9_886.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_9_input_cgra_stencil_9_886.in1"]
        ]
      },
      "hcompute_output_glb_stencil":{
        "type":["Record",[
          ["out_output_glb_stencil",["Array",16,"Bit"]],
          ["in0_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_output_glb_stencil","self.in0_output_cgra_stencil.0"]
        ]
      },
      "hcompute_output_glb_stencil_1":{
        "type":["Record",[
          ["out_output_glb_stencil",["Array",16,"Bit"]],
          ["in0_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_output_glb_stencil","self.in0_output_cgra_stencil.0"]
        ]
      },
      "hcompute_output_glb_stencil_2":{
        "type":["Record",[
          ["out_output_glb_stencil",["Array",16,"Bit"]],
          ["in0_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_output_glb_stencil","self.in0_output_cgra_stencil.0"]
        ]
      },
      "hcompute_output_glb_stencil_3":{
        "type":["Record",[
          ["out_output_glb_stencil",["Array",16,"Bit"]],
          ["in0_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_output_glb_stencil","self.in0_output_cgra_stencil.0"]
        ]
      }
    }
  },
  "lakelib":{
    "generators":{
      "FifoMem":{
        "typegen":"lakelib.FifoMemType",
        "genparams":{"depth":"Int", "width":"Int"},
        "defaultgenargs":{"depth":["Int",1024], "width":["Int",16]}
      },
      "LinebufferMem":{
        "typegen":"lakelib.LinebufferMemType",
        "genparams":{"depth":"Int", "width":"Int"},
        "defaultgenargs":{"depth":["Int",1024], "width":["Int",16]}
      },
      "Ram":{
        "typegen":"lakelib.RamType",
        "genparams":{"depth":"Int", "width":"Int"}
      },
      "abstract_unified_buffer":{
        "typegen":"lakelib.abstract_unified_buffer_type",
        "genparams":{"capacity":"CoreIRType", "dim_ref":"CoreIRType", "input_ports":"CoreIRType", "output_ports":"CoreIRType", "range":"CoreIRType", "stride":"CoreIRType"}
      },
      "linebuffer":{
        "typegen":"lakelib.lb_type",
        "genparams":{"has_stencil_valid":"Bool", "has_valid":"Bool", "image_type":"CoreIRType", "input_type":"CoreIRType", "output_type":"CoreIRType"},
        "defaultgenargs":{"has_stencil_valid":["Bool",false], "has_valid":["Bool",false]}
      },
      "linebuffer_recursive":{
        "typegen":"lakelib.lb_recursive_type",
        "genparams":{"has_stencil_valid":"Bool", "has_valid":"Bool", "image_type":"CoreIRType", "input_type":"CoreIRType", "is_last_lb":"Bool", "output_type":"CoreIRType"}
      },
      "new_unified_buffer":{
        "typegen":"lakelib.new_unified_buffer_type",
        "genparams":{"chain_en":"Bool", "chain_idx":"Int", "init":"Json", "istreams":"Json", "logical_size":"Json", "ostreams":"Json", "width":"Int"},
        "defaultgenargs":{"init":["Json",{"init":[0]}], "istreams":["Json",{"input0":{"input_block":[1],"input_chunk":[1],"input_range":[1],"input_starting_addrs":[0],"input_stride":[0],"num_input_ports":[1]}}], "ostreams":["Json",{"output0":{"iter_cnt":1,"num_output_ports":1,"num_stencil_acc_dim":[0],"output_block":[1],"output_range":[1],"output_starting_addrs":[0],"output_stencil":[1],"output_stride":[1],"stencil_width":[1]}}]}
      },
      "unified_buffer":{
        "typegen":"lakelib.unified_buffer_type",
        "genparams":{"chain_en":"Bool", "chain_idx":"Int", "depth":"Int", "dimensionality":"Int", "init":"Json", "input_chunk":"Json", "input_range_0":"Int", "input_range_1":"Int", "input_range_2":"Int", "input_range_3":"Int", "input_range_4":"Int", "input_range_5":"Int", "input_starting_addrs":"Json", "input_stride_0":"Int", "input_stride_1":"Int", "input_stride_2":"Int", "input_stride_3":"Int", "input_stride_4":"Int", "input_stride_5":"Int", "iter_cnt":"Int", "logical_size":"Json", "num_input_ports":"Int", "num_output_ports":"Int", "num_reduction_iter":"Int", "num_stencil_acc_dim":"Int", "output_starting_addrs":"Json", "output_stencil":"Json", "range_0":"Int", "range_1":"Int", "range_2":"Int", "range_3":"Int", "range_4":"Int", "range_5":"Int", "rate_matched":"Bool", "stencil_width":"Int", "stride_0":"Int", "stride_1":"Int", "stride_2":"Int", "stride_3":"Int", "stride_4":"Int", "stride_5":"Int", "width":"Int"},
        "defaultgenargs":{"init":["Json",{"init":[0]}], "input_chunk":["Json",{"input_chunk":[1]}], "input_range_0":["Int",1], "input_range_1":["Int",0], "input_range_2":["Int",0], "input_range_3":["Int",0], "input_range_4":["Int",0], "input_range_5":["Int",0], "input_starting_addrs":["Json",{"input_start":[0]}], "input_stride_0":["Int",0], "input_stride_1":["Int",0], "input_stride_2":["Int",0], "input_stride_3":["Int",0], "input_stride_4":["Int",0], "input_stride_5":["Int",0], "num_input_ports":["Int",1], "num_output_ports":["Int",1], "num_reduction_iter":["Int",1], "num_stencil_acc_dim":["Int",0], "output_starting_addrs":["Json",{"output_start":[0],"output_stencil":[1]}], "output_stencil":["Json",null], "range_0":["Int",1], "range_1":["Int",0], "range_2":["Int",0], "range_3":["Int",0], "range_4":["Int",0], "range_5":["Int",0], "stride_0":["Int",1], "stride_1":["Int",0], "stride_2":["Int",0], "stride_3":["Int",0], "stride_4":["Int",0], "stride_5":["Int",0]}
      }
    },
    "typegens":{
      "FifoMemType":[{"depth":"Int", "width":"Int"},"implicit"],
      "LinebufferMemType":[{"depth":"Int", "width":"Int"},"implicit"],
      "RamType":[{"depth":"Int", "width":"Int"},"implicit"],
      "abstract_unified_buffer_type":[{"capacity":"CoreIRType", "dim_ref":"CoreIRType", "input_ports":"CoreIRType", "output_ports":"CoreIRType", "range":"CoreIRType", "stride":"CoreIRType"},"implicit"],
      "lb_recursive_type":[{"has_stencil_valid":"Bool", "has_valid":"Bool", "image_type":"CoreIRType", "input_type":"CoreIRType", "is_last_lb":"Bool", "output_type":"CoreIRType"},"implicit"],
      "lb_type":[{"has_stencil_valid":"Bool", "has_valid":"Bool", "image_type":"CoreIRType", "input_type":"CoreIRType", "output_type":"CoreIRType"},"implicit"],
      "new_unified_buffer_type":[{"chain_en":"Bool", "chain_idx":"Int", "init":"Json", "istreams":"Json", "logical_size":"Json", "ostreams":"Json", "width":"Int"},"implicit"],
      "unified_buffer_type":[{"chain_en":"Bool", "chain_idx":"Int", "depth":"Int", "dimensionality":"Int", "init":"Json", "input_chunk":"Json", "input_range_0":"Int", "input_range_1":"Int", "input_range_2":"Int", "input_range_3":"Int", "input_range_4":"Int", "input_range_5":"Int", "input_starting_addrs":"Json", "input_stride_0":"Int", "input_stride_1":"Int", "input_stride_2":"Int", "input_stride_3":"Int", "input_stride_4":"Int", "input_stride_5":"Int", "iter_cnt":"Int", "logical_size":"Json", "num_input_ports":"Int", "num_output_ports":"Int", "num_reduction_iter":"Int", "num_stencil_acc_dim":"Int", "output_starting_addrs":"Json", "output_stencil":"Json", "range_0":"Int", "range_1":"Int", "range_2":"Int", "range_3":"Int", "range_4":"Int", "range_5":"Int", "rate_matched":"Bool", "stencil_width":"Int", "stride_0":"Int", "stride_1":"Int", "stride_2":"Int", "stride_3":"Int", "stride_4":"Int", "stride_5":"Int", "width":"Int"},"implicit"]
    }
  },
  "mantle":{
    "generators":{
      "add":{
        "typegen":"mantle.addType",
        "genparams":{"has_cin":"Bool", "has_cout":"Bool", "width":"Int"},
        "defaultgenargs":{"has_cin":["Bool",false], "has_cout":["Bool",false]}
      },
      "counter":{
        "typegen":"mantle.counter_type",
        "genparams":{"has_en":"Bool", "has_max":"Bool", "has_srst":"Bool", "width":"Int"},
        "defaultgenargs":{"has_en":["Bool",false], "has_max":["Bool",false], "has_srst":["Bool",false]}
      },
      "reg":{
        "typegen":"mantle.regType",
        "genparams":{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "width":"Int"},
        "defaultgenargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false]}
      },
      "regCE":{
        "typegen":"mantle.regCEType",
        "genparams":{"width":"Int"},
        "metadata":{"verilog":{"definition":"  reg [width-1:0] value;\n  always @(posedge clk) begin\n    if (ce) begin\n      value <= in;\n    end\n  end\n  assign out = value;","interface":["input [width-1:0] in","input ce","output [width-1:0] out","input clk"]}}
      },
      "regCE_arst":{
        "typegen":"mantle.regCEArstType",
        "genparams":{"width":"Int"},
        "metadata":{"verilog":{"definition":"  reg [width-1:0] value;\n  always @(posedge clk, posedge arst) begin\n    if (arst) begin\n      value <= init;\n    end\n    else if (ce) begin\n      value <= in;\n    end\n  end\n  assign out = value;","interface":["input [width-1:0] in","input ce","output [width-1:0] out","input clk","input arst"],"parameters":["init"]}}
      },
      "sub":{
        "typegen":"mantle.addType",
        "genparams":{"has_cin":"Bool", "has_cout":"Bool", "width":"Int"},
        "defaultgenargs":{"has_cin":["Bool",false], "has_cout":["Bool",false]}
      },
      "wire":{
        "typegen":"mantle.wire",
        "genparams":{"type":"CoreIRType"}
      }
    },
    "typegens":{
      "addType":[{"has_cin":"Bool", "has_cout":"Bool", "width":"Int"},"implicit"],
      "counter_type":[{"has_en":"Bool", "has_max":"Bool", "has_srst":"Bool", "width":"Int"},"implicit"],
      "regCEArstType":[{"width":"Int"},"implicit"],
      "regCEType":[{"width":"Int"},"implicit"],
      "regType":[{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "width":"Int"},"implicit"],
      "wire":[{"type":"CoreIRType"},"implicit"]
    }
  },
  "memory":{
    "generators":{
      "fifo":{
        "typegen":"memory.FifoMemType",
        "genparams":{"depth":"Int", "width":"Int"},
        "defaultgenargs":{"depth":["Int",1024], "width":["Int",16]}
      },
      "ram":{
        "typegen":"memory.RamType",
        "genparams":{"depth":"Int", "width":"Int"}
      },
      "ram2":{
        "typegen":"memory.RamType2",
        "genparams":{"depth":"Int", "width":"Int"}
      },
      "rom":{
        "typegen":"memory.RomType",
        "genparams":{"depth":"Int", "width":"Int"}
      },
      "rom2":{
        "typegen":"memory.Rom2Type",
        "genparams":{"depth":"Int", "width":"Int"}
      },
      "rowbuffer":{
        "typegen":"memory.rowbufferType",
        "genparams":{"depth":"Int", "width":"Int"}
      },
      "rowbuffer_stencil_valid":{
        "typegen":"memory.rowbufferWithStencilValidType",
        "genparams":{"depth":"Int", "stencil_width":"Int", "width":"Int"}
      },
      "sync_read_mem":{
        "typegen":"memory.syncReadMemType",
        "genparams":{"depth":"Int", "has_init":"Bool", "width":"Int"},
        "defaultgenargs":{"has_init":["Bool",false]}
      }
    },
    "typegens":{
      "FifoMemType":[{"depth":"Int", "width":"Int"},"implicit"],
      "RamType":[{"depth":"Int", "width":"Int"},"implicit"],
      "RamType2":[{"depth":"Int", "width":"Int"},"implicit"],
      "Rom2Type":[{"depth":"Int", "width":"Int"},"implicit"],
      "RomType":[{"depth":"Int", "width":"Int"},"implicit"],
      "rowbufferType":[{"depth":"Int", "width":"Int"},"implicit"],
      "rowbufferWithStencilValidType":[{"depth":"Int", "stencil_width":"Int", "width":"Int"},"implicit"],
      "syncReadMemType":[{"depth":"Int", "has_init":"Bool", "width":"Int"},"implicit"]
    }
  }
}
}
