// Seed: 829734762
module module_0 (
    input tri1 id_0,
    input wor id_1,
    output supply1 id_2,
    input supply0 id_3
);
  supply1 id_5;
  id_6 :
  assert property (@(posedge 1) 1)
  else $display(!id_1);
  wire id_7;
  assign id_5 = id_0;
  assign id_2 = id_3;
  assign id_2 = 1;
  tri id_8 = 1;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    input supply1 id_2
);
  assign id_4 = id_1;
  wire id_5;
  wire id_6;
  module_0(
      id_2, id_0, id_4, id_1
  );
  wire id_7;
endmodule
