// Seed: 1624767087
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = 1'b0;
endmodule
module module_1 (
    output tri1 id_0,
    output supply1 id_1,
    output tri1 id_2,
    output tri1 id_3,
    output wor id_4,
    input tri0 id_5,
    input supply0 id_6,
    input supply1 id_7,
    input supply0 id_8
);
  assign id_2 = id_7;
  always #id_10 begin
    if (1'h0) id_2 = id_7 - id_5;
  end
  assign id_0 = id_5;
  module_0(
      id_10, id_10, id_10, id_10, id_10
  );
  wire id_11, id_12;
  wire id_13, id_14;
  assign id_10 = 1'b0;
  tri0 id_15 = id_5;
  assign id_3 = id_6;
endmodule
