/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* LCD */
#define LCD_LCDPort__0__DR CYREG_GPIO_PRT2_DR
#define LCD_LCDPort__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define LCD_LCDPort__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define LCD_LCDPort__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define LCD_LCDPort__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define LCD_LCDPort__0__HSIOM_MASK 0x0000000Fu
#define LCD_LCDPort__0__HSIOM_SHIFT 0u
#define LCD_LCDPort__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define LCD_LCDPort__0__INTR CYREG_GPIO_PRT2_INTR
#define LCD_LCDPort__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define LCD_LCDPort__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define LCD_LCDPort__0__MASK 0x01u
#define LCD_LCDPort__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LCD_LCDPort__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LCD_LCDPort__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LCD_LCDPort__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LCD_LCDPort__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LCD_LCDPort__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LCD_LCDPort__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LCD_LCDPort__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LCD_LCDPort__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LCD_LCDPort__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LCD_LCDPort__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LCD_LCDPort__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LCD_LCDPort__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LCD_LCDPort__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LCD_LCDPort__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LCD_LCDPort__0__PC CYREG_GPIO_PRT2_PC
#define LCD_LCDPort__0__PC2 CYREG_GPIO_PRT2_PC2
#define LCD_LCDPort__0__PORT 2u
#define LCD_LCDPort__0__PS CYREG_GPIO_PRT2_PS
#define LCD_LCDPort__0__SHIFT 0u
#define LCD_LCDPort__1__DR CYREG_GPIO_PRT2_DR
#define LCD_LCDPort__1__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define LCD_LCDPort__1__DR_INV CYREG_GPIO_PRT2_DR_INV
#define LCD_LCDPort__1__DR_SET CYREG_GPIO_PRT2_DR_SET
#define LCD_LCDPort__1__HSIOM CYREG_HSIOM_PORT_SEL2
#define LCD_LCDPort__1__HSIOM_MASK 0x000000F0u
#define LCD_LCDPort__1__HSIOM_SHIFT 4u
#define LCD_LCDPort__1__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define LCD_LCDPort__1__INTR CYREG_GPIO_PRT2_INTR
#define LCD_LCDPort__1__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define LCD_LCDPort__1__INTSTAT CYREG_GPIO_PRT2_INTR
#define LCD_LCDPort__1__MASK 0x02u
#define LCD_LCDPort__1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LCD_LCDPort__1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LCD_LCDPort__1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LCD_LCDPort__1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LCD_LCDPort__1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LCD_LCDPort__1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LCD_LCDPort__1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LCD_LCDPort__1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LCD_LCDPort__1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LCD_LCDPort__1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LCD_LCDPort__1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LCD_LCDPort__1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LCD_LCDPort__1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LCD_LCDPort__1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LCD_LCDPort__1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LCD_LCDPort__1__PC CYREG_GPIO_PRT2_PC
#define LCD_LCDPort__1__PC2 CYREG_GPIO_PRT2_PC2
#define LCD_LCDPort__1__PORT 2u
#define LCD_LCDPort__1__PS CYREG_GPIO_PRT2_PS
#define LCD_LCDPort__1__SHIFT 1u
#define LCD_LCDPort__2__DR CYREG_GPIO_PRT2_DR
#define LCD_LCDPort__2__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define LCD_LCDPort__2__DR_INV CYREG_GPIO_PRT2_DR_INV
#define LCD_LCDPort__2__DR_SET CYREG_GPIO_PRT2_DR_SET
#define LCD_LCDPort__2__HSIOM CYREG_HSIOM_PORT_SEL2
#define LCD_LCDPort__2__HSIOM_MASK 0x00000F00u
#define LCD_LCDPort__2__HSIOM_SHIFT 8u
#define LCD_LCDPort__2__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define LCD_LCDPort__2__INTR CYREG_GPIO_PRT2_INTR
#define LCD_LCDPort__2__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define LCD_LCDPort__2__INTSTAT CYREG_GPIO_PRT2_INTR
#define LCD_LCDPort__2__MASK 0x04u
#define LCD_LCDPort__2__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LCD_LCDPort__2__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LCD_LCDPort__2__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LCD_LCDPort__2__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LCD_LCDPort__2__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LCD_LCDPort__2__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LCD_LCDPort__2__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LCD_LCDPort__2__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LCD_LCDPort__2__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LCD_LCDPort__2__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LCD_LCDPort__2__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LCD_LCDPort__2__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LCD_LCDPort__2__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LCD_LCDPort__2__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LCD_LCDPort__2__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LCD_LCDPort__2__PC CYREG_GPIO_PRT2_PC
#define LCD_LCDPort__2__PC2 CYREG_GPIO_PRT2_PC2
#define LCD_LCDPort__2__PORT 2u
#define LCD_LCDPort__2__PS CYREG_GPIO_PRT2_PS
#define LCD_LCDPort__2__SHIFT 2u
#define LCD_LCDPort__3__DR CYREG_GPIO_PRT2_DR
#define LCD_LCDPort__3__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define LCD_LCDPort__3__DR_INV CYREG_GPIO_PRT2_DR_INV
#define LCD_LCDPort__3__DR_SET CYREG_GPIO_PRT2_DR_SET
#define LCD_LCDPort__3__HSIOM CYREG_HSIOM_PORT_SEL2
#define LCD_LCDPort__3__HSIOM_MASK 0x0000F000u
#define LCD_LCDPort__3__HSIOM_SHIFT 12u
#define LCD_LCDPort__3__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define LCD_LCDPort__3__INTR CYREG_GPIO_PRT2_INTR
#define LCD_LCDPort__3__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define LCD_LCDPort__3__INTSTAT CYREG_GPIO_PRT2_INTR
#define LCD_LCDPort__3__MASK 0x08u
#define LCD_LCDPort__3__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LCD_LCDPort__3__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LCD_LCDPort__3__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LCD_LCDPort__3__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LCD_LCDPort__3__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LCD_LCDPort__3__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LCD_LCDPort__3__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LCD_LCDPort__3__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LCD_LCDPort__3__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LCD_LCDPort__3__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LCD_LCDPort__3__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LCD_LCDPort__3__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LCD_LCDPort__3__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LCD_LCDPort__3__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LCD_LCDPort__3__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LCD_LCDPort__3__PC CYREG_GPIO_PRT2_PC
#define LCD_LCDPort__3__PC2 CYREG_GPIO_PRT2_PC2
#define LCD_LCDPort__3__PORT 2u
#define LCD_LCDPort__3__PS CYREG_GPIO_PRT2_PS
#define LCD_LCDPort__3__SHIFT 3u
#define LCD_LCDPort__4__DR CYREG_GPIO_PRT2_DR
#define LCD_LCDPort__4__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define LCD_LCDPort__4__DR_INV CYREG_GPIO_PRT2_DR_INV
#define LCD_LCDPort__4__DR_SET CYREG_GPIO_PRT2_DR_SET
#define LCD_LCDPort__4__HSIOM CYREG_HSIOM_PORT_SEL2
#define LCD_LCDPort__4__HSIOM_MASK 0x000F0000u
#define LCD_LCDPort__4__HSIOM_SHIFT 16u
#define LCD_LCDPort__4__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define LCD_LCDPort__4__INTR CYREG_GPIO_PRT2_INTR
#define LCD_LCDPort__4__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define LCD_LCDPort__4__INTSTAT CYREG_GPIO_PRT2_INTR
#define LCD_LCDPort__4__MASK 0x10u
#define LCD_LCDPort__4__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LCD_LCDPort__4__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LCD_LCDPort__4__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LCD_LCDPort__4__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LCD_LCDPort__4__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LCD_LCDPort__4__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LCD_LCDPort__4__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LCD_LCDPort__4__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LCD_LCDPort__4__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LCD_LCDPort__4__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LCD_LCDPort__4__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LCD_LCDPort__4__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LCD_LCDPort__4__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LCD_LCDPort__4__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LCD_LCDPort__4__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LCD_LCDPort__4__PC CYREG_GPIO_PRT2_PC
#define LCD_LCDPort__4__PC2 CYREG_GPIO_PRT2_PC2
#define LCD_LCDPort__4__PORT 2u
#define LCD_LCDPort__4__PS CYREG_GPIO_PRT2_PS
#define LCD_LCDPort__4__SHIFT 4u
#define LCD_LCDPort__5__DR CYREG_GPIO_PRT2_DR
#define LCD_LCDPort__5__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define LCD_LCDPort__5__DR_INV CYREG_GPIO_PRT2_DR_INV
#define LCD_LCDPort__5__DR_SET CYREG_GPIO_PRT2_DR_SET
#define LCD_LCDPort__5__HSIOM CYREG_HSIOM_PORT_SEL2
#define LCD_LCDPort__5__HSIOM_MASK 0x00F00000u
#define LCD_LCDPort__5__HSIOM_SHIFT 20u
#define LCD_LCDPort__5__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define LCD_LCDPort__5__INTR CYREG_GPIO_PRT2_INTR
#define LCD_LCDPort__5__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define LCD_LCDPort__5__INTSTAT CYREG_GPIO_PRT2_INTR
#define LCD_LCDPort__5__MASK 0x20u
#define LCD_LCDPort__5__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LCD_LCDPort__5__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LCD_LCDPort__5__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LCD_LCDPort__5__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LCD_LCDPort__5__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LCD_LCDPort__5__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LCD_LCDPort__5__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LCD_LCDPort__5__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LCD_LCDPort__5__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LCD_LCDPort__5__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LCD_LCDPort__5__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LCD_LCDPort__5__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LCD_LCDPort__5__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LCD_LCDPort__5__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LCD_LCDPort__5__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LCD_LCDPort__5__PC CYREG_GPIO_PRT2_PC
#define LCD_LCDPort__5__PC2 CYREG_GPIO_PRT2_PC2
#define LCD_LCDPort__5__PORT 2u
#define LCD_LCDPort__5__PS CYREG_GPIO_PRT2_PS
#define LCD_LCDPort__5__SHIFT 5u
#define LCD_LCDPort__6__DR CYREG_GPIO_PRT2_DR
#define LCD_LCDPort__6__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define LCD_LCDPort__6__DR_INV CYREG_GPIO_PRT2_DR_INV
#define LCD_LCDPort__6__DR_SET CYREG_GPIO_PRT2_DR_SET
#define LCD_LCDPort__6__HSIOM CYREG_HSIOM_PORT_SEL2
#define LCD_LCDPort__6__HSIOM_MASK 0x0F000000u
#define LCD_LCDPort__6__HSIOM_SHIFT 24u
#define LCD_LCDPort__6__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define LCD_LCDPort__6__INTR CYREG_GPIO_PRT2_INTR
#define LCD_LCDPort__6__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define LCD_LCDPort__6__INTSTAT CYREG_GPIO_PRT2_INTR
#define LCD_LCDPort__6__MASK 0x40u
#define LCD_LCDPort__6__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LCD_LCDPort__6__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LCD_LCDPort__6__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LCD_LCDPort__6__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LCD_LCDPort__6__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LCD_LCDPort__6__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LCD_LCDPort__6__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LCD_LCDPort__6__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LCD_LCDPort__6__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LCD_LCDPort__6__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LCD_LCDPort__6__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LCD_LCDPort__6__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LCD_LCDPort__6__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LCD_LCDPort__6__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LCD_LCDPort__6__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LCD_LCDPort__6__PC CYREG_GPIO_PRT2_PC
#define LCD_LCDPort__6__PC2 CYREG_GPIO_PRT2_PC2
#define LCD_LCDPort__6__PORT 2u
#define LCD_LCDPort__6__PS CYREG_GPIO_PRT2_PS
#define LCD_LCDPort__6__SHIFT 6u
#define LCD_LCDPort__DR CYREG_GPIO_PRT2_DR
#define LCD_LCDPort__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define LCD_LCDPort__DR_INV CYREG_GPIO_PRT2_DR_INV
#define LCD_LCDPort__DR_SET CYREG_GPIO_PRT2_DR_SET
#define LCD_LCDPort__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define LCD_LCDPort__INTR CYREG_GPIO_PRT2_INTR
#define LCD_LCDPort__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define LCD_LCDPort__INTSTAT CYREG_GPIO_PRT2_INTR
#define LCD_LCDPort__MASK 0x7Fu
#define LCD_LCDPort__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LCD_LCDPort__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LCD_LCDPort__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LCD_LCDPort__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LCD_LCDPort__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LCD_LCDPort__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LCD_LCDPort__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LCD_LCDPort__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LCD_LCDPort__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LCD_LCDPort__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LCD_LCDPort__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LCD_LCDPort__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LCD_LCDPort__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LCD_LCDPort__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LCD_LCDPort__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LCD_LCDPort__PC CYREG_GPIO_PRT2_PC
#define LCD_LCDPort__PC2 CYREG_GPIO_PRT2_PC2
#define LCD_LCDPort__PORT 2u
#define LCD_LCDPort__PS CYREG_GPIO_PRT2_PS
#define LCD_LCDPort__SHIFT 0u

/* In_0 */
#define In_0__0__DR CYREG_GPIO_PRT0_DR
#define In_0__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define In_0__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define In_0__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define In_0__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define In_0__0__HSIOM_MASK 0x0000F000u
#define In_0__0__HSIOM_SHIFT 12u
#define In_0__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define In_0__0__INTR CYREG_GPIO_PRT0_INTR
#define In_0__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define In_0__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define In_0__0__MASK 0x08u
#define In_0__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define In_0__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define In_0__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define In_0__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define In_0__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define In_0__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define In_0__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define In_0__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define In_0__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define In_0__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define In_0__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define In_0__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define In_0__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define In_0__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define In_0__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define In_0__0__PC CYREG_GPIO_PRT0_PC
#define In_0__0__PC2 CYREG_GPIO_PRT0_PC2
#define In_0__0__PORT 0u
#define In_0__0__PS CYREG_GPIO_PRT0_PS
#define In_0__0__SHIFT 3u
#define In_0__DR CYREG_GPIO_PRT0_DR
#define In_0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define In_0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define In_0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define In_0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define In_0__INTR CYREG_GPIO_PRT0_INTR
#define In_0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define In_0__INTSTAT CYREG_GPIO_PRT0_INTR
#define In_0__MASK 0x08u
#define In_0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define In_0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define In_0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define In_0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define In_0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define In_0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define In_0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define In_0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define In_0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define In_0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define In_0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define In_0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define In_0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define In_0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define In_0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define In_0__PC CYREG_GPIO_PRT0_PC
#define In_0__PC2 CYREG_GPIO_PRT0_PC2
#define In_0__PORT 0u
#define In_0__PS CYREG_GPIO_PRT0_PS
#define In_0__SHIFT 3u

/* In_1 */
#define In_1__0__DR CYREG_GPIO_PRT0_DR
#define In_1__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define In_1__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define In_1__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define In_1__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define In_1__0__HSIOM_MASK 0x00000F00u
#define In_1__0__HSIOM_SHIFT 8u
#define In_1__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define In_1__0__INTR CYREG_GPIO_PRT0_INTR
#define In_1__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define In_1__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define In_1__0__MASK 0x04u
#define In_1__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define In_1__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define In_1__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define In_1__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define In_1__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define In_1__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define In_1__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define In_1__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define In_1__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define In_1__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define In_1__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define In_1__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define In_1__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define In_1__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define In_1__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define In_1__0__PC CYREG_GPIO_PRT0_PC
#define In_1__0__PC2 CYREG_GPIO_PRT0_PC2
#define In_1__0__PORT 0u
#define In_1__0__PS CYREG_GPIO_PRT0_PS
#define In_1__0__SHIFT 2u
#define In_1__DR CYREG_GPIO_PRT0_DR
#define In_1__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define In_1__DR_INV CYREG_GPIO_PRT0_DR_INV
#define In_1__DR_SET CYREG_GPIO_PRT0_DR_SET
#define In_1__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define In_1__INTR CYREG_GPIO_PRT0_INTR
#define In_1__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define In_1__INTSTAT CYREG_GPIO_PRT0_INTR
#define In_1__MASK 0x04u
#define In_1__PA__CFG0 CYREG_UDB_PA0_CFG0
#define In_1__PA__CFG1 CYREG_UDB_PA0_CFG1
#define In_1__PA__CFG10 CYREG_UDB_PA0_CFG10
#define In_1__PA__CFG11 CYREG_UDB_PA0_CFG11
#define In_1__PA__CFG12 CYREG_UDB_PA0_CFG12
#define In_1__PA__CFG13 CYREG_UDB_PA0_CFG13
#define In_1__PA__CFG14 CYREG_UDB_PA0_CFG14
#define In_1__PA__CFG2 CYREG_UDB_PA0_CFG2
#define In_1__PA__CFG3 CYREG_UDB_PA0_CFG3
#define In_1__PA__CFG4 CYREG_UDB_PA0_CFG4
#define In_1__PA__CFG5 CYREG_UDB_PA0_CFG5
#define In_1__PA__CFG6 CYREG_UDB_PA0_CFG6
#define In_1__PA__CFG7 CYREG_UDB_PA0_CFG7
#define In_1__PA__CFG8 CYREG_UDB_PA0_CFG8
#define In_1__PA__CFG9 CYREG_UDB_PA0_CFG9
#define In_1__PC CYREG_GPIO_PRT0_PC
#define In_1__PC2 CYREG_GPIO_PRT0_PC2
#define In_1__PORT 0u
#define In_1__PS CYREG_GPIO_PRT0_PS
#define In_1__SHIFT 2u

/* In_2 */
#define In_2__0__DR CYREG_GPIO_PRT0_DR
#define In_2__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define In_2__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define In_2__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define In_2__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define In_2__0__HSIOM_MASK 0x000000F0u
#define In_2__0__HSIOM_SHIFT 4u
#define In_2__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define In_2__0__INTR CYREG_GPIO_PRT0_INTR
#define In_2__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define In_2__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define In_2__0__MASK 0x02u
#define In_2__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define In_2__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define In_2__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define In_2__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define In_2__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define In_2__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define In_2__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define In_2__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define In_2__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define In_2__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define In_2__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define In_2__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define In_2__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define In_2__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define In_2__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define In_2__0__PC CYREG_GPIO_PRT0_PC
#define In_2__0__PC2 CYREG_GPIO_PRT0_PC2
#define In_2__0__PORT 0u
#define In_2__0__PS CYREG_GPIO_PRT0_PS
#define In_2__0__SHIFT 1u
#define In_2__DR CYREG_GPIO_PRT0_DR
#define In_2__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define In_2__DR_INV CYREG_GPIO_PRT0_DR_INV
#define In_2__DR_SET CYREG_GPIO_PRT0_DR_SET
#define In_2__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define In_2__INTR CYREG_GPIO_PRT0_INTR
#define In_2__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define In_2__INTSTAT CYREG_GPIO_PRT0_INTR
#define In_2__MASK 0x02u
#define In_2__PA__CFG0 CYREG_UDB_PA0_CFG0
#define In_2__PA__CFG1 CYREG_UDB_PA0_CFG1
#define In_2__PA__CFG10 CYREG_UDB_PA0_CFG10
#define In_2__PA__CFG11 CYREG_UDB_PA0_CFG11
#define In_2__PA__CFG12 CYREG_UDB_PA0_CFG12
#define In_2__PA__CFG13 CYREG_UDB_PA0_CFG13
#define In_2__PA__CFG14 CYREG_UDB_PA0_CFG14
#define In_2__PA__CFG2 CYREG_UDB_PA0_CFG2
#define In_2__PA__CFG3 CYREG_UDB_PA0_CFG3
#define In_2__PA__CFG4 CYREG_UDB_PA0_CFG4
#define In_2__PA__CFG5 CYREG_UDB_PA0_CFG5
#define In_2__PA__CFG6 CYREG_UDB_PA0_CFG6
#define In_2__PA__CFG7 CYREG_UDB_PA0_CFG7
#define In_2__PA__CFG8 CYREG_UDB_PA0_CFG8
#define In_2__PA__CFG9 CYREG_UDB_PA0_CFG9
#define In_2__PC CYREG_GPIO_PRT0_PC
#define In_2__PC2 CYREG_GPIO_PRT0_PC2
#define In_2__PORT 0u
#define In_2__PS CYREG_GPIO_PRT0_PS
#define In_2__SHIFT 1u

/* In_3 */
#define In_3__0__DR CYREG_GPIO_PRT0_DR
#define In_3__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define In_3__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define In_3__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define In_3__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define In_3__0__HSIOM_MASK 0xF0000000u
#define In_3__0__HSIOM_SHIFT 28u
#define In_3__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define In_3__0__INTR CYREG_GPIO_PRT0_INTR
#define In_3__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define In_3__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define In_3__0__MASK 0x80u
#define In_3__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define In_3__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define In_3__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define In_3__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define In_3__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define In_3__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define In_3__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define In_3__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define In_3__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define In_3__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define In_3__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define In_3__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define In_3__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define In_3__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define In_3__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define In_3__0__PC CYREG_GPIO_PRT0_PC
#define In_3__0__PC2 CYREG_GPIO_PRT0_PC2
#define In_3__0__PORT 0u
#define In_3__0__PS CYREG_GPIO_PRT0_PS
#define In_3__0__SHIFT 7u
#define In_3__DR CYREG_GPIO_PRT0_DR
#define In_3__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define In_3__DR_INV CYREG_GPIO_PRT0_DR_INV
#define In_3__DR_SET CYREG_GPIO_PRT0_DR_SET
#define In_3__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define In_3__INTR CYREG_GPIO_PRT0_INTR
#define In_3__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define In_3__INTSTAT CYREG_GPIO_PRT0_INTR
#define In_3__MASK 0x80u
#define In_3__PA__CFG0 CYREG_UDB_PA0_CFG0
#define In_3__PA__CFG1 CYREG_UDB_PA0_CFG1
#define In_3__PA__CFG10 CYREG_UDB_PA0_CFG10
#define In_3__PA__CFG11 CYREG_UDB_PA0_CFG11
#define In_3__PA__CFG12 CYREG_UDB_PA0_CFG12
#define In_3__PA__CFG13 CYREG_UDB_PA0_CFG13
#define In_3__PA__CFG14 CYREG_UDB_PA0_CFG14
#define In_3__PA__CFG2 CYREG_UDB_PA0_CFG2
#define In_3__PA__CFG3 CYREG_UDB_PA0_CFG3
#define In_3__PA__CFG4 CYREG_UDB_PA0_CFG4
#define In_3__PA__CFG5 CYREG_UDB_PA0_CFG5
#define In_3__PA__CFG6 CYREG_UDB_PA0_CFG6
#define In_3__PA__CFG7 CYREG_UDB_PA0_CFG7
#define In_3__PA__CFG8 CYREG_UDB_PA0_CFG8
#define In_3__PA__CFG9 CYREG_UDB_PA0_CFG9
#define In_3__PC CYREG_GPIO_PRT0_PC
#define In_3__PC2 CYREG_GPIO_PRT0_PC2
#define In_3__PORT 0u
#define In_3__PS CYREG_GPIO_PRT0_PS
#define In_3__SHIFT 7u

/* Cross */
#define Cross__0__DR CYREG_GPIO_PRT3_DR
#define Cross__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Cross__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Cross__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Cross__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Cross__0__HSIOM_MASK 0x000000F0u
#define Cross__0__HSIOM_SHIFT 4u
#define Cross__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Cross__0__INTR CYREG_GPIO_PRT3_INTR
#define Cross__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Cross__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define Cross__0__MASK 0x02u
#define Cross__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Cross__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Cross__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Cross__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Cross__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Cross__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Cross__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Cross__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Cross__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Cross__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Cross__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Cross__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Cross__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Cross__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Cross__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Cross__0__PC CYREG_GPIO_PRT3_PC
#define Cross__0__PC2 CYREG_GPIO_PRT3_PC2
#define Cross__0__PORT 3u
#define Cross__0__PS CYREG_GPIO_PRT3_PS
#define Cross__0__SHIFT 1u
#define Cross__DR CYREG_GPIO_PRT3_DR
#define Cross__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Cross__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Cross__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Cross__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Cross__INTR CYREG_GPIO_PRT3_INTR
#define Cross__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Cross__INTSTAT CYREG_GPIO_PRT3_INTR
#define Cross__MASK 0x02u
#define Cross__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Cross__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Cross__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Cross__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Cross__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Cross__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Cross__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Cross__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Cross__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Cross__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Cross__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Cross__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Cross__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Cross__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Cross__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Cross__PC CYREG_GPIO_PRT3_PC
#define Cross__PC2 CYREG_GPIO_PRT3_PC2
#define Cross__PORT 3u
#define Cross__PS CYREG_GPIO_PRT3_PS
#define Cross__SHIFT 1u

/* Out_0 */
#define Out_0__0__DR CYREG_GPIO_PRT1_DR
#define Out_0__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Out_0__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Out_0__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Out_0__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Out_0__0__HSIOM_MASK 0x0000F000u
#define Out_0__0__HSIOM_SHIFT 12u
#define Out_0__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Out_0__0__INTR CYREG_GPIO_PRT1_INTR
#define Out_0__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Out_0__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Out_0__0__MASK 0x08u
#define Out_0__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define Out_0__0__OUT_SEL_SHIFT 6u
#define Out_0__0__OUT_SEL_VAL 1u
#define Out_0__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Out_0__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Out_0__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Out_0__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Out_0__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Out_0__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Out_0__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Out_0__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Out_0__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Out_0__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Out_0__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Out_0__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Out_0__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Out_0__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Out_0__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Out_0__0__PC CYREG_GPIO_PRT1_PC
#define Out_0__0__PC2 CYREG_GPIO_PRT1_PC2
#define Out_0__0__PORT 1u
#define Out_0__0__PS CYREG_GPIO_PRT1_PS
#define Out_0__0__SHIFT 3u
#define Out_0__DR CYREG_GPIO_PRT1_DR
#define Out_0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Out_0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Out_0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Out_0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Out_0__INTR CYREG_GPIO_PRT1_INTR
#define Out_0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Out_0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Out_0__MASK 0x08u
#define Out_0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Out_0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Out_0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Out_0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Out_0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Out_0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Out_0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Out_0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Out_0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Out_0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Out_0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Out_0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Out_0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Out_0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Out_0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Out_0__PC CYREG_GPIO_PRT1_PC
#define Out_0__PC2 CYREG_GPIO_PRT1_PC2
#define Out_0__PORT 1u
#define Out_0__PS CYREG_GPIO_PRT1_PS
#define Out_0__SHIFT 3u

/* Out_1 */
#define Out_1__0__DR CYREG_GPIO_PRT1_DR
#define Out_1__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Out_1__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Out_1__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Out_1__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Out_1__0__HSIOM_MASK 0x00000F00u
#define Out_1__0__HSIOM_SHIFT 8u
#define Out_1__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Out_1__0__INTR CYREG_GPIO_PRT1_INTR
#define Out_1__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Out_1__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Out_1__0__MASK 0x04u
#define Out_1__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define Out_1__0__OUT_SEL_SHIFT 4u
#define Out_1__0__OUT_SEL_VAL 2u
#define Out_1__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Out_1__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Out_1__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Out_1__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Out_1__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Out_1__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Out_1__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Out_1__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Out_1__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Out_1__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Out_1__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Out_1__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Out_1__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Out_1__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Out_1__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Out_1__0__PC CYREG_GPIO_PRT1_PC
#define Out_1__0__PC2 CYREG_GPIO_PRT1_PC2
#define Out_1__0__PORT 1u
#define Out_1__0__PS CYREG_GPIO_PRT1_PS
#define Out_1__0__SHIFT 2u
#define Out_1__DR CYREG_GPIO_PRT1_DR
#define Out_1__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Out_1__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Out_1__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Out_1__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Out_1__INTR CYREG_GPIO_PRT1_INTR
#define Out_1__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Out_1__INTSTAT CYREG_GPIO_PRT1_INTR
#define Out_1__MASK 0x04u
#define Out_1__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Out_1__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Out_1__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Out_1__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Out_1__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Out_1__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Out_1__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Out_1__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Out_1__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Out_1__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Out_1__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Out_1__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Out_1__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Out_1__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Out_1__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Out_1__PC CYREG_GPIO_PRT1_PC
#define Out_1__PC2 CYREG_GPIO_PRT1_PC2
#define Out_1__PORT 1u
#define Out_1__PS CYREG_GPIO_PRT1_PS
#define Out_1__SHIFT 2u

/* Out_2 */
#define Out_2__0__DR CYREG_GPIO_PRT1_DR
#define Out_2__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Out_2__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Out_2__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Out_2__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Out_2__0__HSIOM_MASK 0x000000F0u
#define Out_2__0__HSIOM_SHIFT 4u
#define Out_2__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Out_2__0__INTR CYREG_GPIO_PRT1_INTR
#define Out_2__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Out_2__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Out_2__0__MASK 0x02u
#define Out_2__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define Out_2__0__OUT_SEL_SHIFT 2u
#define Out_2__0__OUT_SEL_VAL 0u
#define Out_2__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Out_2__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Out_2__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Out_2__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Out_2__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Out_2__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Out_2__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Out_2__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Out_2__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Out_2__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Out_2__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Out_2__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Out_2__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Out_2__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Out_2__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Out_2__0__PC CYREG_GPIO_PRT1_PC
#define Out_2__0__PC2 CYREG_GPIO_PRT1_PC2
#define Out_2__0__PORT 1u
#define Out_2__0__PS CYREG_GPIO_PRT1_PS
#define Out_2__0__SHIFT 1u
#define Out_2__DR CYREG_GPIO_PRT1_DR
#define Out_2__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Out_2__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Out_2__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Out_2__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Out_2__INTR CYREG_GPIO_PRT1_INTR
#define Out_2__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Out_2__INTSTAT CYREG_GPIO_PRT1_INTR
#define Out_2__MASK 0x02u
#define Out_2__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Out_2__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Out_2__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Out_2__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Out_2__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Out_2__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Out_2__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Out_2__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Out_2__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Out_2__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Out_2__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Out_2__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Out_2__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Out_2__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Out_2__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Out_2__PC CYREG_GPIO_PRT1_PC
#define Out_2__PC2 CYREG_GPIO_PRT1_PC2
#define Out_2__PORT 1u
#define Out_2__PS CYREG_GPIO_PRT1_PS
#define Out_2__SHIFT 1u

/* Out_3 */
#define Out_3__0__DR CYREG_GPIO_PRT0_DR
#define Out_3__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Out_3__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Out_3__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Out_3__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Out_3__0__HSIOM_MASK 0x0000000Fu
#define Out_3__0__HSIOM_SHIFT 0u
#define Out_3__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Out_3__0__INTR CYREG_GPIO_PRT0_INTR
#define Out_3__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Out_3__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define Out_3__0__MASK 0x01u
#define Out_3__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define Out_3__0__OUT_SEL_SHIFT 0u
#define Out_3__0__OUT_SEL_VAL 1u
#define Out_3__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Out_3__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Out_3__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Out_3__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Out_3__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Out_3__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Out_3__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Out_3__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Out_3__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Out_3__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Out_3__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Out_3__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Out_3__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Out_3__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Out_3__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Out_3__0__PC CYREG_GPIO_PRT0_PC
#define Out_3__0__PC2 CYREG_GPIO_PRT0_PC2
#define Out_3__0__PORT 0u
#define Out_3__0__PS CYREG_GPIO_PRT0_PS
#define Out_3__0__SHIFT 0u
#define Out_3__DR CYREG_GPIO_PRT0_DR
#define Out_3__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Out_3__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Out_3__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Out_3__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Out_3__INTR CYREG_GPIO_PRT0_INTR
#define Out_3__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Out_3__INTSTAT CYREG_GPIO_PRT0_INTR
#define Out_3__MASK 0x01u
#define Out_3__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Out_3__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Out_3__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Out_3__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Out_3__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Out_3__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Out_3__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Out_3__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Out_3__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Out_3__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Out_3__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Out_3__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Out_3__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Out_3__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Out_3__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Out_3__PC CYREG_GPIO_PRT0_PC
#define Out_3__PC2 CYREG_GPIO_PRT0_PC2
#define Out_3__PORT 0u
#define Out_3__PS CYREG_GPIO_PRT0_PS
#define Out_3__SHIFT 0u

/* Dimmer */
#define Dimmer__0__DR CYREG_GPIO_PRT3_DR
#define Dimmer__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Dimmer__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Dimmer__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Dimmer__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Dimmer__0__HSIOM_MASK 0x0000000Fu
#define Dimmer__0__HSIOM_SHIFT 0u
#define Dimmer__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Dimmer__0__INTR CYREG_GPIO_PRT3_INTR
#define Dimmer__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Dimmer__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define Dimmer__0__MASK 0x01u
#define Dimmer__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Dimmer__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Dimmer__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Dimmer__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Dimmer__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Dimmer__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Dimmer__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Dimmer__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Dimmer__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Dimmer__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Dimmer__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Dimmer__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Dimmer__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Dimmer__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Dimmer__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Dimmer__0__PC CYREG_GPIO_PRT3_PC
#define Dimmer__0__PC2 CYREG_GPIO_PRT3_PC2
#define Dimmer__0__PORT 3u
#define Dimmer__0__PS CYREG_GPIO_PRT3_PS
#define Dimmer__0__SHIFT 0u
#define Dimmer__DR CYREG_GPIO_PRT3_DR
#define Dimmer__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Dimmer__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Dimmer__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Dimmer__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Dimmer__INTR CYREG_GPIO_PRT3_INTR
#define Dimmer__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Dimmer__INTSTAT CYREG_GPIO_PRT3_INTR
#define Dimmer__MASK 0x01u
#define Dimmer__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Dimmer__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Dimmer__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Dimmer__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Dimmer__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Dimmer__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Dimmer__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Dimmer__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Dimmer__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Dimmer__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Dimmer__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Dimmer__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Dimmer__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Dimmer__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Dimmer__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Dimmer__PC CYREG_GPIO_PRT3_PC
#define Dimmer__PC2 CYREG_GPIO_PRT3_PC2
#define Dimmer__PORT 3u
#define Dimmer__PS CYREG_GPIO_PRT3_PS
#define Dimmer__SHIFT 0u

/* Status */
#define Status_sts_sts_reg__0__MASK 0x01u
#define Status_sts_sts_reg__0__POS 0
#define Status_sts_sts_reg__1__MASK 0x02u
#define Status_sts_sts_reg__1__POS 1
#define Status_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL2
#define Status_sts_sts_reg__16BIT_STATUS_REG CYREG_UDB_W16_ST2
#define Status_sts_sts_reg__2__MASK 0x04u
#define Status_sts_sts_reg__2__POS 2
#define Status_sts_sts_reg__3__MASK 0x08u
#define Status_sts_sts_reg__3__POS 3
#define Status_sts_sts_reg__MASK 0x0Fu
#define Status_sts_sts_reg__MASK_REG CYREG_UDB_W8_MSK2
#define Status_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define Status_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define Status_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL2
#define Status_sts_sts_reg__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST2
#define Status_sts_sts_reg__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST2
#define Status_sts_sts_reg__STATUS_REG CYREG_UDB_W8_ST2

/* Clock_1 */
#define Clock_1__DIV_ID 0x00000040u
#define Clock_1__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define Clock_1__PA_DIV_ID 0x000000FFu

/* Control */
#define Control_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Sync_ctrl_reg__0__POS 0
#define Control_Sync_ctrl_reg__1__MASK 0x02u
#define Control_Sync_ctrl_reg__1__POS 1
#define Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL2
#define Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL2
#define Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL2
#define Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL2
#define Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL2
#define Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK2
#define Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK2
#define Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK2
#define Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK2
#define Control_Sync_ctrl_reg__2__MASK 0x04u
#define Control_Sync_ctrl_reg__2__POS 2
#define Control_Sync_ctrl_reg__3__MASK 0x08u
#define Control_Sync_ctrl_reg__3__POS 3
#define Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL2
#define Control_Sync_ctrl_reg__CONTROL_REG CYREG_UDB_W8_CTL2
#define Control_Sync_ctrl_reg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST2
#define Control_Sync_ctrl_reg__COUNT_REG CYREG_UDB_W8_CTL2
#define Control_Sync_ctrl_reg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST2
#define Control_Sync_ctrl_reg__MASK 0x0Fu
#define Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define Control_Sync_ctrl_reg__PERIOD_REG CYREG_UDB_W8_MSK2

/* isrCross */
#define isrCross__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isrCross__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isrCross__INTC_MASK 0x01u
#define isrCross__INTC_NUMBER 0u
#define isrCross__INTC_PRIOR_MASK 0xC0u
#define isrCross__INTC_PRIOR_NUM 0u
#define isrCross__INTC_PRIOR_REG CYREG_CM0_IPR0
#define isrCross__INTC_SET_EN_REG CYREG_CM0_ISER
#define isrCross__INTC_SET_PD_REG CYREG_CM0_ISPR

/* isrTimer */
#define isrTimer__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isrTimer__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isrTimer__INTC_MASK 0x02u
#define isrTimer__INTC_NUMBER 1u
#define isrTimer__INTC_PRIOR_MASK 0xC000u
#define isrTimer__INTC_PRIOR_NUM 1u
#define isrTimer__INTC_PRIOR_REG CYREG_CM0_IPR0
#define isrTimer__INTC_SET_EN_REG CYREG_CM0_ISER
#define isrTimer__INTC_SET_PD_REG CYREG_CM0_ISPR

/* timer_clock */
#define timer_clock__CTRL_REGISTER CYREG_PERI_PCLK_CTL19
#define timer_clock__DIV_ID 0x00000041u
#define timer_clock__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define timer_clock__PA_DIV_ID 0x000000FFu

/* Timer_TimerUDB */
#define Timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_UDB_W8_MSK3
#define Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST3
#define Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST3
#define Timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_UDB_W8_ST3
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL3
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST3
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL3
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST3
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK3
#define Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_UDB_W16_A02
#define Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_UDB_W16_A12
#define Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_UDB_W16_D02
#define Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_UDB_W16_D12
#define Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL2
#define Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_UDB_W16_F02
#define Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_UDB_W16_F12
#define Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_UDB_CAT16_A2
#define Timer_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_UDB_W8_A02
#define Timer_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_UDB_W8_A12
#define Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_UDB_CAT16_D2
#define Timer_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_UDB_W8_D02
#define Timer_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_UDB_W8_D12
#define Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL2
#define Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_UDB_CAT16_F2
#define Timer_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_UDB_W8_F02
#define Timer_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_UDB_W8_F12
#define Timer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define Timer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_UDB_CAT16_A3
#define Timer_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_UDB_W8_A03
#define Timer_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_UDB_W8_A13
#define Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_UDB_CAT16_D3
#define Timer_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_UDB_W8_D03
#define Timer_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_UDB_W8_D13
#define Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_UDB_CAT16_F3
#define Timer_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_UDB_W8_F03
#define Timer_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_UDB_W8_F13
#define Timer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define Timer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3

/* Miscellaneous */
#define CY_PROJECT_NAME "Digital_Dimmer"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x112D11A1u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4M
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4M_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 10u
#define CYDEV_DFT_SELECT_CLK1 11u
#define CYDEV_DMA_CHANNELS_AVAILABLE 8
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_INTR_NUMBER_DMA 13u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO 3.3
#define CYDEV_VDDIO_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_m0s8can_VERSION 1
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udbif_VERSION 1
#define CYIPBLOCK_m0s8wco_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define DMA_CHANNELS_USED__MASK 0u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
