\hypertarget{group__PIT__Peripheral__Access__Layer}{}\section{P\+IT Peripheral Access Layer}
\label{group__PIT__Peripheral__Access__Layer}\index{P\+I\+T Peripheral Access Layer@{P\+I\+T Peripheral Access Layer}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group__PIT__Register__Accessor__Macros}{P\+I\+T -\/ Register accessor macros}
\item 
\hyperlink{group__PIT__Register__Masks}{P\+I\+T Register Masks}
\end{DoxyCompactItemize}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structPIT__Type}{P\+I\+T\+\_\+\+Type}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group__PIT__Peripheral__Access__Layer_gaf00b86ba33a2cfe7bb100b4f01905f41}{P\+I\+T\+\_\+\+B\+A\+SE}~(0x40037000u)
\item 
\#define \hyperlink{group__PIT__Peripheral__Access__Layer_gaf181c9e6602b6432a0bf1a9243808968}{P\+IT}~((\hyperlink{structPIT__Type}{P\+I\+T\+\_\+\+Type} $\ast$)\hyperlink{group__PIT__Peripheral__Access__Layer_gaf00b86ba33a2cfe7bb100b4f01905f41}{P\+I\+T\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries P\+I\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__PIT__Peripheral__Access__Layer_gaf181c9e6602b6432a0bf1a9243808968}{P\+IT})\hypertarget{group__PIT__Peripheral__Access__Layer_ga70be45f58402a8e6d2ce4df7b23aa41c}{}\label{group__PIT__Peripheral__Access__Layer_ga70be45f58402a8e6d2ce4df7b23aa41c}

\item 
\#define \hyperlink{group__PIT__Peripheral__Access__Layer_ga79085fa95893e4423661373b7be2f0a7}{P\+I\+T\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}~\{ \hyperlink{group__PIT__Peripheral__Access__Layer_gaf00b86ba33a2cfe7bb100b4f01905f41}{P\+I\+T\+\_\+\+B\+A\+SE} \}
\item 
\#define \hyperlink{group__PIT__Peripheral__Access__Layer_ga403e0ed71b80cfe3e085fe6b56b5eff0}{P\+I\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}~\{ \hyperlink{group__PIT__Peripheral__Access__Layer_gaf181c9e6602b6432a0bf1a9243808968}{P\+IT} \}
\item 
\#define \hyperlink{group__PIT__Peripheral__Access__Layer_ga5f0ae6317a2c8c12e46e49c6e2e29dda}{P\+I\+T\+\_\+\+I\+R\+QS}~\{ \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083ab3bc681f165a0965ac922a33bcc466c3}{P\+I\+T0\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083aebde56c1a0c87a74c43fc8b35309d429}{P\+I\+T1\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083afdef24d623050c63c2c35eb54dd35caf}{P\+I\+T2\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083aa6195cc174d28b297fe7652bf1663311}{P\+I\+T3\+\_\+\+I\+R\+Qn} \}
\item 
\#define \hyperlink{group__PIT__Peripheral__Access__Layer_gaf00b86ba33a2cfe7bb100b4f01905f41}{P\+I\+T\+\_\+\+B\+A\+SE}~(0x40037000u)
\item 
\#define \hyperlink{group__PIT__Peripheral__Access__Layer_gaf181c9e6602b6432a0bf1a9243808968}{P\+IT}~((\hyperlink{structPIT__Type}{P\+I\+T\+\_\+\+Type} $\ast$)\hyperlink{group__PIT__Peripheral__Access__Layer_gaf00b86ba33a2cfe7bb100b4f01905f41}{P\+I\+T\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries P\+I\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__PIT__Peripheral__Access__Layer_gaf181c9e6602b6432a0bf1a9243808968}{P\+IT})\hypertarget{group__PIT__Peripheral__Access__Layer_ga70be45f58402a8e6d2ce4df7b23aa41c}{}\label{group__PIT__Peripheral__Access__Layer_ga70be45f58402a8e6d2ce4df7b23aa41c}

\item 
\#define \hyperlink{group__PIT__Peripheral__Access__Layer_ga79085fa95893e4423661373b7be2f0a7}{P\+I\+T\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}~\{ \hyperlink{group__PIT__Peripheral__Access__Layer_gaf00b86ba33a2cfe7bb100b4f01905f41}{P\+I\+T\+\_\+\+B\+A\+SE} \}
\item 
\#define \hyperlink{group__PIT__Peripheral__Access__Layer_ga403e0ed71b80cfe3e085fe6b56b5eff0}{P\+I\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}~\{ \hyperlink{group__PIT__Peripheral__Access__Layer_gaf181c9e6602b6432a0bf1a9243808968}{P\+IT} \}
\item 
\#define \hyperlink{group__PIT__Peripheral__Access__Layer_ga5f0ae6317a2c8c12e46e49c6e2e29dda}{P\+I\+T\+\_\+\+I\+R\+QS}~\{ \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083ab3bc681f165a0965ac922a33bcc466c3}{P\+I\+T0\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083aebde56c1a0c87a74c43fc8b35309d429}{P\+I\+T1\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083afdef24d623050c63c2c35eb54dd35caf}{P\+I\+T2\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083aa6195cc174d28b297fe7652bf1663311}{P\+I\+T3\+\_\+\+I\+R\+Qn} \}
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \hyperlink{structPIT__Type}{P\+I\+T\+\_\+\+Type} $\ast$ {\bfseries P\+I\+T\+\_\+\+Mem\+Map\+Ptr}\hypertarget{group__PIT__Peripheral__Access__Layer_ga943956eb132093c3796f47dd95bebd1d}{}\label{group__PIT__Peripheral__Access__Layer_ga943956eb132093c3796f47dd95bebd1d}

\item 
typedef struct \hyperlink{structPIT__Type}{P\+I\+T\+\_\+\+Type} $\ast$ {\bfseries P\+I\+T\+\_\+\+Mem\+Map\+Ptr}\hypertarget{group__PIT__Peripheral__Access__Layer_ga943956eb132093c3796f47dd95bebd1d}{}\label{group__PIT__Peripheral__Access__Layer_ga943956eb132093c3796f47dd95bebd1d}

\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\index{P\+I\+T Peripheral Access Layer@{P\+I\+T Peripheral Access Layer}!P\+IT@{P\+IT}}
\index{P\+IT@{P\+IT}!P\+I\+T Peripheral Access Layer@{P\+I\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+IT}{PIT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+IT~(({\bf P\+I\+T\+\_\+\+Type} $\ast$){\bf P\+I\+T\+\_\+\+B\+A\+SE})}\hypertarget{group__PIT__Peripheral__Access__Layer_gaf181c9e6602b6432a0bf1a9243808968}{}\label{group__PIT__Peripheral__Access__Layer_gaf181c9e6602b6432a0bf1a9243808968}
Peripheral P\+IT base pointer \index{P\+I\+T Peripheral Access Layer@{P\+I\+T Peripheral Access Layer}!P\+IT@{P\+IT}}
\index{P\+IT@{P\+IT}!P\+I\+T Peripheral Access Layer@{P\+I\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+IT}{PIT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+IT~(({\bf P\+I\+T\+\_\+\+Type} $\ast$){\bf P\+I\+T\+\_\+\+B\+A\+SE})}\hypertarget{group__PIT__Peripheral__Access__Layer_gaf181c9e6602b6432a0bf1a9243808968}{}\label{group__PIT__Peripheral__Access__Layer_gaf181c9e6602b6432a0bf1a9243808968}
Peripheral P\+IT base pointer \index{P\+I\+T Peripheral Access Layer@{P\+I\+T Peripheral Access Layer}!P\+I\+T\+\_\+\+B\+A\+SE@{P\+I\+T\+\_\+\+B\+A\+SE}}
\index{P\+I\+T\+\_\+\+B\+A\+SE@{P\+I\+T\+\_\+\+B\+A\+SE}!P\+I\+T Peripheral Access Layer@{P\+I\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+I\+T\+\_\+\+B\+A\+SE}{PIT_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+I\+T\+\_\+\+B\+A\+SE~(0x40037000u)}\hypertarget{group__PIT__Peripheral__Access__Layer_gaf00b86ba33a2cfe7bb100b4f01905f41}{}\label{group__PIT__Peripheral__Access__Layer_gaf00b86ba33a2cfe7bb100b4f01905f41}
Peripheral P\+IT base address \index{P\+I\+T Peripheral Access Layer@{P\+I\+T Peripheral Access Layer}!P\+I\+T\+\_\+\+B\+A\+SE@{P\+I\+T\+\_\+\+B\+A\+SE}}
\index{P\+I\+T\+\_\+\+B\+A\+SE@{P\+I\+T\+\_\+\+B\+A\+SE}!P\+I\+T Peripheral Access Layer@{P\+I\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+I\+T\+\_\+\+B\+A\+SE}{PIT_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+I\+T\+\_\+\+B\+A\+SE~(0x40037000u)}\hypertarget{group__PIT__Peripheral__Access__Layer_gaf00b86ba33a2cfe7bb100b4f01905f41}{}\label{group__PIT__Peripheral__Access__Layer_gaf00b86ba33a2cfe7bb100b4f01905f41}
Peripheral P\+IT base address \index{P\+I\+T Peripheral Access Layer@{P\+I\+T Peripheral Access Layer}!P\+I\+T\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{P\+I\+T\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}}
\index{P\+I\+T\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{P\+I\+T\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}!P\+I\+T Peripheral Access Layer@{P\+I\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+I\+T\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}{PIT_BASE_ADDRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+I\+T\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS~\{ {\bf P\+I\+T\+\_\+\+B\+A\+SE} \}}\hypertarget{group__PIT__Peripheral__Access__Layer_ga79085fa95893e4423661373b7be2f0a7}{}\label{group__PIT__Peripheral__Access__Layer_ga79085fa95893e4423661373b7be2f0a7}
Array initializer of P\+IT peripheral base addresses \index{P\+I\+T Peripheral Access Layer@{P\+I\+T Peripheral Access Layer}!P\+I\+T\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{P\+I\+T\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}}
\index{P\+I\+T\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{P\+I\+T\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}!P\+I\+T Peripheral Access Layer@{P\+I\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+I\+T\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}{PIT_BASE_ADDRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+I\+T\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS~\{ {\bf P\+I\+T\+\_\+\+B\+A\+SE} \}}\hypertarget{group__PIT__Peripheral__Access__Layer_ga79085fa95893e4423661373b7be2f0a7}{}\label{group__PIT__Peripheral__Access__Layer_ga79085fa95893e4423661373b7be2f0a7}
Array initializer of P\+IT peripheral base addresses \index{P\+I\+T Peripheral Access Layer@{P\+I\+T Peripheral Access Layer}!P\+I\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{P\+I\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}}
\index{P\+I\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{P\+I\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}!P\+I\+T Peripheral Access Layer@{P\+I\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+I\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}{PIT_BASE_PTRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+I\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS~\{ {\bf P\+IT} \}}\hypertarget{group__PIT__Peripheral__Access__Layer_ga403e0ed71b80cfe3e085fe6b56b5eff0}{}\label{group__PIT__Peripheral__Access__Layer_ga403e0ed71b80cfe3e085fe6b56b5eff0}
Array initializer of P\+IT peripheral base pointers \index{P\+I\+T Peripheral Access Layer@{P\+I\+T Peripheral Access Layer}!P\+I\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{P\+I\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}}
\index{P\+I\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{P\+I\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}!P\+I\+T Peripheral Access Layer@{P\+I\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+I\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}{PIT_BASE_PTRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+I\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS~\{ {\bf P\+IT} \}}\hypertarget{group__PIT__Peripheral__Access__Layer_ga403e0ed71b80cfe3e085fe6b56b5eff0}{}\label{group__PIT__Peripheral__Access__Layer_ga403e0ed71b80cfe3e085fe6b56b5eff0}
Array initializer of P\+IT peripheral base pointers \index{P\+I\+T Peripheral Access Layer@{P\+I\+T Peripheral Access Layer}!P\+I\+T\+\_\+\+I\+R\+QS@{P\+I\+T\+\_\+\+I\+R\+QS}}
\index{P\+I\+T\+\_\+\+I\+R\+QS@{P\+I\+T\+\_\+\+I\+R\+QS}!P\+I\+T Peripheral Access Layer@{P\+I\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+I\+T\+\_\+\+I\+R\+QS}{PIT_IRQS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+I\+T\+\_\+\+I\+R\+QS~\{ {\bf P\+I\+T0\+\_\+\+I\+R\+Qn}, {\bf P\+I\+T1\+\_\+\+I\+R\+Qn}, {\bf P\+I\+T2\+\_\+\+I\+R\+Qn}, {\bf P\+I\+T3\+\_\+\+I\+R\+Qn} \}}\hypertarget{group__PIT__Peripheral__Access__Layer_ga5f0ae6317a2c8c12e46e49c6e2e29dda}{}\label{group__PIT__Peripheral__Access__Layer_ga5f0ae6317a2c8c12e46e49c6e2e29dda}
Interrupt vectors for the P\+IT peripheral type \index{P\+I\+T Peripheral Access Layer@{P\+I\+T Peripheral Access Layer}!P\+I\+T\+\_\+\+I\+R\+QS@{P\+I\+T\+\_\+\+I\+R\+QS}}
\index{P\+I\+T\+\_\+\+I\+R\+QS@{P\+I\+T\+\_\+\+I\+R\+QS}!P\+I\+T Peripheral Access Layer@{P\+I\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+I\+T\+\_\+\+I\+R\+QS}{PIT_IRQS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+I\+T\+\_\+\+I\+R\+QS~\{ {\bf P\+I\+T0\+\_\+\+I\+R\+Qn}, {\bf P\+I\+T1\+\_\+\+I\+R\+Qn}, {\bf P\+I\+T2\+\_\+\+I\+R\+Qn}, {\bf P\+I\+T3\+\_\+\+I\+R\+Qn} \}}\hypertarget{group__PIT__Peripheral__Access__Layer_ga5f0ae6317a2c8c12e46e49c6e2e29dda}{}\label{group__PIT__Peripheral__Access__Layer_ga5f0ae6317a2c8c12e46e49c6e2e29dda}
Interrupt vectors for the P\+IT peripheral type 