INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 02:25:58 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : mvt_float
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.316ns  (required time - arrival time)
  Source:                 mulf1/operator/sigProdExt_c2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            addf1/operator/RightShifterComponent/level4_c1_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        6.660ns  (logic 2.413ns (36.231%)  route 4.247ns (63.769%))
  Logic Levels:           28  (CARRY4=16 LUT2=2 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.183 - 3.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2094, unset)         0.508     0.508    mulf1/operator/clk
    SLICE_X89Y51         FDRE                                         r  mulf1/operator/sigProdExt_c2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y51         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  mulf1/operator/sigProdExt_c2_reg[20]/Q
                         net (fo=1, routed)           0.424     1.148    mulf1/operator/sigProdExt_c2[20]
    SLICE_X88Y51         LUT6 (Prop_lut6_I0_O)        0.043     1.191 r  mulf1/operator/level5_c1[6]_i_10__0/O
                         net (fo=1, routed)           0.098     1.289    mulf1/operator/level5_c1[6]_i_10__0_n_0
    SLICE_X88Y51         LUT6 (Prop_lut6_I3_O)        0.043     1.332 r  mulf1/operator/level5_c1[6]_i_6__0/O
                         net (fo=1, routed)           0.443     1.775    mulf1/operator/level5_c1[6]_i_6__0_n_0
    SLICE_X88Y54         LUT5 (Prop_lut5_I1_O)        0.043     1.818 r  mulf1/operator/level5_c1[6]_i_5__0/O
                         net (fo=1, routed)           0.000     1.818    mulf1/operator/RoundingAdder/S[0]
    SLICE_X88Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     2.056 r  mulf1/operator/RoundingAdder/level5_c1_reg[6]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     2.056    mulf1/operator/RoundingAdder/level5_c1_reg[6]_i_4__0_n_0
    SLICE_X88Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.106 r  mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     2.106    mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_6__0_n_0
    SLICE_X88Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.156 r  mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     2.156    mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_8__0_n_0
    SLICE_X88Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.206 r  mulf1/operator/RoundingAdder/level4_c1_reg[1]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     2.206    mulf1/operator/RoundingAdder/level4_c1_reg[1]_i_4__0_n_0
    SLICE_X88Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.256 r  mulf1/operator/RoundingAdder/level4_c1_reg[6]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     2.256    mulf1/operator/RoundingAdder/level4_c1_reg[6]_i_4__0_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.306 r  mulf1/operator/RoundingAdder/i__carry_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     2.306    mulf1/operator/RoundingAdder/i__carry_i_9__0_n_0
    SLICE_X88Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.356 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     2.356    mulf1/operator/RoundingAdder/ltOp_carry__2_i_16__0_n_0
    SLICE_X88Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.406 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     2.406    mulf1/operator/RoundingAdder/ltOp_carry__2_i_11__0_n_0
    SLICE_X88Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     2.508 r  mulf1/operator/RoundingAdder/ltOp_carry__1_i_18__0/O[0]
                         net (fo=13, routed)          0.172     2.680    mulf1/operator/RoundingAdder/p_0_in[32]
    SLICE_X89Y63         LUT2 (Prop_lut2_I1_O)        0.119     2.799 f  mulf1/operator/RoundingAdder/ltOp_carry__2_i_14__0/O
                         net (fo=23, routed)          0.328     3.128    mulf1/operator/RoundingAdder/ltOp_carry__2_i_14__0_n_0
    SLICE_X89Y62         LUT6 (Prop_lut6_I3_O)        0.043     3.171 f  mulf1/operator/RoundingAdder/level4_c1[8]_i_7__0/O
                         net (fo=1, routed)           0.269     3.440    mulf1/operator/RoundingAdder/level4_c1[8]_i_7__0_n_0
    SLICE_X91Y59         LUT5 (Prop_lut5_I4_O)        0.043     3.483 r  mulf1/operator/RoundingAdder/level4_c1[8]_i_5__0/O
                         net (fo=4, routed)           0.178     3.661    mulf1/operator/RoundingAdder/addf1/ieee2nfloat_1/eqOp1_in
    SLICE_X89Y59         LUT4 (Prop_lut4_I0_O)        0.043     3.704 r  mulf1/operator/RoundingAdder/level4_c1[9]_i_7__0/O
                         net (fo=21, routed)          0.313     4.016    mulf1/operator/RoundingAdder/addf1/ieee2nfloat_1/sfracX1__0
    SLICE_X90Y59         LUT6 (Prop_lut6_I1_O)        0.043     4.059 r  mulf1/operator/RoundingAdder/level5_c1[8]_i_6__0/O
                         net (fo=4, routed)           0.363     4.422    buffer25/control/excExpFracY_c0[6]
    SLICE_X90Y59         LUT6 (Prop_lut6_I0_O)        0.043     4.465 r  buffer25/control/ltOp_carry_i_1__0/O
                         net (fo=1, routed)           0.267     4.733    addf1/operator/DI[3]
    SLICE_X90Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     4.920 r  addf1/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.920    addf1/operator/ltOp_carry_n_0
    SLICE_X90Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.970 r  addf1/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.970    addf1/operator/ltOp_carry__0_n_0
    SLICE_X90Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.020 r  addf1/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.020    addf1/operator/ltOp_carry__1_n_0
    SLICE_X90Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.070 r  addf1/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.070    addf1/operator/ltOp_carry__2_n_0
    SLICE_X90Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     5.192 r  addf1/operator/ltOp_carry__3/CO[0]
                         net (fo=95, routed)          0.197     5.389    buffer25/control/CO[0]
    SLICE_X89Y65         LUT2 (Prop_lut2_I0_O)        0.127     5.516 r  buffer25/control/i__carry_i_2__0/O
                         net (fo=1, routed)           0.265     5.780    addf1/operator/p_1_in[2]
    SLICE_X91Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191     5.971 r  addf1/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.971    addf1/operator/_inferred__1/i__carry_n_0
    SLICE_X91Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     6.075 r  addf1/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=4, routed)           0.419     6.494    addf1/operator/RightShifterComponent/ps_c1_reg[3]_0[0]
    SLICE_X91Y67         LUT6 (Prop_lut6_I3_O)        0.120     6.614 r  addf1/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.183     6.797    mulf1/operator/RoundingAdder/ps_c1_reg[4]
    SLICE_X90Y68         LUT4 (Prop_lut4_I0_O)        0.043     6.840 r  mulf1/operator/RoundingAdder/level4_c1[24]_i_1__0/O
                         net (fo=15, routed)          0.328     7.168    addf1/operator/RightShifterComponent/level4_c1_reg[24]_0
    SLICE_X87Y68         FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
                                                      0.000     3.700 r  clk (IN)
                         net (fo=2094, unset)         0.483     4.183    addf1/operator/RightShifterComponent/clk
    SLICE_X87Y68         FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[14]/C
                         clock pessimism              0.000     4.183    
                         clock uncertainty           -0.035     4.147    
    SLICE_X87Y68         FDRE (Setup_fdre_C_R)       -0.295     3.852    addf1/operator/RightShifterComponent/level4_c1_reg[14]
  -------------------------------------------------------------------
                         required time                          3.852    
                         arrival time                          -7.168    
  -------------------------------------------------------------------
                         slack                                 -3.316    




